<?xml version="1.0" encoding="UTF-8"?>
<module id="CACHE" HW_revision="" XML_version="1" description="Cache - L1P, L1D, and L2">
     <register id="L2CFG" acronym="L2CFG" offset="0" width="32" description="L2 Cache Configuration Register">
<bitfield id="Reserved" width="5" begin="31" end="27" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="NUM_MM" width="3" begin="26" end="24" resetval="0" description="Number of Mega Modules on Chim" range="" rwaccess="R"></bitfield>
<bitfield id="Reserved" width="5" begin="23" end="19" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="MMID" width="3" begin="18" end="16" resetval="0" description="Mega Module ID value" range="" rwaccess="R"></bitfield>
<bitfield id="Reserved" width="6" begin="15" end="10" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="IP" width="1" begin="9" end="9" resetval="0" description="Global L1P Invalidate - Should use L1PINV instead" range="" rwaccess="W"></bitfield>
<bitfield id="ID" width="1" begin="8" end="8" resetval="0" description="Global L1D Invalidate - Should use L1DINV instead" range="" rwaccess="W"></bitfield>
<bitfield id="Reserved" width="3" begin="7" end="5" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="L2CC" width="2" begin="4" end="3" resetval="0" description="L2 Cache Controller - Controlls Enabled, Freeze and Bypass" range="" rwaccess="RW">
<bitenum id="ENABLED" value="0" token="ENABLED" description="L2 Cache is enabled" />
<bitenum id="FREEZE" value="1" token="FREEZE" description="L2 Cache is frozen" />
<bitenum id="BYPASS" value="2" token="BYPASS" description="L2 Cache is bypass (2 or 3)" />
</bitfield>
<bitfield id="MODE" width="3" begin="2" end="0" resetval="0" description="L2 Mode Register" range="" rwaccess="RW">
<bitenum id="OFF" value="0" token="OFF" description="L2 Cache turned off" />
<bitenum id="0K" value="0" token="0K" description="L2 Cache turned off" />
<bitenum id="32K" value="1" token="32K" description="L2 Cache Size 32K" />
<bitenum id="64K" value="2" token="64K" description="L2 Cache Size 64K" />
<bitenum id="128K" value="3" token="128K" description="L2 Cache Size 128K" />
<bitenum id="256K" value="4" token="256K" description="L2 Cache Size 256K" />
</bitfield>
</register>
     <register id="L2WBAR" acronym="L2WBAR" offset="0x4000" width="32" description="L2 Writeback Base Address - For Block Writebacks">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="Base Writeback Address - Default is last used? N/A?" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L2WWC" acronym="L2WWC" offset="0x4004" width="32" description="L2 Writeback Word Count Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L2 Writeback Word Count Field" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L2WIBAR" acronym="L2WIBAR" offset="0x4010" width="32" description="L2 Writeback &amp; Invalidate Base Address - For Block Writebacks">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="Base Writeback &amp; Invalidate Address - Default is last used? N/A?" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L2WIWC" acronym="L2WIWC" offset="0x4014" width="32" description="L2 Writeback &amp; Invalidate Word Count Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L2 Writeback &amp; Invalidate Word Count Field" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L2IBAR" acronym="L2IBAR" offset="0x4018" width="32" description="L2 Invalidate Base Address - For Block Writebacks">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="Base Invalidate Address - Default is last used? N/A?" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L2IWC" acronym="L2IWC" offset="0x401C" width="32" description="L2 Invalidate Word Count Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L2 Invalidate Word Count Field" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1DWBAR" acronym="L1DWBAR" offset="0x4040" width="32" description="L1D  Writeback Base Address - For Block Writebacks">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="L1D Base Writeback Address - Default is last used? N/A?" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1DWWC" acronym="L1DWWC" offset="0x4044" width="32" description="L1D Writeback Word Count Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L1D Writeback Word Count Field" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1DWIBAR" acronym="L1DWIBAR" offset="0x4030" width="32" description="L1D Writeback &amp; Invalidate Base Address - For Block Writebacks">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="L1D Base Writeback &amp; Invalidate Address - Default is last used? N/A?" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1DWIWC" acronym="L1DWIWC" offset="0x4034" width="32" description="L1D Writeback &amp; Invalidate Word Count Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L2 Writeback &amp; Invalidate Word Count Field" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1DIBAR" acronym="L1DIBAR" offset="0x4048" width="32" description="L1D Invalidate Base Address - For Block Writebacks">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="L1D Base Invalidate Address - Default is last used? N/A?" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1DIWC" acronym="L1DIWC" offset="0x404C" width="32" description="L1D Invalidate Word Count Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L1D Invalidate Word Count Field" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1PIBAR" acronym="L1PIBAR" offset="0x4020" width="32" description="L1P Invalidate Base Address - For Block Writebacks">
<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="L1P Base Invalidate Address - Default is last used? N/A?" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1PIWC" acronym="L1PIWC" offset="0x4024" width="32" description="L1P Invalidate Word Count Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L1P Invalidate Word Count Field" range="" rwaccess="RW"></bitfield>
</register>
     <register id="L1PCFG" acronym="L1PCFG" offset="0x20" width="32" description="L1P Configuration Register">
<bitfield id="Reserved" width="29" begin="31" end="3" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="MODE" width="3" begin="2" end="0" resetval="0" description="L1P Mode" range="" rwaccess="RW">
<bitenum id="OFF" value="0" token="OFF" description="L1P Cache turned off" />
<bitenum id="0K" value="0" token="0K" description="L1P Cache turned off" />
<bitenum id="4K" value="1" token="4K" description="L1P Cache Size 4K" />
<bitenum id="8K" value="2" token="8K" description="L1P Cache Size 8K" />
<bitenum id="16K" value="3" token="16K" description="L1P Cache Size 16K" />
<bitenum id="32K" value="4" token="32K" description="L2 Cache Size 32K" />
</bitfield>
</register>
     <register id="L1DCFG" acronym="L1DCFG" offset="0x40" width="32" description="L1D Configuration Register">
<bitfield id="Reserved" width="29" begin="31" end="3" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="MODE" width="3" begin="2" end="0" resetval="0" description="L1D Mode" range="" rwaccess="RW">
<bitenum id="OFF" value="0" token="OFF" description="L1D Cache turned off" />
<bitenum id="0K" value="0" token="0K" description="L1D Cache turned off" />
<bitenum id="4K" value="1" token="4K" description="L1D Cache Size 4K" />
<bitenum id="8K" value="2" token="8K" description="L1D Cache Size 8K" />
<bitenum id="16K" value="3" token="16K" description="L1D Cache Size 16K" />
<bitenum id="32K" value="4" token="32K" description="L1D Cache Size 32K" />
</bitfield>
</register>
     <register id="L1PCC" acronym="L1PCC" offset="0x24" width="32" description="L1P Cache Control Register">
<bitfield id="Reserved" width="13" begin="31" end="19" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="POPER" width="3" begin="18" end="16" resetval="0" description="Previous Cache Operation Command - Normal / Freeze / Future Types" range="0-1" rwaccess="R">
<bitenum id="NORM" value="0" token="NORM" description="Normal Cache Operation" />
<bitenum id="FREEZE" value="1" token="FREEZE" description="Frozen/Freeze" />
</bitfield>
<bitfield id="Reserved" width="13" begin="15" end="3" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="OPER" width="3" begin="2" end="0" resetval="0" description="Cache Operation - Normal / Freeze / Future Types" range="0-1" rwaccess="RW">
<bitenum id="NORM" value="0" token="NORM" description="Normal Cache Operation" />
<bitenum id="FREEZE" value="1" token="FREEZE" description="Frozen/Freeze" />
</bitfield>
</register>
     <register id="L1DCC" acronym="L1DCC" offset="0x44" width="32" description="L1D Cache Control Register">
<bitfield id="Reserved" width="13" begin="31" end="19" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="POPER" width="3" begin="18" end="16" resetval="0" description="Previous Cache Operation Command - Normal / Freeze / Future Types" range="0-1" rwaccess="R">
<bitenum id="NORM" value="0" token="NORM" description="Normal Cache Operation" />
<bitenum id="FREEZE" value="1" token="FREEZE" description="Freeze Operation" />
</bitfield>
<bitfield id="Reserved" width="13" begin="15" end="3" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="OPER" width="3" begin="2" end="0" resetval="0" description="Cache Operation - Normal / Freeze / Future Types" range="0-1" rwaccess="RW">
<bitenum id="NORM" value="0" token="NORM" description="Normal Cache Operation" />
<bitenum id="FREEZE" value="1" token="FREEZE" description="Freeze Operation" />
</bitfield>
</register>
     <register id="L2WB" acronym="L2WB" offset="0x5000" width="32" description="L2 Global Writeback Register - Write 1 to generate global write back - it will remain 1 until global writeback is completed then it will become 0">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CMDANDSTAT" width="1" begin="0" end="0" resetval="0" description="Writeback Register - Issue Writeback and Read Status of Writeback" range="" rwaccess="RW">
<bitenum id="WB" value="1" token="WB" description="Issue Writeback" />
<bitenum id="DONE" value="0" token="DONE" description="Writeback Completed" />
<bitenum id="NOTDONE" value="1" token="NOTDONE" description="Issue Writeback" />
</bitfield>
</register>
     <register id="L2WBINV" acronym="L2WBINV" offset="0x5004" width="32" description="L2 Global Writeback &amp; Invalidate Register - Write 1 to generate global WB &amp; INV -  it will remain 1 until global writeback is completed then it will become 0">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CMDANDSTAT" width="1" begin="0" end="0" resetval="0" description="Writeback &amp; Invalidate Command and Status field - Issue WB &amp; INV and Read Status of WB &amp; INV" range="" rwaccess="RW">
<bitenum id="WBINV" value="1" token="WBINV" description="Issue WB&amp;INV" />
<bitenum id="DONE" value="0" token="DONE" description="WB &amp; INV Completed" />
<bitenum id="NOTDONE" value="1" token="NOTDONE" description="WB &amp; INV Command Not Complete or startup condition" />
</bitfield>
</register>
     <register id="L2INV" acronym="L2INV" offset="0x5008" width="32" description="L2 Global Invalidate Register - Write 1 to generate global INV -  it will remain 1 until global writeback is completed then it will become 0">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CMDANDSTAT" width="1" begin="0" end="0" resetval="0" description="Invalidate Command and Status field - Issue INV and Read Status of INV" range="" rwaccess="RW">
<bitenum id="INV" value="1" token="INV" description="Issue Invalidate Command" />
<bitenum id="DONE" value="0" token="DONE" description="INV Command Completed" />
<bitenum id="NOTDONE" value="1" token="NOTDONE" description="Invalidate Command Not Complete or startup condition" />
</bitfield>
</register>
     <register id="L1DWB" acronym="L1DWB" offset="0x5040" width="32" description="L1D Global Writeback Register - Write 1 to generate global write back - it will remain 1 until global writeback is completed then it will become 0">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CMDANDSTAT" width="1" begin="0" end="0" resetval="0" description="Writeback Register - Issue Writeback and Read Status of Writeback" range="" rwaccess="RW">
<bitenum id="WB" value="1" token="WB" description="Issue Writeback" />
<bitenum id="DONE" value="0" token="DONE" description="Writeback Completed" />
<bitenum id="NOTDONE" value="1" token="NOTDONE" description="Issue Writeback" />
</bitfield>
</register>
     <register id="L1DWBINV" acronym="L1DWBINV" offset="0x5044" width="32" description="L1D Global Writeback &amp; Invalidate Register - Write 1 to generate global WB &amp; INV -  it will remain 1 until global writeback is completed then it will become 0">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CMDANDSTAT" width="1" begin="0" end="0" resetval="0" description="Writeback &amp; Invalidate Command and Status field - Issue WB &amp; INV and Read Status of WB &amp; INV" range="" rwaccess="RW">
<bitenum id="WBINV" value="1" token="WBINV" description="Issue WB&amp;INV" />
<bitenum id="DONE" value="0" token="DONE" description="WB &amp; INV Completed" />
<bitenum id="NOTDONE" value="1" token="NOTDONE" description="Issue WB &amp; INV" />
</bitfield>
</register>
     <register id="L1DINV" acronym="L1DINV" offset="0x5048" width="32" description="L1D Global Invalidate Register - Write 1 to generate global INV - it will remain 1 until global writeback is completed then it will become 0">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CMDANDSTAT" width="1" begin="0" end="0" resetval="0" description="Invalidate Command and Status field - Issue INV and Read Status of INV" range="" rwaccess="RW">
<bitenum id="INV" value="1" token="INV" description="Issue Invalidate Command" />
<bitenum id="DONE" value="0" token="DONE" description="INV Command Completed" />
<bitenum id="NOTDONE" value="1" token="NOTDONE" description="Invalidate Command Not Complete or startup condition" />
</bitfield>
</register>
     <register id="L1PINV" acronym="L1PINV" offset="0x5028" width="32" description="L1P Global Invalidate Register - Write 1 to generate global INV -  it will remain 1 until global writeback is completed then it will become 0">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="CMDANDSTAT" width="1" begin="0" end="0" resetval="0" description="Invalidate Command and Status field - Issue INV and Read Status of INV" range="" rwaccess="RW">
<bitenum id="INV" value="1" token="INV" description="Issue Invalidate Command" />
<bitenum id="DONE" value="0" token="DONE" description="INV Command Completed" />
<bitenum id="NOTDONE" value="1" token="NOTDONE" description="Invalidate Command Not Complete or startup condition" />
<bitenum id="" value="0" token="" description="" />
</bitfield>
</register>
     <register id="MAR0" acronym="MAR0" offset="0x8000" width="32" description="Memory Attribute Register 0 - Local L2 SRAM (Fixed)">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR1" acronym="MAR1" offset="0x8004" width="32" description="Memory Attribute Register 0 - Internal Config (Fixed)">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR2" acronym="MAR2" offset="0x8008" width="32" description="Memory Attribute Register 0 - External Config (Fixed)">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R"></bitfield>
</register>
     <register id="MAR3" acronym="MAR3" offset="0x800c" width="32" description="Memory Attribute Register 3 - Defines Attributes of 0x3000000 - 0x3ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR4" acronym="MAR4" offset="0x8010" width="32" description="Memory Attribute Register 4 - Defines Attributes of 0x4000000 - 0x4ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR5" acronym="MAR5" offset="0x8014" width="32" description="Memory Attribute Register 5 - Defines Attributes of 0x5000000 - 0x5ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR6" acronym="MAR6" offset="0x8018" width="32" description="Memory Attribute Register 6 - Defines Attributes of 0x6000000 - 0x6ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR7" acronym="MAR7" offset="0x801c" width="32" description="Memory Attribute Register 7 - Defines Attributes of 0x7000000 - 0x7ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR8" acronym="MAR8" offset="0x8020" width="32" description="Memory Attribute Register 8 - Defines Attributes of 0x8000000 - 0x8ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR9" acronym="MAR9" offset="0x8024" width="32" description="Memory Attribute Register 9 - Defines Attributes of 0x9000000 - 0x9ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR10" acronym="MAR10" offset="0x8028" width="32" description="Memory Attribute Register 10 - Defines Attributes of 0xa000000 - 0xaffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR11" acronym="MAR11" offset="0x802c" width="32" description="Memory Attribute Register 11 - Defines Attributes of 0xb000000 - 0xbffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR12" acronym="MAR12" offset="0x8030" width="32" description="Memory Attribute Register 12 - Defines Attributes of 0xc000000 - 0xcffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR13" acronym="MAR13" offset="0x8034" width="32" description="Memory Attribute Register 13 - Defines Attributes of 0xd000000 - 0xdffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR14" acronym="MAR14" offset="0x8038" width="32" description="Memory Attribute Register 14 - Defines Attributes of 0xe000000 - 0xeffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR15" acronym="MAR15" offset="0x803c" width="32" description="Memory Attribute Register 15 - Defines Attributes of 0xf000000 - 0xfffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR16" acronym="MAR16" offset="0x8040" width="32" description="Memory Attribute Register 16 - Defines Attributes of 0x10000000 - 0x10ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR17" acronym="MAR17" offset="0x8044" width="32" description="Memory Attribute Register 17 - Defines Attributes of 0x11000000 - 0x11ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR18" acronym="MAR18" offset="0x8048" width="32" description="Memory Attribute Register 18 - Defines Attributes of 0x12000000 - 0x12ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR19" acronym="MAR19" offset="0x804c" width="32" description="Memory Attribute Register 19 - Defines Attributes of 0x13000000 - 0x13ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR20" acronym="MAR20" offset="0x8050" width="32" description="Memory Attribute Register 20 - Defines Attributes of 0x14000000 - 0x14ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR21" acronym="MAR21" offset="0x8054" width="32" description="Memory Attribute Register 21 - Defines Attributes of 0x15000000 - 0x15ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR22" acronym="MAR22" offset="0x8058" width="32" description="Memory Attribute Register 22 - Defines Attributes of 0x16000000 - 0x16ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR23" acronym="MAR23" offset="0x805c" width="32" description="Memory Attribute Register 23 - Defines Attributes of 0x17000000 - 0x17ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR24" acronym="MAR24" offset="0x8060" width="32" description="Memory Attribute Register 24 - Defines Attributes of 0x18000000 - 0x18ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR25" acronym="MAR25" offset="0x8064" width="32" description="Memory Attribute Register 25 - Defines Attributes of 0x19000000 - 0x19ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR26" acronym="MAR26" offset="0x8068" width="32" description="Memory Attribute Register 26 - Defines Attributes of 0x1a000000 - 0x1affffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR27" acronym="MAR27" offset="0x806c" width="32" description="Memory Attribute Register 27 - Defines Attributes of 0x1b000000 - 0x1bffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR28" acronym="MAR28" offset="0x8070" width="32" description="Memory Attribute Register 28 - Defines Attributes of 0x1c000000 - 0x1cffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR29" acronym="MAR29" offset="0x8074" width="32" description="Memory Attribute Register 29 - Defines Attributes of 0x1d000000 - 0x1dffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR30" acronym="MAR30" offset="0x8078" width="32" description="Memory Attribute Register 30 - Defines Attributes of 0x1e000000 - 0x1effffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR31" acronym="MAR31" offset="0x807c" width="32" description="Memory Attribute Register 31 - Defines Attributes of 0x1f000000 - 0x1fffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR32" acronym="MAR32" offset="0x8080" width="32" description="Memory Attribute Register 32 - Defines Attributes of 0x20000000 - 0x20ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR33" acronym="MAR33" offset="0x8084" width="32" description="Memory Attribute Register 33 - Defines Attributes of 0x21000000 - 0x21ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR34" acronym="MAR34" offset="0x8088" width="32" description="Memory Attribute Register 34 - Defines Attributes of 0x22000000 - 0x22ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR35" acronym="MAR35" offset="0x808c" width="32" description="Memory Attribute Register 35 - Defines Attributes of 0x23000000 - 0x23ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR36" acronym="MAR36" offset="0x8090" width="32" description="Memory Attribute Register 36 - Defines Attributes of 0x24000000 - 0x24ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR37" acronym="MAR37" offset="0x8094" width="32" description="Memory Attribute Register 37 - Defines Attributes of 0x25000000 - 0x25ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR38" acronym="MAR38" offset="0x8098" width="32" description="Memory Attribute Register 38 - Defines Attributes of 0x26000000 - 0x26ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR39" acronym="MAR39" offset="0x809c" width="32" description="Memory Attribute Register 39 - Defines Attributes of 0x27000000 - 0x27ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR40" acronym="MAR40" offset="0x80a0" width="32" description="Memory Attribute Register 40 - Defines Attributes of 0x28000000 - 0x28ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR41" acronym="MAR41" offset="0x80a4" width="32" description="Memory Attribute Register 41 - Defines Attributes of 0x29000000 - 0x29ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR42" acronym="MAR42" offset="0x80a8" width="32" description="Memory Attribute Register 42 - Defines Attributes of 0x2a000000 - 0x2affffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR43" acronym="MAR43" offset="0x80ac" width="32" description="Memory Attribute Register 43 - Defines Attributes of 0x2b000000 - 0x2bffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR44" acronym="MAR44" offset="0x80b0" width="32" description="Memory Attribute Register 44 - Defines Attributes of 0x2c000000 - 0x2cffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR45" acronym="MAR45" offset="0x80b4" width="32" description="Memory Attribute Register 45 - Defines Attributes of 0x2d000000 - 0x2dffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR46" acronym="MAR46" offset="0x80b8" width="32" description="Memory Attribute Register 46 - Defines Attributes of 0x2e000000 - 0x2effffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR47" acronym="MAR47" offset="0x80bc" width="32" description="Memory Attribute Register 47 - Defines Attributes of 0x2f000000 - 0x2fffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR48" acronym="MAR48" offset="0x80c0" width="32" description="Memory Attribute Register 48 - Defines Attributes of 0x30000000 - 0x30ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR49" acronym="MAR49" offset="0x80c4" width="32" description="Memory Attribute Register 49 - Defines Attributes of 0x31000000 - 0x31ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR50" acronym="MAR50" offset="0x80c8" width="32" description="Memory Attribute Register 50 - Defines Attributes of 0x32000000 - 0x32ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR51" acronym="MAR51" offset="0x80cc" width="32" description="Memory Attribute Register 51 - Defines Attributes of 0x33000000 - 0x33ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR52" acronym="MAR52" offset="0x80d0" width="32" description="Memory Attribute Register 52 - Defines Attributes of 0x34000000 - 0x34ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR53" acronym="MAR53" offset="0x80d4" width="32" description="Memory Attribute Register 53 - Defines Attributes of 0x35000000 - 0x35ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR54" acronym="MAR54" offset="0x80d8" width="32" description="Memory Attribute Register 54 - Defines Attributes of 0x36000000 - 0x36ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR55" acronym="MAR55" offset="0x80dc" width="32" description="Memory Attribute Register 55 - Defines Attributes of 0x37000000 - 0x37ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR56" acronym="MAR56" offset="0x80e0" width="32" description="Memory Attribute Register 56 - Defines Attributes of 0x38000000 - 0x38ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR57" acronym="MAR57" offset="0x80e4" width="32" description="Memory Attribute Register 57 - Defines Attributes of 0x39000000 - 0x39ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR58" acronym="MAR58" offset="0x80e8" width="32" description="Memory Attribute Register 58 - Defines Attributes of 0x3a000000 - 0x3affffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR59" acronym="MAR59" offset="0x80ec" width="32" description="Memory Attribute Register 59 - Defines Attributes of 0x3b000000 - 0x3bffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR60" acronym="MAR60" offset="0x80f0" width="32" description="Memory Attribute Register 60 - Defines Attributes of 0x3c000000 - 0x3cffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR61" acronym="MAR61" offset="0x80f4" width="32" description="Memory Attribute Register 61 - Defines Attributes of 0x3d000000 - 0x3dffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR62" acronym="MAR62" offset="0x80f8" width="32" description="Memory Attribute Register 62 - Defines Attributes of 0x3e000000 - 0x3effffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR63" acronym="MAR63" offset="0x80fc" width="32" description="Memory Attribute Register 63 - Defines Attributes of 0x3f000000 - 0x3fffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR64" acronym="MAR64" offset="0x8100" width="32" description="Memory Attribute Register 64 - Defines Attributes of 0x40000000 - 0x40ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR65" acronym="MAR65" offset="0x8104" width="32" description="Memory Attribute Register 65 - Defines Attributes of 0x41000000 - 0x41ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR66" acronym="MAR66" offset="0x8108" width="32" description="Memory Attribute Register 66 - Defines Attributes of 0x42000000 - 0x42ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR67" acronym="MAR67" offset="0x810c" width="32" description="Memory Attribute Register 67 - Defines Attributes of 0x43000000 - 0x43ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR68" acronym="MAR68" offset="0x8110" width="32" description="Memory Attribute Register 68 - Defines Attributes of 0x44000000 - 0x44ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR69" acronym="MAR69" offset="0x8114" width="32" description="Memory Attribute Register 69 - Defines Attributes of 0x45000000 - 0x45ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR70" acronym="MAR70" offset="0x8118" width="32" description="Memory Attribute Register 70 - Defines Attributes of 0x46000000 - 0x46ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR71" acronym="MAR71" offset="0x811c" width="32" description="Memory Attribute Register 71 - Defines Attributes of 0x47000000 - 0x47ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR72" acronym="MAR72" offset="0x8120" width="32" description="Memory Attribute Register 72 - Defines Attributes of 0x48000000 - 0x48ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR73" acronym="MAR73" offset="0x8124" width="32" description="Memory Attribute Register 73 - Defines Attributes of 0x49000000 - 0x49ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR74" acronym="MAR74" offset="0x8128" width="32" description="Memory Attribute Register 74 - Defines Attributes of 0x4a000000 - 0x4affffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR75" acronym="MAR75" offset="0x812c" width="32" description="Memory Attribute Register 75 - Defines Attributes of 0x4b000000 - 0x4bffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR76" acronym="MAR76" offset="0x8130" width="32" description="Memory Attribute Register 76 - Defines Attributes of 0x4c000000 - 0x4cffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR77" acronym="MAR77" offset="0x8134" width="32" description="Memory Attribute Register 77 - Defines Attributes of 0x4d000000 - 0x4dffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR78" acronym="MAR78" offset="0x8138" width="32" description="Memory Attribute Register 78 - Defines Attributes of 0x4e000000 - 0x4effffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR79" acronym="MAR79" offset="0x813c" width="32" description="Memory Attribute Register 79 - Defines Attributes of 0x4f000000 - 0x4fffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR80" acronym="MAR80" offset="0x8140" width="32" description="Memory Attribute Register 80 - Defines Attributes of 0x50000000 - 0x50ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR81" acronym="MAR81" offset="0x8144" width="32" description="Memory Attribute Register 81 - Defines Attributes of 0x51000000 - 0x51ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR82" acronym="MAR82" offset="0x8148" width="32" description="Memory Attribute Register 82 - Defines Attributes of 0x52000000 - 0x52ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR83" acronym="MAR83" offset="0x814c" width="32" description="Memory Attribute Register 83 - Defines Attributes of 0x53000000 - 0x53ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR84" acronym="MAR84" offset="0x8150" width="32" description="Memory Attribute Register 84 - Defines Attributes of 0x54000000 - 0x54ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR85" acronym="MAR85" offset="0x8154" width="32" description="Memory Attribute Register 85 - Defines Attributes of 0x55000000 - 0x55ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR86" acronym="MAR86" offset="0x8158" width="32" description="Memory Attribute Register 86 - Defines Attributes of 0x56000000 - 0x56ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR87" acronym="MAR87" offset="0x815c" width="32" description="Memory Attribute Register 87 - Defines Attributes of 0x57000000 - 0x57ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR88" acronym="MAR88" offset="0x8160" width="32" description="Memory Attribute Register 88 - Defines Attributes of 0x58000000 - 0x58ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR89" acronym="MAR89" offset="0x8164" width="32" description="Memory Attribute Register 89 - Defines Attributes of 0x59000000 - 0x59ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR90" acronym="MAR90" offset="0x8168" width="32" description="Memory Attribute Register 90 - Defines Attributes of 0x5a000000 - 0x5affffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR91" acronym="MAR91" offset="0x816c" width="32" description="Memory Attribute Register 91 - Defines Attributes of 0x5b000000 - 0x5bffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR92" acronym="MAR92" offset="0x8170" width="32" description="Memory Attribute Register 92 - Defines Attributes of 0x5c000000 - 0x5cffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR93" acronym="MAR93" offset="0x8174" width="32" description="Memory Attribute Register 93 - Defines Attributes of 0x5d000000 - 0x5dffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR94" acronym="MAR94" offset="0x8178" width="32" description="Memory Attribute Register 94 - Defines Attributes of 0x5e000000 - 0x5effffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR95" acronym="MAR95" offset="0x817c" width="32" description="Memory Attribute Register 95 - Defines Attributes of 0x5f000000 - 0x5fffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR96" acronym="MAR96" offset="0x8180" width="32" description="Memory Attribute Register 96 - Defines Attributes of 0x60000000 - 0x60ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR97" acronym="MAR97" offset="0x8184" width="32" description="Memory Attribute Register 97 - Defines Attributes of 0x61000000 - 0x61ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR98" acronym="MAR98" offset="0x8188" width="32" description="Memory Attribute Register 98 - Defines Attributes of 0x62000000 - 0x62ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR99" acronym="MAR99" offset="0x818c" width="32" description="Memory Attribute Register 99 - Defines Attributes of 0x63000000 - 0x63ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR100" acronym="MAR100" offset="0x8190" width="32" description="Memory Attribute Register 100 - Defines Attributes of 0x64000000 - 0x64ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR101" acronym="MAR101" offset="0x8194" width="32" description="Memory Attribute Register 101 - Defines Attributes of 0x65000000 - 0x65ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR102" acronym="MAR102" offset="0x8198" width="32" description="Memory Attribute Register 102 - Defines Attributes of 0x66000000 - 0x66ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR103" acronym="MAR103" offset="0x819c" width="32" description="Memory Attribute Register 103 - Defines Attributes of 0x67000000 - 0x67ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR104" acronym="MAR104" offset="0x81a0" width="32" description="Memory Attribute Register 104 - Defines Attributes of 0x68000000 - 0x68ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR105" acronym="MAR105" offset="0x81a4" width="32" description="Memory Attribute Register 105 - Defines Attributes of 0x69000000 - 0x69ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR106" acronym="MAR106" offset="0x81a8" width="32" description="Memory Attribute Register 106 - Defines Attributes of 0x6a000000 - 0x6affffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR107" acronym="MAR107" offset="0x81ac" width="32" description="Memory Attribute Register 107 - Defines Attributes of 0x6b000000 - 0x6bffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR108" acronym="MAR108" offset="0x81b0" width="32" description="Memory Attribute Register 108 - Defines Attributes of 0x6c000000 - 0x6cffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR109" acronym="MAR109" offset="0x81b4" width="32" description="Memory Attribute Register 109 - Defines Attributes of 0x6d000000 - 0x6dffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR110" acronym="MAR110" offset="0x81b8" width="32" description="Memory Attribute Register 110 - Defines Attributes of 0x6e000000 - 0x6effffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR111" acronym="MAR111" offset="0x81bc" width="32" description="Memory Attribute Register 111 - Defines Attributes of 0x6f000000 - 0x6fffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR112" acronym="MAR112" offset="0x81c0" width="32" description="Memory Attribute Register 112 - Defines Attributes of 0x70000000 - 0x70ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR113" acronym="MAR113" offset="0x81c4" width="32" description="Memory Attribute Register 113 - Defines Attributes of 0x71000000 - 0x71ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR114" acronym="MAR114" offset="0x81c8" width="32" description="Memory Attribute Register 114 - Defines Attributes of 0x72000000 - 0x72ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR115" acronym="MAR115" offset="0x81cc" width="32" description="Memory Attribute Register 115 - Defines Attributes of 0x73000000 - 0x73ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR116" acronym="MAR116" offset="0x81d0" width="32" description="Memory Attribute Register 116 - Defines Attributes of 0x74000000 - 0x74ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR117" acronym="MAR117" offset="0x81d4" width="32" description="Memory Attribute Register 117 - Defines Attributes of 0x75000000 - 0x75ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR118" acronym="MAR118" offset="0x81d8" width="32" description="Memory Attribute Register 118 - Defines Attributes of 0x76000000 - 0x76ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR119" acronym="MAR119" offset="0x81dc" width="32" description="Memory Attribute Register 119 - Defines Attributes of 0x77000000 - 0x77ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR120" acronym="MAR120" offset="0x81e0" width="32" description="Memory Attribute Register 120 - Defines Attributes of 0x78000000 - 0x78ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR121" acronym="MAR121" offset="0x81e4" width="32" description="Memory Attribute Register 121 - Defines Attributes of 0x79000000 - 0x79ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR122" acronym="MAR122" offset="0x81e8" width="32" description="Memory Attribute Register 122 - Defines Attributes of 0x7a000000 - 0x7affffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR123" acronym="MAR123" offset="0x81ec" width="32" description="Memory Attribute Register 123 - Defines Attributes of 0x7b000000 - 0x7bffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR124" acronym="MAR124" offset="0x81f0" width="32" description="Memory Attribute Register 124 - Defines Attributes of 0x7c000000 - 0x7cffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR125" acronym="MAR125" offset="0x81f4" width="32" description="Memory Attribute Register 125 - Defines Attributes of 0x7d000000 - 0x7dffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR126" acronym="MAR126" offset="0x81f8" width="32" description="Memory Attribute Register 126 - Defines Attributes of 0x7e000000 - 0x7effffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR127" acronym="MAR127" offset="0x81fc" width="32" description="Memory Attribute Register 127 - Defines Attributes of 0x7f000000 - 0x7fffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR128" acronym="MAR128" offset="0x8200" width="32" description="Memory Attribute Register 128 - Defines Attributes of 0x80000000 - 0x80ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR129" acronym="MAR129" offset="0x8204" width="32" description="Memory Attribute Register 129 - Defines Attributes of 0x81000000 - 0x81ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR130" acronym="MAR130" offset="0x8208" width="32" description="Memory Attribute Register 130 - Defines Attributes of 0x82000000 - 0x82ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR131" acronym="MAR131" offset="0x820c" width="32" description="Memory Attribute Register 131 - Defines Attributes of 0x83000000 - 0x83ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR132" acronym="MAR132" offset="0x8210" width="32" description="Memory Attribute Register 132 - Defines Attributes of 0x84000000 - 0x84ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR133" acronym="MAR133" offset="0x8214" width="32" description="Memory Attribute Register 133 - Defines Attributes of 0x85000000 - 0x85ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR134" acronym="MAR134" offset="0x8218" width="32" description="Memory Attribute Register 134 - Defines Attributes of 0x86000000 - 0x86ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR135" acronym="MAR135" offset="0x821c" width="32" description="Memory Attribute Register 135 - Defines Attributes of 0x87000000 - 0x87ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR136" acronym="MAR136" offset="0x8220" width="32" description="Memory Attribute Register 136 - Defines Attributes of 0x88000000 - 0x88ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR137" acronym="MAR137" offset="0x8224" width="32" description="Memory Attribute Register 137 - Defines Attributes of 0x89000000 - 0x89ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR138" acronym="MAR138" offset="0x8228" width="32" description="Memory Attribute Register 138 - Defines Attributes of 0x8a000000 - 0x8affffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR139" acronym="MAR139" offset="0x822c" width="32" description="Memory Attribute Register 139 - Defines Attributes of 0x8b000000 - 0x8bffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR140" acronym="MAR140" offset="0x8230" width="32" description="Memory Attribute Register 140 - Defines Attributes of 0x8c000000 - 0x8cffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR141" acronym="MAR141" offset="0x8234" width="32" description="Memory Attribute Register 141 - Defines Attributes of 0x8d000000 - 0x8dffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR142" acronym="MAR142" offset="0x8238" width="32" description="Memory Attribute Register 142 - Defines Attributes of 0x8e000000 - 0x8effffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR143" acronym="MAR143" offset="0x823c" width="32" description="Memory Attribute Register 143 - Defines Attributes of 0x8f000000 - 0x8fffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR144" acronym="MAR144" offset="0x8240" width="32" description="Memory Attribute Register 144 - Defines Attributes of 0x90000000 - 0x90ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR145" acronym="MAR145" offset="0x8244" width="32" description="Memory Attribute Register 145 - Defines Attributes of 0x91000000 - 0x91ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR146" acronym="MAR146" offset="0x8248" width="32" description="Memory Attribute Register 146 - Defines Attributes of 0x92000000 - 0x92ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR147" acronym="MAR147" offset="0x824c" width="32" description="Memory Attribute Register 147 - Defines Attributes of 0x93000000 - 0x93ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR148" acronym="MAR148" offset="0x8250" width="32" description="Memory Attribute Register 148 - Defines Attributes of 0x94000000 - 0x94ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR149" acronym="MAR149" offset="0x8254" width="32" description="Memory Attribute Register 149 - Defines Attributes of 0x95000000 - 0x95ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR150" acronym="MAR150" offset="0x8258" width="32" description="Memory Attribute Register 150 - Defines Attributes of 0x96000000 - 0x96ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR151" acronym="MAR151" offset="0x825c" width="32" description="Memory Attribute Register 151 - Defines Attributes of 0x97000000 - 0x97ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR152" acronym="MAR152" offset="0x8260" width="32" description="Memory Attribute Register 152 - Defines Attributes of 0x98000000 - 0x98ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR153" acronym="MAR153" offset="0x8264" width="32" description="Memory Attribute Register 153 - Defines Attributes of 0x99000000 - 0x99ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR154" acronym="MAR154" offset="0x8268" width="32" description="Memory Attribute Register 154 - Defines Attributes of 0x9a000000 - 0x9affffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR155" acronym="MAR155" offset="0x826c" width="32" description="Memory Attribute Register 155 - Defines Attributes of 0x9b000000 - 0x9bffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR156" acronym="MAR156" offset="0x8270" width="32" description="Memory Attribute Register 156 - Defines Attributes of 0x9c000000 - 0x9cffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR157" acronym="MAR157" offset="0x8274" width="32" description="Memory Attribute Register 157 - Defines Attributes of 0x9d000000 - 0x9dffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR158" acronym="MAR158" offset="0x8278" width="32" description="Memory Attribute Register 158 - Defines Attributes of 0x9e000000 - 0x9effffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR159" acronym="MAR159" offset="0x827c" width="32" description="Memory Attribute Register 159 - Defines Attributes of 0x9f000000 - 0x9fffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR160" acronym="MAR160" offset="0x8280" width="32" description="Memory Attribute Register 160 - Defines Attributes of 0xa0000000 - 0xa0ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR161" acronym="MAR161" offset="0x8284" width="32" description="Memory Attribute Register 161 - Defines Attributes of 0xa1000000 - 0xa1ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR162" acronym="MAR162" offset="0x8288" width="32" description="Memory Attribute Register 162 - Defines Attributes of 0xa2000000 - 0xa2ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR163" acronym="MAR163" offset="0x828c" width="32" description="Memory Attribute Register 163 - Defines Attributes of 0xa3000000 - 0xa3ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR164" acronym="MAR164" offset="0x8290" width="32" description="Memory Attribute Register 164 - Defines Attributes of 0xa4000000 - 0xa4ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR165" acronym="MAR165" offset="0x8294" width="32" description="Memory Attribute Register 165 - Defines Attributes of 0xa5000000 - 0xa5ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR166" acronym="MAR166" offset="0x8298" width="32" description="Memory Attribute Register 166 - Defines Attributes of 0xa6000000 - 0xa6ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR167" acronym="MAR167" offset="0x829c" width="32" description="Memory Attribute Register 167 - Defines Attributes of 0xa7000000 - 0xa7ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR168" acronym="MAR168" offset="0x82a0" width="32" description="Memory Attribute Register 168 - Defines Attributes of 0xa8000000 - 0xa8ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR169" acronym="MAR169" offset="0x82a4" width="32" description="Memory Attribute Register 169 - Defines Attributes of 0xa9000000 - 0xa9ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR170" acronym="MAR170" offset="0x82a8" width="32" description="Memory Attribute Register 170 - Defines Attributes of 0xaa000000 - 0xaaffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR171" acronym="MAR171" offset="0x82ac" width="32" description="Memory Attribute Register 171 - Defines Attributes of 0xab000000 - 0xabffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR172" acronym="MAR172" offset="0x82b0" width="32" description="Memory Attribute Register 172 - Defines Attributes of 0xac000000 - 0xacffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR173" acronym="MAR173" offset="0x82b4" width="32" description="Memory Attribute Register 173 - Defines Attributes of 0xad000000 - 0xadffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR174" acronym="MAR174" offset="0x82b8" width="32" description="Memory Attribute Register 174 - Defines Attributes of 0xae000000 - 0xaeffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR175" acronym="MAR175" offset="0x82bc" width="32" description="Memory Attribute Register 175 - Defines Attributes of 0xaf000000 - 0xafffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR176" acronym="MAR176" offset="0x82c0" width="32" description="Memory Attribute Register 176 - Defines Attributes of 0xb0000000 - 0xb0ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR177" acronym="MAR177" offset="0x82c4" width="32" description="Memory Attribute Register 177 - Defines Attributes of 0xb1000000 - 0xb1ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR178" acronym="MAR178" offset="0x82c8" width="32" description="Memory Attribute Register 178 - Defines Attributes of 0xb2000000 - 0xb2ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR179" acronym="MAR179" offset="0x82cc" width="32" description="Memory Attribute Register 179 - Defines Attributes of 0xb3000000 - 0xb3ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR180" acronym="MAR180" offset="0x82d0" width="32" description="Memory Attribute Register 180 - Defines Attributes of 0xb4000000 - 0xb4ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR181" acronym="MAR181" offset="0x82d4" width="32" description="Memory Attribute Register 181 - Defines Attributes of 0xb5000000 - 0xb5ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR182" acronym="MAR182" offset="0x82d8" width="32" description="Memory Attribute Register 182 - Defines Attributes of 0xb6000000 - 0xb6ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR183" acronym="MAR183" offset="0x82dc" width="32" description="Memory Attribute Register 183 - Defines Attributes of 0xb7000000 - 0xb7ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR184" acronym="MAR184" offset="0x82e0" width="32" description="Memory Attribute Register 184 - Defines Attributes of 0xb8000000 - 0xb8ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR185" acronym="MAR185" offset="0x82e4" width="32" description="Memory Attribute Register 185 - Defines Attributes of 0xb9000000 - 0xb9ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR186" acronym="MAR186" offset="0x82e8" width="32" description="Memory Attribute Register 186 - Defines Attributes of 0xba000000 - 0xbaffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR187" acronym="MAR187" offset="0x82ec" width="32" description="Memory Attribute Register 187 - Defines Attributes of 0xbb000000 - 0xbbffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR188" acronym="MAR188" offset="0x82f0" width="32" description="Memory Attribute Register 188 - Defines Attributes of 0xbc000000 - 0xbcffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR189" acronym="MAR189" offset="0x82f4" width="32" description="Memory Attribute Register 189 - Defines Attributes of 0xbd000000 - 0xbdffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR190" acronym="MAR190" offset="0x82f8" width="32" description="Memory Attribute Register 190 - Defines Attributes of 0xbe000000 - 0xbeffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR191" acronym="MAR191" offset="0x82fc" width="32" description="Memory Attribute Register 191 - Defines Attributes of 0xbf000000 - 0xbfffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR192" acronym="MAR192" offset="0x8300" width="32" description="Memory Attribute Register 192 - Defines Attributes of 0xc0000000 - 0xc0ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR193" acronym="MAR193" offset="0x8304" width="32" description="Memory Attribute Register 193 - Defines Attributes of 0xc1000000 - 0xc1ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR194" acronym="MAR194" offset="0x8308" width="32" description="Memory Attribute Register 194 - Defines Attributes of 0xc2000000 - 0xc2ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR195" acronym="MAR195" offset="0x830c" width="32" description="Memory Attribute Register 195 - Defines Attributes of 0xc3000000 - 0xc3ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR196" acronym="MAR196" offset="0x8310" width="32" description="Memory Attribute Register 196 - Defines Attributes of 0xc4000000 - 0xc4ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR197" acronym="MAR197" offset="0x8314" width="32" description="Memory Attribute Register 197 - Defines Attributes of 0xc5000000 - 0xc5ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR198" acronym="MAR198" offset="0x8318" width="32" description="Memory Attribute Register 198 - Defines Attributes of 0xc6000000 - 0xc6ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR199" acronym="MAR199" offset="0x831c" width="32" description="Memory Attribute Register 199 - Defines Attributes of 0xc7000000 - 0xc7ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR200" acronym="MAR200" offset="0x8320" width="32" description="Memory Attribute Register 200 - Defines Attributes of 0xc8000000 - 0xc8ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR201" acronym="MAR201" offset="0x8324" width="32" description="Memory Attribute Register 201 - Defines Attributes of 0xc9000000 - 0xc9ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR202" acronym="MAR202" offset="0x8328" width="32" description="Memory Attribute Register 202 - Defines Attributes of 0xca000000 - 0xcaffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR203" acronym="MAR203" offset="0x832c" width="32" description="Memory Attribute Register 203 - Defines Attributes of 0xcb000000 - 0xcbffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR204" acronym="MAR204" offset="0x8330" width="32" description="Memory Attribute Register 204 - Defines Attributes of 0xcc000000 - 0xccffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR205" acronym="MAR205" offset="0x8334" width="32" description="Memory Attribute Register 205 - Defines Attributes of 0xcd000000 - 0xcdffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR206" acronym="MAR206" offset="0x8338" width="32" description="Memory Attribute Register 206 - Defines Attributes of 0xce000000 - 0xceffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR207" acronym="MAR207" offset="0x833c" width="32" description="Memory Attribute Register 207 - Defines Attributes of 0xcf000000 - 0xcfffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR208" acronym="MAR208" offset="0x8340" width="32" description="Memory Attribute Register 208 - Defines Attributes of 0xd0000000 - 0xd0ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR209" acronym="MAR209" offset="0x8344" width="32" description="Memory Attribute Register 209 - Defines Attributes of 0xd1000000 - 0xd1ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR210" acronym="MAR210" offset="0x8348" width="32" description="Memory Attribute Register 210 - Defines Attributes of 0xd2000000 - 0xd2ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR211" acronym="MAR211" offset="0x834c" width="32" description="Memory Attribute Register 211 - Defines Attributes of 0xd3000000 - 0xd3ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR212" acronym="MAR212" offset="0x8350" width="32" description="Memory Attribute Register 212 - Defines Attributes of 0xd4000000 - 0xd4ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR213" acronym="MAR213" offset="0x8354" width="32" description="Memory Attribute Register 213 - Defines Attributes of 0xd5000000 - 0xd5ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR214" acronym="MAR214" offset="0x8358" width="32" description="Memory Attribute Register 214 - Defines Attributes of 0xd6000000 - 0xd6ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR215" acronym="MAR215" offset="0x835c" width="32" description="Memory Attribute Register 215 - Defines Attributes of 0xd7000000 - 0xd7ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR216" acronym="MAR216" offset="0x8360" width="32" description="Memory Attribute Register 216 - Defines Attributes of 0xd8000000 - 0xd8ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR217" acronym="MAR217" offset="0x8364" width="32" description="Memory Attribute Register 217 - Defines Attributes of 0xd9000000 - 0xd9ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR218" acronym="MAR218" offset="0x8368" width="32" description="Memory Attribute Register 218 - Defines Attributes of 0xda000000 - 0xdaffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR219" acronym="MAR219" offset="0x836c" width="32" description="Memory Attribute Register 219 - Defines Attributes of 0xdb000000 - 0xdbffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR220" acronym="MAR220" offset="0x8370" width="32" description="Memory Attribute Register 220 - Defines Attributes of 0xdc000000 - 0xdcffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR221" acronym="MAR221" offset="0x8374" width="32" description="Memory Attribute Register 221 - Defines Attributes of 0xdd000000 - 0xddffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR222" acronym="MAR222" offset="0x8378" width="32" description="Memory Attribute Register 222 - Defines Attributes of 0xde000000 - 0xdeffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR223" acronym="MAR223" offset="0x837c" width="32" description="Memory Attribute Register 223 - Defines Attributes of 0xdf000000 - 0xdfffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR224" acronym="MAR224" offset="0x8380" width="32" description="Memory Attribute Register 224 - Defines Attributes of 0xe0000000 - 0xe0ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR225" acronym="MAR225" offset="0x8384" width="32" description="Memory Attribute Register 225 - Defines Attributes of 0xe1000000 - 0xe1ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR226" acronym="MAR226" offset="0x8388" width="32" description="Memory Attribute Register 226 - Defines Attributes of 0xe2000000 - 0xe2ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR227" acronym="MAR227" offset="0x838c" width="32" description="Memory Attribute Register 227 - Defines Attributes of 0xe3000000 - 0xe3ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR228" acronym="MAR228" offset="0x8390" width="32" description="Memory Attribute Register 228 - Defines Attributes of 0xe4000000 - 0xe4ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR229" acronym="MAR229" offset="0x8394" width="32" description="Memory Attribute Register 229 - Defines Attributes of 0xe5000000 - 0xe5ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR230" acronym="MAR230" offset="0x8398" width="32" description="Memory Attribute Register 230 - Defines Attributes of 0xe6000000 - 0xe6ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR231" acronym="MAR231" offset="0x839c" width="32" description="Memory Attribute Register 231 - Defines Attributes of 0xe7000000 - 0xe7ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR232" acronym="MAR232" offset="0x83a0" width="32" description="Memory Attribute Register 232 - Defines Attributes of 0xe8000000 - 0xe8ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR233" acronym="MAR233" offset="0x83a4" width="32" description="Memory Attribute Register 233 - Defines Attributes of 0xe9000000 - 0xe9ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR234" acronym="MAR234" offset="0x83a8" width="32" description="Memory Attribute Register 234 - Defines Attributes of 0xea000000 - 0xeaffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR235" acronym="MAR235" offset="0x83ac" width="32" description="Memory Attribute Register 235 - Defines Attributes of 0xeb000000 - 0xebffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR236" acronym="MAR236" offset="0x83b0" width="32" description="Memory Attribute Register 236 - Defines Attributes of 0xec000000 - 0xecffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR237" acronym="MAR237" offset="0x83b4" width="32" description="Memory Attribute Register 237 - Defines Attributes of 0xed000000 - 0xedffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR238" acronym="MAR238" offset="0x83b8" width="32" description="Memory Attribute Register 238 - Defines Attributes of 0xee000000 - 0xeeffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR239" acronym="MAR239" offset="0x83bc" width="32" description="Memory Attribute Register 239 - Defines Attributes of 0xef000000 - 0xefffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR240" acronym="MAR240" offset="0x83c0" width="32" description="Memory Attribute Register 240 - Defines Attributes of 0xf0000000 - 0xf0ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR241" acronym="MAR241" offset="0x83c4" width="32" description="Memory Attribute Register 241 - Defines Attributes of 0xf1000000 - 0xf1ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR242" acronym="MAR242" offset="0x83c8" width="32" description="Memory Attribute Register 242 - Defines Attributes of 0xf2000000 - 0xf2ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR243" acronym="MAR243" offset="0x83cc" width="32" description="Memory Attribute Register 243 - Defines Attributes of 0xf3000000 - 0xf3ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR244" acronym="MAR244" offset="0x83d0" width="32" description="Memory Attribute Register 244 - Defines Attributes of 0xf4000000 - 0xf4ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR245" acronym="MAR245" offset="0x83d4" width="32" description="Memory Attribute Register 245 - Defines Attributes of 0xf5000000 - 0xf5ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR246" acronym="MAR246" offset="0x83d8" width="32" description="Memory Attribute Register 246 - Defines Attributes of 0xf6000000 - 0xf6ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR247" acronym="MAR247" offset="0x83dc" width="32" description="Memory Attribute Register 247 - Defines Attributes of 0xf7000000 - 0xf7ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR248" acronym="MAR248" offset="0x83e0" width="32" description="Memory Attribute Register 248 - Defines Attributes of 0xf8000000 - 0xf8ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR249" acronym="MAR249" offset="0x83e4" width="32" description="Memory Attribute Register 249 - Defines Attributes of 0xf9000000 - 0xf9ffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR250" acronym="MAR250" offset="0x83e8" width="32" description="Memory Attribute Register 250 - Defines Attributes of 0xfa000000 - 0xfaffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR251" acronym="MAR251" offset="0x83ec" width="32" description="Memory Attribute Register 251 - Defines Attributes of 0xfb000000 - 0xfbffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR252" acronym="MAR252" offset="0x83f0" width="32" description="Memory Attribute Register 252 - Defines Attributes of 0xfc000000 - 0xfcffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR253" acronym="MAR253" offset="0x83f4" width="32" description="Memory Attribute Register 253 - Defines Attributes of 0xfd000000 - 0xfdffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR254" acronym="MAR254" offset="0x83f8" width="32" description="Memory Attribute Register 254 - Defines Attributes of 0xfe000000 - 0xfeffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
     <register id="MAR255" acronym="MAR255" offset="0x83fc" width="32" description="Memory Attribute Register 255 - Defines Attributes of 0xff000000 - 0xffffffff">
<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="RW">
<bitenum id="CACHE" value="1" token="CACHE" description="Set MAR to Cacheable" />
<bitenum id="NOCACHE" value="0" token="NOCACHE" description="Set MAR to Not Cacheable" />
</bitfield>
</register>
</module>
