Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr 12 22:00:27 2022
| Host         : LAURPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_controller_timing_summary_routed.rpt -pb vga_controller_timing_summary_routed.pb -rpx vga_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.109        0.000                      0                  182        0.210        0.000                      0                  182        3.000        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.109        0.000                      0                  182        0.210        0.000                      0                  182        4.130        0.000                       0                    80  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 hPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.704ns (15.568%)  route 3.818ns (84.432%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 7.783 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.631    -0.881    clk_out1
    SLICE_X4Y37          FDRE                                         r  hPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  hPos_reg[0]/Q
                         net (fo=6, routed)           2.191     1.767    hPos_reg_n_0_[0]
    SLICE_X4Y37          LUT5 (Prop_lut5_I2_O)        0.124     1.891 r  hPos[30]_i_3/O
                         net (fo=2, routed)           0.669     2.559    hPos[30]_i_3_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I2_O)        0.124     2.683 r  vPos[0]_i_1/O
                         net (fo=31, routed)          0.958     3.642    vPos0
    SLICE_X2Y43          FDRE                                         r  vPos_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.519     7.783    clk_out1
    SLICE_X2Y43          FDRE                                         r  vPos_reg[24]/C
                         clock pessimism              0.564     8.347    
                         clock uncertainty           -0.072     8.275    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524     7.751    vPos_reg[24]
  -------------------------------------------------------------------
                         required time                          7.751    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 hPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.704ns (15.568%)  route 3.818ns (84.432%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 7.783 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.631    -0.881    clk_out1
    SLICE_X4Y37          FDRE                                         r  hPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  hPos_reg[0]/Q
                         net (fo=6, routed)           2.191     1.767    hPos_reg_n_0_[0]
    SLICE_X4Y37          LUT5 (Prop_lut5_I2_O)        0.124     1.891 r  hPos[30]_i_3/O
                         net (fo=2, routed)           0.669     2.559    hPos[30]_i_3_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I2_O)        0.124     2.683 r  vPos[0]_i_1/O
                         net (fo=31, routed)          0.958     3.642    vPos0
    SLICE_X2Y43          FDRE                                         r  vPos_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.519     7.783    clk_out1
    SLICE_X2Y43          FDRE                                         r  vPos_reg[25]/C
                         clock pessimism              0.564     8.347    
                         clock uncertainty           -0.072     8.275    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524     7.751    vPos_reg[25]
  -------------------------------------------------------------------
                         required time                          7.751    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 hPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.704ns (15.568%)  route 3.818ns (84.432%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 7.783 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.631    -0.881    clk_out1
    SLICE_X4Y37          FDRE                                         r  hPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  hPos_reg[0]/Q
                         net (fo=6, routed)           2.191     1.767    hPos_reg_n_0_[0]
    SLICE_X4Y37          LUT5 (Prop_lut5_I2_O)        0.124     1.891 r  hPos[30]_i_3/O
                         net (fo=2, routed)           0.669     2.559    hPos[30]_i_3_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I2_O)        0.124     2.683 r  vPos[0]_i_1/O
                         net (fo=31, routed)          0.958     3.642    vPos0
    SLICE_X2Y43          FDRE                                         r  vPos_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.519     7.783    clk_out1
    SLICE_X2Y43          FDRE                                         r  vPos_reg[26]/C
                         clock pessimism              0.564     8.347    
                         clock uncertainty           -0.072     8.275    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524     7.751    vPos_reg[26]
  -------------------------------------------------------------------
                         required time                          7.751    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 hPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.704ns (15.568%)  route 3.818ns (84.432%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 7.783 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.631    -0.881    clk_out1
    SLICE_X4Y37          FDRE                                         r  hPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  hPos_reg[0]/Q
                         net (fo=6, routed)           2.191     1.767    hPos_reg_n_0_[0]
    SLICE_X4Y37          LUT5 (Prop_lut5_I2_O)        0.124     1.891 r  hPos[30]_i_3/O
                         net (fo=2, routed)           0.669     2.559    hPos[30]_i_3_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I2_O)        0.124     2.683 r  vPos[0]_i_1/O
                         net (fo=31, routed)          0.958     3.642    vPos0
    SLICE_X2Y43          FDRE                                         r  vPos_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.519     7.783    clk_out1
    SLICE_X2Y43          FDRE                                         r  vPos_reg[27]/C
                         clock pessimism              0.564     8.347    
                         clock uncertainty           -0.072     8.275    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524     7.751    vPos_reg[27]
  -------------------------------------------------------------------
                         required time                          7.751    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 hPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            hPos_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.704ns (15.404%)  route 3.866ns (84.596%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 7.780 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.631    -0.881    clk_out1
    SLICE_X4Y37          FDRE                                         r  hPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  hPos_reg[0]/Q
                         net (fo=6, routed)           2.191     1.767    hPos_reg_n_0_[0]
    SLICE_X4Y37          LUT5 (Prop_lut5_I2_O)        0.124     1.891 r  hPos[30]_i_3/O
                         net (fo=2, routed)           0.428     2.319    hPos[30]_i_3_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I0_O)        0.124     2.443 r  hPos[30]_i_1/O
                         net (fo=30, routed)          1.247     3.690    hPos[30]_i_1_n_0
    SLICE_X5Y42          FDRE                                         r  hPos_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.516     7.780    clk_out1
    SLICE_X5Y42          FDRE                                         r  hPos_reg[29]/C
                         clock pessimism              0.577     8.357    
                         clock uncertainty           -0.072     8.285    
    SLICE_X5Y42          FDRE (Setup_fdre_C_R)       -0.429     7.856    hPos_reg[29]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 hPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            hPos_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.704ns (15.404%)  route 3.866ns (84.596%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 7.780 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.631    -0.881    clk_out1
    SLICE_X4Y37          FDRE                                         r  hPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  hPos_reg[0]/Q
                         net (fo=6, routed)           2.191     1.767    hPos_reg_n_0_[0]
    SLICE_X4Y37          LUT5 (Prop_lut5_I2_O)        0.124     1.891 r  hPos[30]_i_3/O
                         net (fo=2, routed)           0.428     2.319    hPos[30]_i_3_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I0_O)        0.124     2.443 r  hPos[30]_i_1/O
                         net (fo=30, routed)          1.247     3.690    hPos[30]_i_1_n_0
    SLICE_X5Y42          FDRE                                         r  hPos_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.516     7.780    clk_out1
    SLICE_X5Y42          FDRE                                         r  hPos_reg[30]/C
                         clock pessimism              0.577     8.357    
                         clock uncertainty           -0.072     8.285    
    SLICE_X5Y42          FDRE (Setup_fdre_C_R)       -0.429     7.856    hPos_reg[30]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.180ns  (required time - arrival time)
  Source:                 vPos_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_green_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.890ns (19.557%)  route 3.661ns (80.443%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 7.781 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.638    -0.874    clk_out1
    SLICE_X2Y43          FDRE                                         r  vPos_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  vPos_reg[26]/Q
                         net (fo=2, routed)           0.857     0.501    vPos_reg[26]
    SLICE_X3Y43          LUT4 (Prop_lut4_I0_O)        0.124     0.625 r  VS_i_5/O
                         net (fo=2, routed)           1.134     1.759    VS_i_5_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I4_O)        0.124     1.883 f  vga_red[3]_i_3/O
                         net (fo=1, routed)           0.931     2.814    vga_red[3]_i_3_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I0_O)        0.124     2.938 r  vga_red[3]_i_1/O
                         net (fo=12, routed)          0.739     3.677    vga_red[3]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  vga_green_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.517     7.781    clk_out1
    SLICE_X0Y40          FDRE                                         r  vga_green_reg[3]/C
                         clock pessimism              0.578     8.359    
                         clock uncertainty           -0.072     8.287    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.429     7.858    vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                          7.858    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  4.180    

Slack (MET) :             4.180ns  (required time - arrival time)
  Source:                 vPos_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_red_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.890ns (19.557%)  route 3.661ns (80.443%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 7.781 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.638    -0.874    clk_out1
    SLICE_X2Y43          FDRE                                         r  vPos_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  vPos_reg[26]/Q
                         net (fo=2, routed)           0.857     0.501    vPos_reg[26]
    SLICE_X3Y43          LUT4 (Prop_lut4_I0_O)        0.124     0.625 r  VS_i_5/O
                         net (fo=2, routed)           1.134     1.759    VS_i_5_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I4_O)        0.124     1.883 f  vga_red[3]_i_3/O
                         net (fo=1, routed)           0.931     2.814    vga_red[3]_i_3_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I0_O)        0.124     2.938 r  vga_red[3]_i_1/O
                         net (fo=12, routed)          0.739     3.677    vga_red[3]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  vga_red_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.517     7.781    clk_out1
    SLICE_X0Y40          FDRE                                         r  vga_red_reg[0]/C
                         clock pessimism              0.578     8.359    
                         clock uncertainty           -0.072     8.287    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.429     7.858    vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                          7.858    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  4.180    

Slack (MET) :             4.180ns  (required time - arrival time)
  Source:                 vPos_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_red_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.890ns (19.557%)  route 3.661ns (80.443%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 7.781 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.638    -0.874    clk_out1
    SLICE_X2Y43          FDRE                                         r  vPos_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  vPos_reg[26]/Q
                         net (fo=2, routed)           0.857     0.501    vPos_reg[26]
    SLICE_X3Y43          LUT4 (Prop_lut4_I0_O)        0.124     0.625 r  VS_i_5/O
                         net (fo=2, routed)           1.134     1.759    VS_i_5_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I4_O)        0.124     1.883 f  vga_red[3]_i_3/O
                         net (fo=1, routed)           0.931     2.814    vga_red[3]_i_3_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I0_O)        0.124     2.938 r  vga_red[3]_i_1/O
                         net (fo=12, routed)          0.739     3.677    vga_red[3]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  vga_red_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.517     7.781    clk_out1
    SLICE_X0Y40          FDRE                                         r  vga_red_reg[1]/C
                         clock pessimism              0.578     8.359    
                         clock uncertainty           -0.072     8.287    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.429     7.858    vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                          7.858    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  4.180    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 vPos_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_green_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.890ns (19.588%)  route 3.654ns (80.412%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.638    -0.874    clk_out1
    SLICE_X2Y43          FDRE                                         r  vPos_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  vPos_reg[26]/Q
                         net (fo=2, routed)           0.857     0.501    vPos_reg[26]
    SLICE_X3Y43          LUT4 (Prop_lut4_I0_O)        0.124     0.625 r  VS_i_5/O
                         net (fo=2, routed)           1.134     1.759    VS_i_5_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I4_O)        0.124     1.883 f  vga_red[3]_i_3/O
                         net (fo=1, routed)           0.931     2.814    vga_red[3]_i_3_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I0_O)        0.124     2.938 r  vga_red[3]_i_1/O
                         net (fo=12, routed)          0.732     3.670    vga_red[3]_i_1_n_0
    SLICE_X0Y37          FDRE                                         r  vga_green_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.515     7.779    clk_out1
    SLICE_X0Y37          FDRE                                         r  vga_green_reg[0]/C
                         clock pessimism              0.578     8.357    
                         clock uncertainty           -0.072     8.285    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429     7.856    vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -3.670    
  -------------------------------------------------------------------
                         slack                                  4.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.592    -0.589    clk_out1
    SLICE_X2Y37          FDRE                                         r  vPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 f  vPos_reg[0]/Q
                         net (fo=4, routed)           0.105    -0.320    vPos_reg[0]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.045    -0.275 r  VS_i_1/O
                         net (fo=1, routed)           0.000    -0.275    VS0
    SLICE_X3Y37          FDRE                                         r  VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.862    -0.828    clk_out1
    SLICE_X3Y37          FDRE                                         r  VS_reg/C
                         clock pessimism              0.251    -0.576    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.091    -0.485    VS_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VSdly_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.005%)  route 0.159ns (52.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.592    -0.589    clk_out1
    SLICE_X3Y37          FDRE                                         r  VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  VS_reg/Q
                         net (fo=1, routed)           0.159    -0.289    VS
    SLICE_X0Y35          FDRE                                         r  VSdly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.861    -0.829    clk_out1
    SLICE_X0Y35          FDRE                                         r  VSdly_reg/C
                         clock pessimism              0.253    -0.575    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.070    -0.505    VSdly_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 HS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HSdly_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.591    -0.590    clk_out1
    SLICE_X3Y36          FDRE                                         r  HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  HS_reg/Q
                         net (fo=1, routed)           0.170    -0.279    HS
    SLICE_X2Y33          FDRE                                         r  HSdly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.859    -0.831    clk_out1
    SLICE_X2Y33          FDRE                                         r  HSdly_reg/C
                         clock pessimism              0.253    -0.577    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.059    -0.518    HSdly_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 hPos_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            hPos_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.592    -0.589    clk_out1
    SLICE_X5Y41          FDRE                                         r  hPos_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  hPos_reg[28]/Q
                         net (fo=2, routed)           0.117    -0.331    hPos_reg_n_0_[28]
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.223 r  hPos_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.223    data0[28]
    SLICE_X5Y41          FDRE                                         r  hPos_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.863    -0.827    clk_out1
    SLICE_X5Y41          FDRE                                         r  hPos_reg[28]/C
                         clock pessimism              0.237    -0.589    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.105    -0.484    hPos_reg[28]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 hPos_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            hPos_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.592    -0.589    clk_out1
    SLICE_X5Y40          FDRE                                         r  hPos_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  hPos_reg[24]/Q
                         net (fo=5, routed)           0.118    -0.330    hPos_reg_n_0_[24]
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.222 r  hPos_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.222    data0[24]
    SLICE_X5Y40          FDRE                                         r  hPos_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.863    -0.827    clk_out1
    SLICE_X5Y40          FDRE                                         r  hPos_reg[24]/C
                         clock pessimism              0.237    -0.589    
    SLICE_X5Y40          FDRE (Hold_fdre_C_D)         0.105    -0.484    hPos_reg[24]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hPos_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            hPos_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.590    -0.591    clk_out1
    SLICE_X5Y37          FDRE                                         r  hPos_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  hPos_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.330    hPos_reg_n_0_[12]
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.222 r  hPos_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.222    data0[12]
    SLICE_X5Y37          FDRE                                         r  hPos_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.860    -0.830    clk_out1
    SLICE_X5Y37          FDRE                                         r  hPos_reg[12]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.105    -0.486    hPos_reg[12]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hPos_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            hPos_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.591    -0.590    clk_out1
    SLICE_X5Y38          FDRE                                         r  hPos_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  hPos_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.329    hPos_reg_n_0_[16]
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  hPos_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.221    data0[16]
    SLICE_X5Y38          FDRE                                         r  hPos_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.862    -0.828    clk_out1
    SLICE_X5Y38          FDRE                                         r  hPos_reg[16]/C
                         clock pessimism              0.237    -0.590    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.105    -0.485    hPos_reg[16]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.594    -0.587    clk_out1
    SLICE_X2Y40          FDRE                                         r  vPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  vPos_reg[14]/Q
                         net (fo=2, routed)           0.126    -0.298    vPos_reg[14]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.188 r  vPos_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.188    vPos_reg[12]_i_1_n_5
    SLICE_X2Y40          FDRE                                         r  vPos_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.865    -0.825    clk_out1
    SLICE_X2Y40          FDRE                                         r  vPos_reg[14]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.134    -0.453    vPos_reg[14]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vPos_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.595    -0.586    clk_out1
    SLICE_X2Y43          FDRE                                         r  vPos_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  vPos_reg[26]/Q
                         net (fo=2, routed)           0.126    -0.297    vPos_reg[26]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.187 r  vPos_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.187    vPos_reg[24]_i_1_n_5
    SLICE_X2Y43          FDRE                                         r  vPos_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.866    -0.824    clk_out1
    SLICE_X2Y43          FDRE                                         r  vPos_reg[26]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.134    -0.452    vPos_reg[26]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vPos_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.594    -0.587    clk_out1
    SLICE_X2Y41          FDRE                                         r  vPos_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  vPos_reg[18]/Q
                         net (fo=2, routed)           0.127    -0.297    vPos_reg[18]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.187 r  vPos_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.187    vPos_reg[16]_i_1_n_5
    SLICE_X2Y41          FDRE                                         r  vPos_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.865    -0.825    clk_out1
    SLICE_X2Y41          FDRE                                         r  vPos_reg[18]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.134    -0.453    vPos_reg[18]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk_modifier/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    clk_modifier/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y36      HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X2Y33      HSdly_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y37      VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X0Y35      VSdly_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X4Y37      hPos_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y37      hPos_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y37      hPos_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y37      hPos_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y36      HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y36      HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y33      HSdly_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y33      HSdly_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y37      VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y37      VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y35      VSdly_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y35      VSdly_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y37      hPos_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y37      hPos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y36      HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y36      HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y33      HSdly_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y33      HSdly_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y37      VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y37      VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y35      VSdly_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y35      VSdly_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y37      hPos_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y37      hPos_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_modifier/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_modifier/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.903ns  (logic 3.986ns (67.535%)  route 1.916ns (32.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.636    -0.876    clk_out1
    SLICE_X0Y40          FDRE                                         r  vga_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga_green_reg[3]/Q
                         net (fo=1, routed)           1.916     1.497    VGA_GREEN_O_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     5.027 r  VGA_GREEN_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.027    VGA_GREEN_O[3]
    D17                                                               r  VGA_GREEN_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.833ns  (logic 3.958ns (67.860%)  route 1.875ns (32.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.634    -0.878    clk_out1
    SLICE_X0Y37          FDRE                                         r  vga_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  vga_red_reg[3]/Q
                         net (fo=1, routed)           1.875     1.453    VGA_RED_O_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     4.956 r  VGA_RED_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.956    VGA_RED_O[3]
    N19                                                               r  VGA_RED_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.788ns  (logic 3.975ns (68.684%)  route 1.812ns (31.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.636    -0.876    clk_out1
    SLICE_X0Y40          FDRE                                         r  vga_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga_red_reg[1]/Q
                         net (fo=1, routed)           1.812     1.393    VGA_RED_O_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519     4.912 r  VGA_RED_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.912    VGA_RED_O[1]
    H19                                                               r  VGA_RED_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HSdly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.734ns  (logic 4.015ns (70.008%)  route 1.720ns (29.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.630    -0.882    clk_out1
    SLICE_X2Y33          FDRE                                         r  HSdly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  HSdly_reg/Q
                         net (fo=1, routed)           1.720     1.356    VGA_HS_O_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     4.853 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     4.853    VGA_HS_O
    P19                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.705ns  (logic 3.981ns (69.775%)  route 1.724ns (30.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.629    -0.883    clk_out1
    SLICE_X0Y32          FDRE                                         r  vga_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  vga_blue_reg[3]/Q
                         net (fo=1, routed)           1.724     1.298    VGA_BLUE_O_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525     4.823 r  VGA_BLUE_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.823    VGA_BLUE_O[3]
    J18                                                               r  VGA_BLUE_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VSdly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.697ns  (logic 3.959ns (69.497%)  route 1.738ns (30.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.633    -0.879    clk_out1
    SLICE_X0Y35          FDRE                                         r  VSdly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  VSdly_reg/Q
                         net (fo=1, routed)           1.738     1.315    VGA_VS_O_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     4.819 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     4.819    VGA_VS_O
    R19                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.985ns (70.240%)  route 1.688ns (29.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.636    -0.876    clk_out1
    SLICE_X0Y39          FDRE                                         r  vga_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga_green_reg[2]/Q
                         net (fo=1, routed)           1.688     1.269    VGA_GREEN_O_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529     4.798 r  VGA_GREEN_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.798    VGA_GREEN_O[2]
    G17                                                               r  VGA_GREEN_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.668ns  (logic 3.980ns (70.213%)  route 1.688ns (29.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.634    -0.878    clk_out1
    SLICE_X0Y37          FDRE                                         r  vga_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  vga_red_reg[2]/Q
                         net (fo=1, routed)           1.688     1.267    VGA_RED_O_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     4.791 r  VGA_RED_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.791    VGA_RED_O[2]
    J19                                                               r  VGA_RED_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.656ns  (logic 3.980ns (70.369%)  route 1.676ns (29.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.636    -0.876    clk_out1
    SLICE_X0Y40          FDRE                                         r  vga_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga_red_reg[0]/Q
                         net (fo=1, routed)           1.676     1.256    VGA_RED_O_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     4.780 r  VGA_RED_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.780    VGA_RED_O[0]
    G19                                                               r  VGA_RED_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.651ns  (logic 3.977ns (70.377%)  route 1.674ns (29.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.634    -0.878    clk_out1
    SLICE_X0Y37          FDRE                                         r  vga_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  vga_green_reg[0]/Q
                         net (fo=1, routed)           1.674     1.252    VGA_GREEN_O_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     4.773 r  VGA_GREEN_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.773    VGA_GREEN_O[0]
    J17                                                               r  VGA_GREEN_O[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.671ns  (logic 1.348ns (80.666%)  route 0.323ns (19.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.593    -0.588    clk_out1
    SLICE_X0Y39          FDRE                                         r  vga_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_green_reg[1]/Q
                         net (fo=1, routed)           0.323    -0.124    VGA_GREEN_O_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.082 r  VGA_GREEN_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.082    VGA_GREEN_O[1]
    H17                                                               r  VGA_GREEN_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 1.338ns (79.657%)  route 0.342ns (20.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.589    -0.592    clk_out1
    SLICE_X0Y32          FDRE                                         r  vga_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_blue_reg[0]/Q
                         net (fo=1, routed)           0.342    -0.110    VGA_BLUE_O_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.087 r  VGA_BLUE_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.087    VGA_BLUE_O[0]
    N18                                                               r  VGA_BLUE_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.688ns  (logic 1.361ns (80.634%)  route 0.327ns (19.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.589    -0.592    clk_out1
    SLICE_X0Y32          FDRE                                         r  vga_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_blue_reg[2]/Q
                         net (fo=1, routed)           0.327    -0.125    VGA_BLUE_O_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.095 r  VGA_BLUE_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.095    VGA_BLUE_O[2]
    K18                                                               r  VGA_BLUE_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.692ns  (logic 1.346ns (79.518%)  route 0.347ns (20.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.589    -0.592    clk_out1
    SLICE_X0Y32          FDRE                                         r  vga_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_blue_reg[1]/Q
                         net (fo=1, routed)           0.347    -0.105    VGA_BLUE_O_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.100 r  VGA_BLUE_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.100    VGA_BLUE_O[1]
    L18                                                               r  VGA_BLUE_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.693ns  (logic 1.366ns (80.690%)  route 0.327ns (19.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.594    -0.587    clk_out1
    SLICE_X0Y40          FDRE                                         r  vga_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_red_reg[0]/Q
                         net (fo=1, routed)           0.327    -0.120    VGA_RED_O_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.105 r  VGA_RED_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.105    VGA_RED_O[0]
    G19                                                               r  VGA_RED_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.703ns  (logic 1.363ns (80.035%)  route 0.340ns (19.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.592    -0.589    clk_out1
    SLICE_X0Y37          FDRE                                         r  vga_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  vga_green_reg[0]/Q
                         net (fo=1, routed)           0.340    -0.108    VGA_GREEN_O_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.113 r  VGA_GREEN_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.113    VGA_GREEN_O[0]
    J17                                                               r  VGA_GREEN_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HSdly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.362ns (79.698%)  route 0.347ns (20.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.590    -0.591    clk_out1
    SLICE_X2Y33          FDRE                                         r  HSdly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  HSdly_reg/Q
                         net (fo=1, routed)           0.347    -0.080    VGA_HS_O_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.117 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     1.117    VGA_HS_O
    P19                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VSdly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.345ns (78.348%)  route 0.372ns (21.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.591    -0.590    clk_out1
    SLICE_X0Y35          FDRE                                         r  VSdly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  VSdly_reg/Q
                         net (fo=1, routed)           0.372    -0.078    VGA_VS_O_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.127 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     1.127    VGA_VS_O
    R19                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.367ns (79.363%)  route 0.355ns (20.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.589    -0.592    clk_out1
    SLICE_X0Y32          FDRE                                         r  vga_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_blue_reg[3]/Q
                         net (fo=1, routed)           0.355    -0.096    VGA_BLUE_O_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.130 r  VGA_BLUE_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.130    VGA_BLUE_O[3]
    J18                                                               r  VGA_BLUE_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.719ns  (logic 1.366ns (79.442%)  route 0.353ns (20.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.592    -0.589    clk_out1
    SLICE_X0Y37          FDRE                                         r  vga_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  vga_red_reg[2]/Q
                         net (fo=1, routed)           0.353    -0.095    VGA_RED_O_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.130 r  VGA_RED_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.130    VGA_RED_O[2]
    J19                                                               r  VGA_RED_O[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_modifier/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_modifier/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK_100 (IN)
                         net (fo=0)                   0.000     5.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     5.894    clk_modifier/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_modifier/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_modifier/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_modifier/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_modifier/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_modifier/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_modifier/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_modifier/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_modifier/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_modifier/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_GREEN_I[0]
                            (input port)
  Destination:            vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.841ns  (logic 1.588ns (32.798%)  route 3.253ns (67.202%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  VGA_GREEN_I[0] (IN)
                         net (fo=0)                   0.000     0.000    VGA_GREEN_I[0]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  VGA_GREEN_I_IBUF[0]_inst/O
                         net (fo=1, routed)           3.253     4.717    VGA_GREEN_I_IBUF[0]
    SLICE_X0Y37          LUT6 (Prop_lut6_I5_O)        0.124     4.841 r  vga_green[0]_i_1/O
                         net (fo=1, routed)           0.000     4.841    vga_green[0]_i_1_n_0
    SLICE_X0Y37          FDRE                                         r  vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.515    -1.480    clk_out1
    SLICE_X0Y37          FDRE                                         r  vga_green_reg[0]/C

Slack:                    inf
  Source:                 VGA_GREEN_I[1]
                            (input port)
  Destination:            vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.760ns  (logic 1.582ns (33.236%)  route 3.178ns (66.764%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  VGA_GREEN_I[1] (IN)
                         net (fo=0)                   0.000     0.000    VGA_GREEN_I[1]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_GREEN_I_IBUF[1]_inst/O
                         net (fo=1, routed)           3.178     4.636    VGA_GREEN_I_IBUF[1]
    SLICE_X0Y39          LUT6 (Prop_lut6_I5_O)        0.124     4.760 r  vga_green[1]_i_1/O
                         net (fo=1, routed)           0.000     4.760    vga_green[1]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.517    -1.478    clk_out1
    SLICE_X0Y39          FDRE                                         r  vga_green_reg[1]/C

Slack:                    inf
  Source:                 VGA_RED_I[1]
                            (input port)
  Destination:            vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 1.579ns (33.530%)  route 3.131ns (66.470%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  VGA_RED_I[1] (IN)
                         net (fo=0)                   0.000     0.000    VGA_RED_I[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  VGA_RED_I_IBUF[1]_inst/O
                         net (fo=1, routed)           3.131     4.586    VGA_RED_I_IBUF[1]
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.124     4.710 r  vga_red[1]_i_1/O
                         net (fo=1, routed)           0.000     4.710    vga_red[1]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.517    -1.478    clk_out1
    SLICE_X0Y40          FDRE                                         r  vga_red_reg[1]/C

Slack:                    inf
  Source:                 VGA_RED_I[0]
                            (input port)
  Destination:            vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.601ns  (logic 1.580ns (34.343%)  route 3.021ns (65.657%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  VGA_RED_I[0] (IN)
                         net (fo=0)                   0.000     0.000    VGA_RED_I[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  VGA_RED_I_IBUF[0]_inst/O
                         net (fo=1, routed)           3.021     4.477    VGA_RED_I_IBUF[0]
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.124     4.601 r  vga_red[0]_i_1/O
                         net (fo=1, routed)           0.000     4.601    vga_red[0]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.517    -1.478    clk_out1
    SLICE_X0Y40          FDRE                                         r  vga_red_reg[0]/C

Slack:                    inf
  Source:                 VGA_RED_I[3]
                            (input port)
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.546ns  (logic 1.593ns (35.038%)  route 2.953ns (64.962%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  VGA_RED_I[3] (IN)
                         net (fo=0)                   0.000     0.000    VGA_RED_I[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  VGA_RED_I_IBUF[3]_inst/O
                         net (fo=1, routed)           2.953     4.422    VGA_RED_I_IBUF[3]
    SLICE_X0Y37          LUT6 (Prop_lut6_I5_O)        0.124     4.546 r  vga_red[3]_i_2/O
                         net (fo=1, routed)           0.000     4.546    vga_red[3]_i_2_n_0
    SLICE_X0Y37          FDRE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.515    -1.480    clk_out1
    SLICE_X0Y37          FDRE                                         r  vga_red_reg[3]/C

Slack:                    inf
  Source:                 VGA_RED_I[2]
                            (input port)
  Destination:            vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.450ns  (logic 1.577ns (35.438%)  route 2.873ns (64.562%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  VGA_RED_I[2] (IN)
                         net (fo=0)                   0.000     0.000    VGA_RED_I[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  VGA_RED_I_IBUF[2]_inst/O
                         net (fo=1, routed)           2.873     4.326    VGA_RED_I_IBUF[2]
    SLICE_X0Y37          LUT6 (Prop_lut6_I5_O)        0.124     4.450 r  vga_red[2]_i_1/O
                         net (fo=1, routed)           0.000     4.450    vga_red[2]_i_1_n_0
    SLICE_X0Y37          FDRE                                         r  vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.515    -1.480    clk_out1
    SLICE_X0Y37          FDRE                                         r  vga_red_reg[2]/C

Slack:                    inf
  Source:                 VGA_GREEN_I[2]
                            (input port)
  Destination:            vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.441ns  (logic 1.576ns (35.494%)  route 2.865ns (64.506%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  VGA_GREEN_I[2] (IN)
                         net (fo=0)                   0.000     0.000    VGA_GREEN_I[2]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  VGA_GREEN_I_IBUF[2]_inst/O
                         net (fo=1, routed)           2.865     4.317    VGA_GREEN_I_IBUF[2]
    SLICE_X0Y39          LUT6 (Prop_lut6_I5_O)        0.124     4.441 r  vga_green[2]_i_1/O
                         net (fo=1, routed)           0.000     4.441    vga_green[2]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.517    -1.478    clk_out1
    SLICE_X0Y39          FDRE                                         r  vga_green_reg[2]/C

Slack:                    inf
  Source:                 VGA_GREEN_I[3]
                            (input port)
  Destination:            vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.400ns  (logic 1.578ns (35.872%)  route 2.822ns (64.128%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  VGA_GREEN_I[3] (IN)
                         net (fo=0)                   0.000     0.000    VGA_GREEN_I[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  VGA_GREEN_I_IBUF[3]_inst/O
                         net (fo=1, routed)           2.822     4.276    VGA_GREEN_I_IBUF[3]
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.124     4.400 r  vga_green[3]_i_1/O
                         net (fo=1, routed)           0.000     4.400    vga_green[3]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.517    -1.478    clk_out1
    SLICE_X0Y40          FDRE                                         r  vga_green_reg[3]/C

Slack:                    inf
  Source:                 VGA_BLUE_I[0]
                            (input port)
  Destination:            vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.902ns  (logic 1.583ns (40.570%)  route 2.319ns (59.430%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  VGA_BLUE_I[0] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[0]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  VGA_BLUE_I_IBUF[0]_inst/O
                         net (fo=1, routed)           2.319     3.778    VGA_BLUE_I_IBUF[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I5_O)        0.124     3.902 r  vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     3.902    vga_blue[0]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.511    -1.484    clk_out1
    SLICE_X0Y32          FDRE                                         r  vga_blue_reg[0]/C

Slack:                    inf
  Source:                 IMAGE[1]
                            (input port)
  Destination:            vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.669ns  (logic 1.585ns (43.211%)  route 2.084ns (56.789%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  IMAGE[1] (IN)
                         net (fo=0)                   0.000     0.000    IMAGE[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  IMAGE_IBUF[1]_inst/O
                         net (fo=12, routed)          2.084     3.545    IMAGE_IBUF[1]
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124     3.669 r  vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     3.669    vga_blue[3]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          1.511    -1.484    clk_out1
    SLICE_X0Y32          FDRE                                         r  vga_blue_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_BLUE_I[2]
                            (input port)
  Destination:            vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.279ns (28.622%)  route 0.696ns (71.378%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  VGA_BLUE_I[2] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  VGA_BLUE_I_IBUF[2]_inst/O
                         net (fo=1, routed)           0.696     0.930    VGA_BLUE_I_IBUF[2]
    SLICE_X0Y32          LUT6 (Prop_lut6_I5_O)        0.045     0.975 r  vga_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     0.975    vga_blue[2]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.858    -0.832    clk_out1
    SLICE_X0Y32          FDRE                                         r  vga_blue_reg[2]/C

Slack:                    inf
  Source:                 VGA_BLUE_I[1]
                            (input port)
  Destination:            vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.263ns (25.446%)  route 0.770ns (74.554%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  VGA_BLUE_I[1] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  VGA_BLUE_I_IBUF[1]_inst/O
                         net (fo=1, routed)           0.770     0.988    VGA_BLUE_I_IBUF[1]
    SLICE_X0Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.033 r  vga_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.033    vga_blue[1]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.858    -0.832    clk_out1
    SLICE_X0Y32          FDRE                                         r  vga_blue_reg[1]/C

Slack:                    inf
  Source:                 VGA_BLUE_I[3]
                            (input port)
  Destination:            vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.264ns (25.138%)  route 0.786ns (74.862%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  VGA_BLUE_I[3] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[3]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  VGA_BLUE_I_IBUF[3]_inst/O
                         net (fo=1, routed)           0.786     1.005    VGA_BLUE_I_IBUF[3]
    SLICE_X0Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.050 r  vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.050    vga_blue[3]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.858    -0.832    clk_out1
    SLICE_X0Y32          FDRE                                         r  vga_blue_reg[3]/C

Slack:                    inf
  Source:                 IMAGE[0]
                            (input port)
  Destination:            vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.266ns (25.015%)  route 0.797ns (74.985%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  IMAGE[0] (IN)
                         net (fo=0)                   0.000     0.000    IMAGE[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  IMAGE_IBUF[0]_inst/O
                         net (fo=12, routed)          0.797     1.018    IMAGE_IBUF[0]
    SLICE_X0Y37          LUT6 (Prop_lut6_I1_O)        0.045     1.063 r  vga_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.063    vga_green[0]_i_1_n_0
    SLICE_X0Y37          FDRE                                         r  vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.862    -0.828    clk_out1
    SLICE_X0Y37          FDRE                                         r  vga_green_reg[0]/C

Slack:                    inf
  Source:                 IMAGE[0]
                            (input port)
  Destination:            vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.266ns (24.187%)  route 0.834ns (75.813%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  IMAGE[0] (IN)
                         net (fo=0)                   0.000     0.000    IMAGE[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  IMAGE_IBUF[0]_inst/O
                         net (fo=12, routed)          0.834     1.055    IMAGE_IBUF[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.045     1.100 r  vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.100    vga_blue[0]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.858    -0.832    clk_out1
    SLICE_X0Y32          FDRE                                         r  vga_blue_reg[0]/C

Slack:                    inf
  Source:                 IMAGE[0]
                            (input port)
  Destination:            vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.124ns  (logic 0.266ns (23.653%)  route 0.858ns (76.347%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  IMAGE[0] (IN)
                         net (fo=0)                   0.000     0.000    IMAGE[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  IMAGE_IBUF[0]_inst/O
                         net (fo=12, routed)          0.858     1.079    IMAGE_IBUF[0]
    SLICE_X0Y37          LUT6 (Prop_lut6_I1_O)        0.045     1.124 r  vga_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.124    vga_red[2]_i_1_n_0
    SLICE_X0Y37          FDRE                                         r  vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.862    -0.828    clk_out1
    SLICE_X0Y37          FDRE                                         r  vga_red_reg[2]/C

Slack:                    inf
  Source:                 IMAGE[1]
                            (input port)
  Destination:            vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.274ns (23.280%)  route 0.904ns (76.720%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  IMAGE[1] (IN)
                         net (fo=0)                   0.000     0.000    IMAGE[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  IMAGE_IBUF[1]_inst/O
                         net (fo=12, routed)          0.904     1.133    IMAGE_IBUF[1]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.045     1.178 r  vga_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.178    vga_green[1]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.864    -0.826    clk_out1
    SLICE_X0Y39          FDRE                                         r  vga_green_reg[1]/C

Slack:                    inf
  Source:                 IMAGE[1]
                            (input port)
  Destination:            vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.274ns (23.261%)  route 0.905ns (76.739%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  IMAGE[1] (IN)
                         net (fo=0)                   0.000     0.000    IMAGE[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  IMAGE_IBUF[1]_inst/O
                         net (fo=12, routed)          0.905     1.134    IMAGE_IBUF[1]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.045     1.179 r  vga_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.179    vga_green[2]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.864    -0.826    clk_out1
    SLICE_X0Y39          FDRE                                         r  vga_green_reg[2]/C

Slack:                    inf
  Source:                 IMAGE[0]
                            (input port)
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.180ns  (logic 0.266ns (22.533%)  route 0.914ns (77.467%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  IMAGE[0] (IN)
                         net (fo=0)                   0.000     0.000    IMAGE[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  IMAGE_IBUF[0]_inst/O
                         net (fo=12, routed)          0.914     1.135    IMAGE_IBUF[0]
    SLICE_X0Y37          LUT6 (Prop_lut6_I1_O)        0.045     1.180 r  vga_red[3]_i_2/O
                         net (fo=1, routed)           0.000     1.180    vga_red[3]_i_2_n_0
    SLICE_X0Y37          FDRE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.862    -0.828    clk_out1
    SLICE_X0Y37          FDRE                                         r  vga_red_reg[3]/C

Slack:                    inf
  Source:                 IMAGE[1]
                            (input port)
  Destination:            vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.274ns (22.980%)  route 0.920ns (77.020%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  IMAGE[1] (IN)
                         net (fo=0)                   0.000     0.000    IMAGE[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  IMAGE_IBUF[1]_inst/O
                         net (fo=12, routed)          0.920     1.149    IMAGE_IBUF[1]
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.045     1.194 r  vga_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.194    vga_red[0]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=78, routed)          0.865    -0.825    clk_out1
    SLICE_X0Y40          FDRE                                         r  vga_red_reg[0]/C





