

================================================================
== Vitis HLS Report for 'interleave_manual_rnd'
================================================================
* Date:           Fri Jun  7 02:24:47 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m2
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.599 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2047372|  2866572|  20.474 ms|  28.666 ms|  2047373|  2866573|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                                           |                                                                                |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                          Instance                                         |                                     Module                                     |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76   |interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3  |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
        |grp_interleave_manual_rnd_Pipeline_WRITE_fu_84                                             |interleave_manual_rnd_Pipeline_WRITE                                            |   409602|   409602|   4.096 ms|   4.096 ms|   409602|   409602|       no|
        |grp_interleave_manual_rnd_Pipeline_LOAD_fu_95                                              |interleave_manual_rnd_Pipeline_LOAD                                             |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
        |grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106  |interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3  |   408964|   408964|   4.090 ms|   4.090 ms|   408964|   408964|       no|
        +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        4|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     1|      622|     1621|    0|
|Memory               |     1400|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      231|    -|
|Register             |        -|     -|       15|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |     1400|     1|      637|     1856|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |      104|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       34|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                          Instance                                         |                                     Module                                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                                                            |control_s_axi                                                                   |        0|   0|   50|   44|    0|
    |grp_interleave_manual_rnd_Pipeline_LOAD_fu_95                                              |interleave_manual_rnd_Pipeline_LOAD                                             |        0|   0|  174|  328|    0|
    |grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76   |interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3  |        0|   0|  132|  570|    0|
    |grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106  |interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3  |        0|   1|  205|  528|    0|
    |grp_interleave_manual_rnd_Pipeline_WRITE_fu_84                                             |interleave_manual_rnd_Pipeline_WRITE                                            |        0|   0|   61|  151|    0|
    +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                      |                                                                                |        0|   1|  622| 1621|    0|
    +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------------+---------+---+----+-----+---------+-----+------+-------------+
    |  Memory  |          Module          | BRAM_18K| FF| LUT| URAM|  Words  | Bits| Banks| W*Bits*Banks|
    +----------+--------------------------+---------+---+----+-----+---------+-----+------+-------------+
    |temp_V_U  |temp_V_RAM_AUTO_1R1W      |      200|  0|   0|    0|   409600|    8|     1|      3276800|
    |tmpx_V_U  |tmpx_V_RAM_T2P_BRAM_1R1W  |      600|  0|   0|    0|  1228800|    8|     1|      9830400|
    |x_x0_V_U  |x_x0_V_RAM_T2P_BRAM_1R1W  |      200|  0|   0|    0|   409600|    8|     1|      3276800|
    |x_x1_V_U  |x_x0_V_RAM_T2P_BRAM_1R1W  |      200|  0|   0|    0|   409600|    8|     1|      3276800|
    |x_x2_V_U  |x_x0_V_RAM_T2P_BRAM_1R1W  |      200|  0|   0|    0|   409600|    8|     1|      3276800|
    +----------+--------------------------+---------+---+----+-----+---------+-----+------+-------------+
    |Total     |                          |     1400|  0|   0|    0|  2867200|   40|     5|     22937600|
    +----------+--------------------------+---------+---+----+-----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state5_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   4|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  37|          7|    1|          7|
    |ap_done          |   9|          2|    1|          2|
    |temp_V_address0  |  14|          3|   19|         57|
    |temp_V_ce0       |  14|          3|    1|          3|
    |temp_V_we0       |   9|          2|    1|          2|
    |tmpx_V_address0  |  14|          3|   21|         63|
    |tmpx_V_ce0       |  14|          3|    1|          3|
    |tmpx_V_we0       |   9|          2|    1|          2|
    |x_x0_V_address0  |  14|          3|   19|         57|
    |x_x0_V_ce0       |  14|          3|    1|          3|
    |x_x0_V_we0       |   9|          2|    1|          2|
    |x_x1_V_address0  |  14|          3|   19|         57|
    |x_x1_V_ce0       |  14|          3|    1|          3|
    |x_x1_V_we0       |   9|          2|    1|          2|
    |x_x2_V_address0  |  14|          3|   19|         57|
    |x_x2_V_ce0       |  14|          3|    1|          3|
    |x_x2_V_we0       |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 231|         49|  109|        325|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                  Name                                                  | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                               |  6|   0|    6|          0|
    |ap_done_reg                                                                                             |  1|   0|    1|          0|
    |ap_rst_n_inv                                                                                            |  1|   0|    1|          0|
    |ap_rst_reg_1                                                                                            |  1|   0|    1|          0|
    |ap_rst_reg_2                                                                                            |  1|   0|    1|          0|
    |grp_interleave_manual_rnd_Pipeline_LOAD_fu_95_ap_start_reg                                              |  1|   0|    1|          0|
    |grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76_ap_start_reg   |  1|   0|    1|          0|
    |grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106_ap_start_reg  |  1|   0|    1|          0|
    |grp_interleave_manual_rnd_Pipeline_WRITE_fu_84_ap_start_reg                                             |  1|   0|    1|          0|
    |guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x                           |  1|   0|    1|          0|
    +--------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                                   | 15|   0|   15|          0|
    +--------------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |     Source Object     |    C Type    |
+-----------------------+-----+-----+---------------+-----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_AWADDR   |   in|    5|          s_axi|                control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|                control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|                control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_ARADDR   |   in|    5|          s_axi|                control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|                control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|                control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|                control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|  interleave_manual_rnd|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  interleave_manual_rnd|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  interleave_manual_rnd|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  interleave_manual_rnd|  return value|
|x_in_Addr_A            |  out|   32|           bram|                   x_in|         array|
|x_in_EN_A              |  out|    1|           bram|                   x_in|         array|
|x_in_WEN_A             |  out|    1|           bram|                   x_in|         array|
|x_in_Din_A             |  out|    8|           bram|                   x_in|         array|
|x_in_Dout_A            |   in|    8|           bram|                   x_in|         array|
|x_in_Clk_A             |  out|    1|           bram|                   x_in|         array|
|x_in_Rst_A             |  out|    1|           bram|                   x_in|         array|
|y_Addr_A               |  out|   32|           bram|                      y|         array|
|y_EN_A                 |  out|    1|           bram|                      y|         array|
|y_WEN_A                |  out|    1|           bram|                      y|         array|
|y_Din_A                |  out|    8|           bram|                      y|         array|
|y_Dout_A               |   in|    8|           bram|                      y|         array|
|y_Clk_A                |  out|    1|           bram|                      y|         array|
|y_Rst_A                |  out|    1|           bram|                      y|         array|
+-----------------------+-----+-----+---------------+-----------------------+--------------+

