yaml_version: 6

project:
  name: "tt_um_aksp_mbist_mbisr"
  author: "Aditya Kumar Singh Pundir"
  email: "aditya.pundir@gmail.com"
  title: "MBIST + MBISR Built-In Memory Test & Repair"
  description: "Memory Built-In Self-Test (March C-) and Built-In Self-Repair with CAM-based faulty address remapping."
  language: "verilog"
  top_module: "tt_um_aksp_mbist_mbisr"
  documentation: "README.md"
  tiles: "1x1"

source_files:
  - tt_um_aksp_mbist_mbisr.v
  - top.v
  - mbist_marchc_controller.v
  - mbisr_controller.v
  - memory.v
  - tt_um_aksp_mbist_mbisr_tb.v

pinout:
  ui[0]: { name: start, dir: input }
  ui[1]: { name: ui1, dir: input }
  ui[2]: { name: ui2, dir: input }
  ui[3]: { name: ui3, dir: input }
  ui[4]: { name: ui4, dir: input }
  ui[5]: { name: ui5, dir: input }
  ui[6]: { name: ui6, dir: input }
  ui[7]: { name: ui7, dir: input }

  uo[0]: { name: done, dir: output }
  uo[1]: { name: fail, dir: output }
  uo[2]: { name: uo2, dir: output }
  uo[3]: { name: uo3, dir: output }
  uo[4]: { name: uo4, dir: output }
  uo[5]: { name: uo5, dir: output }
  uo[6]: { name: uo6, dir: output }
  uo[7]: { name: uo7, dir: output }

  uio[0]: { name: uio0, dir: inout }
  uio[1]: { name: uio1, dir: inout }
  uio[2]: { name: uio2, dir: inout }
  uio[3]: { name: uio3, dir: inout }
  uio[4]: { name: uio4, dir: inout }
  uio[5]: { name: uio5, dir: inout }
  uio[6]: { name: uio6, dir: inout }
  uio[7]: { name: uio7, dir: inout }

power:
  vccd: 3.3
  vssd: 0
