
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/sonqo/Desktop/Diplom/traces_gap/bfs-10.trace.gz
CPU 0 Bimodal branch predictor
CPU 0 STLB -- Sequential Prefetcher (SP)

Warmup complete CPU 0 instructions: 1000001 cycles: 517683 (Simulation time: 0 hr 0 min 0 sec) 

Heartbeat CPU 0 instructions: 10000002 cycles: 30671079 heartbeat IPC: 0.32604 cumulative IPC: 0.298474 (Simulation time: 0 hr 0 min 11 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 66452459 heartbeat IPC: 0.279475 cumulative IPC: 0.288164 (Simulation time: 0 hr 0 min 25 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 102057488 heartbeat IPC: 0.280859 cumulative IPC: 0.285602 (Simulation time: 0 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 137641880 heartbeat IPC: 0.281022 cumulative IPC: 0.284414 (Simulation time: 0 hr 0 min 53 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 173274703 heartbeat IPC: 0.28064 cumulative IPC: 0.283635 (Simulation time: 0 hr 1 min 6 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 220251790 heartbeat IPC: 0.21287 cumulative IPC: 0.268506 (Simulation time: 0 hr 1 min 23 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 277334172 heartbeat IPC: 0.175185 cumulative IPC: 0.249263 (Simulation time: 0 hr 1 min 42 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 326902001 heartbeat IPC: 0.201744 cumulative IPC: 0.242046 (Simulation time: 0 hr 1 min 56 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 339195875 heartbeat IPC: 0.813413 cumulative IPC: 0.262786 (Simulation time: 0 hr 2 min 2 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 357181165 heartbeat IPC: 0.55601 cumulative IPC: 0.277573 (Simulation time: 0 hr 2 min 14 sec) 
Finished CPU 0 instructions: 100000000 cycles: 360274889 cumulative IPC: 0.277566 (Simulation time: 0 hr 2 min 15 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.277566 instructions: 100000000 cycles: 360274889
L1D TOTAL     ACCESS:   20918809  HIT:   17146125  MISS:    3772684
L1D LOAD      ACCESS:   18396709  HIT:   14716439  MISS:    3680270
L1D RFO       ACCESS:    2522100  HIT:    2429686  MISS:      92414
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D AVERAGE MISS LATENCY: 71.282 cycles
L1I TOTAL     ACCESS:   28783140  HIT:   28783088  MISS:         52
L1I LOAD      ACCESS:   28783140  HIT:   28783088  MISS:         52
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I AVERAGE MISS LATENCY: 212.327 cycles
L2C TOTAL     ACCESS:    4003385  HIT:    2470868  MISS:    1532517
L2C LOAD      ACCESS:    3680322  HIT:    2234775  MISS:    1445547
L2C RFO       ACCESS:      92414  HIT:       5449  MISS:      86965
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:     230649  HIT:     230644  MISS:          5
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C AVERAGE MISS LATENCY: 144.514 cycles
ITLB TOTAL     ACCESS:   19831299  HIT:   19831298  MISS:          1
ITLB LOAD      ACCESS:   19831299  HIT:   19831298  MISS:          1
ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB AVERAGE MISS LATENCY: 233 cycles
DTLB TOTAL     ACCESS:   21293846  HIT:   21211691  MISS:      82155
DTLB LOAD      ACCESS:   18698500  HIT:   18618410  MISS:      80090
DTLB RFO       ACCESS:    2595346  HIT:    2593281  MISS:       2065
DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB AVERAGE MISS LATENCY: 164.95 cycles
STLB TOTAL     ACCESS:      82156  HIT:      28314  MISS:      53842
STLB LOAD      ACCESS:      80091  HIT:      27412  MISS:      52679
STLB RFO       ACCESS:       2065  HIT:        902  MISS:       1163
STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
STLB PREFETCH  REQUESTED:      54160  ISSUED:          0  USEFUL:      17711  USELESS:       3974
STLB AVERAGE MISS LATENCY: 222.069 cycles
LLC TOTAL     ACCESS:    1754878  HIT:     250288  MISS:    1504590
LLC LOAD      ACCESS:    1445547  HIT:      30566  MISS:    1414981
LLC RFO       ACCESS:      86965  HIT:        484  MISS:      86481
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     222366  HIT:     219238  MISS:       3128
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 128.004 cycles
Major fault: 0 Minor fault: 27079

*******************************************
CPU 0 STLB -- Sequential L2-TLB Prefetcher final stats
*******************************************

-------------------------------------------
D-STLB MISSES: 53841
I-STLB MISSES: 1
-------------------------------------------

-------------------------------------------
PQ hits: 0
PQ misses: 53841
-------------------------------------------

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     530080  ROW_BUFFER_MISS:     971382
 DBUS_CONGESTED:      80908
 WQ ROW_BUFFER_HIT:      71039  ROW_BUFFER_MISS:     139857  FULL:          0

 AVG_CONGESTED_CYCLE: 4

CPU 0 Branch Prediction Accuracy: 85.9708% MPKI: 30.3935 Average ROB Occupancy at Mispredict: 9.80979

Branch types
NOT_BRANCH: 78335520 78.3355%
BRANCH_DIRECT_JUMP: 3686 0.003686%
BRANCH_INDIRECT: 1 1e-06%
BRANCH_CONDITIONAL: 21660579 21.6606%
BRANCH_DIRECT_CALL: 104 0.000104%
BRANCH_INDIRECT_CALL: 3 3e-06%
BRANCH_RETURN: 107 0.000107%
BRANCH_OTHER: 0 0%

