// Seed: 2181572878
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_6(
      .id_0(id_4), .id_1(id_1), .id_2((1))
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  reg id_3 = 1;
  always @(posedge 1) begin
    id_3 <= id_1;
    id_2 <= -id_1;
    id_2 = 1;
  end
  tri0 id_4;
  wire id_5;
  assign id_4 = 1;
  module_0(
      id_4, id_4, id_5, id_4, id_4
  );
  assign id_3 = 1;
endmodule
