#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue May 28 13:57:01 2024
# Process ID: 7512
# Current directory: F:/Git_Repository/DVB-S/Vivado_BU01/Vivado2.runs/top_Con_Interleaver_0_0_synth_1
# Command line: vivado.exe -log top_Con_Interleaver_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Con_Interleaver_0_0.tcl
# Log file: F:/Git_Repository/DVB-S/Vivado_BU01/Vivado2.runs/top_Con_Interleaver_0_0_synth_1/top_Con_Interleaver_0_0.vds
# Journal file: F:/Git_Repository/DVB-S/Vivado_BU01/Vivado2.runs/top_Con_Interleaver_0_0_synth_1\vivado.jou
# Running On: MOERJIE_PC, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 6, Host memory: 34132 MB
#-----------------------------------------------------------
source top_Con_Interleaver_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 464.418 ; gain = 183.484
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/FPGA/Vivado23/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_Con_Interleaver_0_0
Command: synth_design -top top_Con_Interleaver_0_0 -part xc7k70tfbv676-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23512
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1313.027 ; gain = 444.793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_Con_Interleaver_0_0' [f:/Git_Repository/DVB-S/Vivado_BU01/Vivado2.gen/sources_1/bd/top/ip/top_Con_Interleaver_0_0/synth/top_Con_Interleaver_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Con_Interleaver' [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/Con_Interleaver.v:41]
INFO: [Synth 8-6157] synthesizing module 'Convolutional_Interleaver' [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/Convolutional_Interleaver.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Convolutional_Interleaver' (0#1) [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/Convolutional_Interleaver.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Con_Interleaver' (0#1) [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/Con_Interleaver.v:41]
INFO: [Synth 8-6155] done synthesizing module 'top_Con_Interleaver_0_0' (0#1) [f:/Git_Repository/DVB-S/Vivado_BU01/Vivado2.gen/sources_1/bd/top/ip/top_Con_Interleaver_0_0/synth/top_Con_Interleaver_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1522.102 ; gain = 653.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1522.102 ; gain = 653.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1522.102 ; gain = 653.867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1522.102 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1620.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 1630.227 ; gain = 9.625
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1630.227 ; gain = 761.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1630.227 ; gain = 761.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1630.227 ; gain = 761.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1630.227 ; gain = 761.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1122  
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1630.227 ; gain = 761.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1630.227 ; gain = 761.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1630.227 ; gain = 761.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1630.227 ; gain = 761.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1630.227 ; gain = 761.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1630.227 ; gain = 761.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1630.227 ; gain = 761.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1630.227 ; gain = 761.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1630.227 ; gain = 761.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1630.227 ; gain = 761.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_Con_Interleaver_0_0 | inst/u_Convolutional_Interleaver/branch_1_reg_reg[16][7]   | 17     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top_Con_Interleaver_0_0 | inst/u_Convolutional_Interleaver/branch_2_reg_reg[33][7]   | 34     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top_Con_Interleaver_0_0 | inst/u_Convolutional_Interleaver/branch_3_reg_reg[50][7]   | 51     | 8     | YES          | NO                 | YES               | 0      | 16      | 
|top_Con_Interleaver_0_0 | inst/u_Convolutional_Interleaver/branch_4_reg_reg[67][7]   | 68     | 8     | YES          | NO                 | YES               | 0      | 24      | 
|top_Con_Interleaver_0_0 | inst/u_Convolutional_Interleaver/branch_5_reg_reg[84][7]   | 85     | 8     | YES          | NO                 | YES               | 0      | 24      | 
|top_Con_Interleaver_0_0 | inst/u_Convolutional_Interleaver/branch_6_reg_reg[101][7]  | 102    | 8     | YES          | NO                 | YES               | 0      | 32      | 
|top_Con_Interleaver_0_0 | inst/u_Convolutional_Interleaver/branch_7_reg_reg[118][7]  | 119    | 8     | YES          | NO                 | YES               | 0      | 32      | 
|top_Con_Interleaver_0_0 | inst/u_Convolutional_Interleaver/branch_8_reg_reg[135][7]  | 136    | 8     | YES          | NO                 | YES               | 0      | 40      | 
|top_Con_Interleaver_0_0 | inst/u_Convolutional_Interleaver/branch_9_reg_reg[152][7]  | 153    | 8     | YES          | NO                 | YES               | 0      | 40      | 
|top_Con_Interleaver_0_0 | inst/u_Convolutional_Interleaver/branch_10_reg_reg[169][7] | 170    | 8     | YES          | NO                 | YES               | 0      | 48      | 
|top_Con_Interleaver_0_0 | inst/u_Convolutional_Interleaver/branch_11_reg_reg[186][7] | 187    | 8     | YES          | NO                 | YES               | 0      | 48      | 
+------------------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     1|
|2     |LUT2    |    88|
|3     |LUT3    |     1|
|4     |LUT4    |     3|
|5     |LUT5    |    11|
|6     |LUT6    |    32|
|7     |SRL16E  |     8|
|8     |SRLC32E |   312|
|9     |FDCE    |  1203|
|10    |FDRE    |    88|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1630.227 ; gain = 761.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1630.227 ; gain = 653.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1630.227 ; gain = 761.992
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1630.227 ; gain = 0.000
WARNING: [Netlist 29-101] Netlist 'top_Con_Interleaver_0_0' is not ideal for floorplanning, since the cellview 'Convolutional_Interleaver' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1630.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9a21c9ce
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1630.227 ; gain = 1152.039
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1630.227 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Git_Repository/DVB-S/Vivado_BU01/Vivado2.runs/top_Con_Interleaver_0_0_synth_1/top_Con_Interleaver_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_Con_Interleaver_0_0, cache-ID = f67f5c9c03c8caa8
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1630.227 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Git_Repository/DVB-S/Vivado_BU01/Vivado2.runs/top_Con_Interleaver_0_0_synth_1/top_Con_Interleaver_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_Con_Interleaver_0_0_utilization_synth.rpt -pb top_Con_Interleaver_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 28 13:58:12 2024...
