21:54:56 INFO  : Registering command handlers for SDK TCF services
21:54:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\temp_xsdb_launch_script.tcl
21:54:59 INFO  : XSCT server has started successfully.
21:54:59 INFO  : Successfully done setting XSCT server connection channel  
21:55:03 INFO  : Successfully done setting SDK workspace  
21:55:03 INFO  : Processing command line option -hwspec C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper.hdf.
22:55:35 INFO  : Registering command handlers for SDK TCF services
22:55:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\temp_xsdb_launch_script.tcl
22:55:38 INFO  : XSCT server has started successfully.
22:55:38 INFO  : Successfully done setting XSCT server connection channel  
22:55:38 INFO  : Successfully done setting SDK workspace  
22:55:38 INFO  : Processing command line option -hwspec C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper.hdf.
22:55:38 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:33:46 INFO  : Registering command handlers for SDK TCF services
12:33:47 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\temp_xsdb_launch_script.tcl
12:33:53 INFO  : XSCT server has started successfully.
12:34:02 INFO  : Successfully done setting XSCT server connection channel  
12:34:02 INFO  : Processing command line option -hwspec C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper.hdf.
12:34:02 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:34:13 INFO  : Successfully done setting SDK workspace  
12:34:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:34:14 INFO  : 'fpga -state' command is executed.
12:34:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:34:15 INFO  : 'jtag frequency' command is executed.
12:34:15 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:34:15 INFO  : Context for 'APU' is selected.
12:34:15 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:34:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:15 INFO  : Context for 'APU' is selected.
12:34:15 INFO  : 'stop' command is executed.
12:34:16 INFO  : 'ps7_init' command is executed.
12:34:16 INFO  : 'ps7_post_config' command is executed.
12:34:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:34:17 INFO  : Memory regions updated for context APU
12:34:17 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
12:34:35 INFO  : Disconnected from the channel tcfchan#1.
12:34:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:34:36 INFO  : 'fpga -state' command is executed.
12:34:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:34:36 INFO  : 'jtag frequency' command is executed.
12:34:36 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:34:36 INFO  : Context for 'APU' is selected.
12:34:41 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:34:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:41 INFO  : Context for 'APU' is selected.
12:34:41 INFO  : 'stop' command is executed.
12:34:43 INFO  : 'ps7_init' command is executed.
12:34:43 INFO  : 'ps7_post_config' command is executed.
12:34:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:34:43 INFO  : Memory regions updated for context APU
12:34:43 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
12:38:30 INFO  : Disconnected from the channel tcfchan#2.
12:38:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:38:32 INFO  : 'jtag frequency' command is executed.
12:38:32 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:38:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:38:35 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:38:35 INFO  : Context for 'APU' is selected.
12:38:40 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:38:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:40 INFO  : Context for 'APU' is selected.
12:38:40 INFO  : 'stop' command is executed.
12:38:42 INFO  : 'ps7_init' command is executed.
12:38:42 INFO  : 'ps7_post_config' command is executed.
12:38:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:38:42 INFO  : Memory regions updated for context APU
12:38:42 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
12:42:54 INFO  : Disconnected from the channel tcfchan#3.
12:42:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:42:55 INFO  : 'jtag frequency' command is executed.
12:42:55 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:42:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:42:58 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:42:58 INFO  : Context for 'APU' is selected.
12:43:05 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:43:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:43:05 INFO  : Context for 'APU' is selected.
12:43:05 INFO  : 'stop' command is executed.
12:43:07 INFO  : 'ps7_init' command is executed.
12:43:07 INFO  : 'ps7_post_config' command is executed.
12:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:08 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:43:08 INFO  : 'configparams force-mem-access 0' command is executed.
12:43:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:43:08 INFO  : Memory regions updated for context APU
12:43:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:08 INFO  : 'con' command is executed.
12:43:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:43:08 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
12:43:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:43:08 INFO  : 'jtag frequency' command is executed.
12:43:08 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:43:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:43:11 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:43:11 INFO  : Context for 'APU' is selected.
12:43:11 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:43:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:43:11 INFO  : Context for 'APU' is selected.
12:43:11 INFO  : 'stop' command is executed.
12:43:13 INFO  : 'ps7_init' command is executed.
12:43:13 INFO  : 'ps7_post_config' command is executed.
12:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:13 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:43:13 INFO  : 'configparams force-mem-access 0' command is executed.
12:43:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:43:13 INFO  : Memory regions updated for context APU
12:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:14 INFO  : 'con' command is executed.
12:43:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:43:14 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
12:43:37 INFO  : Disconnected from the channel tcfchan#4.
12:43:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:43:39 INFO  : 'jtag frequency' command is executed.
12:43:39 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:43:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:43:41 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:43:42 INFO  : Context for 'APU' is selected.
12:43:47 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:43:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:43:47 INFO  : Context for 'APU' is selected.
12:43:47 INFO  : 'stop' command is executed.
12:43:48 INFO  : 'ps7_init' command is executed.
12:43:48 INFO  : 'ps7_post_config' command is executed.
12:43:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:49 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:43:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:43:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:43:49 INFO  : Memory regions updated for context APU
12:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:49 INFO  : 'con' command is executed.
12:43:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:43:49 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
12:46:14 WARN  : channel "tcfchan#4" closed
12:46:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:46:15 INFO  : 'fpga -state' command is executed.
12:46:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:46:16 INFO  : 'jtag frequency' command is executed.
12:46:16 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:46:16 INFO  : Context for 'APU' is selected.
12:46:16 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:46:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:16 INFO  : Context for 'APU' is selected.
12:46:16 INFO  : 'stop' command is executed.
12:46:18 INFO  : 'ps7_init' command is executed.
12:46:18 INFO  : 'ps7_post_config' command is executed.
12:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:18 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:18 INFO  : Memory regions updated for context APU
12:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:18 INFO  : 'con' command is executed.
12:46:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:46:18 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
12:51:06 INFO  : Disconnected from the channel tcfchan#5.
12:51:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:51:07 INFO  : 'fpga -state' command is executed.
12:51:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:51:08 INFO  : 'jtag frequency' command is executed.
12:51:08 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:51:08 INFO  : Context for 'APU' is selected.
12:51:14 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:51:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:14 INFO  : Context for 'APU' is selected.
12:51:14 INFO  : 'stop' command is executed.
12:51:15 INFO  : 'ps7_init' command is executed.
12:51:15 INFO  : 'ps7_post_config' command is executed.
12:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:16 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:16 INFO  : Memory regions updated for context APU
12:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:16 INFO  : 'con' command is executed.
12:51:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:51:16 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
12:53:02 WARN  : channel "tcfchan#5" closed
12:53:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:53:03 INFO  : 'fpga -state' command is executed.
12:53:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:53:04 INFO  : 'jtag frequency' command is executed.
12:53:04 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:53:04 INFO  : Context for 'APU' is selected.
12:53:04 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:53:04 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:04 INFO  : Context for 'APU' is selected.
12:53:04 INFO  : 'stop' command is executed.
12:53:05 INFO  : 'ps7_init' command is executed.
12:53:05 INFO  : 'ps7_post_config' command is executed.
12:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:06 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:06 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:06 INFO  : Memory regions updated for context APU
12:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:06 INFO  : 'con' command is executed.
12:53:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:53:06 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
12:54:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:54:23 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:54:32 INFO  : Disconnected from the channel tcfchan#6.
12:54:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:54:34 INFO  : 'fpga -state' command is executed.
12:54:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:54:34 INFO  : 'jtag frequency' command is executed.
12:54:34 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:54:34 INFO  : Context for 'APU' is selected.
12:54:39 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:54:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:39 INFO  : Context for 'APU' is selected.
12:54:39 INFO  : 'stop' command is executed.
12:54:41 INFO  : 'ps7_init' command is executed.
12:54:41 INFO  : 'ps7_post_config' command is executed.
12:54:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:54:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:42 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:42 INFO  : Memory regions updated for context APU
12:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:42 INFO  : 'con' command is executed.
12:54:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:54:42 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
12:56:37 WARN  : channel "tcfchan#6" closed
12:56:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:56:38 INFO  : 'fpga -state' command is executed.
12:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:56:38 INFO  : 'jtag frequency' command is executed.
12:56:38 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:56:38 INFO  : Context for 'APU' is selected.
12:56:38 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:56:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:38 INFO  : Context for 'APU' is selected.
12:56:38 INFO  : 'stop' command is executed.
12:56:40 INFO  : 'ps7_init' command is executed.
12:56:40 INFO  : 'ps7_post_config' command is executed.
12:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:40 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:41 INFO  : Memory regions updated for context APU
12:56:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:41 INFO  : 'con' command is executed.
12:56:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:56:41 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
12:57:16 INFO  : Disconnected from the channel tcfchan#7.
12:57:16 WARN  : channel "tcfchan#7" closed
13:01:58 INFO  : Registering command handlers for SDK TCF services
13:01:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\temp_xsdb_launch_script.tcl
13:02:05 INFO  : XSCT server has started successfully.
13:02:13 INFO  : Successfully done setting XSCT server connection channel  
13:02:13 INFO  : Successfully done setting SDK workspace  
13:02:13 INFO  : Processing command line option -hwspec C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper.hdf.
13:02:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:02:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:02:55 INFO  : 'jtag frequency' command is executed.
13:02:55 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:02:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:02:58 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:02:58 INFO  : Context for 'APU' is selected.
13:02:58 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:02:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:58 INFO  : Context for 'APU' is selected.
13:02:58 INFO  : 'stop' command is executed.
13:03:00 INFO  : 'ps7_init' command is executed.
13:03:00 INFO  : 'ps7_post_config' command is executed.
13:03:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:03:00 INFO  : Memory regions updated for context APU
13:03:00 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:05:16 INFO  : Disconnected from the channel tcfchan#1.
13:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:05:18 INFO  : 'jtag frequency' command is executed.
13:05:18 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:05:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:05:20 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:05:21 INFO  : Context for 'APU' is selected.
13:05:26 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:05:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:26 INFO  : Context for 'APU' is selected.
13:05:26 INFO  : 'stop' command is executed.
13:05:27 INFO  : 'ps7_init' command is executed.
13:05:27 INFO  : 'ps7_post_config' command is executed.
13:05:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:05:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:28 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:05:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:28 INFO  : Memory regions updated for context APU
13:05:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:28 INFO  : 'con' command is executed.
13:05:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:05:28 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:12:57 INFO  : Disconnected from the channel tcfchan#2.
13:12:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:12:58 INFO  : 'jtag frequency' command is executed.
13:12:58 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:12:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:13:01 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:13:01 INFO  : Context for 'APU' is selected.
13:13:07 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:13:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:07 INFO  : Context for 'APU' is selected.
13:13:07 INFO  : 'stop' command is executed.
13:13:09 INFO  : 'ps7_init' command is executed.
13:13:09 INFO  : 'ps7_post_config' command is executed.
13:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:09 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

13:13:09 INFO  : Memory regions updated for context APU
13:13:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:10 INFO  : 'con' command is executed.
13:13:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:13:10 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:43:30 INFO  : Disconnected from the channel tcfchan#3.
13:43:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:43:32 INFO  : 'jtag frequency' command is executed.
13:43:32 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:43:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:43:34 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:43:34 INFO  : Context for 'APU' is selected.
13:43:39 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:43:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:39 INFO  : Context for 'APU' is selected.
13:43:39 INFO  : 'stop' command is executed.
13:43:41 INFO  : 'ps7_init' command is executed.
13:43:41 INFO  : 'ps7_post_config' command is executed.
13:43:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:43:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:42 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:42 INFO  : Memory regions updated for context APU
13:43:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:42 INFO  : 'con' command is executed.
13:43:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:43:42 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:45:07 INFO  : Disconnected from the channel tcfchan#4.
13:45:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:45:09 INFO  : 'jtag frequency' command is executed.
13:45:09 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:45:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:45:11 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:45:12 INFO  : Context for 'APU' is selected.
13:45:17 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:45:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:17 INFO  : Context for 'APU' is selected.
13:45:17 INFO  : 'stop' command is executed.
13:45:19 INFO  : 'ps7_init' command is executed.
13:45:19 INFO  : 'ps7_post_config' command is executed.
13:45:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:45:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:20 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:20 INFO  : Memory regions updated for context APU
13:45:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:20 INFO  : 'con' command is executed.
13:45:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:45:20 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:54:47 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\temp_xsdb_launch_script.tcl
14:07:30 INFO  : Registering command handlers for SDK TCF services
14:07:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\temp_xsdb_launch_script.tcl
14:07:37 INFO  : XSCT server has started successfully.
14:07:57 INFO  : Successfully done setting XSCT server connection channel  
14:07:57 INFO  : Processing command line option -hwspec C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper.hdf.
14:07:57 INFO  : Successfully done setting SDK workspace  
14:07:57 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:08:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:08:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:08:19 INFO  : 'jtag frequency' command is executed.
14:08:19 INFO  : 'jtag frequency' command is executed.
14:08:19 INFO  : 'jtag frequency' command is executed.
14:08:19 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:19 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:19 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:08:22 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:08:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:08:24 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:08:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:08:27 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:08:27 INFO  : Context for 'APU' is selected.
14:08:27 INFO  : Context for 'APU' is selected.
14:08:27 INFO  : Context for 'APU' is selected.
14:08:27 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:08:27 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:08:27 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:08:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:27 INFO  : Context for 'APU' is selected.
14:08:27 INFO  : Context for 'APU' is selected.
14:08:27 INFO  : Context for 'APU' is selected.
14:08:27 INFO  : 'stop' command is executed.
14:08:27 INFO  : 'stop' command is executed.
14:08:27 INFO  : 'stop' command is executed.
14:08:29 INFO  : 'ps7_init' command is executed.
14:08:30 INFO  : 'ps7_init' command is executed.
14:08:32 INFO  : 'ps7_init' command is executed.
14:08:32 INFO  : 'ps7_post_config' command is executed.
14:08:32 INFO  : 'ps7_post_config' command is executed.
14:08:32 INFO  : 'ps7_post_config' command is executed.
14:08:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:08:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:08:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:08:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:32 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:33 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:33 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:33 INFO  : Memory regions updated for context APU
14:08:33 INFO  : Memory regions updated for context APU
14:08:33 INFO  : Memory regions updated for context APU
14:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:34 INFO  : 'con' command is executed.
14:08:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:08:34 ERROR : Already running
14:08:34 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:08:34 ERROR : Already running
14:09:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:09:36 INFO  : 'jtag frequency' command is executed.
14:09:36 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:09:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:09:39 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:09:39 INFO  : Context for 'APU' is selected.
14:09:39 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:09:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:09:39 INFO  : Context for 'APU' is selected.
14:09:39 INFO  : 'stop' command is executed.
14:09:40 INFO  : 'ps7_init' command is executed.
14:09:40 INFO  : 'ps7_post_config' command is executed.
14:09:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:09:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:41 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:09:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:09:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:09:41 INFO  : Memory regions updated for context APU
14:09:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:41 INFO  : 'con' command is executed.
14:09:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:09:41 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:10:26 INFO  : Disconnected from the channel tcfchan#1.
14:10:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:10:28 INFO  : 'jtag frequency' command is executed.
14:10:28 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:10:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:10:30 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:10:30 INFO  : Context for 'APU' is selected.
14:10:36 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:10:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:37 INFO  : Context for 'APU' is selected.
14:10:37 INFO  : 'stop' command is executed.
14:10:38 INFO  : 'ps7_init' command is executed.
14:10:38 INFO  : 'ps7_post_config' command is executed.
14:10:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:10:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:39 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:39 INFO  : Memory regions updated for context APU
14:10:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:39 INFO  : 'con' command is executed.
14:10:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:10:39 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:11:54 INFO  : Disconnected from the channel tcfchan#2.
14:11:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:11:56 INFO  : 'jtag frequency' command is executed.
14:11:56 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:11:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:11:58 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:11:58 INFO  : Context for 'APU' is selected.
14:12:05 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:12:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:05 INFO  : Context for 'APU' is selected.
14:12:05 INFO  : 'stop' command is executed.
14:12:06 INFO  : 'ps7_init' command is executed.
14:12:06 INFO  : 'ps7_post_config' command is executed.
14:12:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:07 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:07 INFO  : Memory regions updated for context APU
14:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:07 INFO  : 'con' command is executed.
14:12:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:12:07 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:12:29 INFO  : Disconnected from the channel tcfchan#3.
14:12:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:12:31 INFO  : 'jtag frequency' command is executed.
14:12:31 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:12:34 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:12:34 INFO  : Context for 'APU' is selected.
14:12:40 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:12:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:40 INFO  : Context for 'APU' is selected.
14:12:40 INFO  : 'stop' command is executed.
14:12:41 INFO  : 'ps7_init' command is executed.
14:12:41 INFO  : 'ps7_post_config' command is executed.
14:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:42 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:42 INFO  : Memory regions updated for context APU
14:12:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:42 INFO  : 'con' command is executed.
14:12:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:12:42 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:13:10 INFO  : Disconnected from the channel tcfchan#4.
14:13:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:13:11 INFO  : 'jtag frequency' command is executed.
14:13:11 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:13:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:13:14 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:13:14 INFO  : Context for 'APU' is selected.
14:13:19 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:13:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:19 INFO  : Context for 'APU' is selected.
14:13:19 INFO  : 'stop' command is executed.
14:13:21 INFO  : 'ps7_init' command is executed.
14:13:21 INFO  : 'ps7_post_config' command is executed.
14:13:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:13:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:22 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:22 INFO  : Memory regions updated for context APU
14:13:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:22 INFO  : 'con' command is executed.
14:13:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:13:22 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:14:18 INFO  : Disconnected from the channel tcfchan#5.
14:14:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:14:19 INFO  : 'jtag frequency' command is executed.
14:14:19 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:14:22 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:14:22 INFO  : Context for 'APU' is selected.
14:14:28 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:14:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:28 INFO  : Context for 'APU' is selected.
14:14:28 INFO  : 'stop' command is executed.
14:14:29 INFO  : 'ps7_init' command is executed.
14:14:29 INFO  : 'ps7_post_config' command is executed.
14:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:30 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:30 INFO  : Memory regions updated for context APU
14:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:30 INFO  : 'con' command is executed.
14:14:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:14:30 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:15:11 INFO  : Disconnected from the channel tcfchan#6.
17:11:21 INFO  : Registering command handlers for SDK TCF services
17:11:21 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\temp_xsdb_launch_script.tcl
17:11:24 INFO  : XSCT server has started successfully.
17:11:24 INFO  : Successfully done setting XSCT server connection channel  
17:11:24 INFO  : Successfully done setting SDK workspace  
17:11:24 INFO  : Processing command line option -hwspec C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper.hdf.
17:11:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:11:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:11:35 INFO  : 'jtag frequency' command is executed.
17:11:35 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:11:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:11:38 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:11:38 INFO  : Context for 'APU' is selected.
17:11:38 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:11:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:38 INFO  : Context for 'APU' is selected.
17:11:38 INFO  : 'stop' command is executed.
17:11:39 INFO  : 'ps7_init' command is executed.
17:11:39 INFO  : 'ps7_post_config' command is executed.
17:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:39 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:39 INFO  : Memory regions updated for context APU
17:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:39 INFO  : 'con' command is executed.
17:11:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:11:39 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:36:34 INFO  : Disconnected from the channel tcfchan#1.
17:36:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:36:36 INFO  : 'jtag frequency' command is executed.
17:36:36 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:36:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:36:38 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:36:38 INFO  : Context for 'APU' is selected.
17:36:40 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:36:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:40 INFO  : Context for 'APU' is selected.
17:36:40 INFO  : 'stop' command is executed.
17:36:41 INFO  : 'ps7_init' command is executed.
17:36:41 INFO  : 'ps7_post_config' command is executed.
17:36:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:36:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:41 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:42 INFO  : Memory regions updated for context APU
17:36:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:42 INFO  : 'con' command is executed.
17:36:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:36:42 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:41:20 INFO  : Disconnected from the channel tcfchan#2.
17:41:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:41:21 INFO  : 'jtag frequency' command is executed.
17:41:21 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:41:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:41:24 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:41:24 INFO  : Context for 'APU' is selected.
17:41:26 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:41:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:26 INFO  : Context for 'APU' is selected.
17:41:26 INFO  : 'stop' command is executed.
17:41:27 INFO  : 'ps7_init' command is executed.
17:41:27 INFO  : 'ps7_post_config' command is executed.
17:41:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:41:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:27 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:27 INFO  : Memory regions updated for context APU
17:41:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:27 INFO  : 'con' command is executed.
17:41:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:41:27 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
17:53:14 INFO  : Disconnected from the channel tcfchan#3.
17:53:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:53:16 INFO  : 'jtag frequency' command is executed.
17:53:16 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:53:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:53:18 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:53:18 INFO  : Context for 'APU' is selected.
17:53:21 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:53:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:21 INFO  : Context for 'APU' is selected.
17:53:21 INFO  : 'stop' command is executed.
17:53:22 INFO  : 'ps7_init' command is executed.
17:53:22 INFO  : 'ps7_post_config' command is executed.
17:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:22 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:22 INFO  : Memory regions updated for context APU
17:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:22 INFO  : 'con' command is executed.
17:53:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:53:22 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:32:30 INFO  : Disconnected from the channel tcfchan#4.
18:32:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:32:31 INFO  : 'jtag frequency' command is executed.
18:32:31 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:32:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:32:34 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:32:34 INFO  : Context for 'APU' is selected.
18:32:36 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:32:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:36 INFO  : Context for 'APU' is selected.
18:32:36 INFO  : 'stop' command is executed.
18:32:37 INFO  : 'ps7_init' command is executed.
18:32:37 INFO  : 'ps7_post_config' command is executed.
18:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:37 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:37 INFO  : Memory regions updated for context APU
18:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:37 INFO  : 'con' command is executed.
18:32:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:32:37 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:34:45 INFO  : Disconnected from the channel tcfchan#5.
18:34:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:34:46 INFO  : 'jtag frequency' command is executed.
18:34:46 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:34:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:34:49 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:34:49 INFO  : Context for 'APU' is selected.
18:34:51 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:34:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:51 INFO  : Context for 'APU' is selected.
18:34:51 INFO  : 'stop' command is executed.
18:34:52 INFO  : 'ps7_init' command is executed.
18:34:52 INFO  : 'ps7_post_config' command is executed.
18:34:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:34:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:52 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:52 INFO  : Memory regions updated for context APU
18:34:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:52 INFO  : 'con' command is executed.
18:34:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:34:52 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:39:58 INFO  : Disconnected from the channel tcfchan#6.
16:48:21 INFO  : Registering command handlers for SDK TCF services
16:48:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\temp_xsdb_launch_script.tcl
16:48:30 INFO  : XSCT server has started successfully.
16:48:38 INFO  : Successfully done setting XSCT server connection channel  
16:48:39 INFO  : Processing command line option -hwspec C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper.hdf.
16:48:39 INFO  : Successfully done setting SDK workspace  
16:48:39 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:42:02 INFO  : Registering command handlers for SDK TCF services
11:42:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\temp_xsdb_launch_script.tcl
11:42:06 INFO  : XSCT server has started successfully.
11:42:06 INFO  : Successfully done setting XSCT server connection channel  
11:42:10 INFO  : Successfully done setting SDK workspace  
11:42:10 INFO  : Processing command line option -hwspec C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper.hdf.
11:42:10 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
07:13:10 INFO  : Registering command handlers for SDK TCF services
07:13:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\temp_xsdb_launch_script.tcl
07:13:18 INFO  : XSCT server has started successfully.
07:13:18 INFO  : Successfully done setting XSCT server connection channel  
07:13:27 INFO  : Successfully done setting SDK workspace  
07:13:27 INFO  : Processing command line option -hwspec C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper.hdf.
07:13:27 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:45:04 INFO  : Registering command handlers for SDK TCF services
22:45:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\temp_xsdb_launch_script.tcl
22:45:11 INFO  : XSCT server has started successfully.
22:45:20 INFO  : Successfully done setting XSCT server connection channel  
22:45:20 INFO  : Successfully done setting SDK workspace  
22:45:20 INFO  : Processing command line option -hwspec C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper.hdf.
22:45:20 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:18:21 INFO  : Registering command handlers for SDK TCF services
12:18:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\temp_xsdb_launch_script.tcl
12:18:26 INFO  : XSCT server has started successfully.
12:18:30 INFO  : Successfully done setting XSCT server connection channel  
12:18:30 INFO  : Successfully done setting SDK workspace  
12:18:30 INFO  : Processing command line option -hwspec C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper.hdf.
12:18:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:18:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:18:44 INFO  : 'jtag frequency' command is executed.
12:18:44 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:18:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:18:46 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:18:46 INFO  : Context for 'APU' is selected.
12:18:47 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:18:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:47 INFO  : Context for 'APU' is selected.
12:18:47 INFO  : 'stop' command is executed.
12:18:47 INFO  : 'ps7_init' command is executed.
12:18:47 INFO  : 'ps7_post_config' command is executed.
12:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:48 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:48 INFO  : Memory regions updated for context APU
12:18:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:48 INFO  : 'con' command is executed.
12:18:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:18:48 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
12:40:45 INFO  : Disconnected from the channel tcfchan#1.
12:40:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:40:47 INFO  : 'jtag frequency' command is executed.
12:40:47 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:40:50 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:40:50 INFO  : Context for 'APU' is selected.
12:40:56 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:40:56 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:56 INFO  : Context for 'APU' is selected.
12:40:56 INFO  : 'stop' command is executed.
12:40:57 INFO  : 'ps7_init' command is executed.
12:40:57 INFO  : 'ps7_post_config' command is executed.
12:40:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:40:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:58 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:59 INFO  : Memory regions updated for context APU
12:40:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:59 INFO  : 'con' command is executed.
12:40:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:40:59 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
12:41:14 INFO  : Disconnected from the channel tcfchan#2.
12:41:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:41:15 INFO  : 'jtag frequency' command is executed.
12:41:15 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:41:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:41:18 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:41:18 INFO  : Context for 'APU' is selected.
12:41:24 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:41:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:24 INFO  : Context for 'APU' is selected.
12:41:24 INFO  : 'stop' command is executed.
12:41:26 INFO  : 'ps7_init' command is executed.
12:41:26 INFO  : 'ps7_post_config' command is executed.
12:41:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:41:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:27 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:27 INFO  : Memory regions updated for context APU
12:41:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:28 INFO  : 'con' command is executed.
12:41:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:41:28 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
12:42:46 INFO  : Disconnected from the channel tcfchan#3.
12:42:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:42:47 INFO  : 'jtag frequency' command is executed.
12:42:47 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:42:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:42:50 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:42:50 INFO  : Context for 'APU' is selected.
12:42:55 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:42:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:55 INFO  : Context for 'APU' is selected.
12:42:55 INFO  : 'stop' command is executed.
12:42:57 INFO  : 'ps7_init' command is executed.
12:42:57 INFO  : 'ps7_post_config' command is executed.
12:42:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:42:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:58 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:58 INFO  : Memory regions updated for context APU
12:42:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:59 INFO  : 'con' command is executed.
12:42:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:42:59 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:18:58 INFO  : Disconnected from the channel tcfchan#4.
13:18:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:19:00 INFO  : 'jtag frequency' command is executed.
13:19:00 INFO  : Sourcing of 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:19:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:19:02 INFO  : FPGA configured successfully with bitstream "C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:19:02 INFO  : Context for 'APU' is selected.
13:19:07 INFO  : Hardware design information is loaded from 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:19:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:07 INFO  : Context for 'APU' is selected.
13:19:08 INFO  : 'stop' command is executed.
13:19:09 INFO  : 'ps7_init' command is executed.
13:19:09 INFO  : 'ps7_post_config' command is executed.
13:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:10 INFO  : The application 'C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/imageIptest/Debug/imageIptest.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:10 INFO  : Memory regions updated for context APU
13:19:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:11 INFO  : 'con' command is executed.
13:19:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:19:11 INFO  : Launch script is exported to file 'C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
13:52:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\temp_xsdb_launch_script.tcl
13:55:14 ERROR : Timed out. 180 seconds have elapsed while waiting for XSCT server to launch.
13:55:14 WARN  : xsct server communication channel is not established.
21:29:42 INFO  : Registering command handlers for SDK TCF services
21:29:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\soumy\VIVADO_PROJ\sobelEdge\imageProcessingSystem\imageProcessingSystem.sdk\temp_xsdb_launch_script.tcl
21:29:46 INFO  : XSCT server has started successfully.
21:29:46 INFO  : Successfully done setting XSCT server connection channel  
21:29:50 INFO  : Successfully done setting SDK workspace  
21:29:50 INFO  : Processing command line option -hwspec C:/Users/soumy/VIVADO_PROJ/sobelEdge/imageProcessingSystem/imageProcessingSystem.sdk/design_1_wrapper.hdf.
21:29:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
