/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [26:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  reg [37:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [57:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = celloutsig_0_1z[1] ? celloutsig_0_0z[21] : in_data[65];
  assign celloutsig_1_2z = in_data[191] ? celloutsig_1_1z : in_data[190];
  assign celloutsig_0_19z = ~(celloutsig_0_2z | celloutsig_0_6z[8]);
  assign celloutsig_1_14z = ~((celloutsig_1_13z | celloutsig_1_8z) & celloutsig_1_0z);
  assign celloutsig_0_5z = in_data[19:11] == { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[178:163] == { in_data[182:168], celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_3z[2], celloutsig_1_3z } == in_data[130:124];
  assign celloutsig_0_20z = { celloutsig_0_6z[9:7], celloutsig_0_19z, celloutsig_0_11z } <= celloutsig_0_7z[18:12];
  assign celloutsig_1_5z = { in_data[137:131], celloutsig_1_4z } <= { in_data[191], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[190:186] || in_data[157:153];
  assign celloutsig_1_10z = celloutsig_1_6z[22:16] || { celloutsig_1_6z[5:0], celloutsig_1_0z };
  assign celloutsig_1_15z = { celloutsig_1_6z[29], celloutsig_1_2z, celloutsig_1_11z } % { 1'h1, celloutsig_1_7z[5:4] };
  assign celloutsig_0_4z = { in_data[52:50], celloutsig_0_2z } % { 1'h1, celloutsig_0_1z[2:0] };
  assign celloutsig_1_7z = { in_data[159:157], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z } % { 1'h1, in_data[190:185] };
  assign celloutsig_0_1z = in_data[26:21] % { 1'h1, in_data[18:14] };
  assign celloutsig_1_17z = celloutsig_1_7z[3:1] * in_data[183:181];
  assign celloutsig_1_3z = in_data[181] ? { in_data[146:142], celloutsig_1_1z } : { in_data[117:115], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_6z = ~ { in_data[76:67], celloutsig_0_1z };
  assign celloutsig_0_11z = ~ celloutsig_0_4z[3:1];
  assign celloutsig_1_19z = | { celloutsig_1_18z, celloutsig_1_10z, celloutsig_1_18z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_18z, celloutsig_1_15z };
  assign celloutsig_0_3z = celloutsig_0_1z[4] & celloutsig_0_1z[2];
  assign celloutsig_1_8z = | celloutsig_1_7z;
  assign celloutsig_0_21z = ^ { celloutsig_0_6z[13:1], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_19z };
  assign celloutsig_1_11z = ^ { in_data[114:105], celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[55:29] >> in_data[40:14];
  assign celloutsig_1_6z = { in_data[146:108], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z } >> { in_data[166:112], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_15z - { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_14z };
  assign celloutsig_1_13z = ~((celloutsig_1_10z & celloutsig_1_8z) | celloutsig_1_7z[3]);
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_7z = 38'h0000000000;
    else if (!clkin_data[0]) celloutsig_0_7z = { in_data[37:33], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z };
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
