<!-- Creator     : groff version 1.22.2 -->
<!-- CreationDate: Sat Nov 12 01:33:08 2016 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title>STRUCT NAND_CHIP</title>

</head>
<body>

<h1 align="center">STRUCT NAND_CHIP</h1>

<a href="#NAME">NAME</a><br>
<a href="#SYNOPSIS">SYNOPSIS</a><br>
<a href="#MEMBERS">MEMBERS</a><br>
<a href="#AUTHOR">AUTHOR</a><br>
<a href="#COPYRIGHT">COPYRIGHT</a><br>

<hr>


<h2>NAME
<a name="NAME"></a>
</h2>



<p style="margin-left:11%; margin-top: 1em">struct_nand_chip
&minus; NAND Private Flash Chip Data</p>

<h2>SYNOPSIS
<a name="SYNOPSIS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">struct
nand_chip { <br>
void __iomem * IO_ADDR_R; <br>
void __iomem * IO_ADDR_W; <br>
uint8_t (* read_byte) (struct mtd_info *mtd); <br>
u16 (* read_word) (struct mtd_info *mtd); <br>
void (* write_buf) (struct mtd_info *mtd, const uint8_t
*buf, int len); <br>
void (* read_buf) (struct mtd_info *mtd, uint8_t *buf, int
len); <br>
void (* select_chip) (struct mtd_info *mtd, int chip); <br>
int (* block_bad) (struct mtd_info *mtd, loff_t ofs, int
getchip); <br>
int (* block_markbad) (struct mtd_info *mtd, loff_t ofs);
<br>
void (* cmd_ctrl) (struct mtd_info *mtd, int dat, unsigned
int ctrl); <br>
int (* init_size) (struct mtd_info *mtd, struct nand_chip
*this,u8 *id_data); <br>
int (* dev_ready) (struct mtd_info *mtd); <br>
void (* cmdfunc) (struct mtd_info *mtd, unsigned command,
int column,int page_addr); <br>
int(* waitfunc) (struct mtd_info *mtd, struct nand_chip
*this); <br>
void (* erase_cmd) (struct mtd_info *mtd, int page); <br>
int (* scan_bbt) (struct mtd_info *mtd); <br>
int (* errstat) (struct mtd_info *mtd, struct nand_chip
*this, int state,int status, int page); <br>
int (* write_page) (struct mtd_info *mtd, struct nand_chip
*chip,uint32_t offset, int data_len, const uint8_t *buf,int
oob_required, int page, int cached, int raw); <br>
int (* onfi_set_features) (struct mtd_info *mtd, struct
nand_chip *chip,int feature_addr, uint8_t *subfeature_para);
<br>
int (* onfi_get_features) (struct mtd_info *mtd, struct
nand_chip *chip,int feature_addr, uint8_t *subfeature_para);
<br>
int chip_delay; <br>
unsigned int options; <br>
unsigned int bbt_options; <br>
int page_shift; <br>
int phys_erase_shift; <br>
int bbt_erase_shift; <br>
int chip_shift; <br>
int numchips; <br>
uint64_t chipsize; <br>
int pagemask; <br>
int pagebuf; <br>
unsigned int pagebuf_bitflips; <br>
int subpagesize; <br>
uint8_t cellinfo; <br>
int badblockpos; <br>
int badblockbits; <br>
int onfi_version; <br>
struct nand_onfi_params onfi_params; <br>
flstate_t state; <br>
uint8_t * oob_poi; <br>
struct nand_hw_control * controller; <br>
struct nand_ecclayout * ecclayout; <br>
struct nand_ecc_ctrl ecc; <br>
struct nand_buffers * buffers; <br>
struct nand_hw_control hwcontrol; <br>
uint8_t * bbt; <br>
struct nand_bbt_descr * bbt_td; <br>
struct nand_bbt_descr * bbt_md; <br>
struct nand_bbt_descr * badblock_pattern; <br>
void * priv; <br>
};</p>

<h2>MEMBERS
<a name="MEMBERS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">IO_ADDR_R</p>

<p style="margin-left:17%;">[BOARDSPECIFIC] address to read
the 8 I/O lines of the flash device</p>

<p style="margin-left:11%; margin-top: 1em">IO_ADDR_W</p>

<p style="margin-left:17%;">[BOARDSPECIFIC] address to
write the 8 I/O lines of the flash device.</p>

<p style="margin-left:11%; margin-top: 1em">read_byte</p>

<p style="margin-left:17%;">[REPLACEABLE] read one byte
from the chip</p>

<p style="margin-left:11%; margin-top: 1em">read_word</p>

<p style="margin-left:17%;">[REPLACEABLE] read one word
from the chip</p>

<p style="margin-left:11%; margin-top: 1em">write_buf</p>

<p style="margin-left:17%;">[REPLACEABLE] write data from
the buffer to the chip</p>

<p style="margin-left:11%; margin-top: 1em">read_buf</p>

<p style="margin-left:17%;">[REPLACEABLE] read data from
the chip into the buffer</p>


<p style="margin-left:11%; margin-top: 1em">select_chip</p>

<p style="margin-left:17%;">[REPLACEABLE] select chip
nr</p>

<p style="margin-left:11%; margin-top: 1em">block_bad</p>

<p style="margin-left:17%;">[REPLACEABLE] check, if the
block is bad</p>


<p style="margin-left:11%; margin-top: 1em">block_markbad</p>

<p style="margin-left:17%;">[REPLACEABLE] mark the block
bad</p>

<p style="margin-left:11%; margin-top: 1em">cmd_ctrl</p>

<p style="margin-left:17%;">[BOARDSPECIFIC]
hardwarespecific function for controlling ALE/CLE/nCE. Also
used to write command and address</p>

<p style="margin-left:11%; margin-top: 1em">init_size</p>

<p style="margin-left:17%;">[BOARDSPECIFIC]
hardwarespecific function for setting mtd&minus;&gt;oobsize,
mtd&minus;&gt;writesize and so on. <i>id_data</i> contains
the 8 bytes values of NAND_CMD_READID. Return with the bus
width.</p>

<p style="margin-left:11%; margin-top: 1em">dev_ready</p>

<p style="margin-left:17%;">[BOARDSPECIFIC]
hardwarespecific function for accessing device ready/busy
line. If set to NULL no access to ready/busy is available
and the ready/busy information is read from the chip status
register.</p>

<p style="margin-left:11%; margin-top: 1em">cmdfunc</p>

<p style="margin-left:17%;">[REPLACEABLE] hardwarespecific
function for writing commands to the chip.</p>

<p style="margin-left:11%; margin-top: 1em">waitfunc</p>

<p style="margin-left:17%;">[REPLACEABLE] hardwarespecific
function for wait on ready.</p>

<p style="margin-left:11%; margin-top: 1em">erase_cmd</p>

<p style="margin-left:17%;">[INTERN] erase command write
function, selectable due to AND support.</p>

<p style="margin-left:11%; margin-top: 1em">scan_bbt</p>

<p style="margin-left:17%;">[REPLACEABLE] function to scan
bad block table</p>

<p style="margin-left:11%; margin-top: 1em">errstat</p>

<p style="margin-left:17%;">[OPTIONAL] hardware specific
function to perform additional error status checks
(determine if errors are correctable).</p>

<p style="margin-left:11%; margin-top: 1em">write_page</p>

<p style="margin-left:17%;">[REPLACEABLE] High&minus;level
page write function</p>


<p style="margin-left:11%; margin-top: 1em">onfi_set_features</p>

<p style="margin-left:17%;">[REPLACEABLE] set the features
for ONFI nand</p>


<p style="margin-left:11%; margin-top: 1em">onfi_get_features</p>

<p style="margin-left:17%;">[REPLACEABLE] get the features
for ONFI nand</p>

<p style="margin-left:11%; margin-top: 1em">chip_delay</p>

<p style="margin-left:17%;">[BOARDSPECIFIC] chip dependent
delay for transferring data from array to read regs
(tR).</p>

<p style="margin-left:11%; margin-top: 1em">options</p>

<p style="margin-left:17%;">[BOARDSPECIFIC] various chip
options. They can partly be set to inform nand_scan about
special functionality. See the defines for further
explanation.</p>


<p style="margin-left:11%; margin-top: 1em">bbt_options</p>

<p style="margin-left:17%;">[INTERN] bad block specific
options. All options used here must come from bbm.h. By
default, these options will be copied to the appropriate
nand_bbt_descr's.</p>

<p style="margin-left:11%; margin-top: 1em">page_shift</p>

<p style="margin-left:17%;">[INTERN] number of address bits
in a page (column address bits).</p>


<p style="margin-left:11%; margin-top: 1em">phys_erase_shift</p>

<p style="margin-left:17%;">[INTERN] number of address bits
in a physical eraseblock</p>


<p style="margin-left:11%; margin-top: 1em">bbt_erase_shift</p>

<p style="margin-left:17%;">[INTERN] number of address bits
in a bbt entry</p>

<p style="margin-left:11%; margin-top: 1em">chip_shift</p>

<p style="margin-left:17%;">[INTERN] number of address bits
in one chip</p>

<p style="margin-left:11%; margin-top: 1em">numchips</p>

<p style="margin-left:17%;">[INTERN] number of physical
chips</p>

<p style="margin-left:11%; margin-top: 1em">chipsize</p>

<p style="margin-left:17%;">[INTERN] the size of one chip
for multichip arrays</p>

<p style="margin-left:11%; margin-top: 1em">pagemask</p>

<p style="margin-left:17%;">[INTERN] page number mask =
number of (pages / chip) &minus; 1</p>

<p style="margin-left:11%; margin-top: 1em">pagebuf</p>

<p style="margin-left:17%;">[INTERN] holds the pagenumber
which is currently in data_buf.</p>


<p style="margin-left:11%; margin-top: 1em">pagebuf_bitflips</p>

<p style="margin-left:17%;">[INTERN] holds the bitflip
count for the page which is currently in data_buf.</p>


<p style="margin-left:11%; margin-top: 1em">subpagesize</p>

<p style="margin-left:17%;">[INTERN] holds the
subpagesize</p>

<p style="margin-left:11%; margin-top: 1em">cellinfo</p>

<p style="margin-left:17%;">[INTERN] MLC/multichip data
from chip ident</p>


<p style="margin-left:11%; margin-top: 1em">badblockpos</p>

<p style="margin-left:17%;">[INTERN] position of the bad
block marker in the oob area.</p>


<p style="margin-left:11%; margin-top: 1em">badblockbits</p>

<p style="margin-left:17%;">[INTERN] minimum number of set
bits in a good block's bad block marker position; i.e., BBM
== 11110111b is not bad when badblockbits == 7</p>


<p style="margin-left:11%; margin-top: 1em">onfi_version</p>

<p style="margin-left:17%;">[INTERN] holds the chip ONFI
version (BCD encoded), non 0 if ONFI supported.</p>


<p style="margin-left:11%; margin-top: 1em">onfi_params</p>

<p style="margin-left:17%;">[INTERN] holds the ONFI page
parameter when ONFI is supported, 0 otherwise.</p>

<p style="margin-left:11%; margin-top: 1em">state</p>

<p style="margin-left:17%;">[INTERN] the current state of
the NAND device</p>

<p style="margin-left:11%; margin-top: 1em">oob_poi</p>

<p style="margin-left:17%;">&quot;poison value
buffer,&quot; used for laying out OOB data before
writing</p>

<p style="margin-left:11%; margin-top: 1em">controller</p>

<p style="margin-left:17%;">[REPLACEABLE] a pointer to a
hardware controller structure which is shared among multiple
independent devices.</p>

<p style="margin-left:11%; margin-top: 1em">ecclayout</p>

<p style="margin-left:17%;">[REPLACEABLE] the default ECC
placement scheme</p>

<p style="margin-left:11%; margin-top: 1em">ecc</p>

<p style="margin-left:17%;">[BOARDSPECIFIC] ECC control
structure</p>

<p style="margin-left:11%; margin-top: 1em">buffers</p>

<p style="margin-left:17%;">buffer structure for
read/write</p>

<p style="margin-left:11%; margin-top: 1em">hwcontrol</p>

<p style="margin-left:17%;">platform&minus;specific
hardware control structure</p>

<p style="margin-left:11%; margin-top: 1em">bbt</p>

<p style="margin-left:17%;">[INTERN] bad block table
pointer</p>

<p style="margin-left:11%; margin-top: 1em">bbt_td</p>

<p style="margin-left:17%;">[REPLACEABLE] bad block table
descriptor for flash lookup.</p>

<p style="margin-left:11%; margin-top: 1em">bbt_md</p>

<p style="margin-left:17%;">[REPLACEABLE] bad block table
mirror descriptor</p>


<p style="margin-left:11%; margin-top: 1em">badblock_pattern</p>

<p style="margin-left:17%;">[REPLACEABLE] bad block scan
pattern used for initial bad block scan.</p>

<p style="margin-left:11%; margin-top: 1em">priv</p>

<p style="margin-left:17%;">[OPTIONAL] pointer to private
chip data</p>

<h2>AUTHOR
<a name="AUTHOR"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em"><b>Thomas
Gleixner</b> &lt;tglx@linutronix.de&gt;</p>

<p style="margin-left:17%;">Author.</p>

<h2>COPYRIGHT
<a name="COPYRIGHT"></a>
</h2>
<hr>
</body>
</html>
