[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/GenCaseStmt/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 241
LIB: work
FILE: ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv
n<> u<240> t<Top_level_rule> c<1> l<3:1> el<32:1>
  n<> u<1> t<Null_rule> p<240> s<239> l<3:1> el<3:1>
  n<> u<239> t<Source_text> p<240> c<8> l<3:1> el<30:10>
    n<> u<8> t<Description> p<239> c<7> s<238> l<3:1> el<4:10>
      n<> u<7> t<Module_declaration> p<8> c<5> l<3:1> el<4:10>
        n<> u<5> t<Module_nonansi_header> p<7> c<2> s<6> l<3:1> el<3:15>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<3:1> el<3:7>
          n<GOOD> u<3> t<StringConst> p<5> s<4> l<3:8> el<3:12>
          n<> u<4> t<List_of_ports> p<5> l<3:12> el<3:14>
        n<> u<6> t<ENDMODULE> p<7> l<4:1> el<4:10>
    n<> u<238> t<Description> p<239> c<237> l<6:1> el<30:10>
      n<> u<237> t<Module_declaration> p<238> c<12> l<6:1> el<30:10>
        n<> u<12> t<Module_nonansi_header> p<237> c<9> s<32> l<6:1> el<6:14>
          n<module> u<9> t<Module_keyword> p<12> s<10> l<6:1> el<6:7>
          n<top> u<10> t<StringConst> p<12> s<11> l<6:8> el<6:11>
          n<> u<11> t<List_of_ports> p<12> l<6:11> el<6:13>
        n<> u<32> t<Module_item> p<237> c<31> s<52> l<7:3> el<7:39>
          n<> u<31> t<Non_port_module_item> p<32> c<30> l<7:3> el<7:39>
            n<> u<30> t<Module_or_generate_item> p<31> c<29> l<7:3> el<7:39>
              n<> u<29> t<Module_common_item> p<30> c<28> l<7:3> el<7:39>
                n<> u<28> t<Module_or_generate_item_declaration> p<29> c<27> l<7:3> el<7:39>
                  n<> u<27> t<Package_or_generate_item_declaration> p<28> c<26> l<7:3> el<7:39>
                    n<> u<26> t<Parameter_declaration> p<27> c<16> l<7:3> el<7:38>
                      n<> u<16> t<Data_type_or_implicit> p<26> c<15> s<25> l<7:13> el<7:25>
                        n<> u<15> t<Data_type> p<16> c<13> l<7:13> el<7:25>
                          n<> u<13> t<IntVec_TypeBit> p<15> s<14> l<7:13> el<7:16>
                          n<> u<14> t<Signing_Unsigned> p<15> l<7:17> el<7:25>
                      n<> u<25> t<List_of_param_assignments> p<26> c<24> l<7:26> el<7:38>
                        n<> u<24> t<Param_assignment> p<25> c<17> l<7:26> el<7:38>
                          n<x_1b0> u<17> t<StringConst> p<24> s<23> l<7:26> el<7:31>
                          n<> u<23> t<Constant_param_expression> p<24> c<22> l<7:34> el<7:38>
                            n<> u<22> t<Constant_mintypmax_expression> p<23> c<21> l<7:34> el<7:38>
                              n<> u<21> t<Constant_expression> p<22> c<20> l<7:34> el<7:38>
                                n<> u<20> t<Constant_primary> p<21> c<19> l<7:34> el<7:38>
                                  n<> u<19> t<Primary_literal> p<20> c<18> l<7:34> el<7:38>
                                    n<> u<18> t<Number_1Tickb0> p<19> l<7:34> el<7:38>
        n<> u<52> t<Module_item> p<237> c<51> s<72> l<8:3> el<8:39>
          n<> u<51> t<Non_port_module_item> p<52> c<50> l<8:3> el<8:39>
            n<> u<50> t<Module_or_generate_item> p<51> c<49> l<8:3> el<8:39>
              n<> u<49> t<Module_common_item> p<50> c<48> l<8:3> el<8:39>
                n<> u<48> t<Module_or_generate_item_declaration> p<49> c<47> l<8:3> el<8:39>
                  n<> u<47> t<Package_or_generate_item_declaration> p<48> c<46> l<8:3> el<8:39>
                    n<> u<46> t<Parameter_declaration> p<47> c<36> l<8:3> el<8:38>
                      n<> u<36> t<Data_type_or_implicit> p<46> c<35> s<45> l<8:13> el<8:23>
                        n<> u<35> t<Data_type> p<36> c<33> l<8:13> el<8:23>
                          n<> u<33> t<IntVec_TypeBit> p<35> s<34> l<8:13> el<8:16>
                          n<> u<34> t<Signing_Signed> p<35> l<8:17> el<8:23>
                      n<> u<45> t<List_of_param_assignments> p<46> c<44> l<8:24> el<8:38>
                        n<> u<44> t<Param_assignment> p<45> c<37> l<8:24> el<8:38>
                          n<x_1sb0> u<37> t<StringConst> p<44> s<43> l<8:24> el<8:30>
                          n<> u<43> t<Constant_param_expression> p<44> c<42> l<8:33> el<8:38>
                            n<> u<42> t<Constant_mintypmax_expression> p<43> c<41> l<8:33> el<8:38>
                              n<> u<41> t<Constant_expression> p<42> c<40> l<8:33> el<8:38>
                                n<> u<40> t<Constant_primary> p<41> c<39> l<8:33> el<8:38>
                                  n<> u<39> t<Primary_literal> p<40> c<38> l<8:33> el<8:38>
                                    n<1'sb0> u<38> t<IntConst> p<39> l<8:33> el<8:38>
        n<> u<72> t<Module_item> p<237> c<71> s<102> l<9:3> el<9:39>
          n<> u<71> t<Non_port_module_item> p<72> c<70> l<9:3> el<9:39>
            n<> u<70> t<Module_or_generate_item> p<71> c<69> l<9:3> el<9:39>
              n<> u<69> t<Module_common_item> p<70> c<68> l<9:3> el<9:39>
                n<> u<68> t<Module_or_generate_item_declaration> p<69> c<67> l<9:3> el<9:39>
                  n<> u<67> t<Package_or_generate_item_declaration> p<68> c<66> l<9:3> el<9:39>
                    n<> u<66> t<Parameter_declaration> p<67> c<56> l<9:3> el<9:38>
                      n<> u<56> t<Data_type_or_implicit> p<66> c<55> s<65> l<9:13> el<9:23>
                        n<> u<55> t<Data_type> p<56> c<53> l<9:13> el<9:23>
                          n<> u<53> t<IntVec_TypeBit> p<55> s<54> l<9:13> el<9:16>
                          n<> u<54> t<Signing_Signed> p<55> l<9:17> el<9:23>
                      n<> u<65> t<List_of_param_assignments> p<66> c<64> l<9:24> el<9:38>
                        n<> u<64> t<Param_assignment> p<65> c<57> l<9:24> el<9:38>
                          n<x_1sb1> u<57> t<StringConst> p<64> s<63> l<9:24> el<9:30>
                          n<> u<63> t<Constant_param_expression> p<64> c<62> l<9:33> el<9:38>
                            n<> u<62> t<Constant_mintypmax_expression> p<63> c<61> l<9:33> el<9:38>
                              n<> u<61> t<Constant_expression> p<62> c<60> l<9:33> el<9:38>
                                n<> u<60> t<Constant_primary> p<61> c<59> l<9:33> el<9:38>
                                  n<> u<59> t<Primary_literal> p<60> c<58> l<9:33> el<9:38>
                                    n<1'sb1> u<58> t<IntConst> p<59> l<9:33> el<9:38>
        n<> u<102> t<Module_item> p<237> c<101> s<137> l<10:3> el<10:49>
          n<> u<101> t<Non_port_module_item> p<102> c<100> l<10:3> el<10:49>
            n<> u<100> t<Module_or_generate_item> p<101> c<99> l<10:3> el<10:49>
              n<> u<99> t<Module_common_item> p<100> c<98> l<10:3> el<10:49>
                n<> u<98> t<Module_or_generate_item_declaration> p<99> c<97> l<10:3> el<10:49>
                  n<> u<97> t<Package_or_generate_item_declaration> p<98> c<96> l<10:3> el<10:49>
                    n<> u<96> t<Parameter_declaration> p<97> c<86> l<10:3> el<10:48>
                      n<> u<86> t<Data_type_or_implicit> p<96> c<85> s<95> l<10:13> el<10:31>
                        n<> u<85> t<Data_type> p<86> c<73> l<10:13> el<10:31>
                          n<> u<73> t<IntVec_TypeLogic> p<85> s<74> l<10:13> el<10:18>
                          n<> u<74> t<Signing_Signed> p<85> s<84> l<10:19> el<10:25>
                          n<> u<84> t<Packed_dimension> p<85> c<83> l<10:26> el<10:31>
                            n<> u<83> t<Constant_range> p<84> c<78> l<10:27> el<10:30>
                              n<> u<78> t<Constant_expression> p<83> c<77> s<82> l<10:27> el<10:28>
                                n<> u<77> t<Constant_primary> p<78> c<76> l<10:27> el<10:28>
                                  n<> u<76> t<Primary_literal> p<77> c<75> l<10:27> el<10:28>
                                    n<1> u<75> t<IntConst> p<76> l<10:27> el<10:28>
                              n<> u<82> t<Constant_expression> p<83> c<81> l<10:29> el<10:30>
                                n<> u<81> t<Constant_primary> p<82> c<80> l<10:29> el<10:30>
                                  n<> u<80> t<Primary_literal> p<81> c<79> l<10:29> el<10:30>
                                    n<0> u<79> t<IntConst> p<80> l<10:29> el<10:30>
                      n<> u<95> t<List_of_param_assignments> p<96> c<94> l<10:32> el<10:48>
                        n<> u<94> t<Param_assignment> p<95> c<87> l<10:32> el<10:48>
                          n<x_2sb11> u<87> t<StringConst> p<94> s<93> l<10:32> el<10:39>
                          n<> u<93> t<Constant_param_expression> p<94> c<92> l<10:42> el<10:48>
                            n<> u<92> t<Constant_mintypmax_expression> p<93> c<91> l<10:42> el<10:48>
                              n<> u<91> t<Constant_expression> p<92> c<90> l<10:42> el<10:48>
                                n<> u<90> t<Constant_primary> p<91> c<89> l<10:42> el<10:48>
                                  n<> u<89> t<Primary_literal> p<90> c<88> l<10:42> el<10:48>
                                    n<2'sb11> u<88> t<IntConst> p<89> l<10:42> el<10:48>
        n<> u<137> t<Module_item> p<237> c<136> s<186> l<12:3> el<15:10>
          n<> u<136> t<Non_port_module_item> p<137> c<135> l<12:3> el<15:10>
            n<> u<135> t<Module_or_generate_item> p<136> c<134> l<12:3> el<15:10>
              n<> u<134> t<Module_common_item> p<135> c<133> l<12:3> el<15:10>
                n<> u<133> t<Conditional_generate_construct> p<134> c<132> l<12:3> el<15:10>
                  n<> u<132> t<Case_generate_construct> p<133> c<106> l<12:3> el<15:10>
                    n<> u<106> t<Constant_expression> p<132> c<105> s<120> l<12:9> el<12:16>
                      n<> u<105> t<Constant_primary> p<106> c<104> l<12:9> el<12:16>
                        n<> u<104> t<Primary_literal> p<105> c<103> l<12:9> el<12:16>
                          n<x_2sb11> u<103> t<StringConst> p<104> l<12:9> el<12:16>
                    n<> u<120> t<Case_generate_item> p<132> c<110> s<130> l<13:5> el<13:21>
                      n<> u<110> t<Constant_expression> p<120> c<109> s<119> l<13:5> el<13:10>
                        n<> u<109> t<Constant_primary> p<110> c<108> l<13:5> el<13:10>
                          n<> u<108> t<Primary_literal> p<109> c<107> l<13:5> el<13:10>
                            n<2'b?1> u<107> t<IntConst> p<108> l<13:5> el<13:10>
                      n<> u<119> t<Generate_item> p<120> c<118> l<13:12> el<13:21>
                        n<> u<118> t<Module_or_generate_item> p<119> c<117> l<13:12> el<13:21>
                          n<> u<117> t<Module_instantiation> p<118> c<111> l<13:12> el<13:21>
                            n<BAD> u<111> t<StringConst> p<117> s<116> l<13:12> el<13:15>
                            n<> u<116> t<Hierarchical_instance> p<117> c<113> l<13:16> el<13:20>
                              n<> u<113> t<Name_of_instance> p<116> c<112> s<115> l<13:16> el<13:18>
                                n<u2> u<112> t<StringConst> p<113> l<13:16> el<13:18>
                              n<> u<115> t<List_of_port_connections> p<116> c<114> l<13:19> el<13:19>
                                n<> u<114> t<Ordered_port_connection> p<115> l<13:19> el<13:19>
                    n<> u<130> t<Case_generate_item> p<132> c<129> s<131> l<14:5> el<14:24>
                      n<> u<129> t<Generate_item> p<130> c<128> l<14:14> el<14:24>
                        n<> u<128> t<Module_or_generate_item> p<129> c<127> l<14:14> el<14:24>
                          n<> u<127> t<Module_instantiation> p<128> c<121> l<14:14> el<14:24>
                            n<GOOD> u<121> t<StringConst> p<127> s<126> l<14:14> el<14:18>
                            n<> u<126> t<Hierarchical_instance> p<127> c<123> l<14:19> el<14:23>
                              n<> u<123> t<Name_of_instance> p<126> c<122> s<125> l<14:19> el<14:21>
                                n<u3> u<122> t<StringConst> p<123> l<14:19> el<14:21>
                              n<> u<125> t<List_of_port_connections> p<126> c<124> l<14:22> el<14:22>
                                n<> u<124> t<Ordered_port_connection> p<125> l<14:22> el<14:22>
                    n<> u<131> t<ENDCASE> p<132> l<15:3> el<15:10>
        n<> u<186> t<Module_item> p<237> c<185> s<235> l<18:3> el<22:10>
          n<> u<185> t<Non_port_module_item> p<186> c<184> l<18:3> el<22:10>
            n<> u<184> t<Module_or_generate_item> p<185> c<183> l<18:3> el<22:10>
              n<> u<183> t<Module_common_item> p<184> c<182> l<18:3> el<22:10>
                n<> u<182> t<Conditional_generate_construct> p<183> c<181> l<18:3> el<22:10>
                  n<> u<181> t<Case_generate_construct> p<182> c<141> l<18:3> el<22:10>
                    n<> u<141> t<Constant_expression> p<181> c<140> s<155> l<18:9> el<18:16>
                      n<> u<140> t<Constant_primary> p<141> c<139> l<18:9> el<18:16>
                        n<> u<139> t<Primary_literal> p<140> c<138> l<18:9> el<18:16>
                          n<x_2sb11> u<138> t<StringConst> p<139> l<18:9> el<18:16>
                    n<> u<155> t<Case_generate_item> p<181> c<145> s<169> l<19:5> el<19:22>
                      n<> u<145> t<Constant_expression> p<155> c<144> s<154> l<19:5> el<19:10>
                        n<> u<144> t<Constant_primary> p<145> c<143> l<19:5> el<19:10>
                          n<> u<143> t<Primary_literal> p<144> c<142> l<19:5> el<19:10>
                            n<x_1b0> u<142> t<StringConst> p<143> l<19:5> el<19:10>
                      n<> u<154> t<Generate_item> p<155> c<153> l<19:13> el<19:22>
                        n<> u<153> t<Module_or_generate_item> p<154> c<152> l<19:13> el<19:22>
                          n<> u<152> t<Module_instantiation> p<153> c<146> l<19:13> el<19:22>
                            n<BAD> u<146> t<StringConst> p<152> s<151> l<19:13> el<19:16>
                            n<> u<151> t<Hierarchical_instance> p<152> c<148> l<19:17> el<19:21>
                              n<> u<148> t<Name_of_instance> p<151> c<147> s<150> l<19:17> el<19:19>
                                n<u1> u<147> t<StringConst> p<148> l<19:17> el<19:19>
                              n<> u<150> t<List_of_port_connections> p<151> c<149> l<19:20> el<19:20>
                                n<> u<149> t<Ordered_port_connection> p<150> l<19:20> el<19:20>
                    n<> u<169> t<Case_generate_item> p<181> c<159> s<179> l<20:5> el<20:22>
                      n<> u<159> t<Constant_expression> p<169> c<158> s<168> l<20:5> el<20:11>
                        n<> u<158> t<Constant_primary> p<159> c<157> l<20:5> el<20:11>
                          n<> u<157> t<Primary_literal> p<158> c<156> l<20:5> el<20:11>
                            n<x_1sb0> u<156> t<StringConst> p<157> l<20:5> el<20:11>
                      n<> u<168> t<Generate_item> p<169> c<167> l<20:13> el<20:22>
                        n<> u<167> t<Module_or_generate_item> p<168> c<166> l<20:13> el<20:22>
                          n<> u<166> t<Module_instantiation> p<167> c<160> l<20:13> el<20:22>
                            n<BAD> u<160> t<StringConst> p<166> s<165> l<20:13> el<20:16>
                            n<> u<165> t<Hierarchical_instance> p<166> c<162> l<20:17> el<20:21>
                              n<> u<162> t<Name_of_instance> p<165> c<161> s<164> l<20:17> el<20:19>
                                n<u2> u<161> t<StringConst> p<162> l<20:17> el<20:19>
                              n<> u<164> t<List_of_port_connections> p<165> c<163> l<20:20> el<20:20>
                                n<> u<163> t<Ordered_port_connection> p<164> l<20:20> el<20:20>
                    n<> u<179> t<Case_generate_item> p<181> c<178> s<180> l<21:5> el<21:24>
                      n<> u<178> t<Generate_item> p<179> c<177> l<21:14> el<21:24>
                        n<> u<177> t<Module_or_generate_item> p<178> c<176> l<21:14> el<21:24>
                          n<> u<176> t<Module_instantiation> p<177> c<170> l<21:14> el<21:24>
                            n<GOOD> u<170> t<StringConst> p<176> s<175> l<21:14> el<21:18>
                            n<> u<175> t<Hierarchical_instance> p<176> c<172> l<21:19> el<21:23>
                              n<> u<172> t<Name_of_instance> p<175> c<171> s<174> l<21:19> el<21:21>
                                n<u3> u<171> t<StringConst> p<172> l<21:19> el<21:21>
                              n<> u<174> t<List_of_port_connections> p<175> c<173> l<21:22> el<21:22>
                                n<> u<173> t<Ordered_port_connection> p<174> l<21:22> el<21:22>
                    n<> u<180> t<ENDCASE> p<181> l<22:3> el<22:10>
        n<> u<235> t<Module_item> p<237> c<234> s<236> l<24:3> el<28:10>
          n<> u<234> t<Non_port_module_item> p<235> c<233> l<24:3> el<28:10>
            n<> u<233> t<Module_or_generate_item> p<234> c<232> l<24:3> el<28:10>
              n<> u<232> t<Module_common_item> p<233> c<231> l<24:3> el<28:10>
                n<> u<231> t<Conditional_generate_construct> p<232> c<230> l<24:3> el<28:10>
                  n<> u<230> t<Case_generate_construct> p<231> c<190> l<24:3> el<28:10>
                    n<> u<190> t<Constant_expression> p<230> c<189> s<204> l<24:9> el<24:16>
                      n<> u<189> t<Constant_primary> p<190> c<188> l<24:9> el<24:16>
                        n<> u<188> t<Primary_literal> p<189> c<187> l<24:9> el<24:16>
                          n<x_2sb11> u<187> t<StringConst> p<188> l<24:9> el<24:16>
                    n<> u<204> t<Case_generate_item> p<230> c<194> s<218> l<25:5> el<25:23>
                      n<> u<194> t<Constant_expression> p<204> c<193> s<203> l<25:5> el<25:11>
                        n<> u<193> t<Constant_primary> p<194> c<192> l<25:5> el<25:11>
                          n<> u<192> t<Primary_literal> p<193> c<191> l<25:5> el<25:11>
                            n<x_1sb0> u<191> t<StringConst> p<192> l<25:5> el<25:11>
                      n<> u<203> t<Generate_item> p<204> c<202> l<25:14> el<25:23>
                        n<> u<202> t<Module_or_generate_item> p<203> c<201> l<25:14> el<25:23>
                          n<> u<201> t<Module_instantiation> p<202> c<195> l<25:14> el<25:23>
                            n<BAD> u<195> t<StringConst> p<201> s<200> l<25:14> el<25:17>
                            n<> u<200> t<Hierarchical_instance> p<201> c<197> l<25:18> el<25:22>
                              n<> u<197> t<Name_of_instance> p<200> c<196> s<199> l<25:18> el<25:20>
                                n<u1> u<196> t<StringConst> p<197> l<25:18> el<25:20>
                              n<> u<199> t<List_of_port_connections> p<200> c<198> l<25:21> el<25:21>
                                n<> u<198> t<Ordered_port_connection> p<199> l<25:21> el<25:21>
                    n<> u<218> t<Case_generate_item> p<230> c<208> s<228> l<26:5> el<26:23>
                      n<> u<208> t<Constant_expression> p<218> c<207> s<217> l<26:5> el<26:11>
                        n<> u<207> t<Constant_primary> p<208> c<206> l<26:5> el<26:11>
                          n<> u<206> t<Primary_literal> p<207> c<205> l<26:5> el<26:11>
                            n<x_1sb1> u<205> t<StringConst> p<206> l<26:5> el<26:11>
                      n<> u<217> t<Generate_item> p<218> c<216> l<26:13> el<26:23>
                        n<> u<216> t<Module_or_generate_item> p<217> c<215> l<26:13> el<26:23>
                          n<> u<215> t<Module_instantiation> p<216> c<209> l<26:13> el<26:23>
                            n<GOOD> u<209> t<StringConst> p<215> s<214> l<26:13> el<26:17>
                            n<> u<214> t<Hierarchical_instance> p<215> c<211> l<26:18> el<26:22>
                              n<> u<211> t<Name_of_instance> p<214> c<210> s<213> l<26:18> el<26:20>
                                n<u2> u<210> t<StringConst> p<211> l<26:18> el<26:20>
                              n<> u<213> t<List_of_port_connections> p<214> c<212> l<26:21> el<26:21>
                                n<> u<212> t<Ordered_port_connection> p<213> l<26:21> el<26:21>
                    n<> u<228> t<Case_generate_item> p<230> c<227> s<229> l<27:5> el<27:23>
                      n<> u<227> t<Generate_item> p<228> c<226> l<27:14> el<27:23>
                        n<> u<226> t<Module_or_generate_item> p<227> c<225> l<27:14> el<27:23>
                          n<> u<225> t<Module_instantiation> p<226> c<219> l<27:14> el<27:23>
                            n<BAD> u<219> t<StringConst> p<225> s<224> l<27:14> el<27:17>
                            n<> u<224> t<Hierarchical_instance> p<225> c<221> l<27:18> el<27:22>
                              n<> u<221> t<Name_of_instance> p<224> c<220> s<223> l<27:18> el<27:20>
                                n<u3> u<220> t<StringConst> p<221> l<27:18> el<27:20>
                              n<> u<223> t<List_of_port_connections> p<224> c<222> l<27:21> el<27:21>
                                n<> u<222> t<Ordered_port_connection> p<223> l<27:21> el<27:21>
                    n<> u<229> t<ENDCASE> p<230> l<28:3> el<28:10>
        n<> u<236> t<ENDMODULE> p<237> l<30:1> el<30:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:3:1: No timescale set for "GOOD".
[WRN:PA0205] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:6:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:3:1: Compile module "work@GOOD".
[INF:CP0303] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:6:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  8
BitTypespec                                            3
CaseItem                                               8
Constant                                               7
Design                                                 1
GenCase                                                3
LogicTypespec                                          1
Module                                                 2
ModuleTypespec                                         8
ParamAssign                                            4
Parameter                                              4
Range                                                  1
RefModule                                              8
RefObj                                                 7
RefTypespec                                            4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenCaseStmt/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:3:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@GOOD
  |vpiDefName:work@GOOD
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.x_1b0), line:7:26, endln:7:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |BIN:0
    |vpiTypespec:
    \_RefTypespec: (work@top.x_1b0), line:7:13, endln:7:25
      |vpiParent:
      \_Parameter: (work@top.x_1b0), line:7:26, endln:7:38
      |vpiFullName:work@top.x_1b0
      |vpiActual:
      \_BitTypespec: , line:7:13, endln:7:16
    |vpiName:x_1b0
    |vpiFullName:work@top.x_1b0
  |vpiParameter:
  \_Parameter: (work@top.x_1sb0), line:8:24, endln:8:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |BIN:0
    |vpiTypespec:
    \_RefTypespec: (work@top.x_1sb0), line:8:13, endln:8:23
      |vpiParent:
      \_Parameter: (work@top.x_1sb0), line:8:24, endln:8:38
      |vpiFullName:work@top.x_1sb0
      |vpiActual:
      \_BitTypespec: , line:8:13, endln:8:23
    |vpiSigned:1
    |vpiName:x_1sb0
    |vpiFullName:work@top.x_1sb0
  |vpiParameter:
  \_Parameter: (work@top.x_1sb1), line:9:24, endln:9:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |BIN:1
    |vpiTypespec:
    \_RefTypespec: (work@top.x_1sb1), line:9:13, endln:9:23
      |vpiParent:
      \_Parameter: (work@top.x_1sb1), line:9:24, endln:9:38
      |vpiFullName:work@top.x_1sb1
      |vpiActual:
      \_BitTypespec: , line:9:13, endln:9:23
    |vpiSigned:1
    |vpiName:x_1sb1
    |vpiFullName:work@top.x_1sb1
  |vpiParameter:
  \_Parameter: (work@top.x_2sb11), line:10:32, endln:10:48
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |BIN:11
    |vpiTypespec:
    \_RefTypespec: (work@top.x_2sb11), line:10:13, endln:10:31
      |vpiParent:
      \_Parameter: (work@top.x_2sb11), line:10:32, endln:10:48
      |vpiFullName:work@top.x_2sb11
      |vpiActual:
      \_LogicTypespec: , line:10:13, endln:10:31
    |vpiSigned:1
    |vpiName:x_2sb11
    |vpiFullName:work@top.x_2sb11
  |vpiParamAssign:
  \_ParamAssign: , line:7:26, endln:7:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRhs:
    \_Constant: , line:7:34, endln:7:38
      |vpiParent:
      \_ParamAssign: , line:7:26, endln:7:38
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@top.x_1b0), line:7:26, endln:7:38
  |vpiParamAssign:
  \_ParamAssign: , line:8:24, endln:8:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRhs:
    \_Constant: , line:8:33, endln:8:38
      |vpiParent:
      \_ParamAssign: , line:8:24, endln:8:38
      |vpiDecompile:1'sb0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@top.x_1sb0), line:8:24, endln:8:38
  |vpiParamAssign:
  \_ParamAssign: , line:9:24, endln:9:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRhs:
    \_Constant: , line:9:33, endln:9:38
      |vpiParent:
      \_ParamAssign: , line:9:24, endln:9:38
      |vpiDecompile:1'sb1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@top.x_1sb1), line:9:24, endln:9:38
  |vpiParamAssign:
  \_ParamAssign: , line:10:32, endln:10:48
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRhs:
    \_Constant: , line:10:42, endln:10:48
      |vpiParent:
      \_ParamAssign: , line:10:32, endln:10:48
      |vpiDecompile:2'sb11
      |vpiSize:2
      |BIN:11
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@top.x_2sb11), line:10:32, endln:10:48
  |vpiInternalScope:
  \_Begin: (work@top), line:13:12, endln:13:21
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiFullName:work@top
    |vpiTypedef:
    \_ModuleTypespec: (BAD), line:13:12, endln:13:15
      |vpiParent:
      \_Begin: (work@top), line:13:12, endln:13:21
      |vpiName:BAD
    |vpiImportTypespec:
    \_ModuleTypespec: (BAD), line:13:12, endln:13:15
    |vpiStmt:
    \_RefModule: work@BAD (u2), line:13:12, endln:13:15
      |vpiParent:
      \_Begin: (work@top), line:13:12, endln:13:21
      |vpiName:u2
      |vpiDefName:work@BAD
  |vpiInternalScope:
  \_Begin: (work@top), line:14:14, endln:14:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiFullName:work@top
    |vpiTypedef:
    \_ModuleTypespec: (GOOD), line:14:14, endln:14:18
      |vpiParent:
      \_Begin: (work@top), line:14:14, endln:14:24
      |vpiName:GOOD
    |vpiImportTypespec:
    \_ModuleTypespec: (GOOD), line:14:14, endln:14:18
    |vpiStmt:
    \_RefModule: work@GOOD (u3), line:14:14, endln:14:18
      |vpiParent:
      \_Begin: (work@top), line:14:14, endln:14:24
      |vpiName:u3
      |vpiDefName:work@GOOD
      |vpiActual:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:3:1, endln:4:10
  |vpiInternalScope:
  \_Begin: (work@top), line:19:13, endln:19:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiFullName:work@top
    |vpiTypedef:
    \_ModuleTypespec: (BAD), line:19:13, endln:19:16
      |vpiParent:
      \_Begin: (work@top), line:19:13, endln:19:22
      |vpiName:BAD
    |vpiImportTypespec:
    \_ModuleTypespec: (BAD), line:19:13, endln:19:16
    |vpiStmt:
    \_RefModule: work@BAD (u1), line:19:13, endln:19:16
      |vpiParent:
      \_Begin: (work@top), line:19:13, endln:19:22
      |vpiName:u1
      |vpiDefName:work@BAD
  |vpiInternalScope:
  \_Begin: (work@top), line:20:13, endln:20:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiFullName:work@top
    |vpiTypedef:
    \_ModuleTypespec: (BAD), line:20:13, endln:20:16
      |vpiParent:
      \_Begin: (work@top), line:20:13, endln:20:22
      |vpiName:BAD
    |vpiImportTypespec:
    \_ModuleTypespec: (BAD), line:20:13, endln:20:16
    |vpiStmt:
    \_RefModule: work@BAD (u2), line:20:13, endln:20:16
      |vpiParent:
      \_Begin: (work@top), line:20:13, endln:20:22
      |vpiName:u2
      |vpiDefName:work@BAD
  |vpiInternalScope:
  \_Begin: (work@top), line:21:14, endln:21:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiFullName:work@top
    |vpiTypedef:
    \_ModuleTypespec: (GOOD), line:21:14, endln:21:18
      |vpiParent:
      \_Begin: (work@top), line:21:14, endln:21:24
      |vpiName:GOOD
    |vpiImportTypespec:
    \_ModuleTypespec: (GOOD), line:21:14, endln:21:18
    |vpiStmt:
    \_RefModule: work@GOOD (u3), line:21:14, endln:21:18
      |vpiParent:
      \_Begin: (work@top), line:21:14, endln:21:24
      |vpiName:u3
      |vpiDefName:work@GOOD
      |vpiActual:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:3:1, endln:4:10
  |vpiInternalScope:
  \_Begin: (work@top), line:25:14, endln:25:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiFullName:work@top
    |vpiTypedef:
    \_ModuleTypespec: (BAD), line:25:14, endln:25:17
      |vpiParent:
      \_Begin: (work@top), line:25:14, endln:25:23
      |vpiName:BAD
    |vpiImportTypespec:
    \_ModuleTypespec: (BAD), line:25:14, endln:25:17
    |vpiStmt:
    \_RefModule: work@BAD (u1), line:25:14, endln:25:17
      |vpiParent:
      \_Begin: (work@top), line:25:14, endln:25:23
      |vpiName:u1
      |vpiDefName:work@BAD
  |vpiInternalScope:
  \_Begin: (work@top), line:26:13, endln:26:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiFullName:work@top
    |vpiTypedef:
    \_ModuleTypespec: (GOOD), line:26:13, endln:26:17
      |vpiParent:
      \_Begin: (work@top), line:26:13, endln:26:23
      |vpiName:GOOD
    |vpiImportTypespec:
    \_ModuleTypespec: (GOOD), line:26:13, endln:26:17
    |vpiStmt:
    \_RefModule: work@GOOD (u2), line:26:13, endln:26:17
      |vpiParent:
      \_Begin: (work@top), line:26:13, endln:26:23
      |vpiName:u2
      |vpiDefName:work@GOOD
      |vpiActual:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:3:1, endln:4:10
  |vpiInternalScope:
  \_Begin: (work@top), line:27:14, endln:27:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiFullName:work@top
    |vpiTypedef:
    \_ModuleTypespec: (BAD), line:27:14, endln:27:17
      |vpiParent:
      \_Begin: (work@top), line:27:14, endln:27:23
      |vpiName:BAD
    |vpiImportTypespec:
    \_ModuleTypespec: (BAD), line:27:14, endln:27:17
    |vpiStmt:
    \_RefModule: work@BAD (u3), line:27:14, endln:27:17
      |vpiParent:
      \_Begin: (work@top), line:27:14, endln:27:23
      |vpiName:u3
      |vpiDefName:work@BAD
  |vpiTypedef:
  \_BitTypespec: , line:7:13, endln:7:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
  |vpiTypedef:
  \_BitTypespec: , line:8:13, endln:8:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiSigned:1
  |vpiTypedef:
  \_BitTypespec: , line:9:13, endln:9:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:10:13, endln:10:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRange:
    \_Range: , line:10:26, endln:10:31
      |vpiParent:
      \_LogicTypespec: , line:10:13, endln:10:31
      |vpiLeftRange:
      \_Constant: , line:10:27, endln:10:28
        |vpiParent:
        \_Range: , line:10:26, endln:10:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:10:29, endln:10:30
        |vpiParent:
        \_Range: , line:10:26, endln:10:31
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiSigned:1
  |vpiImportTypespec:
  \_BitTypespec: , line:7:13, endln:7:16
  |vpiImportTypespec:
  \_BitTypespec: , line:8:13, endln:8:23
  |vpiImportTypespec:
  \_BitTypespec: , line:9:13, endln:9:23
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:13, endln:10:31
  |vpiDefName:work@top
  |vpiGenStmt:
  \_GenCase: , line:12:3, endln:15:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiCondition:
    \_RefObj: (work@top.x_2sb11), line:12:9, endln:12:16
      |vpiParent:
      \_GenCase: , line:12:3, endln:15:10
      |vpiName:x_2sb11
      |vpiFullName:work@top.x_2sb11
      |vpiActual:
      \_Parameter: (work@top.x_2sb11), line:10:32, endln:10:48
    |vpiCaseItem:
    \_CaseItem: , line:13:5, endln:13:21
      |vpiParent:
      \_GenCase: , line:12:3, endln:15:10
      |vpiExpr:
      \_Constant: , line:13:5, endln:13:10
        |vpiParent:
        \_CaseItem: , line:13:5, endln:13:21
        |vpiDecompile:2'b?1
        |vpiSize:2
        |BIN:?1
        |vpiConstType:3
      |vpiStmt:
      \_Begin: (work@top), line:13:12, endln:13:21
    |vpiCaseItem:
    \_CaseItem: , line:14:5, endln:14:24
      |vpiParent:
      \_GenCase: , line:12:3, endln:15:10
      |vpiStmt:
      \_Begin: (work@top), line:14:14, endln:14:24
  |vpiGenStmt:
  \_GenCase: , line:18:3, endln:22:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiCondition:
    \_RefObj: (work@top.x_2sb11), line:18:9, endln:18:16
      |vpiParent:
      \_GenCase: , line:18:3, endln:22:10
      |vpiName:x_2sb11
      |vpiFullName:work@top.x_2sb11
      |vpiActual:
      \_Parameter: (work@top.x_2sb11), line:10:32, endln:10:48
    |vpiCaseItem:
    \_CaseItem: , line:19:5, endln:19:22
      |vpiParent:
      \_GenCase: , line:18:3, endln:22:10
      |vpiExpr:
      \_RefObj: (work@top.x_1b0), line:19:5, endln:19:10
        |vpiParent:
        \_CaseItem: , line:19:5, endln:19:22
        |vpiName:x_1b0
        |vpiFullName:work@top.x_1b0
        |vpiActual:
        \_Parameter: (work@top.x_1b0), line:7:26, endln:7:38
      |vpiStmt:
      \_Begin: (work@top), line:19:13, endln:19:22
    |vpiCaseItem:
    \_CaseItem: , line:20:5, endln:20:22
      |vpiParent:
      \_GenCase: , line:18:3, endln:22:10
      |vpiExpr:
      \_RefObj: (work@top.x_1sb0), line:20:5, endln:20:11
        |vpiParent:
        \_CaseItem: , line:20:5, endln:20:22
        |vpiName:x_1sb0
        |vpiFullName:work@top.x_1sb0
        |vpiActual:
        \_Parameter: (work@top.x_1sb0), line:8:24, endln:8:38
      |vpiStmt:
      \_Begin: (work@top), line:20:13, endln:20:22
    |vpiCaseItem:
    \_CaseItem: , line:21:5, endln:21:24
      |vpiParent:
      \_GenCase: , line:18:3, endln:22:10
      |vpiStmt:
      \_Begin: (work@top), line:21:14, endln:21:24
  |vpiGenStmt:
  \_GenCase: , line:24:3, endln:28:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiCondition:
    \_RefObj: (work@top.x_2sb11), line:24:9, endln:24:16
      |vpiParent:
      \_GenCase: , line:24:3, endln:28:10
      |vpiName:x_2sb11
      |vpiFullName:work@top.x_2sb11
      |vpiActual:
      \_Parameter: (work@top.x_2sb11), line:10:32, endln:10:48
    |vpiCaseItem:
    \_CaseItem: , line:25:5, endln:25:23
      |vpiParent:
      \_GenCase: , line:24:3, endln:28:10
      |vpiExpr:
      \_RefObj: (work@top.x_1sb0), line:25:5, endln:25:11
        |vpiParent:
        \_CaseItem: , line:25:5, endln:25:23
        |vpiName:x_1sb0
        |vpiFullName:work@top.x_1sb0
        |vpiActual:
        \_Parameter: (work@top.x_1sb0), line:8:24, endln:8:38
      |vpiStmt:
      \_Begin: (work@top), line:25:14, endln:25:23
    |vpiCaseItem:
    \_CaseItem: , line:26:5, endln:26:23
      |vpiParent:
      \_GenCase: , line:24:3, endln:28:10
      |vpiExpr:
      \_RefObj: (work@top.x_1sb1), line:26:5, endln:26:11
        |vpiParent:
        \_CaseItem: , line:26:5, endln:26:23
        |vpiName:x_1sb1
        |vpiFullName:work@top.x_1sb1
        |vpiActual:
        \_Parameter: (work@top.x_1sb1), line:9:24, endln:9:38
      |vpiStmt:
      \_Begin: (work@top), line:26:13, endln:26:23
    |vpiCaseItem:
    \_CaseItem: , line:27:5, endln:27:23
      |vpiParent:
      \_GenCase: , line:24:3, endln:28:10
      |vpiStmt:
      \_Begin: (work@top), line:27:14, endln:27:23
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
