verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../zybo_audio_dsp.gen/sources_1/bd/bd_fir_testing/ipshared/c2c6" \
"../../../bd/bd_fir_testing/ip/bd_fir_testing_clk_wiz_0_0/bd_fir_testing_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/bd_fir_testing/ip/bd_fir_testing_clk_wiz_0_0/bd_fir_testing_clk_wiz_0_0.v" \
"../../../bd/bd_fir_testing/ip/bd_fir_testing_axis_fir_filter_0_0/sim/bd_fir_testing_axis_fir_filter_0_0.v" \
"../../../bd/bd_fir_testing/ip/bd_fir_testing_phase_inc_sm_0_0/sim/bd_fir_testing_phase_inc_sm_0_0.v" \
"../../../bd/bd_fir_testing/ip/bd_fir_testing_mem_dump_sm_0_0/sim/bd_fir_testing_mem_dump_sm_0_0.v" \
"../../../bd/bd_fir_testing/sim/bd_fir_testing.v" \
"../../../bd/bd_fir_testing/ip/bd_fir_testing_axis_biquad_iir_0_0/sim/bd_fir_testing_axis_biquad_iir_0_0.v" \
"../../../bd/bd_fir_testing/ip/bd_fir_testing_phase_inc_sm_0_1/sim/bd_fir_testing_phase_inc_sm_0_1.v" \
"../../../bd/bd_fir_testing/ip/bd_fir_testing_mem_dump_sm_0_1/sim/bd_fir_testing_mem_dump_sm_0_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
