# 30-day-verilog-challenge.
Each dayâ€™s folder includes:  Design Code (.v)  Testbench Code (tb_*.v)  README.md with explanation and simulation instructions   All designs are tested and simulated on EDA Playground for waveform verification.
