#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000024b06fdadf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024b06ec9ee0 .scope module, "tb" "tb" 3 25;
 .timescale -12 -12;
L_0000024b06fef790 .functor NOT 1, L_0000024b07044d60, C4<0>, C4<0>, C4<0>;
L_0000024b06fef800 .functor XOR 1, L_0000024b07045800, L_0000024b07045300, C4<0>, C4<0>;
L_0000024b06fef5d0 .functor XOR 1, L_0000024b06fef800, L_0000024b07045580, C4<0>, C4<0>;
v0000024b07045120_0 .net "A", 1 0, v0000024b06fe6c80_0;  1 drivers
v0000024b07044fe0_0 .net "B", 1 0, v0000024b06fe6d20_0;  1 drivers
v0000024b07044ea0_0 .net *"_ivl_10", 0 0, L_0000024b07045580;  1 drivers
v0000024b07045620_0 .net *"_ivl_12", 0 0, L_0000024b06fef5d0;  1 drivers
v0000024b07044900_0 .net *"_ivl_2", 0 0, L_0000024b07044e00;  1 drivers
v0000024b070449a0_0 .net *"_ivl_4", 0 0, L_0000024b07045800;  1 drivers
v0000024b07044b80_0 .net *"_ivl_6", 0 0, L_0000024b07045300;  1 drivers
v0000024b07045080_0 .net *"_ivl_8", 0 0, L_0000024b06fef800;  1 drivers
v0000024b07044a40_0 .var "clk", 0 0;
v0000024b07044f40_0 .var/2u "stats1", 159 0;
v0000024b070451c0_0 .var/2u "strobe", 0 0;
v0000024b07045260_0 .net "tb_match", 0 0, L_0000024b07044d60;  1 drivers
v0000024b070456c0_0 .net "tb_mismatch", 0 0, L_0000024b06fef790;  1 drivers
v0000024b07044c20_0 .net "z_dut", 0 0, L_0000024b07044cc0;  1 drivers
v0000024b07045440_0 .net "z_ref", 0 0, L_0000024b070454e0;  1 drivers
L_0000024b07044e00 .concat [ 1 0 0 0], L_0000024b070454e0;
L_0000024b07045800 .concat [ 1 0 0 0], L_0000024b070454e0;
L_0000024b07045300 .concat [ 1 0 0 0], L_0000024b07044cc0;
L_0000024b07045580 .concat [ 1 0 0 0], L_0000024b070454e0;
L_0000024b07044d60 .cmp/eeq 1, L_0000024b07044e00, L_0000024b06fef5d0;
S_0000024b06eca070 .scope module, "good1" "RefModule" 3 66, 4 2 0, S_0000024b06ec9ee0;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "A";
    .port_info 1 /INPUT 2 "B";
    .port_info 2 /OUTPUT 1 "z";
v0000024b06fdc5f0_0 .net "A", 1 0, v0000024b06fe6c80_0;  alias, 1 drivers
v0000024b06fdc7f0_0 .net "B", 1 0, v0000024b06fe6d20_0;  alias, 1 drivers
v0000024b06fdc890_0 .net "z", 0 0, L_0000024b070454e0;  alias, 1 drivers
L_0000024b070454e0 .cmp/eq 2, v0000024b06fe6c80_0, v0000024b06fe6d20_0;
S_0000024b06fe6af0 .scope module, "stim1" "stimulus_gen" 3 61, 3 9 0, S_0000024b06ec9ee0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 2 "A";
    .port_info 2 /OUTPUT 2 "B";
v0000024b06fe6c80_0 .var "A", 1 0;
v0000024b06fe6d20_0 .var "B", 1 0;
v0000024b06fe6dc0_0 .net "clk", 0 0, v0000024b07044a40_0;  1 drivers
E_0000024b06fd9d60 .event negedge, v0000024b06fe6dc0_0;
E_0000024b06fd9da0/0 .event negedge, v0000024b06fe6dc0_0;
E_0000024b06fd9da0/1 .event posedge, v0000024b06fe6dc0_0;
E_0000024b06fd9da0 .event/or E_0000024b06fd9da0/0, E_0000024b06fd9da0/1;
S_0000024b06fe5860 .scope module, "top_module1" "TopModule" 3 71, 5 3 0, S_0000024b06ec9ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "A";
    .port_info 1 /INPUT 2 "B";
    .port_info 2 /OUTPUT 1 "z";
v0000024b070453a0_0 .net "A", 1 0, v0000024b06fe6c80_0;  alias, 1 drivers
v0000024b07044ae0_0 .net "B", 1 0, v0000024b06fe6d20_0;  alias, 1 drivers
v0000024b07045760_0 .net "z", 0 0, L_0000024b07044cc0;  alias, 1 drivers
L_0000024b07044cc0 .cmp/eq 2, v0000024b06fe6c80_0, v0000024b06fe6d20_0;
S_0000024b06fe59f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 78, 3 78 0, S_0000024b06ec9ee0;
 .timescale -12 -12;
E_0000024b06fd9de0 .event edge, v0000024b070451c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000024b070451c0_0;
    %nor/r;
    %assign/vec4 v0000024b070451c0_0, 0;
    %wait E_0000024b06fd9de0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000024b06fe6af0;
T_1 ;
    %wait E_0000024b06fd9da0;
    %vpi_func 3 16 "$random" 32 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %pad/s 4;
    %split/vec4 2;
    %assign/vec4 v0000024b06fe6d20_0, 0;
    %assign/vec4 v0000024b06fe6c80_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024b06fe6af0;
T_2 ;
    %pushi/vec4 1000, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000024b06fd9d60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 20 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000024b06ec9ee0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b07044a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b070451c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0000024b06ec9ee0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0000024b07044a40_0;
    %inv;
    %store/vec4 v0000024b07044a40_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000024b06ec9ee0;
T_5 ;
    %vpi_call/w 3 53 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 54 "$dumpvars", 32'sb00000000000000000000000000000001, v0000024b06fe6dc0_0, v0000024b070456c0_0, v0000024b07045120_0, v0000024b07044fe0_0, v0000024b07045440_0, v0000024b07044c20_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000024b06ec9ee0;
T_6 ;
    %load/vec4 v0000024b07044f40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call/w 3 87 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", &PV<v0000024b07044f40_0, 64, 32>, &PV<v0000024b07044f40_0, 32, 32> {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 88 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %vpi_call/w 3 90 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000024b07044f40_0, 128, 32>, &PV<v0000024b07044f40_0, 0, 32> {0 0 0};
    %vpi_call/w 3 91 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 92 "$display", "Mismatches: %1d in %1d samples", &PV<v0000024b07044f40_0, 128, 32>, &PV<v0000024b07044f40_0, 0, 32> {0 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0000024b06ec9ee0;
T_7 ;
    %wait E_0000024b06fd9da0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000024b07044f40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024b07044f40_0, 4, 32;
    %load/vec4 v0000024b07045260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000024b07044f40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 103 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024b07044f40_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000024b07044f40_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024b07044f40_0, 4, 32;
T_7.0 ;
    %load/vec4 v0000024b07045440_0;
    %load/vec4 v0000024b07045440_0;
    %load/vec4 v0000024b07044c20_0;
    %xor;
    %load/vec4 v0000024b07045440_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0000024b07044f40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024b07044f40_0, 4, 32;
T_7.6 ;
    %load/vec4 v0000024b07044f40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024b07044f40_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024b06ec9ee0;
T_8 ;
    %delay 1000000, 0;
    %vpi_call/w 3 115 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 116 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob020_mt2015_eq2_test.sv";
    "dataset_code-complete-iccad2023/Prob020_mt2015_eq2_ref.sv";
    "results\qwen3_8b_0shot_temp0.0\Prob020_mt2015_eq2/Prob020_mt2015_eq2_sample01.sv";
