Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,85
design__inferred_latch__count,0
design__instance__count,871
design__instance__area,11149.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0003553067799657583
power__switching__total,0.00016449937538709491
power__leakage__total,0.0000011810466276074294
power__total,0.0005209872033447027
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.264027085445764
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2628131675563069
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10155010453305184
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.054947714600289
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.101550
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2796555011163848
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2796555011163848
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6014390822274494
timing__setup__ws__corner:nom_slow_1p08V_125C,9.360746220883984
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.601439
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2692226795477706
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2692226795477706
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2857099637745319
timing__setup__ws__corner:nom_typ_1p20V_25C,11.704241462856544
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.285710
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.264027085445764
clock__skew__worst_setup,0.2628131675563069
timing__hold__ws,0.10155010453305184
timing__setup__ws,9.360746220883984
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.101550
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,871
design__instance__area__stdcell,11149.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.385242
design__instance__utilization__stdcell,0.385242
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,16.3296
design__instance__count__class:inverter,45
design__instance__area__class:inverter,246.758
design__instance__count__class:sequential_cell,65
design__instance__area__class:sequential_cell,3066.34
design__instance__count__class:multi_input_combinational_cell,585
design__instance__area__class:multi_input_combinational_cell,5639.16
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,142
design__instance__area__class:timing_repair_buffer,1945.04
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,16479.4
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,15
design__instance__area__class:clock_inverter,81.648
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,89
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,940
route__net__special,2
route__drc_errors__iter:0,396
route__wirelength__iter:0,17997
route__drc_errors__iter:1,209
route__wirelength__iter:1,17836
route__drc_errors__iter:2,215
route__wirelength__iter:2,17804
route__drc_errors__iter:3,37
route__wirelength__iter:3,17728
route__drc_errors__iter:4,7
route__wirelength__iter:4,17715
route__drc_errors__iter:5,0
route__wirelength__iter:5,17714
route__drc_errors,0
route__wirelength,17714
route__vias,4997
route__vias__singlecut,4997
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,337.885
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,73
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,73
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,73
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,73
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000172988
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00002237
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000540465
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00002237
design_powergrid__voltage__worst,0.00002237
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.00002237
design_powergrid__drop__worst__net:VPWR,0.0000172988
design_powergrid__voltage__worst__net:VGND,0.00002237
design_powergrid__drop__worst__net:VGND,0.00002237
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000061299999999999997543696610147190284578755381517112255096435546875
ir__drop__worst,0.000017300000000000000381812637062495241480064578354358673095703125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
