[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypedefUnpacked/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv:1:1: No timescale set for "pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv:8:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv:8:1: Compile module "work@dut".
[NTE:CP0309] ${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv:8:19: Implicit port type (wire) for "o".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayNet                                               1
ArrayTypespec                                          1
BitSelect                                              2
Constant                                               5
ContAssign                                             2
Design                                                 1
HierPath                                               2
Identifier                                             4
LogicNet                                               1
LogicTypespec                                          1
Module                                                 1
ModuleTypespec                                         1
Package                                                1
Port                                                   1
Range                                                  1
RefObj                                                 3
RefTypespec                                            5
SourceFile                                             1
StructTypespec                                         1
TypedefTypespec                                        2
TypespecMember                                         1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypedefUnpacked/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: pkg (pkg), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:1:1, endln:6:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (pkg)
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:1:1, endln:6:11
    |vpiName:pkg
  |vpiTypedef:
  \_TypedefTypespec: (pkg::a), line:4:6, endln:4:7
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:1:1, endln:6:11
    |vpiName:
    \_Identifier: (pkg::a)
      |vpiParent:
      \_TypedefTypespec: (pkg::a), line:4:6, endln:4:7
      |vpiName:pkg::a
    |vpiTypedefAlias:
    \_RefTypespec: (pkg::a), line:2:12, endln:4:5
      |vpiParent:
      \_TypedefTypespec: (pkg::a), line:4:6, endln:4:7
      |vpiFullName:pkg::a
      |vpiActual:
      \_StructTypespec: , line:2:12, endln:4:5
  |vpiTypedef:
  \_StructTypespec: , line:2:12, endln:4:5
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:1:1, endln:6:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (x), line:3:16, endln:3:17
      |vpiParent:
      \_StructTypespec: , line:2:12, endln:4:5
      |vpiName:x
      |vpiTypespec:
      \_RefTypespec: (pkg::x), line:3:7, endln:3:12
        |vpiParent:
        \_TypespecMember: (x), line:3:16, endln:3:17
        |vpiFullName:pkg::x
        |vpiActual:
        \_LogicTypespec: , line:3:7, endln:3:12
  |vpiTypedef:
  \_LogicTypespec: , line:3:7, endln:3:12
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:1:1, endln:6:11
  |vpiTypedef:
  \_TypedefTypespec: (pkg::b), line:5:14, endln:5:15
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:1:1, endln:6:11
    |vpiName:
    \_Identifier: (pkg::b)
      |vpiParent:
      \_TypedefTypespec: (pkg::b), line:5:14, endln:5:15
      |vpiName:pkg::b
    |vpiTypedefAlias:
    \_RefTypespec: (pkg::b), line:5:12, endln:5:13
      |vpiParent:
      \_TypedefTypespec: (pkg::b), line:5:14, endln:5:15
      |vpiFullName:pkg::b
      |vpiActual:
      \_ArrayTypespec: , line:5:12, endln:5:20
  |vpiTypedef:
  \_ArrayTypespec: , line:5:12, endln:5:20
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:1:1, endln:6:11
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:5:15, endln:5:20
      |vpiParent:
      \_ArrayTypespec: , line:5:12, endln:5:20
      |vpiLeftRange:
      \_Constant: , line:5:16, endln:5:17
        |vpiParent:
        \_Range: , line:5:15, endln:5:20
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:18, endln:5:19
        |vpiParent:
        \_Range: , line:5:15, endln:5:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (pkg::a), line:5:12, endln:5:13
      |vpiParent:
      \_ArrayTypespec: , line:5:12, endln:5:20
      |vpiName:pkg::a
      |vpiActual:
      \_TypedefTypespec: (pkg::a), line:4:6, endln:4:7
  |vpiImportTypespec:
  \_TypedefTypespec: (pkg::a), line:4:6, endln:4:7
  |vpiImportTypespec:
  \_StructTypespec: , line:2:12, endln:4:5
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:7, endln:3:12
  |vpiImportTypespec:
  \_TypedefTypespec: (pkg::b), line:5:14, endln:5:15
  |vpiImportTypespec:
  \_ArrayTypespec: , line:5:12, endln:5:20
  |vpiDefName:pkg
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:8:1, endln:12:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:8:1, endln:12:10
    |vpiName:work@dut
  |vpiImportTypespec:
  \_LogicNet: (work@dut.o), line:8:19, endln:8:20
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:8:1, endln:12:10
    |vpiName:o
    |vpiFullName:work@dut.o
  |vpiImportTypespec:
  \_ArrayNet: (work@dut.c), line:9:11, endln:9:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:8:1, endln:12:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.c.pkg::b), line:9:4, endln:9:10
      |vpiParent:
      \_ArrayNet: (work@dut.c), line:9:11, endln:9:12
      |vpiName:pkg::b
      |vpiFullName:work@dut.c.pkg::b
      |vpiActual:
      \_TypedefTypespec: (pkg::b), line:5:14, endln:5:15
    |vpiName:c
    |vpiFullName:work@dut.c
  |vpiImportTypespec:
  \_LogicNet: (work@dut.x), line:10:16, endln:10:17
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:8:1, endln:12:10
    |vpiName:x
    |vpiFullName:work@dut.x
    |vpiNetType:1
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.o), line:8:19, endln:8:20
  |vpiNet:
  \_LogicNet: (work@dut.x), line:10:16, endln:10:17
  |vpiArrayNet:
  \_ArrayNet: (work@dut.c), line:9:11, endln:9:12
  |vpiPort:
  \_Port: (o), line:8:19, endln:8:20
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:8:1, endln:12:10
    |vpiName:o
    |vpiDirection:2
  |vpiContAssign:
  \_ContAssign: , line:10:11, endln:10:21
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:8:1, endln:12:10
    |vpiRhs:
    \_Constant: , line:10:20, endln:10:21
      |vpiParent:
      \_ContAssign: , line:10:11, endln:10:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_HierPath: (c[1].x), line:10:11, endln:10:17
      |vpiParent:
      \_ContAssign: , line:10:11, endln:10:21
      |vpiActual:
      \_BitSelect: (c[1]), line:10:11, endln:10:12
        |vpiParent:
        \_HierPath: (c[1].x), line:10:11, endln:10:17
        |vpiName:c
        |vpiFullName:c[1]
        |vpiActual:
        \_ArrayNet: (work@dut.c), line:9:11, endln:9:12
        |vpiIndex:
        \_Constant: , line:10:13, endln:10:14
          |vpiParent:
          \_BitSelect: (c[1]), line:10:11, endln:10:12
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_RefObj: (c[1].x), line:10:16, endln:10:17
        |vpiParent:
        \_HierPath: (c[1].x), line:10:11, endln:10:17
        |vpiName:x
        |vpiFullName:c[1].x
        |vpiActual:
        \_LogicNet: (work@dut.x), line:10:16, endln:10:17
      |vpiName:c[1].x
  |vpiContAssign:
  \_ContAssign: , line:11:11, endln:11:21
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:8:1, endln:12:10
    |vpiRhs:
    \_HierPath: (c[1].x), line:11:15, endln:11:21
      |vpiParent:
      \_ContAssign: , line:11:11, endln:11:21
      |vpiActual:
      \_BitSelect: (c[1]), line:11:15, endln:11:16
        |vpiParent:
        \_HierPath: (c[1].x), line:11:15, endln:11:21
        |vpiName:c
        |vpiFullName:c[1]
        |vpiActual:
        \_ArrayNet: (work@dut.c), line:9:11, endln:9:12
        |vpiIndex:
        \_Constant: , line:11:17, endln:11:18
          |vpiParent:
          \_BitSelect: (c[1]), line:11:15, endln:11:16
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_RefObj: (work@dut.x), line:11:20, endln:11:21
        |vpiParent:
        \_HierPath: (c[1].x), line:11:15, endln:11:21
        |vpiName:x
        |vpiFullName:work@dut.x
        |vpiActual:
        \_LogicNet: (work@dut.x), line:10:16, endln:10:17
      |vpiName:c[1].x
    |vpiLhs:
    \_RefObj: (work@dut.o), line:11:11, endln:11:12
      |vpiParent:
      \_ContAssign: , line:11:11, endln:11:21
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicNet: (work@dut.o), line:8:19, endln:8:20
|vpiTypedef:
\_ModuleTypespec: (dut)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut
  |vpiModule:
  \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:8:1, endln:12:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 1
