// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "08/12/2024 07:40:17"

// 
// Device: Altera EP2C70F896I8 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module REGISTER_32BIT (
	\OUTPUT ,
	LOAD,
	CLOCK,
	\INPUT ,
	PARALLEL);
output 	[31:0] \OUTPUT ;
input 	LOAD;
input 	CLOCK;
input 	[31:0] \INPUT ;
input 	[31:0] PARALLEL;

// Design Ports Information
// OUTPUT[31]	=>  Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[30]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[29]	=>  Location: PIN_AH1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[28]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[27]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[26]	=>  Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[25]	=>  Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[24]	=>  Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[23]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[22]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[21]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[20]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[19]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[18]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[17]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[16]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[15]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[14]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[13]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[12]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[11]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[10]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[9]	=>  Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[8]	=>  Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[7]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[6]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[4]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[3]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[2]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[1]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[0]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INPUT[11]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[10]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[9]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[8]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[11]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[10]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[9]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[8]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LOAD	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[31]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[30]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[29]	=>  Location: PIN_AF1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[28]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[27]	=>  Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[26]	=>  Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[25]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[24]	=>  Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[23]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[22]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[21]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[20]	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[19]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[18]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[17]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[16]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[15]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[14]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[13]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[12]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[7]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[6]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[5]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[4]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[3]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[2]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[1]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[0]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[31]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[30]	=>  Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[29]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[28]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[27]	=>  Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[26]	=>  Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[25]	=>  Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[24]	=>  Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[23]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[22]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[21]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[20]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[19]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[18]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[17]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[16]	=>  Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[15]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[14]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[13]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[12]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[7]	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[6]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[5]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[4]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[3]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[2]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[1]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[0]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MIC1_v_fast.sdo");
// synopsys translate_on

wire \CLOCK~combout ;
wire \CLOCK~clkctrl_outclk ;
wire \LOAD~combout ;
wire \LOAD~clkctrl_outclk ;
wire \inst7|inst1~1_combout ;
wire \inst7|inst1~3_combout ;
wire \inst7|inst1~_emulated_regout ;
wire \inst7|inst1~2_combout ;
wire \inst7|inst2~1_combout ;
wire \inst7|inst2~3_combout ;
wire \inst7|inst2~_emulated_regout ;
wire \inst7|inst2~2_combout ;
wire \inst7|inst3~1_combout ;
wire \inst7|inst3~3_combout ;
wire \inst7|inst3~_emulated_regout ;
wire \inst7|inst3~2_combout ;
wire \inst7|inst4~1_combout ;
wire \inst7|inst4~3_combout ;
wire \inst7|inst4~_emulated_regout ;
wire \inst7|inst4~2_combout ;
wire \inst5|inst1~1_combout ;
wire \inst5|inst1~3_combout ;
wire \inst5|inst1~_emulated_regout ;
wire \inst5|inst1~2_combout ;
wire \inst5|inst2~1_combout ;
wire \inst5|inst2~3_combout ;
wire \inst5|inst2~_emulated_regout ;
wire \inst5|inst2~2_combout ;
wire \inst5|inst3~1_combout ;
wire \inst5|inst3~3_combout ;
wire \inst5|inst3~_emulated_regout ;
wire \inst5|inst3~2_combout ;
wire \inst5|inst4~1_combout ;
wire \inst5|inst4~3_combout ;
wire \inst5|inst4~_emulated_regout ;
wire \inst5|inst4~2_combout ;
wire \inst3|inst1~1_combout ;
wire \inst3|inst1~3_combout ;
wire \inst3|inst1~_emulated_regout ;
wire \inst3|inst1~2_combout ;
wire \inst3|inst2~1_combout ;
wire \inst3|inst2~3_combout ;
wire \inst3|inst2~_emulated_regout ;
wire \inst3|inst2~2_combout ;
wire \inst3|inst3~1_combout ;
wire \inst3|inst3~3_combout ;
wire \inst3|inst3~_emulated_regout ;
wire \inst3|inst3~2_combout ;
wire \inst3|inst4~1_combout ;
wire \inst3|inst4~3_combout ;
wire \inst3|inst4~_emulated_regout ;
wire \inst3|inst4~2_combout ;
wire \inst1|inst1~1_combout ;
wire \inst1|inst1~3_combout ;
wire \inst1|inst1~_emulated_regout ;
wire \inst1|inst1~2_combout ;
wire \inst1|inst2~1_combout ;
wire \inst1|inst2~3_combout ;
wire \inst1|inst2~_emulated_regout ;
wire \inst1|inst2~2_combout ;
wire \inst1|inst3~1_combout ;
wire \inst1|inst3~3_combout ;
wire \inst1|inst3~_emulated_regout ;
wire \inst1|inst3~2_combout ;
wire \inst1|inst4~1_combout ;
wire \inst1|inst4~3_combout ;
wire \inst1|inst4~_emulated_regout ;
wire \inst1|inst4~2_combout ;
wire \inst6|inst1~1_combout ;
wire \inst6|inst1~3_combout ;
wire \inst6|inst1~_emulated_regout ;
wire \inst6|inst1~2_combout ;
wire \inst6|inst2~1_combout ;
wire \inst6|inst2~3_combout ;
wire \inst6|inst2~_emulated_regout ;
wire \inst6|inst2~2_combout ;
wire \inst6|inst3~1_combout ;
wire \inst6|inst3~3_combout ;
wire \inst6|inst3~_emulated_regout ;
wire \inst6|inst3~2_combout ;
wire \inst6|inst4~1_combout ;
wire \inst6|inst4~3_combout ;
wire \inst6|inst4~_emulated_regout ;
wire \inst6|inst4~2_combout ;
wire \inst2|inst1~1_combout ;
wire \inst2|inst1~3_combout ;
wire \inst2|inst1~_emulated_regout ;
wire \inst2|inst1~2_combout ;
wire \inst2|inst2~1_combout ;
wire \inst2|inst2~3_combout ;
wire \inst2|inst2~_emulated_regout ;
wire \inst2|inst2~2_combout ;
wire \inst2|inst3~1_combout ;
wire \inst2|inst3~3_combout ;
wire \inst2|inst3~_emulated_regout ;
wire \inst2|inst3~2_combout ;
wire \inst2|inst4~1_combout ;
wire \inst2|inst4~3_combout ;
wire \inst2|inst4~_emulated_regout ;
wire \inst2|inst4~2_combout ;
wire \inst|inst1~1_combout ;
wire \inst|inst1~3_combout ;
wire \inst|inst1~_emulated_regout ;
wire \inst|inst1~2_combout ;
wire \inst|inst2~1_combout ;
wire \inst|inst2~3_combout ;
wire \inst|inst2~_emulated_regout ;
wire \inst|inst2~2_combout ;
wire \inst|inst3~1_combout ;
wire \inst|inst3~3_combout ;
wire \inst|inst3~_emulated_regout ;
wire \inst|inst3~2_combout ;
wire \inst|inst4~1_combout ;
wire \inst|inst4~3_combout ;
wire \inst|inst4~_emulated_regout ;
wire \inst|inst4~2_combout ;
wire [31:0] \PARALLEL~combout ;
wire [31:0] \INPUT~combout ;


// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK));
// synopsys translate_off
defparam \CLOCK~I .input_async_reset = "none";
defparam \CLOCK~I .input_power_up = "low";
defparam \CLOCK~I .input_register_mode = "none";
defparam \CLOCK~I .input_sync_reset = "none";
defparam \CLOCK~I .oe_async_reset = "none";
defparam \CLOCK~I .oe_power_up = "low";
defparam \CLOCK~I .oe_register_mode = "none";
defparam \CLOCK~I .oe_sync_reset = "none";
defparam \CLOCK~I .operation_mode = "input";
defparam \CLOCK~I .output_async_reset = "none";
defparam \CLOCK~I .output_power_up = "low";
defparam \CLOCK~I .output_register_mode = "none";
defparam \CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [30]));
// synopsys translate_off
defparam \INPUT[30]~I .input_async_reset = "none";
defparam \INPUT[30]~I .input_power_up = "low";
defparam \INPUT[30]~I .input_register_mode = "none";
defparam \INPUT[30]~I .input_sync_reset = "none";
defparam \INPUT[30]~I .oe_async_reset = "none";
defparam \INPUT[30]~I .oe_power_up = "low";
defparam \INPUT[30]~I .oe_register_mode = "none";
defparam \INPUT[30]~I .oe_sync_reset = "none";
defparam \INPUT[30]~I .operation_mode = "input";
defparam \INPUT[30]~I .output_async_reset = "none";
defparam \INPUT[30]~I .output_power_up = "low";
defparam \INPUT[30]~I .output_register_mode = "none";
defparam \INPUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [29]));
// synopsys translate_off
defparam \INPUT[29]~I .input_async_reset = "none";
defparam \INPUT[29]~I .input_power_up = "low";
defparam \INPUT[29]~I .input_register_mode = "none";
defparam \INPUT[29]~I .input_sync_reset = "none";
defparam \INPUT[29]~I .oe_async_reset = "none";
defparam \INPUT[29]~I .oe_power_up = "low";
defparam \INPUT[29]~I .oe_register_mode = "none";
defparam \INPUT[29]~I .oe_sync_reset = "none";
defparam \INPUT[29]~I .operation_mode = "input";
defparam \INPUT[29]~I .output_async_reset = "none";
defparam \INPUT[29]~I .output_power_up = "low";
defparam \INPUT[29]~I .output_register_mode = "none";
defparam \INPUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [18]));
// synopsys translate_off
defparam \INPUT[18]~I .input_async_reset = "none";
defparam \INPUT[18]~I .input_power_up = "low";
defparam \INPUT[18]~I .input_register_mode = "none";
defparam \INPUT[18]~I .input_sync_reset = "none";
defparam \INPUT[18]~I .oe_async_reset = "none";
defparam \INPUT[18]~I .oe_power_up = "low";
defparam \INPUT[18]~I .oe_register_mode = "none";
defparam \INPUT[18]~I .oe_sync_reset = "none";
defparam \INPUT[18]~I .operation_mode = "input";
defparam \INPUT[18]~I .output_async_reset = "none";
defparam \INPUT[18]~I .output_power_up = "low";
defparam \INPUT[18]~I .output_register_mode = "none";
defparam \INPUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [17]));
// synopsys translate_off
defparam \INPUT[17]~I .input_async_reset = "none";
defparam \INPUT[17]~I .input_power_up = "low";
defparam \INPUT[17]~I .input_register_mode = "none";
defparam \INPUT[17]~I .input_sync_reset = "none";
defparam \INPUT[17]~I .oe_async_reset = "none";
defparam \INPUT[17]~I .oe_power_up = "low";
defparam \INPUT[17]~I .oe_register_mode = "none";
defparam \INPUT[17]~I .oe_sync_reset = "none";
defparam \INPUT[17]~I .operation_mode = "input";
defparam \INPUT[17]~I .output_async_reset = "none";
defparam \INPUT[17]~I .output_power_up = "low";
defparam \INPUT[17]~I .output_register_mode = "none";
defparam \INPUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [7]));
// synopsys translate_off
defparam \INPUT[7]~I .input_async_reset = "none";
defparam \INPUT[7]~I .input_power_up = "low";
defparam \INPUT[7]~I .input_register_mode = "none";
defparam \INPUT[7]~I .input_sync_reset = "none";
defparam \INPUT[7]~I .oe_async_reset = "none";
defparam \INPUT[7]~I .oe_power_up = "low";
defparam \INPUT[7]~I .oe_register_mode = "none";
defparam \INPUT[7]~I .oe_sync_reset = "none";
defparam \INPUT[7]~I .operation_mode = "input";
defparam \INPUT[7]~I .output_async_reset = "none";
defparam \INPUT[7]~I .output_power_up = "low";
defparam \INPUT[7]~I .output_register_mode = "none";
defparam \INPUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \CLOCK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK~clkctrl .clock_type = "global clock";
defparam \CLOCK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \LOAD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\LOAD~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LOAD));
// synopsys translate_off
defparam \LOAD~I .input_async_reset = "none";
defparam \LOAD~I .input_power_up = "low";
defparam \LOAD~I .input_register_mode = "none";
defparam \LOAD~I .input_sync_reset = "none";
defparam \LOAD~I .oe_async_reset = "none";
defparam \LOAD~I .oe_power_up = "low";
defparam \LOAD~I .oe_register_mode = "none";
defparam \LOAD~I .oe_sync_reset = "none";
defparam \LOAD~I .operation_mode = "input";
defparam \LOAD~I .output_async_reset = "none";
defparam \LOAD~I .output_power_up = "low";
defparam \LOAD~I .output_register_mode = "none";
defparam \LOAD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \LOAD~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\LOAD~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\LOAD~clkctrl_outclk ));
// synopsys translate_off
defparam \LOAD~clkctrl .clock_type = "global clock";
defparam \LOAD~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N0
cycloneii_lcell_comb \inst7|inst1~1 (
// Equation(s):
// \inst7|inst1~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst7|inst1~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [31]))

	.dataa(\PARALLEL~combout [31]),
	.datab(\inst7|inst1~1_combout ),
	.datac(vcc),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst7|inst1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1~1 .lut_mask = 16'hCCAA;
defparam \inst7|inst1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [31]));
// synopsys translate_off
defparam \INPUT[31]~I .input_async_reset = "none";
defparam \INPUT[31]~I .input_power_up = "low";
defparam \INPUT[31]~I .input_register_mode = "none";
defparam \INPUT[31]~I .input_sync_reset = "none";
defparam \INPUT[31]~I .oe_async_reset = "none";
defparam \INPUT[31]~I .oe_power_up = "low";
defparam \INPUT[31]~I .oe_register_mode = "none";
defparam \INPUT[31]~I .oe_sync_reset = "none";
defparam \INPUT[31]~I .operation_mode = "input";
defparam \INPUT[31]~I .output_async_reset = "none";
defparam \INPUT[31]~I .output_power_up = "low";
defparam \INPUT[31]~I .output_register_mode = "none";
defparam \INPUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N4
cycloneii_lcell_comb \inst7|inst1~3 (
// Equation(s):
// \inst7|inst1~3_combout  = \INPUT~combout [31] $ (\inst7|inst1~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INPUT~combout [31]),
	.datad(\inst7|inst1~1_combout ),
	.cin(gnd),
	.combout(\inst7|inst1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1~3 .lut_mask = 16'h0FF0;
defparam \inst7|inst1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N5
cycloneii_lcell_ff \inst7|inst1~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst7|inst1~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1~_emulated_regout ));

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[31]));
// synopsys translate_off
defparam \PARALLEL[31]~I .input_async_reset = "none";
defparam \PARALLEL[31]~I .input_power_up = "low";
defparam \PARALLEL[31]~I .input_register_mode = "none";
defparam \PARALLEL[31]~I .input_sync_reset = "none";
defparam \PARALLEL[31]~I .oe_async_reset = "none";
defparam \PARALLEL[31]~I .oe_power_up = "low";
defparam \PARALLEL[31]~I .oe_register_mode = "none";
defparam \PARALLEL[31]~I .oe_sync_reset = "none";
defparam \PARALLEL[31]~I .operation_mode = "input";
defparam \PARALLEL[31]~I .output_async_reset = "none";
defparam \PARALLEL[31]~I .output_power_up = "low";
defparam \PARALLEL[31]~I .output_register_mode = "none";
defparam \PARALLEL[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N14
cycloneii_lcell_comb \inst7|inst1~2 (
// Equation(s):
// \inst7|inst1~2_combout  = (\LOAD~combout  & (\inst7|inst1~1_combout  $ ((\inst7|inst1~_emulated_regout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [31]))))

	.dataa(\inst7|inst1~1_combout ),
	.datab(\LOAD~combout ),
	.datac(\inst7|inst1~_emulated_regout ),
	.datad(\PARALLEL~combout [31]),
	.cin(gnd),
	.combout(\inst7|inst1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1~2 .lut_mask = 16'h7B48;
defparam \inst7|inst1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[30]));
// synopsys translate_off
defparam \PARALLEL[30]~I .input_async_reset = "none";
defparam \PARALLEL[30]~I .input_power_up = "low";
defparam \PARALLEL[30]~I .input_register_mode = "none";
defparam \PARALLEL[30]~I .input_sync_reset = "none";
defparam \PARALLEL[30]~I .oe_async_reset = "none";
defparam \PARALLEL[30]~I .oe_power_up = "low";
defparam \PARALLEL[30]~I .oe_register_mode = "none";
defparam \PARALLEL[30]~I .oe_sync_reset = "none";
defparam \PARALLEL[30]~I .operation_mode = "input";
defparam \PARALLEL[30]~I .output_async_reset = "none";
defparam \PARALLEL[30]~I .output_power_up = "low";
defparam \PARALLEL[30]~I .output_register_mode = "none";
defparam \PARALLEL[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N30
cycloneii_lcell_comb \inst7|inst2~1 (
// Equation(s):
// \inst7|inst2~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst7|inst2~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [30]))

	.dataa(\PARALLEL~combout [30]),
	.datab(\inst7|inst2~1_combout ),
	.datac(vcc),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst7|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst2~1 .lut_mask = 16'hCCAA;
defparam \inst7|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N28
cycloneii_lcell_comb \inst7|inst2~3 (
// Equation(s):
// \inst7|inst2~3_combout  = \INPUT~combout [30] $ (\inst7|inst2~1_combout )

	.dataa(\INPUT~combout [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst7|inst2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst2~3 .lut_mask = 16'h55AA;
defparam \inst7|inst2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N29
cycloneii_lcell_ff \inst7|inst2~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst7|inst2~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst2~_emulated_regout ));

// Location: LCCOMB_X1_Y5_N26
cycloneii_lcell_comb \inst7|inst2~2 (
// Equation(s):
// \inst7|inst2~2_combout  = (\LOAD~combout  & ((\inst7|inst2~1_combout  $ (\inst7|inst2~_emulated_regout )))) # (!\LOAD~combout  & (\PARALLEL~combout [30]))

	.dataa(\PARALLEL~combout [30]),
	.datab(\inst7|inst2~1_combout ),
	.datac(\inst7|inst2~_emulated_regout ),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst7|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst2~2 .lut_mask = 16'h3CAA;
defparam \inst7|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[29]));
// synopsys translate_off
defparam \PARALLEL[29]~I .input_async_reset = "none";
defparam \PARALLEL[29]~I .input_power_up = "low";
defparam \PARALLEL[29]~I .input_register_mode = "none";
defparam \PARALLEL[29]~I .input_sync_reset = "none";
defparam \PARALLEL[29]~I .oe_async_reset = "none";
defparam \PARALLEL[29]~I .oe_power_up = "low";
defparam \PARALLEL[29]~I .oe_register_mode = "none";
defparam \PARALLEL[29]~I .oe_sync_reset = "none";
defparam \PARALLEL[29]~I .operation_mode = "input";
defparam \PARALLEL[29]~I .output_async_reset = "none";
defparam \PARALLEL[29]~I .output_power_up = "low";
defparam \PARALLEL[29]~I .output_register_mode = "none";
defparam \PARALLEL[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N12
cycloneii_lcell_comb \inst7|inst3~1 (
// Equation(s):
// \inst7|inst3~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst7|inst3~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [29]))

	.dataa(\PARALLEL~combout [29]),
	.datab(vcc),
	.datac(\inst7|inst3~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst7|inst3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst3~1 .lut_mask = 16'hF0AA;
defparam \inst7|inst3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N20
cycloneii_lcell_comb \inst7|inst3~3 (
// Equation(s):
// \inst7|inst3~3_combout  = \INPUT~combout [29] $ (\inst7|inst3~1_combout )

	.dataa(\INPUT~combout [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|inst3~1_combout ),
	.cin(gnd),
	.combout(\inst7|inst3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst3~3 .lut_mask = 16'h55AA;
defparam \inst7|inst3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N21
cycloneii_lcell_ff \inst7|inst3~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst7|inst3~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst3~_emulated_regout ));

// Location: LCCOMB_X1_Y5_N10
cycloneii_lcell_comb \inst7|inst3~2 (
// Equation(s):
// \inst7|inst3~2_combout  = (\LOAD~combout  & ((\inst7|inst3~1_combout  $ (\inst7|inst3~_emulated_regout )))) # (!\LOAD~combout  & (\PARALLEL~combout [29]))

	.dataa(\PARALLEL~combout [29]),
	.datab(\inst7|inst3~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst7|inst3~_emulated_regout ),
	.cin(gnd),
	.combout(\inst7|inst3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst3~2 .lut_mask = 16'h3ACA;
defparam \inst7|inst3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [28]));
// synopsys translate_off
defparam \INPUT[28]~I .input_async_reset = "none";
defparam \INPUT[28]~I .input_power_up = "low";
defparam \INPUT[28]~I .input_register_mode = "none";
defparam \INPUT[28]~I .input_sync_reset = "none";
defparam \INPUT[28]~I .oe_async_reset = "none";
defparam \INPUT[28]~I .oe_power_up = "low";
defparam \INPUT[28]~I .oe_register_mode = "none";
defparam \INPUT[28]~I .oe_sync_reset = "none";
defparam \INPUT[28]~I .operation_mode = "input";
defparam \INPUT[28]~I .output_async_reset = "none";
defparam \INPUT[28]~I .output_power_up = "low";
defparam \INPUT[28]~I .output_register_mode = "none";
defparam \INPUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[28]));
// synopsys translate_off
defparam \PARALLEL[28]~I .input_async_reset = "none";
defparam \PARALLEL[28]~I .input_power_up = "low";
defparam \PARALLEL[28]~I .input_register_mode = "none";
defparam \PARALLEL[28]~I .input_sync_reset = "none";
defparam \PARALLEL[28]~I .oe_async_reset = "none";
defparam \PARALLEL[28]~I .oe_power_up = "low";
defparam \PARALLEL[28]~I .oe_register_mode = "none";
defparam \PARALLEL[28]~I .oe_sync_reset = "none";
defparam \PARALLEL[28]~I .operation_mode = "input";
defparam \PARALLEL[28]~I .output_async_reset = "none";
defparam \PARALLEL[28]~I .output_power_up = "low";
defparam \PARALLEL[28]~I .output_register_mode = "none";
defparam \PARALLEL[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N18
cycloneii_lcell_comb \inst7|inst4~1 (
// Equation(s):
// \inst7|inst4~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst7|inst4~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [28]))

	.dataa(vcc),
	.datab(\PARALLEL~combout [28]),
	.datac(\inst7|inst4~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst7|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst4~1 .lut_mask = 16'hF0CC;
defparam \inst7|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N24
cycloneii_lcell_comb \inst7|inst4~3 (
// Equation(s):
// \inst7|inst4~3_combout  = \INPUT~combout [28] $ (\inst7|inst4~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INPUT~combout [28]),
	.datad(\inst7|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst7|inst4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst4~3 .lut_mask = 16'h0FF0;
defparam \inst7|inst4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N25
cycloneii_lcell_ff \inst7|inst4~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst7|inst4~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst4~_emulated_regout ));

// Location: LCCOMB_X1_Y5_N22
cycloneii_lcell_comb \inst7|inst4~2 (
// Equation(s):
// \inst7|inst4~2_combout  = (\LOAD~combout  & (\inst7|inst4~_emulated_regout  $ (((\inst7|inst4~1_combout ))))) # (!\LOAD~combout  & (((\PARALLEL~combout [28]))))

	.dataa(\inst7|inst4~_emulated_regout ),
	.datab(\PARALLEL~combout [28]),
	.datac(\LOAD~combout ),
	.datad(\inst7|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst7|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst4~2 .lut_mask = 16'h5CAC;
defparam \inst7|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y44_N12
cycloneii_lcell_comb \inst5|inst1~1 (
// Equation(s):
// \inst5|inst1~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst5|inst1~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [27]))

	.dataa(\PARALLEL~combout [27]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst5|inst1~1_combout ),
	.cin(gnd),
	.combout(\inst5|inst1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1~1 .lut_mask = 16'hFA0A;
defparam \inst5|inst1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [27]));
// synopsys translate_off
defparam \INPUT[27]~I .input_async_reset = "none";
defparam \INPUT[27]~I .input_power_up = "low";
defparam \INPUT[27]~I .input_register_mode = "none";
defparam \INPUT[27]~I .input_sync_reset = "none";
defparam \INPUT[27]~I .oe_async_reset = "none";
defparam \INPUT[27]~I .oe_power_up = "low";
defparam \INPUT[27]~I .oe_register_mode = "none";
defparam \INPUT[27]~I .oe_sync_reset = "none";
defparam \INPUT[27]~I .operation_mode = "input";
defparam \INPUT[27]~I .output_async_reset = "none";
defparam \INPUT[27]~I .output_power_up = "low";
defparam \INPUT[27]~I .output_register_mode = "none";
defparam \INPUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y44_N8
cycloneii_lcell_comb \inst5|inst1~3 (
// Equation(s):
// \inst5|inst1~3_combout  = \INPUT~combout [27] $ (\inst5|inst1~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INPUT~combout [27]),
	.datad(\inst5|inst1~1_combout ),
	.cin(gnd),
	.combout(\inst5|inst1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1~3 .lut_mask = 16'h0FF0;
defparam \inst5|inst1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y44_N9
cycloneii_lcell_ff \inst5|inst1~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst5|inst1~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1~_emulated_regout ));

// Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[27]));
// synopsys translate_off
defparam \PARALLEL[27]~I .input_async_reset = "none";
defparam \PARALLEL[27]~I .input_power_up = "low";
defparam \PARALLEL[27]~I .input_register_mode = "none";
defparam \PARALLEL[27]~I .input_sync_reset = "none";
defparam \PARALLEL[27]~I .oe_async_reset = "none";
defparam \PARALLEL[27]~I .oe_power_up = "low";
defparam \PARALLEL[27]~I .oe_register_mode = "none";
defparam \PARALLEL[27]~I .oe_sync_reset = "none";
defparam \PARALLEL[27]~I .operation_mode = "input";
defparam \PARALLEL[27]~I .output_async_reset = "none";
defparam \PARALLEL[27]~I .output_power_up = "low";
defparam \PARALLEL[27]~I .output_register_mode = "none";
defparam \PARALLEL[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y44_N22
cycloneii_lcell_comb \inst5|inst1~2 (
// Equation(s):
// \inst5|inst1~2_combout  = (\LOAD~combout  & (\inst5|inst1~1_combout  $ ((\inst5|inst1~_emulated_regout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [27]))))

	.dataa(\inst5|inst1~1_combout ),
	.datab(\inst5|inst1~_emulated_regout ),
	.datac(\LOAD~combout ),
	.datad(\PARALLEL~combout [27]),
	.cin(gnd),
	.combout(\inst5|inst1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1~2 .lut_mask = 16'h6F60;
defparam \inst5|inst1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [26]));
// synopsys translate_off
defparam \INPUT[26]~I .input_async_reset = "none";
defparam \INPUT[26]~I .input_power_up = "low";
defparam \INPUT[26]~I .input_register_mode = "none";
defparam \INPUT[26]~I .input_sync_reset = "none";
defparam \INPUT[26]~I .oe_async_reset = "none";
defparam \INPUT[26]~I .oe_power_up = "low";
defparam \INPUT[26]~I .oe_register_mode = "none";
defparam \INPUT[26]~I .oe_sync_reset = "none";
defparam \INPUT[26]~I .operation_mode = "input";
defparam \INPUT[26]~I .output_async_reset = "none";
defparam \INPUT[26]~I .output_power_up = "low";
defparam \INPUT[26]~I .output_register_mode = "none";
defparam \INPUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[26]));
// synopsys translate_off
defparam \PARALLEL[26]~I .input_async_reset = "none";
defparam \PARALLEL[26]~I .input_power_up = "low";
defparam \PARALLEL[26]~I .input_register_mode = "none";
defparam \PARALLEL[26]~I .input_sync_reset = "none";
defparam \PARALLEL[26]~I .oe_async_reset = "none";
defparam \PARALLEL[26]~I .oe_power_up = "low";
defparam \PARALLEL[26]~I .oe_register_mode = "none";
defparam \PARALLEL[26]~I .oe_sync_reset = "none";
defparam \PARALLEL[26]~I .operation_mode = "input";
defparam \PARALLEL[26]~I .output_async_reset = "none";
defparam \PARALLEL[26]~I .output_power_up = "low";
defparam \PARALLEL[26]~I .output_register_mode = "none";
defparam \PARALLEL[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y44_N10
cycloneii_lcell_comb \inst5|inst2~1 (
// Equation(s):
// \inst5|inst2~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst5|inst2~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [26]))

	.dataa(vcc),
	.datab(\PARALLEL~combout [26]),
	.datac(\inst5|inst2~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst2~1 .lut_mask = 16'hF0CC;
defparam \inst5|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y44_N20
cycloneii_lcell_comb \inst5|inst2~3 (
// Equation(s):
// \inst5|inst2~3_combout  = \INPUT~combout [26] $ (\inst5|inst2~1_combout )

	.dataa(vcc),
	.datab(\INPUT~combout [26]),
	.datac(vcc),
	.datad(\inst5|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst5|inst2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst2~3 .lut_mask = 16'h33CC;
defparam \inst5|inst2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y44_N21
cycloneii_lcell_ff \inst5|inst2~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst5|inst2~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst2~_emulated_regout ));

// Location: LCCOMB_X94_Y44_N26
cycloneii_lcell_comb \inst5|inst2~2 (
// Equation(s):
// \inst5|inst2~2_combout  = (\LOAD~combout  & (\inst5|inst2~_emulated_regout  $ ((\inst5|inst2~1_combout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [26]))))

	.dataa(\inst5|inst2~_emulated_regout ),
	.datab(\inst5|inst2~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\PARALLEL~combout [26]),
	.cin(gnd),
	.combout(\inst5|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst2~2 .lut_mask = 16'h6F60;
defparam \inst5|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [25]));
// synopsys translate_off
defparam \INPUT[25]~I .input_async_reset = "none";
defparam \INPUT[25]~I .input_power_up = "low";
defparam \INPUT[25]~I .input_register_mode = "none";
defparam \INPUT[25]~I .input_sync_reset = "none";
defparam \INPUT[25]~I .oe_async_reset = "none";
defparam \INPUT[25]~I .oe_power_up = "low";
defparam \INPUT[25]~I .oe_register_mode = "none";
defparam \INPUT[25]~I .oe_sync_reset = "none";
defparam \INPUT[25]~I .operation_mode = "input";
defparam \INPUT[25]~I .output_async_reset = "none";
defparam \INPUT[25]~I .output_power_up = "low";
defparam \INPUT[25]~I .output_register_mode = "none";
defparam \INPUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y44_N28
cycloneii_lcell_comb \inst5|inst3~1 (
// Equation(s):
// \inst5|inst3~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst5|inst3~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [25]))

	.dataa(\PARALLEL~combout [25]),
	.datab(\inst5|inst3~1_combout ),
	.datac(vcc),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|inst3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst3~1 .lut_mask = 16'hCCAA;
defparam \inst5|inst3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y44_N24
cycloneii_lcell_comb \inst5|inst3~3 (
// Equation(s):
// \inst5|inst3~3_combout  = \INPUT~combout [25] $ (\inst5|inst3~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INPUT~combout [25]),
	.datad(\inst5|inst3~1_combout ),
	.cin(gnd),
	.combout(\inst5|inst3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst3~3 .lut_mask = 16'h0FF0;
defparam \inst5|inst3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y44_N25
cycloneii_lcell_ff \inst5|inst3~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst5|inst3~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst3~_emulated_regout ));

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[25]));
// synopsys translate_off
defparam \PARALLEL[25]~I .input_async_reset = "none";
defparam \PARALLEL[25]~I .input_power_up = "low";
defparam \PARALLEL[25]~I .input_register_mode = "none";
defparam \PARALLEL[25]~I .input_sync_reset = "none";
defparam \PARALLEL[25]~I .oe_async_reset = "none";
defparam \PARALLEL[25]~I .oe_power_up = "low";
defparam \PARALLEL[25]~I .oe_register_mode = "none";
defparam \PARALLEL[25]~I .oe_sync_reset = "none";
defparam \PARALLEL[25]~I .operation_mode = "input";
defparam \PARALLEL[25]~I .output_async_reset = "none";
defparam \PARALLEL[25]~I .output_power_up = "low";
defparam \PARALLEL[25]~I .output_register_mode = "none";
defparam \PARALLEL[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y44_N14
cycloneii_lcell_comb \inst5|inst3~2 (
// Equation(s):
// \inst5|inst3~2_combout  = (\LOAD~combout  & (\inst5|inst3~_emulated_regout  $ ((\inst5|inst3~1_combout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [25]))))

	.dataa(\inst5|inst3~_emulated_regout ),
	.datab(\LOAD~combout ),
	.datac(\inst5|inst3~1_combout ),
	.datad(\PARALLEL~combout [25]),
	.cin(gnd),
	.combout(\inst5|inst3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst3~2 .lut_mask = 16'h7B48;
defparam \inst5|inst3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[24]));
// synopsys translate_off
defparam \PARALLEL[24]~I .input_async_reset = "none";
defparam \PARALLEL[24]~I .input_power_up = "low";
defparam \PARALLEL[24]~I .input_register_mode = "none";
defparam \PARALLEL[24]~I .input_sync_reset = "none";
defparam \PARALLEL[24]~I .oe_async_reset = "none";
defparam \PARALLEL[24]~I .oe_power_up = "low";
defparam \PARALLEL[24]~I .oe_register_mode = "none";
defparam \PARALLEL[24]~I .oe_sync_reset = "none";
defparam \PARALLEL[24]~I .operation_mode = "input";
defparam \PARALLEL[24]~I .output_async_reset = "none";
defparam \PARALLEL[24]~I .output_power_up = "low";
defparam \PARALLEL[24]~I .output_register_mode = "none";
defparam \PARALLEL[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y44_N30
cycloneii_lcell_comb \inst5|inst4~1 (
// Equation(s):
// \inst5|inst4~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst5|inst4~1_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [24])))

	.dataa(vcc),
	.datab(\inst5|inst4~1_combout ),
	.datac(\PARALLEL~combout [24]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst4~1 .lut_mask = 16'hCCF0;
defparam \inst5|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [24]));
// synopsys translate_off
defparam \INPUT[24]~I .input_async_reset = "none";
defparam \INPUT[24]~I .input_power_up = "low";
defparam \INPUT[24]~I .input_register_mode = "none";
defparam \INPUT[24]~I .input_sync_reset = "none";
defparam \INPUT[24]~I .oe_async_reset = "none";
defparam \INPUT[24]~I .oe_power_up = "low";
defparam \INPUT[24]~I .oe_register_mode = "none";
defparam \INPUT[24]~I .oe_sync_reset = "none";
defparam \INPUT[24]~I .operation_mode = "input";
defparam \INPUT[24]~I .output_async_reset = "none";
defparam \INPUT[24]~I .output_power_up = "low";
defparam \INPUT[24]~I .output_register_mode = "none";
defparam \INPUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y44_N16
cycloneii_lcell_comb \inst5|inst4~3 (
// Equation(s):
// \inst5|inst4~3_combout  = \INPUT~combout [24] $ (\inst5|inst4~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INPUT~combout [24]),
	.datad(\inst5|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst5|inst4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst4~3 .lut_mask = 16'h0FF0;
defparam \inst5|inst4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y44_N17
cycloneii_lcell_ff \inst5|inst4~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst5|inst4~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst4~_emulated_regout ));

// Location: LCCOMB_X94_Y44_N18
cycloneii_lcell_comb \inst5|inst4~2 (
// Equation(s):
// \inst5|inst4~2_combout  = (\LOAD~combout  & ((\inst5|inst4~1_combout  $ (\inst5|inst4~_emulated_regout )))) # (!\LOAD~combout  & (\PARALLEL~combout [24]))

	.dataa(\PARALLEL~combout [24]),
	.datab(\inst5|inst4~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst5|inst4~_emulated_regout ),
	.cin(gnd),
	.combout(\inst5|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst4~2 .lut_mask = 16'h3ACA;
defparam \inst5|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[23]));
// synopsys translate_off
defparam \PARALLEL[23]~I .input_async_reset = "none";
defparam \PARALLEL[23]~I .input_power_up = "low";
defparam \PARALLEL[23]~I .input_register_mode = "none";
defparam \PARALLEL[23]~I .input_sync_reset = "none";
defparam \PARALLEL[23]~I .oe_async_reset = "none";
defparam \PARALLEL[23]~I .oe_power_up = "low";
defparam \PARALLEL[23]~I .oe_register_mode = "none";
defparam \PARALLEL[23]~I .oe_sync_reset = "none";
defparam \PARALLEL[23]~I .operation_mode = "input";
defparam \PARALLEL[23]~I .output_async_reset = "none";
defparam \PARALLEL[23]~I .output_power_up = "low";
defparam \PARALLEL[23]~I .output_register_mode = "none";
defparam \PARALLEL[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N12
cycloneii_lcell_comb \inst3|inst1~1 (
// Equation(s):
// \inst3|inst1~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst3|inst1~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [23]))

	.dataa(\PARALLEL~combout [23]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst3|inst1~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1~1 .lut_mask = 16'hFA0A;
defparam \inst3|inst1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [23]));
// synopsys translate_off
defparam \INPUT[23]~I .input_async_reset = "none";
defparam \INPUT[23]~I .input_power_up = "low";
defparam \INPUT[23]~I .input_register_mode = "none";
defparam \INPUT[23]~I .input_sync_reset = "none";
defparam \INPUT[23]~I .oe_async_reset = "none";
defparam \INPUT[23]~I .oe_power_up = "low";
defparam \INPUT[23]~I .oe_register_mode = "none";
defparam \INPUT[23]~I .oe_sync_reset = "none";
defparam \INPUT[23]~I .operation_mode = "input";
defparam \INPUT[23]~I .output_async_reset = "none";
defparam \INPUT[23]~I .output_power_up = "low";
defparam \INPUT[23]~I .output_register_mode = "none";
defparam \INPUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N8
cycloneii_lcell_comb \inst3|inst1~3 (
// Equation(s):
// \inst3|inst1~3_combout  = \INPUT~combout [23] $ (\inst3|inst1~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INPUT~combout [23]),
	.datad(\inst3|inst1~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1~3 .lut_mask = 16'h0FF0;
defparam \inst3|inst1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X77_Y50_N9
cycloneii_lcell_ff \inst3|inst1~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|inst1~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1~_emulated_regout ));

// Location: LCCOMB_X77_Y50_N10
cycloneii_lcell_comb \inst3|inst1~2 (
// Equation(s):
// \inst3|inst1~2_combout  = (\LOAD~combout  & ((\inst3|inst1~1_combout  $ (\inst3|inst1~_emulated_regout )))) # (!\LOAD~combout  & (\PARALLEL~combout [23]))

	.dataa(\PARALLEL~combout [23]),
	.datab(\LOAD~combout ),
	.datac(\inst3|inst1~1_combout ),
	.datad(\inst3|inst1~_emulated_regout ),
	.cin(gnd),
	.combout(\inst3|inst1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1~2 .lut_mask = 16'h2EE2;
defparam \inst3|inst1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[22]));
// synopsys translate_off
defparam \PARALLEL[22]~I .input_async_reset = "none";
defparam \PARALLEL[22]~I .input_power_up = "low";
defparam \PARALLEL[22]~I .input_register_mode = "none";
defparam \PARALLEL[22]~I .input_sync_reset = "none";
defparam \PARALLEL[22]~I .oe_async_reset = "none";
defparam \PARALLEL[22]~I .oe_power_up = "low";
defparam \PARALLEL[22]~I .oe_register_mode = "none";
defparam \PARALLEL[22]~I .oe_sync_reset = "none";
defparam \PARALLEL[22]~I .operation_mode = "input";
defparam \PARALLEL[22]~I .output_async_reset = "none";
defparam \PARALLEL[22]~I .output_power_up = "low";
defparam \PARALLEL[22]~I .output_register_mode = "none";
defparam \PARALLEL[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N18
cycloneii_lcell_comb \inst3|inst2~1 (
// Equation(s):
// \inst3|inst2~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst3|inst2~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [22]))

	.dataa(\PARALLEL~combout [22]),
	.datab(\inst3|inst2~1_combout ),
	.datac(vcc),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst3|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2~1 .lut_mask = 16'hCCAA;
defparam \inst3|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [22]));
// synopsys translate_off
defparam \INPUT[22]~I .input_async_reset = "none";
defparam \INPUT[22]~I .input_power_up = "low";
defparam \INPUT[22]~I .input_register_mode = "none";
defparam \INPUT[22]~I .input_sync_reset = "none";
defparam \INPUT[22]~I .oe_async_reset = "none";
defparam \INPUT[22]~I .oe_power_up = "low";
defparam \INPUT[22]~I .oe_register_mode = "none";
defparam \INPUT[22]~I .oe_sync_reset = "none";
defparam \INPUT[22]~I .operation_mode = "input";
defparam \INPUT[22]~I .output_async_reset = "none";
defparam \INPUT[22]~I .output_power_up = "low";
defparam \INPUT[22]~I .output_register_mode = "none";
defparam \INPUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N16
cycloneii_lcell_comb \inst3|inst2~3 (
// Equation(s):
// \inst3|inst2~3_combout  = \INPUT~combout [22] $ (\inst3|inst2~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INPUT~combout [22]),
	.datad(\inst3|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2~3 .lut_mask = 16'h0FF0;
defparam \inst3|inst2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X77_Y50_N17
cycloneii_lcell_ff \inst3|inst2~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|inst2~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst2~_emulated_regout ));

// Location: LCCOMB_X77_Y50_N30
cycloneii_lcell_comb \inst3|inst2~2 (
// Equation(s):
// \inst3|inst2~2_combout  = (\LOAD~combout  & ((\inst3|inst2~1_combout  $ (\inst3|inst2~_emulated_regout )))) # (!\LOAD~combout  & (\PARALLEL~combout [22]))

	.dataa(\PARALLEL~combout [22]),
	.datab(\inst3|inst2~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst3|inst2~_emulated_regout ),
	.cin(gnd),
	.combout(\inst3|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2~2 .lut_mask = 16'h3ACA;
defparam \inst3|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [21]));
// synopsys translate_off
defparam \INPUT[21]~I .input_async_reset = "none";
defparam \INPUT[21]~I .input_power_up = "low";
defparam \INPUT[21]~I .input_register_mode = "none";
defparam \INPUT[21]~I .input_sync_reset = "none";
defparam \INPUT[21]~I .oe_async_reset = "none";
defparam \INPUT[21]~I .oe_power_up = "low";
defparam \INPUT[21]~I .oe_register_mode = "none";
defparam \INPUT[21]~I .oe_sync_reset = "none";
defparam \INPUT[21]~I .operation_mode = "input";
defparam \INPUT[21]~I .output_async_reset = "none";
defparam \INPUT[21]~I .output_power_up = "low";
defparam \INPUT[21]~I .output_register_mode = "none";
defparam \INPUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[21]));
// synopsys translate_off
defparam \PARALLEL[21]~I .input_async_reset = "none";
defparam \PARALLEL[21]~I .input_power_up = "low";
defparam \PARALLEL[21]~I .input_register_mode = "none";
defparam \PARALLEL[21]~I .input_sync_reset = "none";
defparam \PARALLEL[21]~I .oe_async_reset = "none";
defparam \PARALLEL[21]~I .oe_power_up = "low";
defparam \PARALLEL[21]~I .oe_register_mode = "none";
defparam \PARALLEL[21]~I .oe_sync_reset = "none";
defparam \PARALLEL[21]~I .operation_mode = "input";
defparam \PARALLEL[21]~I .output_async_reset = "none";
defparam \PARALLEL[21]~I .output_power_up = "low";
defparam \PARALLEL[21]~I .output_register_mode = "none";
defparam \PARALLEL[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N28
cycloneii_lcell_comb \inst3|inst3~1 (
// Equation(s):
// \inst3|inst3~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst3|inst3~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [21]))

	.dataa(vcc),
	.datab(\PARALLEL~combout [21]),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst3|inst3~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst3~1 .lut_mask = 16'hFC0C;
defparam \inst3|inst3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N24
cycloneii_lcell_comb \inst3|inst3~3 (
// Equation(s):
// \inst3|inst3~3_combout  = \INPUT~combout [21] $ (\inst3|inst3~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INPUT~combout [21]),
	.datad(\inst3|inst3~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst3~3 .lut_mask = 16'h0FF0;
defparam \inst3|inst3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X77_Y50_N25
cycloneii_lcell_ff \inst3|inst3~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|inst3~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst3~_emulated_regout ));

// Location: LCCOMB_X77_Y50_N26
cycloneii_lcell_comb \inst3|inst3~2 (
// Equation(s):
// \inst3|inst3~2_combout  = (\LOAD~combout  & (\inst3|inst3~_emulated_regout  $ ((\inst3|inst3~1_combout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [21]))))

	.dataa(\inst3|inst3~_emulated_regout ),
	.datab(\inst3|inst3~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\PARALLEL~combout [21]),
	.cin(gnd),
	.combout(\inst3|inst3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst3~2 .lut_mask = 16'h6F60;
defparam \inst3|inst3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [20]));
// synopsys translate_off
defparam \INPUT[20]~I .input_async_reset = "none";
defparam \INPUT[20]~I .input_power_up = "low";
defparam \INPUT[20]~I .input_register_mode = "none";
defparam \INPUT[20]~I .input_sync_reset = "none";
defparam \INPUT[20]~I .oe_async_reset = "none";
defparam \INPUT[20]~I .oe_power_up = "low";
defparam \INPUT[20]~I .oe_register_mode = "none";
defparam \INPUT[20]~I .oe_sync_reset = "none";
defparam \INPUT[20]~I .operation_mode = "input";
defparam \INPUT[20]~I .output_async_reset = "none";
defparam \INPUT[20]~I .output_power_up = "low";
defparam \INPUT[20]~I .output_register_mode = "none";
defparam \INPUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N2
cycloneii_lcell_comb \inst3|inst4~1 (
// Equation(s):
// \inst3|inst4~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst3|inst4~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [20]))

	.dataa(\PARALLEL~combout [20]),
	.datab(\inst3|inst4~1_combout ),
	.datac(vcc),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst3|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst4~1 .lut_mask = 16'hCCAA;
defparam \inst3|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N20
cycloneii_lcell_comb \inst3|inst4~3 (
// Equation(s):
// \inst3|inst4~3_combout  = \INPUT~combout [20] $ (\inst3|inst4~1_combout )

	.dataa(vcc),
	.datab(\INPUT~combout [20]),
	.datac(vcc),
	.datad(\inst3|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst4~3 .lut_mask = 16'h33CC;
defparam \inst3|inst4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X77_Y50_N21
cycloneii_lcell_ff \inst3|inst4~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|inst4~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst4~_emulated_regout ));

// Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[20]));
// synopsys translate_off
defparam \PARALLEL[20]~I .input_async_reset = "none";
defparam \PARALLEL[20]~I .input_power_up = "low";
defparam \PARALLEL[20]~I .input_register_mode = "none";
defparam \PARALLEL[20]~I .input_sync_reset = "none";
defparam \PARALLEL[20]~I .oe_async_reset = "none";
defparam \PARALLEL[20]~I .oe_power_up = "low";
defparam \PARALLEL[20]~I .oe_register_mode = "none";
defparam \PARALLEL[20]~I .oe_sync_reset = "none";
defparam \PARALLEL[20]~I .operation_mode = "input";
defparam \PARALLEL[20]~I .output_async_reset = "none";
defparam \PARALLEL[20]~I .output_power_up = "low";
defparam \PARALLEL[20]~I .output_register_mode = "none";
defparam \PARALLEL[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N22
cycloneii_lcell_comb \inst3|inst4~2 (
// Equation(s):
// \inst3|inst4~2_combout  = (\LOAD~combout  & (\inst3|inst4~_emulated_regout  $ ((\inst3|inst4~1_combout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [20]))))

	.dataa(\inst3|inst4~_emulated_regout ),
	.datab(\inst3|inst4~1_combout ),
	.datac(\PARALLEL~combout [20]),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst3|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst4~2 .lut_mask = 16'h66F0;
defparam \inst3|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[19]));
// synopsys translate_off
defparam \PARALLEL[19]~I .input_async_reset = "none";
defparam \PARALLEL[19]~I .input_power_up = "low";
defparam \PARALLEL[19]~I .input_register_mode = "none";
defparam \PARALLEL[19]~I .input_sync_reset = "none";
defparam \PARALLEL[19]~I .oe_async_reset = "none";
defparam \PARALLEL[19]~I .oe_power_up = "low";
defparam \PARALLEL[19]~I .oe_register_mode = "none";
defparam \PARALLEL[19]~I .oe_sync_reset = "none";
defparam \PARALLEL[19]~I .operation_mode = "input";
defparam \PARALLEL[19]~I .output_async_reset = "none";
defparam \PARALLEL[19]~I .output_power_up = "low";
defparam \PARALLEL[19]~I .output_register_mode = "none";
defparam \PARALLEL[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N0
cycloneii_lcell_comb \inst1|inst1~1 (
// Equation(s):
// \inst1|inst1~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst1|inst1~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [19]))

	.dataa(\PARALLEL~combout [19]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst1|inst1~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1~1 .lut_mask = 16'hFA0A;
defparam \inst1|inst1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [19]));
// synopsys translate_off
defparam \INPUT[19]~I .input_async_reset = "none";
defparam \INPUT[19]~I .input_power_up = "low";
defparam \INPUT[19]~I .input_register_mode = "none";
defparam \INPUT[19]~I .input_sync_reset = "none";
defparam \INPUT[19]~I .oe_async_reset = "none";
defparam \INPUT[19]~I .oe_power_up = "low";
defparam \INPUT[19]~I .oe_register_mode = "none";
defparam \INPUT[19]~I .oe_sync_reset = "none";
defparam \INPUT[19]~I .operation_mode = "input";
defparam \INPUT[19]~I .output_async_reset = "none";
defparam \INPUT[19]~I .output_power_up = "low";
defparam \INPUT[19]~I .output_register_mode = "none";
defparam \INPUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N28
cycloneii_lcell_comb \inst1|inst1~3 (
// Equation(s):
// \inst1|inst1~3_combout  = \INPUT~combout [19] $ (\inst1|inst1~1_combout )

	.dataa(vcc),
	.datab(\INPUT~combout [19]),
	.datac(vcc),
	.datad(\inst1|inst1~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1~3 .lut_mask = 16'h33CC;
defparam \inst1|inst1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y9_N29
cycloneii_lcell_ff \inst1|inst1~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst1|inst1~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1~_emulated_regout ));

// Location: LCCOMB_X94_Y9_N14
cycloneii_lcell_comb \inst1|inst1~2 (
// Equation(s):
// \inst1|inst1~2_combout  = (\LOAD~combout  & ((\inst1|inst1~1_combout  $ (\inst1|inst1~_emulated_regout )))) # (!\LOAD~combout  & (\PARALLEL~combout [19]))

	.dataa(\PARALLEL~combout [19]),
	.datab(\LOAD~combout ),
	.datac(\inst1|inst1~1_combout ),
	.datad(\inst1|inst1~_emulated_regout ),
	.cin(gnd),
	.combout(\inst1|inst1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1~2 .lut_mask = 16'h2EE2;
defparam \inst1|inst1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[18]));
// synopsys translate_off
defparam \PARALLEL[18]~I .input_async_reset = "none";
defparam \PARALLEL[18]~I .input_power_up = "low";
defparam \PARALLEL[18]~I .input_register_mode = "none";
defparam \PARALLEL[18]~I .input_sync_reset = "none";
defparam \PARALLEL[18]~I .oe_async_reset = "none";
defparam \PARALLEL[18]~I .oe_power_up = "low";
defparam \PARALLEL[18]~I .oe_register_mode = "none";
defparam \PARALLEL[18]~I .oe_sync_reset = "none";
defparam \PARALLEL[18]~I .operation_mode = "input";
defparam \PARALLEL[18]~I .output_async_reset = "none";
defparam \PARALLEL[18]~I .output_power_up = "low";
defparam \PARALLEL[18]~I .output_register_mode = "none";
defparam \PARALLEL[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N30
cycloneii_lcell_comb \inst1|inst2~1 (
// Equation(s):
// \inst1|inst2~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst1|inst2~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [18]))

	.dataa(vcc),
	.datab(\PARALLEL~combout [18]),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst1|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2~1 .lut_mask = 16'hFC0C;
defparam \inst1|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N16
cycloneii_lcell_comb \inst1|inst2~3 (
// Equation(s):
// \inst1|inst2~3_combout  = \INPUT~combout [18] $ (\inst1|inst2~1_combout )

	.dataa(\INPUT~combout [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2~3 .lut_mask = 16'h55AA;
defparam \inst1|inst2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y9_N17
cycloneii_lcell_ff \inst1|inst2~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst1|inst2~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst2~_emulated_regout ));

// Location: LCCOMB_X94_Y9_N26
cycloneii_lcell_comb \inst1|inst2~2 (
// Equation(s):
// \inst1|inst2~2_combout  = (\LOAD~combout  & (\inst1|inst2~_emulated_regout  $ ((\inst1|inst2~1_combout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [18]))))

	.dataa(\inst1|inst2~_emulated_regout ),
	.datab(\inst1|inst2~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\PARALLEL~combout [18]),
	.cin(gnd),
	.combout(\inst1|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2~2 .lut_mask = 16'h6F60;
defparam \inst1|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[17]));
// synopsys translate_off
defparam \PARALLEL[17]~I .input_async_reset = "none";
defparam \PARALLEL[17]~I .input_power_up = "low";
defparam \PARALLEL[17]~I .input_register_mode = "none";
defparam \PARALLEL[17]~I .input_sync_reset = "none";
defparam \PARALLEL[17]~I .oe_async_reset = "none";
defparam \PARALLEL[17]~I .oe_power_up = "low";
defparam \PARALLEL[17]~I .oe_register_mode = "none";
defparam \PARALLEL[17]~I .oe_sync_reset = "none";
defparam \PARALLEL[17]~I .operation_mode = "input";
defparam \PARALLEL[17]~I .output_async_reset = "none";
defparam \PARALLEL[17]~I .output_power_up = "low";
defparam \PARALLEL[17]~I .output_register_mode = "none";
defparam \PARALLEL[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N12
cycloneii_lcell_comb \inst1|inst3~1 (
// Equation(s):
// \inst1|inst3~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst1|inst3~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [17]))

	.dataa(vcc),
	.datab(\PARALLEL~combout [17]),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst1|inst3~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3~1 .lut_mask = 16'hFC0C;
defparam \inst1|inst3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N24
cycloneii_lcell_comb \inst1|inst3~3 (
// Equation(s):
// \inst1|inst3~3_combout  = \INPUT~combout [17] $ (\inst1|inst3~1_combout )

	.dataa(\INPUT~combout [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|inst3~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3~3 .lut_mask = 16'h55AA;
defparam \inst1|inst3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y9_N25
cycloneii_lcell_ff \inst1|inst3~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst1|inst3~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst3~_emulated_regout ));

// Location: LCCOMB_X94_Y9_N18
cycloneii_lcell_comb \inst1|inst3~2 (
// Equation(s):
// \inst1|inst3~2_combout  = (\LOAD~combout  & (\inst1|inst3~_emulated_regout  $ (((\inst1|inst3~1_combout ))))) # (!\LOAD~combout  & (((\PARALLEL~combout [17]))))

	.dataa(\inst1|inst3~_emulated_regout ),
	.datab(\PARALLEL~combout [17]),
	.datac(\LOAD~combout ),
	.datad(\inst1|inst3~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3~2 .lut_mask = 16'h5CAC;
defparam \inst1|inst3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [16]));
// synopsys translate_off
defparam \INPUT[16]~I .input_async_reset = "none";
defparam \INPUT[16]~I .input_power_up = "low";
defparam \INPUT[16]~I .input_register_mode = "none";
defparam \INPUT[16]~I .input_sync_reset = "none";
defparam \INPUT[16]~I .oe_async_reset = "none";
defparam \INPUT[16]~I .oe_power_up = "low";
defparam \INPUT[16]~I .oe_register_mode = "none";
defparam \INPUT[16]~I .oe_sync_reset = "none";
defparam \INPUT[16]~I .operation_mode = "input";
defparam \INPUT[16]~I .output_async_reset = "none";
defparam \INPUT[16]~I .output_power_up = "low";
defparam \INPUT[16]~I .output_register_mode = "none";
defparam \INPUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[16]));
// synopsys translate_off
defparam \PARALLEL[16]~I .input_async_reset = "none";
defparam \PARALLEL[16]~I .input_power_up = "low";
defparam \PARALLEL[16]~I .input_register_mode = "none";
defparam \PARALLEL[16]~I .input_sync_reset = "none";
defparam \PARALLEL[16]~I .oe_async_reset = "none";
defparam \PARALLEL[16]~I .oe_power_up = "low";
defparam \PARALLEL[16]~I .oe_register_mode = "none";
defparam \PARALLEL[16]~I .oe_sync_reset = "none";
defparam \PARALLEL[16]~I .operation_mode = "input";
defparam \PARALLEL[16]~I .output_async_reset = "none";
defparam \PARALLEL[16]~I .output_power_up = "low";
defparam \PARALLEL[16]~I .output_register_mode = "none";
defparam \PARALLEL[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N10
cycloneii_lcell_comb \inst1|inst4~1 (
// Equation(s):
// \inst1|inst4~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst1|inst4~1_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [16])))

	.dataa(\inst1|inst4~1_combout ),
	.datab(\PARALLEL~combout [16]),
	.datac(vcc),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst1|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst4~1 .lut_mask = 16'hAACC;
defparam \inst1|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y9_N20
cycloneii_lcell_comb \inst1|inst4~3 (
// Equation(s):
// \inst1|inst4~3_combout  = \INPUT~combout [16] $ (\inst1|inst4~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INPUT~combout [16]),
	.datad(\inst1|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst1|inst4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst4~3 .lut_mask = 16'h0FF0;
defparam \inst1|inst4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y9_N21
cycloneii_lcell_ff \inst1|inst4~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst1|inst4~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst4~_emulated_regout ));

// Location: LCCOMB_X94_Y9_N22
cycloneii_lcell_comb \inst1|inst4~2 (
// Equation(s):
// \inst1|inst4~2_combout  = (\LOAD~combout  & (\inst1|inst4~_emulated_regout  $ ((\inst1|inst4~1_combout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [16]))))

	.dataa(\inst1|inst4~_emulated_regout ),
	.datab(\inst1|inst4~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\PARALLEL~combout [16]),
	.cin(gnd),
	.combout(\inst1|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst4~2 .lut_mask = 16'h6F60;
defparam \inst1|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N0
cycloneii_lcell_comb \inst6|inst1~1 (
// Equation(s):
// \inst6|inst1~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst6|inst1~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [15]))

	.dataa(\PARALLEL~combout [15]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst6|inst1~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst1~1 .lut_mask = 16'hFA0A;
defparam \inst6|inst1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [15]));
// synopsys translate_off
defparam \INPUT[15]~I .input_async_reset = "none";
defparam \INPUT[15]~I .input_power_up = "low";
defparam \INPUT[15]~I .input_register_mode = "none";
defparam \INPUT[15]~I .input_sync_reset = "none";
defparam \INPUT[15]~I .oe_async_reset = "none";
defparam \INPUT[15]~I .oe_power_up = "low";
defparam \INPUT[15]~I .oe_register_mode = "none";
defparam \INPUT[15]~I .oe_sync_reset = "none";
defparam \INPUT[15]~I .operation_mode = "input";
defparam \INPUT[15]~I .output_async_reset = "none";
defparam \INPUT[15]~I .output_power_up = "low";
defparam \INPUT[15]~I .output_register_mode = "none";
defparam \INPUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N24
cycloneii_lcell_comb \inst6|inst1~3 (
// Equation(s):
// \inst6|inst1~3_combout  = \INPUT~combout [15] $ (\inst6|inst1~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INPUT~combout [15]),
	.datad(\inst6|inst1~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst1~3 .lut_mask = 16'h0FF0;
defparam \inst6|inst1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y1_N25
cycloneii_lcell_ff \inst6|inst1~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst6|inst1~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1~_emulated_regout ));

// Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[15]));
// synopsys translate_off
defparam \PARALLEL[15]~I .input_async_reset = "none";
defparam \PARALLEL[15]~I .input_power_up = "low";
defparam \PARALLEL[15]~I .input_register_mode = "none";
defparam \PARALLEL[15]~I .input_sync_reset = "none";
defparam \PARALLEL[15]~I .oe_async_reset = "none";
defparam \PARALLEL[15]~I .oe_power_up = "low";
defparam \PARALLEL[15]~I .oe_register_mode = "none";
defparam \PARALLEL[15]~I .oe_sync_reset = "none";
defparam \PARALLEL[15]~I .operation_mode = "input";
defparam \PARALLEL[15]~I .output_async_reset = "none";
defparam \PARALLEL[15]~I .output_power_up = "low";
defparam \PARALLEL[15]~I .output_register_mode = "none";
defparam \PARALLEL[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N26
cycloneii_lcell_comb \inst6|inst1~2 (
// Equation(s):
// \inst6|inst1~2_combout  = (\LOAD~combout  & (\inst6|inst1~1_combout  $ ((\inst6|inst1~_emulated_regout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [15]))))

	.dataa(\LOAD~combout ),
	.datab(\inst6|inst1~1_combout ),
	.datac(\inst6|inst1~_emulated_regout ),
	.datad(\PARALLEL~combout [15]),
	.cin(gnd),
	.combout(\inst6|inst1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst1~2 .lut_mask = 16'h7D28;
defparam \inst6|inst1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N30
cycloneii_lcell_comb \inst6|inst2~1 (
// Equation(s):
// \inst6|inst2~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst6|inst2~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [14]))

	.dataa(\PARALLEL~combout [14]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst6|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst2~1 .lut_mask = 16'hFA0A;
defparam \inst6|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [14]));
// synopsys translate_off
defparam \INPUT[14]~I .input_async_reset = "none";
defparam \INPUT[14]~I .input_power_up = "low";
defparam \INPUT[14]~I .input_register_mode = "none";
defparam \INPUT[14]~I .input_sync_reset = "none";
defparam \INPUT[14]~I .oe_async_reset = "none";
defparam \INPUT[14]~I .oe_power_up = "low";
defparam \INPUT[14]~I .oe_register_mode = "none";
defparam \INPUT[14]~I .oe_sync_reset = "none";
defparam \INPUT[14]~I .operation_mode = "input";
defparam \INPUT[14]~I .output_async_reset = "none";
defparam \INPUT[14]~I .output_power_up = "low";
defparam \INPUT[14]~I .output_register_mode = "none";
defparam \INPUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N20
cycloneii_lcell_comb \inst6|inst2~3 (
// Equation(s):
// \inst6|inst2~3_combout  = \INPUT~combout [14] $ (\inst6|inst2~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INPUT~combout [14]),
	.datad(\inst6|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst2~3 .lut_mask = 16'h0FF0;
defparam \inst6|inst2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y1_N21
cycloneii_lcell_ff \inst6|inst2~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst6|inst2~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst2~_emulated_regout ));

// Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[14]));
// synopsys translate_off
defparam \PARALLEL[14]~I .input_async_reset = "none";
defparam \PARALLEL[14]~I .input_power_up = "low";
defparam \PARALLEL[14]~I .input_register_mode = "none";
defparam \PARALLEL[14]~I .input_sync_reset = "none";
defparam \PARALLEL[14]~I .oe_async_reset = "none";
defparam \PARALLEL[14]~I .oe_power_up = "low";
defparam \PARALLEL[14]~I .oe_register_mode = "none";
defparam \PARALLEL[14]~I .oe_sync_reset = "none";
defparam \PARALLEL[14]~I .operation_mode = "input";
defparam \PARALLEL[14]~I .output_async_reset = "none";
defparam \PARALLEL[14]~I .output_power_up = "low";
defparam \PARALLEL[14]~I .output_register_mode = "none";
defparam \PARALLEL[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N22
cycloneii_lcell_comb \inst6|inst2~2 (
// Equation(s):
// \inst6|inst2~2_combout  = (\LOAD~combout  & (\inst6|inst2~1_combout  $ ((\inst6|inst2~_emulated_regout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [14]))))

	.dataa(\LOAD~combout ),
	.datab(\inst6|inst2~1_combout ),
	.datac(\inst6|inst2~_emulated_regout ),
	.datad(\PARALLEL~combout [14]),
	.cin(gnd),
	.combout(\inst6|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst2~2 .lut_mask = 16'h7D28;
defparam \inst6|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [13]));
// synopsys translate_off
defparam \INPUT[13]~I .input_async_reset = "none";
defparam \INPUT[13]~I .input_power_up = "low";
defparam \INPUT[13]~I .input_register_mode = "none";
defparam \INPUT[13]~I .input_sync_reset = "none";
defparam \INPUT[13]~I .oe_async_reset = "none";
defparam \INPUT[13]~I .oe_power_up = "low";
defparam \INPUT[13]~I .oe_register_mode = "none";
defparam \INPUT[13]~I .oe_sync_reset = "none";
defparam \INPUT[13]~I .operation_mode = "input";
defparam \INPUT[13]~I .output_async_reset = "none";
defparam \INPUT[13]~I .output_power_up = "low";
defparam \INPUT[13]~I .output_register_mode = "none";
defparam \INPUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[13]));
// synopsys translate_off
defparam \PARALLEL[13]~I .input_async_reset = "none";
defparam \PARALLEL[13]~I .input_power_up = "low";
defparam \PARALLEL[13]~I .input_register_mode = "none";
defparam \PARALLEL[13]~I .input_sync_reset = "none";
defparam \PARALLEL[13]~I .oe_async_reset = "none";
defparam \PARALLEL[13]~I .oe_power_up = "low";
defparam \PARALLEL[13]~I .oe_register_mode = "none";
defparam \PARALLEL[13]~I .oe_sync_reset = "none";
defparam \PARALLEL[13]~I .operation_mode = "input";
defparam \PARALLEL[13]~I .output_async_reset = "none";
defparam \PARALLEL[13]~I .output_power_up = "low";
defparam \PARALLEL[13]~I .output_register_mode = "none";
defparam \PARALLEL[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N28
cycloneii_lcell_comb \inst6|inst3~1 (
// Equation(s):
// \inst6|inst3~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst6|inst3~1_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [13])))

	.dataa(vcc),
	.datab(\inst6|inst3~1_combout ),
	.datac(\PARALLEL~combout [13]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|inst3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst3~1 .lut_mask = 16'hCCF0;
defparam \inst6|inst3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N12
cycloneii_lcell_comb \inst6|inst3~3 (
// Equation(s):
// \inst6|inst3~3_combout  = \INPUT~combout [13] $ (\inst6|inst3~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INPUT~combout [13]),
	.datad(\inst6|inst3~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst3~3 .lut_mask = 16'h0FF0;
defparam \inst6|inst3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y1_N13
cycloneii_lcell_ff \inst6|inst3~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst6|inst3~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst3~_emulated_regout ));

// Location: LCCOMB_X66_Y1_N18
cycloneii_lcell_comb \inst6|inst3~2 (
// Equation(s):
// \inst6|inst3~2_combout  = (\LOAD~combout  & (\inst6|inst3~_emulated_regout  $ ((\inst6|inst3~1_combout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [13]))))

	.dataa(\inst6|inst3~_emulated_regout ),
	.datab(\LOAD~combout ),
	.datac(\inst6|inst3~1_combout ),
	.datad(\PARALLEL~combout [13]),
	.cin(gnd),
	.combout(\inst6|inst3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst3~2 .lut_mask = 16'h7B48;
defparam \inst6|inst3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [12]));
// synopsys translate_off
defparam \INPUT[12]~I .input_async_reset = "none";
defparam \INPUT[12]~I .input_power_up = "low";
defparam \INPUT[12]~I .input_register_mode = "none";
defparam \INPUT[12]~I .input_sync_reset = "none";
defparam \INPUT[12]~I .oe_async_reset = "none";
defparam \INPUT[12]~I .oe_power_up = "low";
defparam \INPUT[12]~I .oe_register_mode = "none";
defparam \INPUT[12]~I .oe_sync_reset = "none";
defparam \INPUT[12]~I .operation_mode = "input";
defparam \INPUT[12]~I .output_async_reset = "none";
defparam \INPUT[12]~I .output_power_up = "low";
defparam \INPUT[12]~I .output_register_mode = "none";
defparam \INPUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N10
cycloneii_lcell_comb \inst6|inst4~1 (
// Equation(s):
// \inst6|inst4~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst6|inst4~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [12]))

	.dataa(\PARALLEL~combout [12]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst4~1 .lut_mask = 16'hFA0A;
defparam \inst6|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N16
cycloneii_lcell_comb \inst6|inst4~3 (
// Equation(s):
// \inst6|inst4~3_combout  = \INPUT~combout [12] $ (\inst6|inst4~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INPUT~combout [12]),
	.datad(\inst6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst4~3 .lut_mask = 16'h0FF0;
defparam \inst6|inst4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y1_N17
cycloneii_lcell_ff \inst6|inst4~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst6|inst4~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst4~_emulated_regout ));

// Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[12]));
// synopsys translate_off
defparam \PARALLEL[12]~I .input_async_reset = "none";
defparam \PARALLEL[12]~I .input_power_up = "low";
defparam \PARALLEL[12]~I .input_register_mode = "none";
defparam \PARALLEL[12]~I .input_sync_reset = "none";
defparam \PARALLEL[12]~I .oe_async_reset = "none";
defparam \PARALLEL[12]~I .oe_power_up = "low";
defparam \PARALLEL[12]~I .oe_register_mode = "none";
defparam \PARALLEL[12]~I .oe_sync_reset = "none";
defparam \PARALLEL[12]~I .operation_mode = "input";
defparam \PARALLEL[12]~I .output_async_reset = "none";
defparam \PARALLEL[12]~I .output_power_up = "low";
defparam \PARALLEL[12]~I .output_register_mode = "none";
defparam \PARALLEL[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N6
cycloneii_lcell_comb \inst6|inst4~2 (
// Equation(s):
// \inst6|inst4~2_combout  = (\LOAD~combout  & (\inst6|inst4~_emulated_regout  $ ((\inst6|inst4~1_combout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [12]))))

	.dataa(\LOAD~combout ),
	.datab(\inst6|inst4~_emulated_regout ),
	.datac(\inst6|inst4~1_combout ),
	.datad(\PARALLEL~combout [12]),
	.cin(gnd),
	.combout(\inst6|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst4~2 .lut_mask = 16'h7D28;
defparam \inst6|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[7]));
// synopsys translate_off
defparam \PARALLEL[7]~I .input_async_reset = "none";
defparam \PARALLEL[7]~I .input_power_up = "low";
defparam \PARALLEL[7]~I .input_register_mode = "none";
defparam \PARALLEL[7]~I .input_sync_reset = "none";
defparam \PARALLEL[7]~I .oe_async_reset = "none";
defparam \PARALLEL[7]~I .oe_power_up = "low";
defparam \PARALLEL[7]~I .oe_register_mode = "none";
defparam \PARALLEL[7]~I .oe_sync_reset = "none";
defparam \PARALLEL[7]~I .operation_mode = "input";
defparam \PARALLEL[7]~I .output_async_reset = "none";
defparam \PARALLEL[7]~I .output_power_up = "low";
defparam \PARALLEL[7]~I .output_register_mode = "none";
defparam \PARALLEL[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N12
cycloneii_lcell_comb \inst2|inst1~1 (
// Equation(s):
// \inst2|inst1~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst2|inst1~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [7]))

	.dataa(vcc),
	.datab(\PARALLEL~combout [7]),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst2|inst1~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst1~1 .lut_mask = 16'hFC0C;
defparam \inst2|inst1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N20
cycloneii_lcell_comb \inst2|inst1~3 (
// Equation(s):
// \inst2|inst1~3_combout  = \INPUT~combout [7] $ (\inst2|inst1~1_combout )

	.dataa(\INPUT~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|inst1~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst1~3 .lut_mask = 16'h55AA;
defparam \inst2|inst1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N21
cycloneii_lcell_ff \inst2|inst1~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst1~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1~_emulated_regout ));

// Location: LCCOMB_X1_Y12_N10
cycloneii_lcell_comb \inst2|inst1~2 (
// Equation(s):
// \inst2|inst1~2_combout  = (\LOAD~combout  & (\inst2|inst1~1_combout  $ ((\inst2|inst1~_emulated_regout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [7]))))

	.dataa(\inst2|inst1~1_combout ),
	.datab(\LOAD~combout ),
	.datac(\inst2|inst1~_emulated_regout ),
	.datad(\PARALLEL~combout [7]),
	.cin(gnd),
	.combout(\inst2|inst1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst1~2 .lut_mask = 16'h7B48;
defparam \inst2|inst1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [6]));
// synopsys translate_off
defparam \INPUT[6]~I .input_async_reset = "none";
defparam \INPUT[6]~I .input_power_up = "low";
defparam \INPUT[6]~I .input_register_mode = "none";
defparam \INPUT[6]~I .input_sync_reset = "none";
defparam \INPUT[6]~I .oe_async_reset = "none";
defparam \INPUT[6]~I .oe_power_up = "low";
defparam \INPUT[6]~I .oe_register_mode = "none";
defparam \INPUT[6]~I .oe_sync_reset = "none";
defparam \INPUT[6]~I .operation_mode = "input";
defparam \INPUT[6]~I .output_async_reset = "none";
defparam \INPUT[6]~I .output_power_up = "low";
defparam \INPUT[6]~I .output_register_mode = "none";
defparam \INPUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[6]));
// synopsys translate_off
defparam \PARALLEL[6]~I .input_async_reset = "none";
defparam \PARALLEL[6]~I .input_power_up = "low";
defparam \PARALLEL[6]~I .input_register_mode = "none";
defparam \PARALLEL[6]~I .input_sync_reset = "none";
defparam \PARALLEL[6]~I .oe_async_reset = "none";
defparam \PARALLEL[6]~I .oe_power_up = "low";
defparam \PARALLEL[6]~I .oe_register_mode = "none";
defparam \PARALLEL[6]~I .oe_sync_reset = "none";
defparam \PARALLEL[6]~I .operation_mode = "input";
defparam \PARALLEL[6]~I .output_async_reset = "none";
defparam \PARALLEL[6]~I .output_power_up = "low";
defparam \PARALLEL[6]~I .output_register_mode = "none";
defparam \PARALLEL[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N26
cycloneii_lcell_comb \inst2|inst2~1 (
// Equation(s):
// \inst2|inst2~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst2|inst2~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [6]))

	.dataa(vcc),
	.datab(\PARALLEL~combout [6]),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst2|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2~1 .lut_mask = 16'hFC0C;
defparam \inst2|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N24
cycloneii_lcell_comb \inst2|inst2~3 (
// Equation(s):
// \inst2|inst2~3_combout  = \INPUT~combout [6] $ (\inst2|inst2~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INPUT~combout [6]),
	.datad(\inst2|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2~3 .lut_mask = 16'h0FF0;
defparam \inst2|inst2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N25
cycloneii_lcell_ff \inst2|inst2~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst2~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst2~_emulated_regout ));

// Location: LCCOMB_X1_Y12_N6
cycloneii_lcell_comb \inst2|inst2~2 (
// Equation(s):
// \inst2|inst2~2_combout  = (\LOAD~combout  & (\inst2|inst2~_emulated_regout  $ (((\inst2|inst2~1_combout ))))) # (!\LOAD~combout  & (((\PARALLEL~combout [6]))))

	.dataa(\inst2|inst2~_emulated_regout ),
	.datab(\LOAD~combout ),
	.datac(\PARALLEL~combout [6]),
	.datad(\inst2|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2~2 .lut_mask = 16'h74B8;
defparam \inst2|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[5]));
// synopsys translate_off
defparam \PARALLEL[5]~I .input_async_reset = "none";
defparam \PARALLEL[5]~I .input_power_up = "low";
defparam \PARALLEL[5]~I .input_register_mode = "none";
defparam \PARALLEL[5]~I .input_sync_reset = "none";
defparam \PARALLEL[5]~I .oe_async_reset = "none";
defparam \PARALLEL[5]~I .oe_power_up = "low";
defparam \PARALLEL[5]~I .oe_register_mode = "none";
defparam \PARALLEL[5]~I .oe_sync_reset = "none";
defparam \PARALLEL[5]~I .operation_mode = "input";
defparam \PARALLEL[5]~I .output_async_reset = "none";
defparam \PARALLEL[5]~I .output_power_up = "low";
defparam \PARALLEL[5]~I .output_register_mode = "none";
defparam \PARALLEL[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [5]));
// synopsys translate_off
defparam \INPUT[5]~I .input_async_reset = "none";
defparam \INPUT[5]~I .input_power_up = "low";
defparam \INPUT[5]~I .input_register_mode = "none";
defparam \INPUT[5]~I .input_sync_reset = "none";
defparam \INPUT[5]~I .oe_async_reset = "none";
defparam \INPUT[5]~I .oe_power_up = "low";
defparam \INPUT[5]~I .oe_register_mode = "none";
defparam \INPUT[5]~I .oe_sync_reset = "none";
defparam \INPUT[5]~I .operation_mode = "input";
defparam \INPUT[5]~I .output_async_reset = "none";
defparam \INPUT[5]~I .output_power_up = "low";
defparam \INPUT[5]~I .output_register_mode = "none";
defparam \INPUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N0
cycloneii_lcell_comb \inst2|inst3~1 (
// Equation(s):
// \inst2|inst3~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst2|inst3~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [5]))

	.dataa(\PARALLEL~combout [5]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst2|inst3~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst3~1 .lut_mask = 16'hFA0A;
defparam \inst2|inst3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N16
cycloneii_lcell_comb \inst2|inst3~3 (
// Equation(s):
// \inst2|inst3~3_combout  = \INPUT~combout [5] $ (\inst2|inst3~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INPUT~combout [5]),
	.datad(\inst2|inst3~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst3~3 .lut_mask = 16'h0FF0;
defparam \inst2|inst3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N17
cycloneii_lcell_ff \inst2|inst3~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst3~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst3~_emulated_regout ));

// Location: LCCOMB_X1_Y12_N30
cycloneii_lcell_comb \inst2|inst3~2 (
// Equation(s):
// \inst2|inst3~2_combout  = (\LOAD~combout  & ((\inst2|inst3~_emulated_regout  $ (\inst2|inst3~1_combout )))) # (!\LOAD~combout  & (\PARALLEL~combout [5]))

	.dataa(\PARALLEL~combout [5]),
	.datab(\LOAD~combout ),
	.datac(\inst2|inst3~_emulated_regout ),
	.datad(\inst2|inst3~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst3~2 .lut_mask = 16'h2EE2;
defparam \inst2|inst3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[4]));
// synopsys translate_off
defparam \PARALLEL[4]~I .input_async_reset = "none";
defparam \PARALLEL[4]~I .input_power_up = "low";
defparam \PARALLEL[4]~I .input_register_mode = "none";
defparam \PARALLEL[4]~I .input_sync_reset = "none";
defparam \PARALLEL[4]~I .oe_async_reset = "none";
defparam \PARALLEL[4]~I .oe_power_up = "low";
defparam \PARALLEL[4]~I .oe_register_mode = "none";
defparam \PARALLEL[4]~I .oe_sync_reset = "none";
defparam \PARALLEL[4]~I .operation_mode = "input";
defparam \PARALLEL[4]~I .output_async_reset = "none";
defparam \PARALLEL[4]~I .output_power_up = "low";
defparam \PARALLEL[4]~I .output_register_mode = "none";
defparam \PARALLEL[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N18
cycloneii_lcell_comb \inst2|inst4~1 (
// Equation(s):
// \inst2|inst4~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst2|inst4~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [4]))

	.dataa(\PARALLEL~combout [4]),
	.datab(\inst2|inst4~1_combout ),
	.datac(vcc),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst4~1 .lut_mask = 16'hCCAA;
defparam \inst2|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [4]));
// synopsys translate_off
defparam \INPUT[4]~I .input_async_reset = "none";
defparam \INPUT[4]~I .input_power_up = "low";
defparam \INPUT[4]~I .input_register_mode = "none";
defparam \INPUT[4]~I .input_sync_reset = "none";
defparam \INPUT[4]~I .oe_async_reset = "none";
defparam \INPUT[4]~I .oe_power_up = "low";
defparam \INPUT[4]~I .oe_register_mode = "none";
defparam \INPUT[4]~I .oe_sync_reset = "none";
defparam \INPUT[4]~I .operation_mode = "input";
defparam \INPUT[4]~I .output_async_reset = "none";
defparam \INPUT[4]~I .output_power_up = "low";
defparam \INPUT[4]~I .output_register_mode = "none";
defparam \INPUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N28
cycloneii_lcell_comb \inst2|inst4~3 (
// Equation(s):
// \inst2|inst4~3_combout  = \INPUT~combout [4] $ (\inst2|inst4~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INPUT~combout [4]),
	.datad(\inst2|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst4~3 .lut_mask = 16'h0FF0;
defparam \inst2|inst4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N29
cycloneii_lcell_ff \inst2|inst4~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst4~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst4~_emulated_regout ));

// Location: LCCOMB_X1_Y12_N22
cycloneii_lcell_comb \inst2|inst4~2 (
// Equation(s):
// \inst2|inst4~2_combout  = (\LOAD~combout  & ((\inst2|inst4~1_combout  $ (\inst2|inst4~_emulated_regout )))) # (!\LOAD~combout  & (\PARALLEL~combout [4]))

	.dataa(\PARALLEL~combout [4]),
	.datab(\inst2|inst4~1_combout ),
	.datac(\inst2|inst4~_emulated_regout ),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst2|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst4~2 .lut_mask = 16'h3CAA;
defparam \inst2|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [3]));
// synopsys translate_off
defparam \INPUT[3]~I .input_async_reset = "none";
defparam \INPUT[3]~I .input_power_up = "low";
defparam \INPUT[3]~I .input_register_mode = "none";
defparam \INPUT[3]~I .input_sync_reset = "none";
defparam \INPUT[3]~I .oe_async_reset = "none";
defparam \INPUT[3]~I .oe_power_up = "low";
defparam \INPUT[3]~I .oe_register_mode = "none";
defparam \INPUT[3]~I .oe_sync_reset = "none";
defparam \INPUT[3]~I .operation_mode = "input";
defparam \INPUT[3]~I .output_async_reset = "none";
defparam \INPUT[3]~I .output_power_up = "low";
defparam \INPUT[3]~I .output_register_mode = "none";
defparam \INPUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[3]));
// synopsys translate_off
defparam \PARALLEL[3]~I .input_async_reset = "none";
defparam \PARALLEL[3]~I .input_power_up = "low";
defparam \PARALLEL[3]~I .input_register_mode = "none";
defparam \PARALLEL[3]~I .input_sync_reset = "none";
defparam \PARALLEL[3]~I .oe_async_reset = "none";
defparam \PARALLEL[3]~I .oe_power_up = "low";
defparam \PARALLEL[3]~I .oe_register_mode = "none";
defparam \PARALLEL[3]~I .oe_sync_reset = "none";
defparam \PARALLEL[3]~I .operation_mode = "input";
defparam \PARALLEL[3]~I .output_async_reset = "none";
defparam \PARALLEL[3]~I .output_power_up = "low";
defparam \PARALLEL[3]~I .output_register_mode = "none";
defparam \PARALLEL[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N0
cycloneii_lcell_comb \inst|inst1~1 (
// Equation(s):
// \inst|inst1~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst1~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [3]))

	.dataa(vcc),
	.datab(\PARALLEL~combout [3]),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst|inst1~1_combout ),
	.cin(gnd),
	.combout(\inst|inst1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1~1 .lut_mask = 16'hFC0C;
defparam \inst|inst1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N16
cycloneii_lcell_comb \inst|inst1~3 (
// Equation(s):
// \inst|inst1~3_combout  = \INPUT~combout [3] $ (\inst|inst1~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INPUT~combout [3]),
	.datad(\inst|inst1~1_combout ),
	.cin(gnd),
	.combout(\inst|inst1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1~3 .lut_mask = 16'h0FF0;
defparam \inst|inst1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y1_N17
cycloneii_lcell_ff \inst|inst1~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst|inst1~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1~_emulated_regout ));

// Location: LCCOMB_X54_Y1_N18
cycloneii_lcell_comb \inst|inst1~2 (
// Equation(s):
// \inst|inst1~2_combout  = (\LOAD~combout  & (\inst|inst1~_emulated_regout  $ ((\inst|inst1~1_combout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [3]))))

	.dataa(\inst|inst1~_emulated_regout ),
	.datab(\inst|inst1~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\PARALLEL~combout [3]),
	.cin(gnd),
	.combout(\inst|inst1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1~2 .lut_mask = 16'h6F60;
defparam \inst|inst1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[2]));
// synopsys translate_off
defparam \PARALLEL[2]~I .input_async_reset = "none";
defparam \PARALLEL[2]~I .input_power_up = "low";
defparam \PARALLEL[2]~I .input_register_mode = "none";
defparam \PARALLEL[2]~I .input_sync_reset = "none";
defparam \PARALLEL[2]~I .oe_async_reset = "none";
defparam \PARALLEL[2]~I .oe_power_up = "low";
defparam \PARALLEL[2]~I .oe_register_mode = "none";
defparam \PARALLEL[2]~I .oe_sync_reset = "none";
defparam \PARALLEL[2]~I .operation_mode = "input";
defparam \PARALLEL[2]~I .output_async_reset = "none";
defparam \PARALLEL[2]~I .output_power_up = "low";
defparam \PARALLEL[2]~I .output_register_mode = "none";
defparam \PARALLEL[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N10
cycloneii_lcell_comb \inst|inst2~1 (
// Equation(s):
// \inst|inst2~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst2~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [2]))

	.dataa(\PARALLEL~combout [2]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2~1 .lut_mask = 16'hFA0A;
defparam \inst|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [2]));
// synopsys translate_off
defparam \INPUT[2]~I .input_async_reset = "none";
defparam \INPUT[2]~I .input_power_up = "low";
defparam \INPUT[2]~I .input_register_mode = "none";
defparam \INPUT[2]~I .input_sync_reset = "none";
defparam \INPUT[2]~I .oe_async_reset = "none";
defparam \INPUT[2]~I .oe_power_up = "low";
defparam \INPUT[2]~I .oe_register_mode = "none";
defparam \INPUT[2]~I .oe_sync_reset = "none";
defparam \INPUT[2]~I .operation_mode = "input";
defparam \INPUT[2]~I .output_async_reset = "none";
defparam \INPUT[2]~I .output_power_up = "low";
defparam \INPUT[2]~I .output_register_mode = "none";
defparam \INPUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N28
cycloneii_lcell_comb \inst|inst2~3 (
// Equation(s):
// \inst|inst2~3_combout  = \INPUT~combout [2] $ (\inst|inst2~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INPUT~combout [2]),
	.datad(\inst|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2~3 .lut_mask = 16'h0FF0;
defparam \inst|inst2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y1_N29
cycloneii_lcell_ff \inst|inst2~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst|inst2~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2~_emulated_regout ));

// Location: LCCOMB_X54_Y1_N22
cycloneii_lcell_comb \inst|inst2~2 (
// Equation(s):
// \inst|inst2~2_combout  = (\LOAD~combout  & ((\inst|inst2~1_combout  $ (\inst|inst2~_emulated_regout )))) # (!\LOAD~combout  & (\PARALLEL~combout [2]))

	.dataa(\PARALLEL~combout [2]),
	.datab(\inst|inst2~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst|inst2~_emulated_regout ),
	.cin(gnd),
	.combout(\inst|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2~2 .lut_mask = 16'h3ACA;
defparam \inst|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [1]));
// synopsys translate_off
defparam \INPUT[1]~I .input_async_reset = "none";
defparam \INPUT[1]~I .input_power_up = "low";
defparam \INPUT[1]~I .input_register_mode = "none";
defparam \INPUT[1]~I .input_sync_reset = "none";
defparam \INPUT[1]~I .oe_async_reset = "none";
defparam \INPUT[1]~I .oe_power_up = "low";
defparam \INPUT[1]~I .oe_register_mode = "none";
defparam \INPUT[1]~I .oe_sync_reset = "none";
defparam \INPUT[1]~I .operation_mode = "input";
defparam \INPUT[1]~I .output_async_reset = "none";
defparam \INPUT[1]~I .output_power_up = "low";
defparam \INPUT[1]~I .output_register_mode = "none";
defparam \INPUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N12
cycloneii_lcell_comb \inst|inst3~1 (
// Equation(s):
// \inst|inst3~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst3~1_combout ))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [1]))

	.dataa(\PARALLEL~combout [1]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst|inst3~1_combout ),
	.cin(gnd),
	.combout(\inst|inst3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3~1 .lut_mask = 16'hFA0A;
defparam \inst|inst3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N24
cycloneii_lcell_comb \inst|inst3~3 (
// Equation(s):
// \inst|inst3~3_combout  = \INPUT~combout [1] $ (\inst|inst3~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INPUT~combout [1]),
	.datad(\inst|inst3~1_combout ),
	.cin(gnd),
	.combout(\inst|inst3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3~3 .lut_mask = 16'h0FF0;
defparam \inst|inst3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y1_N25
cycloneii_lcell_ff \inst|inst3~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst|inst3~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3~_emulated_regout ));

// Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[1]));
// synopsys translate_off
defparam \PARALLEL[1]~I .input_async_reset = "none";
defparam \PARALLEL[1]~I .input_power_up = "low";
defparam \PARALLEL[1]~I .input_register_mode = "none";
defparam \PARALLEL[1]~I .input_sync_reset = "none";
defparam \PARALLEL[1]~I .oe_async_reset = "none";
defparam \PARALLEL[1]~I .oe_power_up = "low";
defparam \PARALLEL[1]~I .oe_register_mode = "none";
defparam \PARALLEL[1]~I .oe_sync_reset = "none";
defparam \PARALLEL[1]~I .operation_mode = "input";
defparam \PARALLEL[1]~I .output_async_reset = "none";
defparam \PARALLEL[1]~I .output_power_up = "low";
defparam \PARALLEL[1]~I .output_register_mode = "none";
defparam \PARALLEL[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N30
cycloneii_lcell_comb \inst|inst3~2 (
// Equation(s):
// \inst|inst3~2_combout  = (\LOAD~combout  & (\inst|inst3~_emulated_regout  $ ((\inst|inst3~1_combout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [1]))))

	.dataa(\inst|inst3~_emulated_regout ),
	.datab(\inst|inst3~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\PARALLEL~combout [1]),
	.cin(gnd),
	.combout(\inst|inst3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3~2 .lut_mask = 16'h6F60;
defparam \inst|inst3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [0]));
// synopsys translate_off
defparam \INPUT[0]~I .input_async_reset = "none";
defparam \INPUT[0]~I .input_power_up = "low";
defparam \INPUT[0]~I .input_register_mode = "none";
defparam \INPUT[0]~I .input_sync_reset = "none";
defparam \INPUT[0]~I .oe_async_reset = "none";
defparam \INPUT[0]~I .oe_power_up = "low";
defparam \INPUT[0]~I .oe_register_mode = "none";
defparam \INPUT[0]~I .oe_sync_reset = "none";
defparam \INPUT[0]~I .operation_mode = "input";
defparam \INPUT[0]~I .output_async_reset = "none";
defparam \INPUT[0]~I .output_power_up = "low";
defparam \INPUT[0]~I .output_register_mode = "none";
defparam \INPUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[0]));
// synopsys translate_off
defparam \PARALLEL[0]~I .input_async_reset = "none";
defparam \PARALLEL[0]~I .input_power_up = "low";
defparam \PARALLEL[0]~I .input_register_mode = "none";
defparam \PARALLEL[0]~I .input_sync_reset = "none";
defparam \PARALLEL[0]~I .oe_async_reset = "none";
defparam \PARALLEL[0]~I .oe_power_up = "low";
defparam \PARALLEL[0]~I .oe_register_mode = "none";
defparam \PARALLEL[0]~I .oe_sync_reset = "none";
defparam \PARALLEL[0]~I .operation_mode = "input";
defparam \PARALLEL[0]~I .output_async_reset = "none";
defparam \PARALLEL[0]~I .output_power_up = "low";
defparam \PARALLEL[0]~I .output_register_mode = "none";
defparam \PARALLEL[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N6
cycloneii_lcell_comb \inst|inst4~1 (
// Equation(s):
// \inst|inst4~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\inst|inst4~1_combout )) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [0])))

	.dataa(\inst|inst4~1_combout ),
	.datab(\PARALLEL~combout [0]),
	.datac(vcc),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4~1 .lut_mask = 16'hAACC;
defparam \inst|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N20
cycloneii_lcell_comb \inst|inst4~3 (
// Equation(s):
// \inst|inst4~3_combout  = \INPUT~combout [0] $ (\inst|inst4~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INPUT~combout [0]),
	.datad(\inst|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst|inst4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4~3 .lut_mask = 16'h0FF0;
defparam \inst|inst4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y1_N21
cycloneii_lcell_ff \inst|inst4~_emulated (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst|inst4~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4~_emulated_regout ));

// Location: LCCOMB_X54_Y1_N26
cycloneii_lcell_comb \inst|inst4~2 (
// Equation(s):
// \inst|inst4~2_combout  = (\LOAD~combout  & (\inst|inst4~_emulated_regout  $ ((\inst|inst4~1_combout )))) # (!\LOAD~combout  & (((\PARALLEL~combout [0]))))

	.dataa(\inst|inst4~_emulated_regout ),
	.datab(\inst|inst4~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\PARALLEL~combout [0]),
	.cin(gnd),
	.combout(\inst|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4~2 .lut_mask = 16'h6F60;
defparam \inst|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[31]~I (
	.datain(\inst7|inst1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [31]));
// synopsys translate_off
defparam \OUTPUT[31]~I .input_async_reset = "none";
defparam \OUTPUT[31]~I .input_power_up = "low";
defparam \OUTPUT[31]~I .input_register_mode = "none";
defparam \OUTPUT[31]~I .input_sync_reset = "none";
defparam \OUTPUT[31]~I .oe_async_reset = "none";
defparam \OUTPUT[31]~I .oe_power_up = "low";
defparam \OUTPUT[31]~I .oe_register_mode = "none";
defparam \OUTPUT[31]~I .oe_sync_reset = "none";
defparam \OUTPUT[31]~I .operation_mode = "output";
defparam \OUTPUT[31]~I .output_async_reset = "none";
defparam \OUTPUT[31]~I .output_power_up = "low";
defparam \OUTPUT[31]~I .output_register_mode = "none";
defparam \OUTPUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[30]~I (
	.datain(\inst7|inst2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [30]));
// synopsys translate_off
defparam \OUTPUT[30]~I .input_async_reset = "none";
defparam \OUTPUT[30]~I .input_power_up = "low";
defparam \OUTPUT[30]~I .input_register_mode = "none";
defparam \OUTPUT[30]~I .input_sync_reset = "none";
defparam \OUTPUT[30]~I .oe_async_reset = "none";
defparam \OUTPUT[30]~I .oe_power_up = "low";
defparam \OUTPUT[30]~I .oe_register_mode = "none";
defparam \OUTPUT[30]~I .oe_sync_reset = "none";
defparam \OUTPUT[30]~I .operation_mode = "output";
defparam \OUTPUT[30]~I .output_async_reset = "none";
defparam \OUTPUT[30]~I .output_power_up = "low";
defparam \OUTPUT[30]~I .output_register_mode = "none";
defparam \OUTPUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[29]~I (
	.datain(\inst7|inst3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [29]));
// synopsys translate_off
defparam \OUTPUT[29]~I .input_async_reset = "none";
defparam \OUTPUT[29]~I .input_power_up = "low";
defparam \OUTPUT[29]~I .input_register_mode = "none";
defparam \OUTPUT[29]~I .input_sync_reset = "none";
defparam \OUTPUT[29]~I .oe_async_reset = "none";
defparam \OUTPUT[29]~I .oe_power_up = "low";
defparam \OUTPUT[29]~I .oe_register_mode = "none";
defparam \OUTPUT[29]~I .oe_sync_reset = "none";
defparam \OUTPUT[29]~I .operation_mode = "output";
defparam \OUTPUT[29]~I .output_async_reset = "none";
defparam \OUTPUT[29]~I .output_power_up = "low";
defparam \OUTPUT[29]~I .output_register_mode = "none";
defparam \OUTPUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[28]~I (
	.datain(\inst7|inst4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [28]));
// synopsys translate_off
defparam \OUTPUT[28]~I .input_async_reset = "none";
defparam \OUTPUT[28]~I .input_power_up = "low";
defparam \OUTPUT[28]~I .input_register_mode = "none";
defparam \OUTPUT[28]~I .input_sync_reset = "none";
defparam \OUTPUT[28]~I .oe_async_reset = "none";
defparam \OUTPUT[28]~I .oe_power_up = "low";
defparam \OUTPUT[28]~I .oe_register_mode = "none";
defparam \OUTPUT[28]~I .oe_sync_reset = "none";
defparam \OUTPUT[28]~I .operation_mode = "output";
defparam \OUTPUT[28]~I .output_async_reset = "none";
defparam \OUTPUT[28]~I .output_power_up = "low";
defparam \OUTPUT[28]~I .output_register_mode = "none";
defparam \OUTPUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[27]~I (
	.datain(\inst5|inst1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [27]));
// synopsys translate_off
defparam \OUTPUT[27]~I .input_async_reset = "none";
defparam \OUTPUT[27]~I .input_power_up = "low";
defparam \OUTPUT[27]~I .input_register_mode = "none";
defparam \OUTPUT[27]~I .input_sync_reset = "none";
defparam \OUTPUT[27]~I .oe_async_reset = "none";
defparam \OUTPUT[27]~I .oe_power_up = "low";
defparam \OUTPUT[27]~I .oe_register_mode = "none";
defparam \OUTPUT[27]~I .oe_sync_reset = "none";
defparam \OUTPUT[27]~I .operation_mode = "output";
defparam \OUTPUT[27]~I .output_async_reset = "none";
defparam \OUTPUT[27]~I .output_power_up = "low";
defparam \OUTPUT[27]~I .output_register_mode = "none";
defparam \OUTPUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[26]~I (
	.datain(\inst5|inst2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [26]));
// synopsys translate_off
defparam \OUTPUT[26]~I .input_async_reset = "none";
defparam \OUTPUT[26]~I .input_power_up = "low";
defparam \OUTPUT[26]~I .input_register_mode = "none";
defparam \OUTPUT[26]~I .input_sync_reset = "none";
defparam \OUTPUT[26]~I .oe_async_reset = "none";
defparam \OUTPUT[26]~I .oe_power_up = "low";
defparam \OUTPUT[26]~I .oe_register_mode = "none";
defparam \OUTPUT[26]~I .oe_sync_reset = "none";
defparam \OUTPUT[26]~I .operation_mode = "output";
defparam \OUTPUT[26]~I .output_async_reset = "none";
defparam \OUTPUT[26]~I .output_power_up = "low";
defparam \OUTPUT[26]~I .output_register_mode = "none";
defparam \OUTPUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[25]~I (
	.datain(\inst5|inst3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [25]));
// synopsys translate_off
defparam \OUTPUT[25]~I .input_async_reset = "none";
defparam \OUTPUT[25]~I .input_power_up = "low";
defparam \OUTPUT[25]~I .input_register_mode = "none";
defparam \OUTPUT[25]~I .input_sync_reset = "none";
defparam \OUTPUT[25]~I .oe_async_reset = "none";
defparam \OUTPUT[25]~I .oe_power_up = "low";
defparam \OUTPUT[25]~I .oe_register_mode = "none";
defparam \OUTPUT[25]~I .oe_sync_reset = "none";
defparam \OUTPUT[25]~I .operation_mode = "output";
defparam \OUTPUT[25]~I .output_async_reset = "none";
defparam \OUTPUT[25]~I .output_power_up = "low";
defparam \OUTPUT[25]~I .output_register_mode = "none";
defparam \OUTPUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[24]~I (
	.datain(\inst5|inst4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [24]));
// synopsys translate_off
defparam \OUTPUT[24]~I .input_async_reset = "none";
defparam \OUTPUT[24]~I .input_power_up = "low";
defparam \OUTPUT[24]~I .input_register_mode = "none";
defparam \OUTPUT[24]~I .input_sync_reset = "none";
defparam \OUTPUT[24]~I .oe_async_reset = "none";
defparam \OUTPUT[24]~I .oe_power_up = "low";
defparam \OUTPUT[24]~I .oe_register_mode = "none";
defparam \OUTPUT[24]~I .oe_sync_reset = "none";
defparam \OUTPUT[24]~I .operation_mode = "output";
defparam \OUTPUT[24]~I .output_async_reset = "none";
defparam \OUTPUT[24]~I .output_power_up = "low";
defparam \OUTPUT[24]~I .output_register_mode = "none";
defparam \OUTPUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[23]~I (
	.datain(\inst3|inst1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [23]));
// synopsys translate_off
defparam \OUTPUT[23]~I .input_async_reset = "none";
defparam \OUTPUT[23]~I .input_power_up = "low";
defparam \OUTPUT[23]~I .input_register_mode = "none";
defparam \OUTPUT[23]~I .input_sync_reset = "none";
defparam \OUTPUT[23]~I .oe_async_reset = "none";
defparam \OUTPUT[23]~I .oe_power_up = "low";
defparam \OUTPUT[23]~I .oe_register_mode = "none";
defparam \OUTPUT[23]~I .oe_sync_reset = "none";
defparam \OUTPUT[23]~I .operation_mode = "output";
defparam \OUTPUT[23]~I .output_async_reset = "none";
defparam \OUTPUT[23]~I .output_power_up = "low";
defparam \OUTPUT[23]~I .output_register_mode = "none";
defparam \OUTPUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[22]~I (
	.datain(\inst3|inst2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [22]));
// synopsys translate_off
defparam \OUTPUT[22]~I .input_async_reset = "none";
defparam \OUTPUT[22]~I .input_power_up = "low";
defparam \OUTPUT[22]~I .input_register_mode = "none";
defparam \OUTPUT[22]~I .input_sync_reset = "none";
defparam \OUTPUT[22]~I .oe_async_reset = "none";
defparam \OUTPUT[22]~I .oe_power_up = "low";
defparam \OUTPUT[22]~I .oe_register_mode = "none";
defparam \OUTPUT[22]~I .oe_sync_reset = "none";
defparam \OUTPUT[22]~I .operation_mode = "output";
defparam \OUTPUT[22]~I .output_async_reset = "none";
defparam \OUTPUT[22]~I .output_power_up = "low";
defparam \OUTPUT[22]~I .output_register_mode = "none";
defparam \OUTPUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[21]~I (
	.datain(\inst3|inst3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [21]));
// synopsys translate_off
defparam \OUTPUT[21]~I .input_async_reset = "none";
defparam \OUTPUT[21]~I .input_power_up = "low";
defparam \OUTPUT[21]~I .input_register_mode = "none";
defparam \OUTPUT[21]~I .input_sync_reset = "none";
defparam \OUTPUT[21]~I .oe_async_reset = "none";
defparam \OUTPUT[21]~I .oe_power_up = "low";
defparam \OUTPUT[21]~I .oe_register_mode = "none";
defparam \OUTPUT[21]~I .oe_sync_reset = "none";
defparam \OUTPUT[21]~I .operation_mode = "output";
defparam \OUTPUT[21]~I .output_async_reset = "none";
defparam \OUTPUT[21]~I .output_power_up = "low";
defparam \OUTPUT[21]~I .output_register_mode = "none";
defparam \OUTPUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[20]~I (
	.datain(\inst3|inst4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [20]));
// synopsys translate_off
defparam \OUTPUT[20]~I .input_async_reset = "none";
defparam \OUTPUT[20]~I .input_power_up = "low";
defparam \OUTPUT[20]~I .input_register_mode = "none";
defparam \OUTPUT[20]~I .input_sync_reset = "none";
defparam \OUTPUT[20]~I .oe_async_reset = "none";
defparam \OUTPUT[20]~I .oe_power_up = "low";
defparam \OUTPUT[20]~I .oe_register_mode = "none";
defparam \OUTPUT[20]~I .oe_sync_reset = "none";
defparam \OUTPUT[20]~I .operation_mode = "output";
defparam \OUTPUT[20]~I .output_async_reset = "none";
defparam \OUTPUT[20]~I .output_power_up = "low";
defparam \OUTPUT[20]~I .output_register_mode = "none";
defparam \OUTPUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[19]~I (
	.datain(\inst1|inst1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [19]));
// synopsys translate_off
defparam \OUTPUT[19]~I .input_async_reset = "none";
defparam \OUTPUT[19]~I .input_power_up = "low";
defparam \OUTPUT[19]~I .input_register_mode = "none";
defparam \OUTPUT[19]~I .input_sync_reset = "none";
defparam \OUTPUT[19]~I .oe_async_reset = "none";
defparam \OUTPUT[19]~I .oe_power_up = "low";
defparam \OUTPUT[19]~I .oe_register_mode = "none";
defparam \OUTPUT[19]~I .oe_sync_reset = "none";
defparam \OUTPUT[19]~I .operation_mode = "output";
defparam \OUTPUT[19]~I .output_async_reset = "none";
defparam \OUTPUT[19]~I .output_power_up = "low";
defparam \OUTPUT[19]~I .output_register_mode = "none";
defparam \OUTPUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[18]~I (
	.datain(\inst1|inst2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [18]));
// synopsys translate_off
defparam \OUTPUT[18]~I .input_async_reset = "none";
defparam \OUTPUT[18]~I .input_power_up = "low";
defparam \OUTPUT[18]~I .input_register_mode = "none";
defparam \OUTPUT[18]~I .input_sync_reset = "none";
defparam \OUTPUT[18]~I .oe_async_reset = "none";
defparam \OUTPUT[18]~I .oe_power_up = "low";
defparam \OUTPUT[18]~I .oe_register_mode = "none";
defparam \OUTPUT[18]~I .oe_sync_reset = "none";
defparam \OUTPUT[18]~I .operation_mode = "output";
defparam \OUTPUT[18]~I .output_async_reset = "none";
defparam \OUTPUT[18]~I .output_power_up = "low";
defparam \OUTPUT[18]~I .output_register_mode = "none";
defparam \OUTPUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[17]~I (
	.datain(\inst1|inst3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [17]));
// synopsys translate_off
defparam \OUTPUT[17]~I .input_async_reset = "none";
defparam \OUTPUT[17]~I .input_power_up = "low";
defparam \OUTPUT[17]~I .input_register_mode = "none";
defparam \OUTPUT[17]~I .input_sync_reset = "none";
defparam \OUTPUT[17]~I .oe_async_reset = "none";
defparam \OUTPUT[17]~I .oe_power_up = "low";
defparam \OUTPUT[17]~I .oe_register_mode = "none";
defparam \OUTPUT[17]~I .oe_sync_reset = "none";
defparam \OUTPUT[17]~I .operation_mode = "output";
defparam \OUTPUT[17]~I .output_async_reset = "none";
defparam \OUTPUT[17]~I .output_power_up = "low";
defparam \OUTPUT[17]~I .output_register_mode = "none";
defparam \OUTPUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[16]~I (
	.datain(\inst1|inst4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [16]));
// synopsys translate_off
defparam \OUTPUT[16]~I .input_async_reset = "none";
defparam \OUTPUT[16]~I .input_power_up = "low";
defparam \OUTPUT[16]~I .input_register_mode = "none";
defparam \OUTPUT[16]~I .input_sync_reset = "none";
defparam \OUTPUT[16]~I .oe_async_reset = "none";
defparam \OUTPUT[16]~I .oe_power_up = "low";
defparam \OUTPUT[16]~I .oe_register_mode = "none";
defparam \OUTPUT[16]~I .oe_sync_reset = "none";
defparam \OUTPUT[16]~I .operation_mode = "output";
defparam \OUTPUT[16]~I .output_async_reset = "none";
defparam \OUTPUT[16]~I .output_power_up = "low";
defparam \OUTPUT[16]~I .output_register_mode = "none";
defparam \OUTPUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[15]~I (
	.datain(\inst6|inst1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [15]));
// synopsys translate_off
defparam \OUTPUT[15]~I .input_async_reset = "none";
defparam \OUTPUT[15]~I .input_power_up = "low";
defparam \OUTPUT[15]~I .input_register_mode = "none";
defparam \OUTPUT[15]~I .input_sync_reset = "none";
defparam \OUTPUT[15]~I .oe_async_reset = "none";
defparam \OUTPUT[15]~I .oe_power_up = "low";
defparam \OUTPUT[15]~I .oe_register_mode = "none";
defparam \OUTPUT[15]~I .oe_sync_reset = "none";
defparam \OUTPUT[15]~I .operation_mode = "output";
defparam \OUTPUT[15]~I .output_async_reset = "none";
defparam \OUTPUT[15]~I .output_power_up = "low";
defparam \OUTPUT[15]~I .output_register_mode = "none";
defparam \OUTPUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[14]~I (
	.datain(\inst6|inst2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [14]));
// synopsys translate_off
defparam \OUTPUT[14]~I .input_async_reset = "none";
defparam \OUTPUT[14]~I .input_power_up = "low";
defparam \OUTPUT[14]~I .input_register_mode = "none";
defparam \OUTPUT[14]~I .input_sync_reset = "none";
defparam \OUTPUT[14]~I .oe_async_reset = "none";
defparam \OUTPUT[14]~I .oe_power_up = "low";
defparam \OUTPUT[14]~I .oe_register_mode = "none";
defparam \OUTPUT[14]~I .oe_sync_reset = "none";
defparam \OUTPUT[14]~I .operation_mode = "output";
defparam \OUTPUT[14]~I .output_async_reset = "none";
defparam \OUTPUT[14]~I .output_power_up = "low";
defparam \OUTPUT[14]~I .output_register_mode = "none";
defparam \OUTPUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[13]~I (
	.datain(\inst6|inst3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [13]));
// synopsys translate_off
defparam \OUTPUT[13]~I .input_async_reset = "none";
defparam \OUTPUT[13]~I .input_power_up = "low";
defparam \OUTPUT[13]~I .input_register_mode = "none";
defparam \OUTPUT[13]~I .input_sync_reset = "none";
defparam \OUTPUT[13]~I .oe_async_reset = "none";
defparam \OUTPUT[13]~I .oe_power_up = "low";
defparam \OUTPUT[13]~I .oe_register_mode = "none";
defparam \OUTPUT[13]~I .oe_sync_reset = "none";
defparam \OUTPUT[13]~I .operation_mode = "output";
defparam \OUTPUT[13]~I .output_async_reset = "none";
defparam \OUTPUT[13]~I .output_power_up = "low";
defparam \OUTPUT[13]~I .output_register_mode = "none";
defparam \OUTPUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[12]~I (
	.datain(\inst6|inst4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [12]));
// synopsys translate_off
defparam \OUTPUT[12]~I .input_async_reset = "none";
defparam \OUTPUT[12]~I .input_power_up = "low";
defparam \OUTPUT[12]~I .input_register_mode = "none";
defparam \OUTPUT[12]~I .input_sync_reset = "none";
defparam \OUTPUT[12]~I .oe_async_reset = "none";
defparam \OUTPUT[12]~I .oe_power_up = "low";
defparam \OUTPUT[12]~I .oe_register_mode = "none";
defparam \OUTPUT[12]~I .oe_sync_reset = "none";
defparam \OUTPUT[12]~I .operation_mode = "output";
defparam \OUTPUT[12]~I .output_async_reset = "none";
defparam \OUTPUT[12]~I .output_power_up = "low";
defparam \OUTPUT[12]~I .output_register_mode = "none";
defparam \OUTPUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [11]));
// synopsys translate_off
defparam \OUTPUT[11]~I .input_async_reset = "none";
defparam \OUTPUT[11]~I .input_power_up = "low";
defparam \OUTPUT[11]~I .input_register_mode = "none";
defparam \OUTPUT[11]~I .input_sync_reset = "none";
defparam \OUTPUT[11]~I .oe_async_reset = "none";
defparam \OUTPUT[11]~I .oe_power_up = "low";
defparam \OUTPUT[11]~I .oe_register_mode = "none";
defparam \OUTPUT[11]~I .oe_sync_reset = "none";
defparam \OUTPUT[11]~I .operation_mode = "output";
defparam \OUTPUT[11]~I .output_async_reset = "none";
defparam \OUTPUT[11]~I .output_power_up = "low";
defparam \OUTPUT[11]~I .output_register_mode = "none";
defparam \OUTPUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [10]));
// synopsys translate_off
defparam \OUTPUT[10]~I .input_async_reset = "none";
defparam \OUTPUT[10]~I .input_power_up = "low";
defparam \OUTPUT[10]~I .input_register_mode = "none";
defparam \OUTPUT[10]~I .input_sync_reset = "none";
defparam \OUTPUT[10]~I .oe_async_reset = "none";
defparam \OUTPUT[10]~I .oe_power_up = "low";
defparam \OUTPUT[10]~I .oe_register_mode = "none";
defparam \OUTPUT[10]~I .oe_sync_reset = "none";
defparam \OUTPUT[10]~I .operation_mode = "output";
defparam \OUTPUT[10]~I .output_async_reset = "none";
defparam \OUTPUT[10]~I .output_power_up = "low";
defparam \OUTPUT[10]~I .output_register_mode = "none";
defparam \OUTPUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [9]));
// synopsys translate_off
defparam \OUTPUT[9]~I .input_async_reset = "none";
defparam \OUTPUT[9]~I .input_power_up = "low";
defparam \OUTPUT[9]~I .input_register_mode = "none";
defparam \OUTPUT[9]~I .input_sync_reset = "none";
defparam \OUTPUT[9]~I .oe_async_reset = "none";
defparam \OUTPUT[9]~I .oe_power_up = "low";
defparam \OUTPUT[9]~I .oe_register_mode = "none";
defparam \OUTPUT[9]~I .oe_sync_reset = "none";
defparam \OUTPUT[9]~I .operation_mode = "output";
defparam \OUTPUT[9]~I .output_async_reset = "none";
defparam \OUTPUT[9]~I .output_power_up = "low";
defparam \OUTPUT[9]~I .output_register_mode = "none";
defparam \OUTPUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [8]));
// synopsys translate_off
defparam \OUTPUT[8]~I .input_async_reset = "none";
defparam \OUTPUT[8]~I .input_power_up = "low";
defparam \OUTPUT[8]~I .input_register_mode = "none";
defparam \OUTPUT[8]~I .input_sync_reset = "none";
defparam \OUTPUT[8]~I .oe_async_reset = "none";
defparam \OUTPUT[8]~I .oe_power_up = "low";
defparam \OUTPUT[8]~I .oe_register_mode = "none";
defparam \OUTPUT[8]~I .oe_sync_reset = "none";
defparam \OUTPUT[8]~I .operation_mode = "output";
defparam \OUTPUT[8]~I .output_async_reset = "none";
defparam \OUTPUT[8]~I .output_power_up = "low";
defparam \OUTPUT[8]~I .output_register_mode = "none";
defparam \OUTPUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[7]~I (
	.datain(\inst2|inst1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [7]));
// synopsys translate_off
defparam \OUTPUT[7]~I .input_async_reset = "none";
defparam \OUTPUT[7]~I .input_power_up = "low";
defparam \OUTPUT[7]~I .input_register_mode = "none";
defparam \OUTPUT[7]~I .input_sync_reset = "none";
defparam \OUTPUT[7]~I .oe_async_reset = "none";
defparam \OUTPUT[7]~I .oe_power_up = "low";
defparam \OUTPUT[7]~I .oe_register_mode = "none";
defparam \OUTPUT[7]~I .oe_sync_reset = "none";
defparam \OUTPUT[7]~I .operation_mode = "output";
defparam \OUTPUT[7]~I .output_async_reset = "none";
defparam \OUTPUT[7]~I .output_power_up = "low";
defparam \OUTPUT[7]~I .output_register_mode = "none";
defparam \OUTPUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[6]~I (
	.datain(\inst2|inst2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [6]));
// synopsys translate_off
defparam \OUTPUT[6]~I .input_async_reset = "none";
defparam \OUTPUT[6]~I .input_power_up = "low";
defparam \OUTPUT[6]~I .input_register_mode = "none";
defparam \OUTPUT[6]~I .input_sync_reset = "none";
defparam \OUTPUT[6]~I .oe_async_reset = "none";
defparam \OUTPUT[6]~I .oe_power_up = "low";
defparam \OUTPUT[6]~I .oe_register_mode = "none";
defparam \OUTPUT[6]~I .oe_sync_reset = "none";
defparam \OUTPUT[6]~I .operation_mode = "output";
defparam \OUTPUT[6]~I .output_async_reset = "none";
defparam \OUTPUT[6]~I .output_power_up = "low";
defparam \OUTPUT[6]~I .output_register_mode = "none";
defparam \OUTPUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[5]~I (
	.datain(\inst2|inst3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [5]));
// synopsys translate_off
defparam \OUTPUT[5]~I .input_async_reset = "none";
defparam \OUTPUT[5]~I .input_power_up = "low";
defparam \OUTPUT[5]~I .input_register_mode = "none";
defparam \OUTPUT[5]~I .input_sync_reset = "none";
defparam \OUTPUT[5]~I .oe_async_reset = "none";
defparam \OUTPUT[5]~I .oe_power_up = "low";
defparam \OUTPUT[5]~I .oe_register_mode = "none";
defparam \OUTPUT[5]~I .oe_sync_reset = "none";
defparam \OUTPUT[5]~I .operation_mode = "output";
defparam \OUTPUT[5]~I .output_async_reset = "none";
defparam \OUTPUT[5]~I .output_power_up = "low";
defparam \OUTPUT[5]~I .output_register_mode = "none";
defparam \OUTPUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[4]~I (
	.datain(\inst2|inst4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [4]));
// synopsys translate_off
defparam \OUTPUT[4]~I .input_async_reset = "none";
defparam \OUTPUT[4]~I .input_power_up = "low";
defparam \OUTPUT[4]~I .input_register_mode = "none";
defparam \OUTPUT[4]~I .input_sync_reset = "none";
defparam \OUTPUT[4]~I .oe_async_reset = "none";
defparam \OUTPUT[4]~I .oe_power_up = "low";
defparam \OUTPUT[4]~I .oe_register_mode = "none";
defparam \OUTPUT[4]~I .oe_sync_reset = "none";
defparam \OUTPUT[4]~I .operation_mode = "output";
defparam \OUTPUT[4]~I .output_async_reset = "none";
defparam \OUTPUT[4]~I .output_power_up = "low";
defparam \OUTPUT[4]~I .output_register_mode = "none";
defparam \OUTPUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[3]~I (
	.datain(\inst|inst1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [3]));
// synopsys translate_off
defparam \OUTPUT[3]~I .input_async_reset = "none";
defparam \OUTPUT[3]~I .input_power_up = "low";
defparam \OUTPUT[3]~I .input_register_mode = "none";
defparam \OUTPUT[3]~I .input_sync_reset = "none";
defparam \OUTPUT[3]~I .oe_async_reset = "none";
defparam \OUTPUT[3]~I .oe_power_up = "low";
defparam \OUTPUT[3]~I .oe_register_mode = "none";
defparam \OUTPUT[3]~I .oe_sync_reset = "none";
defparam \OUTPUT[3]~I .operation_mode = "output";
defparam \OUTPUT[3]~I .output_async_reset = "none";
defparam \OUTPUT[3]~I .output_power_up = "low";
defparam \OUTPUT[3]~I .output_register_mode = "none";
defparam \OUTPUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[2]~I (
	.datain(\inst|inst2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [2]));
// synopsys translate_off
defparam \OUTPUT[2]~I .input_async_reset = "none";
defparam \OUTPUT[2]~I .input_power_up = "low";
defparam \OUTPUT[2]~I .input_register_mode = "none";
defparam \OUTPUT[2]~I .input_sync_reset = "none";
defparam \OUTPUT[2]~I .oe_async_reset = "none";
defparam \OUTPUT[2]~I .oe_power_up = "low";
defparam \OUTPUT[2]~I .oe_register_mode = "none";
defparam \OUTPUT[2]~I .oe_sync_reset = "none";
defparam \OUTPUT[2]~I .operation_mode = "output";
defparam \OUTPUT[2]~I .output_async_reset = "none";
defparam \OUTPUT[2]~I .output_power_up = "low";
defparam \OUTPUT[2]~I .output_register_mode = "none";
defparam \OUTPUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[1]~I (
	.datain(\inst|inst3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [1]));
// synopsys translate_off
defparam \OUTPUT[1]~I .input_async_reset = "none";
defparam \OUTPUT[1]~I .input_power_up = "low";
defparam \OUTPUT[1]~I .input_register_mode = "none";
defparam \OUTPUT[1]~I .input_sync_reset = "none";
defparam \OUTPUT[1]~I .oe_async_reset = "none";
defparam \OUTPUT[1]~I .oe_power_up = "low";
defparam \OUTPUT[1]~I .oe_register_mode = "none";
defparam \OUTPUT[1]~I .oe_sync_reset = "none";
defparam \OUTPUT[1]~I .operation_mode = "output";
defparam \OUTPUT[1]~I .output_async_reset = "none";
defparam \OUTPUT[1]~I .output_power_up = "low";
defparam \OUTPUT[1]~I .output_register_mode = "none";
defparam \OUTPUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[0]~I (
	.datain(\inst|inst4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [0]));
// synopsys translate_off
defparam \OUTPUT[0]~I .input_async_reset = "none";
defparam \OUTPUT[0]~I .input_power_up = "low";
defparam \OUTPUT[0]~I .input_register_mode = "none";
defparam \OUTPUT[0]~I .input_sync_reset = "none";
defparam \OUTPUT[0]~I .oe_async_reset = "none";
defparam \OUTPUT[0]~I .oe_power_up = "low";
defparam \OUTPUT[0]~I .oe_register_mode = "none";
defparam \OUTPUT[0]~I .oe_sync_reset = "none";
defparam \OUTPUT[0]~I .operation_mode = "output";
defparam \OUTPUT[0]~I .output_async_reset = "none";
defparam \OUTPUT[0]~I .output_power_up = "low";
defparam \OUTPUT[0]~I .output_register_mode = "none";
defparam \OUTPUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [11]));
// synopsys translate_off
defparam \INPUT[11]~I .input_async_reset = "none";
defparam \INPUT[11]~I .input_power_up = "low";
defparam \INPUT[11]~I .input_register_mode = "none";
defparam \INPUT[11]~I .input_sync_reset = "none";
defparam \INPUT[11]~I .oe_async_reset = "none";
defparam \INPUT[11]~I .oe_power_up = "low";
defparam \INPUT[11]~I .oe_register_mode = "none";
defparam \INPUT[11]~I .oe_sync_reset = "none";
defparam \INPUT[11]~I .operation_mode = "input";
defparam \INPUT[11]~I .output_async_reset = "none";
defparam \INPUT[11]~I .output_power_up = "low";
defparam \INPUT[11]~I .output_register_mode = "none";
defparam \INPUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [10]));
// synopsys translate_off
defparam \INPUT[10]~I .input_async_reset = "none";
defparam \INPUT[10]~I .input_power_up = "low";
defparam \INPUT[10]~I .input_register_mode = "none";
defparam \INPUT[10]~I .input_sync_reset = "none";
defparam \INPUT[10]~I .oe_async_reset = "none";
defparam \INPUT[10]~I .oe_power_up = "low";
defparam \INPUT[10]~I .oe_register_mode = "none";
defparam \INPUT[10]~I .oe_sync_reset = "none";
defparam \INPUT[10]~I .operation_mode = "input";
defparam \INPUT[10]~I .output_async_reset = "none";
defparam \INPUT[10]~I .output_power_up = "low";
defparam \INPUT[10]~I .output_register_mode = "none";
defparam \INPUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [9]));
// synopsys translate_off
defparam \INPUT[9]~I .input_async_reset = "none";
defparam \INPUT[9]~I .input_power_up = "low";
defparam \INPUT[9]~I .input_register_mode = "none";
defparam \INPUT[9]~I .input_sync_reset = "none";
defparam \INPUT[9]~I .oe_async_reset = "none";
defparam \INPUT[9]~I .oe_power_up = "low";
defparam \INPUT[9]~I .oe_register_mode = "none";
defparam \INPUT[9]~I .oe_sync_reset = "none";
defparam \INPUT[9]~I .operation_mode = "input";
defparam \INPUT[9]~I .output_async_reset = "none";
defparam \INPUT[9]~I .output_power_up = "low";
defparam \INPUT[9]~I .output_register_mode = "none";
defparam \INPUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [8]));
// synopsys translate_off
defparam \INPUT[8]~I .input_async_reset = "none";
defparam \INPUT[8]~I .input_power_up = "low";
defparam \INPUT[8]~I .input_register_mode = "none";
defparam \INPUT[8]~I .input_sync_reset = "none";
defparam \INPUT[8]~I .oe_async_reset = "none";
defparam \INPUT[8]~I .oe_power_up = "low";
defparam \INPUT[8]~I .oe_register_mode = "none";
defparam \INPUT[8]~I .oe_sync_reset = "none";
defparam \INPUT[8]~I .operation_mode = "input";
defparam \INPUT[8]~I .output_async_reset = "none";
defparam \INPUT[8]~I .output_power_up = "low";
defparam \INPUT[8]~I .output_register_mode = "none";
defparam \INPUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[11]));
// synopsys translate_off
defparam \PARALLEL[11]~I .input_async_reset = "none";
defparam \PARALLEL[11]~I .input_power_up = "low";
defparam \PARALLEL[11]~I .input_register_mode = "none";
defparam \PARALLEL[11]~I .input_sync_reset = "none";
defparam \PARALLEL[11]~I .oe_async_reset = "none";
defparam \PARALLEL[11]~I .oe_power_up = "low";
defparam \PARALLEL[11]~I .oe_register_mode = "none";
defparam \PARALLEL[11]~I .oe_sync_reset = "none";
defparam \PARALLEL[11]~I .operation_mode = "input";
defparam \PARALLEL[11]~I .output_async_reset = "none";
defparam \PARALLEL[11]~I .output_power_up = "low";
defparam \PARALLEL[11]~I .output_register_mode = "none";
defparam \PARALLEL[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[10]));
// synopsys translate_off
defparam \PARALLEL[10]~I .input_async_reset = "none";
defparam \PARALLEL[10]~I .input_power_up = "low";
defparam \PARALLEL[10]~I .input_register_mode = "none";
defparam \PARALLEL[10]~I .input_sync_reset = "none";
defparam \PARALLEL[10]~I .oe_async_reset = "none";
defparam \PARALLEL[10]~I .oe_power_up = "low";
defparam \PARALLEL[10]~I .oe_register_mode = "none";
defparam \PARALLEL[10]~I .oe_sync_reset = "none";
defparam \PARALLEL[10]~I .operation_mode = "input";
defparam \PARALLEL[10]~I .output_async_reset = "none";
defparam \PARALLEL[10]~I .output_power_up = "low";
defparam \PARALLEL[10]~I .output_register_mode = "none";
defparam \PARALLEL[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[9]));
// synopsys translate_off
defparam \PARALLEL[9]~I .input_async_reset = "none";
defparam \PARALLEL[9]~I .input_power_up = "low";
defparam \PARALLEL[9]~I .input_register_mode = "none";
defparam \PARALLEL[9]~I .input_sync_reset = "none";
defparam \PARALLEL[9]~I .oe_async_reset = "none";
defparam \PARALLEL[9]~I .oe_power_up = "low";
defparam \PARALLEL[9]~I .oe_register_mode = "none";
defparam \PARALLEL[9]~I .oe_sync_reset = "none";
defparam \PARALLEL[9]~I .operation_mode = "input";
defparam \PARALLEL[9]~I .output_async_reset = "none";
defparam \PARALLEL[9]~I .output_power_up = "low";
defparam \PARALLEL[9]~I .output_register_mode = "none";
defparam \PARALLEL[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[8]));
// synopsys translate_off
defparam \PARALLEL[8]~I .input_async_reset = "none";
defparam \PARALLEL[8]~I .input_power_up = "low";
defparam \PARALLEL[8]~I .input_register_mode = "none";
defparam \PARALLEL[8]~I .input_sync_reset = "none";
defparam \PARALLEL[8]~I .oe_async_reset = "none";
defparam \PARALLEL[8]~I .oe_power_up = "low";
defparam \PARALLEL[8]~I .oe_register_mode = "none";
defparam \PARALLEL[8]~I .oe_sync_reset = "none";
defparam \PARALLEL[8]~I .operation_mode = "input";
defparam \PARALLEL[8]~I .output_async_reset = "none";
defparam \PARALLEL[8]~I .output_power_up = "low";
defparam \PARALLEL[8]~I .output_register_mode = "none";
defparam \PARALLEL[8]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
