
---------- Begin Simulation Statistics ----------
final_tick                               2377505765000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174247                       # Simulator instruction rate (inst/s)
host_mem_usage                                4554264                       # Number of bytes of host memory used
host_op_rate                                   317464                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7460.67                       # Real time elapsed on the host
host_tick_rate                              114536438                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000003                       # Number of instructions simulated
sim_ops                                    2368493495                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.854518                       # Number of seconds simulated
sim_ticks                                854518311750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13455828                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26911618                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           16                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     17443295                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    232298163                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     64606058                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    124136048                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     59529990                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     249017502                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       9988147                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      8179212                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       504441690                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      315402153                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     17443303                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         65048699                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     21054165                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    753989823                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    438832254                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1587812727                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.276375                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.171316                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   1458285460     91.84%     91.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     44878911      2.83%     94.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     12922228      0.81%     95.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     27119013      1.71%     97.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      7240688      0.46%     97.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      9632649      0.61%     98.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5564760      0.35%     98.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      1114853      0.07%     98.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     21054165      1.33%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1587812727                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       388440                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       437417796                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            91658119                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       818560      0.19%      0.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    329029571     74.98%     75.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        13175      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     91658119     20.89%     96.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     17312829      3.95%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    438832254                       # Class of committed instruction
system.switch_cpus_1.commit.refs            108970948                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           438832254                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     6.836146                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               6.836146                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   1417089044                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1432085159                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       79031292                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       150386642                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     17497071                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     45032563                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         175644751                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses            20788300                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          35139598                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              316103                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         249017502                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       102574959                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          1577827359                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2894319                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            978963791                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          162                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      34994142                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.145706                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    113712023                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     74594205                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.572816                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1709036623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.017817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.505111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     1436213300     84.04%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11481658      0.67%     84.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       17828347      1.04%     85.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       13214533      0.77%     86.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       19926862      1.17%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       24536515      1.44%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6883201      0.40%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       22601829      1.32%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      156350378      9.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1709036623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.iew.branchMispredicts     24415945                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      114977019                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.586740                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          283586986                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         35139598                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     882611285                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    224681047                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1542369                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     59414180                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1191666943                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    248447388                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     35368345                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1002760330                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      8589794                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    102717951                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     17497071                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    117403645                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     10896190                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      4149790                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        43729                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        64911                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    133022908                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     42101351                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64911                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     21485645                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      2930300                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       977435659                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           894046699                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.663676                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       648700467                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.523129                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            901608185                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1290164414                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     738675742                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.146281                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.146281                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      6947323      0.67%      0.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    737745515     71.06%     71.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        22741      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     71.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    254969684     24.56%     96.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38443415      3.70%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1038128678                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          27929278                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.026903                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      11713325     41.94%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     41.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     15430543     55.25%     97.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       785410      2.81%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1059110633                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3831053935                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    894046699                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1944558085                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1191666943                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1038128678                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    752834580                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     17830681                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined   1038526444                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1709036623                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.607435                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.527168                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   1381357216     80.83%     80.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     94397722      5.52%     86.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     57551711      3.37%     89.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     46816464      2.74%     92.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     42000769      2.46%     94.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     33811997      1.98%     96.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     30065426      1.76%     98.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13560019      0.79%     99.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      9475299      0.55%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1709036623                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.607435                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         102575017                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  60                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     21587285                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     22191203                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    224681047                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     59414180                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     563821769                       # number of misc regfile reads
system.switch_cpus_1.numCycles             1709036623                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    1216650904                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    531324818                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     99862958                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       99412658                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    116315491                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      9344088                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   3448722118                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1336831889                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1574449644                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       165900420                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     11597026                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     17497071                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    209575560                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     1043124683                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1852114125                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       236987319                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2759580639                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2508056810                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31228349                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         8058                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     57199961                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           8058                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests     26367864                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       157304                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     48948974                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         157304                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           13311533                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3474415                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9981412                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            144257                       # Transaction distribution
system.membus.trans_dist::ReadExResp           144257                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13311533                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     40367408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     40367408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               40367408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   1083533120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   1083533120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1083533120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13455791                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13455791    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13455791                       # Request fanout histogram
system.membus.reqLayer2.occupancy         44460837500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        73364173000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 2377505765000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 2377505765000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          24993781                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10327534                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19894409                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         5256737                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5256737                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           977831                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          977831                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24993781                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     88428304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              88428310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2061188864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2061189120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4250333                       # Total snoops (count)
system.tol2bus.snoopTraffic                 261956352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         35478682                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000227                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015069                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35470624     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8058      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           35478682                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        34834448500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41585783500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data      3390502                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3390502                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data      3390502                       # number of overall hits
system.l2.overall_hits::total                 3390502                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     22581108                       # number of demand (read+write) misses
system.l2.demand_misses::total               22581110                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     22581108                       # number of overall misses
system.l2.overall_misses::total              22581110                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       185000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 1776379022000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1776379207000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       185000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 1776379022000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1776379207000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     25971610                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25971612                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     25971610                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25971612                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.869454                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.869454                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.869454                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.869454                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst        92500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 78666.601391                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78666.602616                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst        92500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 78666.601391                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78666.602616                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4093028                       # number of writebacks
system.l2.writebacks::total                   4093028                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     22581108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          22581110                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     22581108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         22581110                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       165000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 1550567942000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1550568107000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       165000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 1550567942000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1550568107000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.869454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.869454                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.869454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.869454                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        82500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 68666.601391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68666.602616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        82500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 68666.601391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68666.602616                       # average overall mshr miss latency
system.l2.replacements                        4093030                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6234466                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6234466                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6234466                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6234466                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     18488203                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      18488203                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data      1470106                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              1470106                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data      3786631                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            3786631                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      5256737                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          5256737                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.720339                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.720339                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data      3786631                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       3786631                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data  62512324000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  62512324000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.720339                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.720339                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16508.691763                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16508.691763                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       671251                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                671251                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       306580                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              306580                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  18752941000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18752941000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       977831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            977831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.313531                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.313531                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 61168.181225                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61168.181225                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       306580                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         306580                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  15687141000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15687141000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.313531                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.313531                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 51168.181225                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51168.181225                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data      2719251                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2719251                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data     22274528                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         22274530                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       185000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 1757626081000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 1757626266000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data     24993779                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24993781                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.891203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        92500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 78907.444459                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78907.445679                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data     22274528                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     22274530                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       165000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 1534880801000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 1534880966000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.891203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.891203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        82500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 68907.444459                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68907.445679                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4054.699230                       # Cycle average of tags in use
system.l2.tags.total_refs                    12349528                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6238483                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.979572                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4054.699230                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.989917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989917                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          556                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3415                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 463834156                       # Number of tag accesses
system.l2.tags.data_accesses                463834156                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      9125320                       # number of demand (read+write) hits
system.l3.demand_hits::total                  9125320                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      9125320                       # number of overall hits
system.l3.overall_hits::total                 9125320                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data     13455788                       # number of demand (read+write) misses
system.l3.demand_misses::total               13455790                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            2                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data     13455788                       # number of overall misses
system.l3.overall_misses::total              13455790                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       153000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 1300096038000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     1300096191000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       153000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 1300096038000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    1300096191000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            2                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     22581108                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             22581110                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            2                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     22581108                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            22581110                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.595887                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.595887                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.595887                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.595887                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst        76500                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 96619.836609                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 96619.833618                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst        76500                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 96619.836609                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 96619.833618                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             3474415                       # number of writebacks
system.l3.writebacks::total                   3474415                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data     13455788                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          13455790                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data     13455788                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         13455790                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       133000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 1165538158000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 1165538291000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       133000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 1165538158000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 1165538291000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.595887                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.595887                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.595887                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.595887                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        66500                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 86619.836609                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 86619.833618                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        66500                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 86619.836609                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 86619.833618                       # average overall mshr miss latency
system.l3.replacements                       13611419                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      4093028                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          4093028                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      4093028                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      4093028                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         1672                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1672                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data      3786630                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total              3786630                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            1                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data      3786631                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total          3786631                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000000                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000000                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        18500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        18500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000000                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        18500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        18500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       162323                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                162323                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       144257                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              144257                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  11814223500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   11814223500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       306580                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            306580                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.470536                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.470536                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81897.055256                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 81897.055256                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       144257                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         144257                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  10371653500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  10371653500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.470536                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.470536                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71897.055256                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 71897.055256                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      8962997                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            8962997                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data     13311531                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total         13311533                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       153000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 1288281814500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 1288281967500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data     22274528                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total       22274530                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.597612                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.597612                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        76500                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 96779.387322                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 96779.384275                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data     13311531                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total     13311533                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       133000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 1155166504500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 1155166637500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.597612                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.597612                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        66500                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 86779.387322                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 86779.384275                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        65536                       # Cycle average of tags in use
system.l3.tags.total_refs                    49473784                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  13676955                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.617310                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     429.825142                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data         3.891824                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   262.712126                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.002447                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 64839.568461                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.006559                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000059                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.004009                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.989373                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1427                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        13102                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        48768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         2096                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 796795003                       # Number of tag accesses
system.l3.tags.data_accesses                796795003                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          22274530                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      7567443                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        28625209                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq         3786631                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp        3786631                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           306580                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          306580                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq      22274530                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     75316715                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1707144832                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        13611419                       # Total snoops (count)
system.tol3bus.snoopTraffic                 222362560                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         39979160                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.003935                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.062603                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               39821856     99.61%     99.61% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 157304      0.39%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           39979160                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        28567515000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       35764980500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    861170432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          861170560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    222362560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       222362560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     13455788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13455790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3474415                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3474415                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst          150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1007784643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1007784793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst          150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      260219772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            260219772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      260219772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst          150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1007784643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1268004565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3474415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  13452784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002000158250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       215425                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       215425                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            28395137                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3266741                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13455790                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3474415                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13455790                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3474415                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3004                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            838531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            836720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            838221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            857667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            852554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            850456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            839023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            843559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            838720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            848118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           842306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           837085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           834680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           829828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           836776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           828542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            220516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            216285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            220605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            224742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            215485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            215336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            214618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            214743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            213598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            218624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           216651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           215514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           219729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           214210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           220233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           213496                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 355781021750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                67263930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            608020759250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26446.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45196.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5067842                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  370461                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 37.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                10.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13455790                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3474415                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6244738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4812387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2038057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  357604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 158820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 207055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 215685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 217957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 219994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 219449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 219001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 219380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 220098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 220119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 220799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 223271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 227234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 223952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 222863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 215936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     11488863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     94.294655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.941644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   118.518490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      9476801     82.49%     82.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1618667     14.09%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       119562      1.04%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        48973      0.43%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        38055      0.33%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31387      0.27%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27072      0.24%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22828      0.20%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       105518      0.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     11488863                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       215425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.447190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.085544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             20      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         10606      4.92%      4.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         68790     31.93%     36.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63         55345     25.69%     62.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79         32629     15.15%     77.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95         20715      9.62%     87.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111        12764      5.93%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         7529      3.49%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143         3725      1.73%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159         1747      0.81%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          817      0.38%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191          372      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207          160      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           90      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           53      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           36      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           11      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        215425                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       215425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.128049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.120096                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.529755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           202098     93.81%     93.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2383      1.11%     94.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8189      3.80%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2262      1.05%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              432      0.20%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               56      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        215425                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              860978304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  192256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               222360640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               861170560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            222362560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1007.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       260.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1007.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    260.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  854539605500                       # Total gap between requests
system.mem_ctrls.avgGap                      50474.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    860978176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    222360640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 149.791991862485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1007559655.727880835533                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 260217524.823569118977                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     13455788                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3474415                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst        51250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 608020708000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21026868763750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     25625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     45186.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6051916.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    32.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          40953076500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          21767064990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         47809832700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9041327100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     67454896080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     354695657310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      29443951680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       571165806360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        668.406749                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  72857955250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  28534220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 753126136500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          41077441020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          21833170095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         48243059340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9094962600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     67454896080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     356045977050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      28306840320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       572056346505                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        669.448903                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  69868600250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  28534220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 756115491500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1298625112                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     62035109                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    102574955                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1463235176                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1298625112                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     62035109                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    102574955                       # number of overall hits
system.cpu.icache.overall_hits::total      1463235176                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1082                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1086                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1082                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::total          1086                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       289000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       289000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       289000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       289000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1298626194                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     62035109                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    102574959                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1463236262                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1298626194                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     62035109                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    102574959                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1463236262                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst        72250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   266.114180                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst        72250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   266.114180                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          572                       # number of writebacks
system.cpu.icache.writebacks::total               572                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       188000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       188000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       188000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       188000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        94000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        94000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        94000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        94000                       # average overall mshr miss latency
system.cpu.icache.replacements                    572                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1298625112                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     62035109                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    102574955                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1463235176                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1082                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1086                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       289000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       289000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1298626194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     62035109                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    102574959                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1463236262                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst        72250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   266.114180                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       188000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       188000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst        94000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        94000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.995722                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1463236260                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1084                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1349848.948339                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.276888                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     0.718834                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998588                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.001404                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       11705891180                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      11705891180                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    317872945                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15594037                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    108117085                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        441584067                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    317872945                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15594037                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    108117085                       # number of overall hits
system.cpu.dcache.overall_hits::total       441584067                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     65296186                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6138156                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     70512136                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      141946478                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     65296186                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6138156                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     70512136                       # number of overall misses
system.cpu.dcache.overall_misses::total     141946478                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 375095975500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 4623883617620                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4998979593120                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 375095975500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 4623883617620                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4998979593120                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383169131                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21732193                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    178629221                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    583530545                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383169131                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21732193                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    178629221                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    583530545                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.170411                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.282445                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.394740                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243255                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.170411                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.282445                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.394740                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243255                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61108.902332                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 65575.713344                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35217.355609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61108.902332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 65575.713344                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35217.355609                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    410545871                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1030633                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          11785383                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            9238                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.835174                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   111.564516                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     19927035                       # number of writebacks
system.cpu.dcache.writebacks::total          19927035                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     39285616                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     39285616                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     39285616                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     39285616                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6138156                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     31226520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     37364676                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6138156                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     31226520                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     37364676                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 368957819500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 1969871076620                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2338828896120                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 368957819500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 1969871076620                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2338828896120                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.282445                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.174812                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.064032                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.282445                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.174812                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.064032                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 60108.902332                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 63083.272700                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62594.652129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 60108.902332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 63083.272700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62594.652129                       # average overall mshr miss latency
system.cpu.dcache.replacements               85916018                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231979380                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13404187                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     97038824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       342422391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     52843703                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4897987                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     64277568                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     122019258                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 345247992500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 4473665714000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 4818913706500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    284823083                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18302174                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    161316392                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    464441649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.185532                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.267618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.398457                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.262722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 70487.731491                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 69599.175159                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39493.058600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     39281227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     39281227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4897987                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     24996341                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     29894328                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 340350005500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 1825920593500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2166270599000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.267618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.154952                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.064366                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 69487.731491                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 73047.514974                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72464.268105                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     85893565                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2189850                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     11078261                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       99161676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     12452483                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1240169                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      6234568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     19927220                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  29847983000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 150217903620                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 180065886620                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     98346048                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3430019                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     17312829                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    119088896                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.126619                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.361563                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.360113                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.167331                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 24067.673841                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 24094.356437                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9036.176979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         4389                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4389                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1240169                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      6230179                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      7470348                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  28607814000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 143950483120                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 172558297120                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.361563                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.359859                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062729                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 23067.673841                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 23105.352691                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23099.097541                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996921                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           546057157                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          85916530                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.355671                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   230.484719                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    97.492234                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   184.019968                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.450165                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.190415                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.359414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          339                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2420038710                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2420038710                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2377505765000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1070247887000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1307257878000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
