/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [20:0] _00_;
  reg [20:0] _01_;
  reg [12:0] _02_;
  reg [13:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [15:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_37z;
  wire [10:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_1z[4] ? celloutsig_1_2z[5] : celloutsig_1_11z;
  assign celloutsig_0_21z = celloutsig_0_20z ? celloutsig_0_0z : celloutsig_0_13z;
  assign celloutsig_1_6z = ~(celloutsig_1_3z & celloutsig_1_5z);
  assign celloutsig_0_51z = ~(celloutsig_0_9z | celloutsig_0_33z);
  assign celloutsig_0_0z = in_data[44] | ~(in_data[7]);
  assign celloutsig_0_33z = celloutsig_0_19z | ~(celloutsig_0_8z);
  assign celloutsig_0_58z = celloutsig_0_46z | ~(celloutsig_0_43z);
  assign celloutsig_0_65z = celloutsig_0_21z | ~(celloutsig_0_58z);
  assign celloutsig_1_0z = in_data[127] | ~(in_data[138]);
  assign celloutsig_0_19z = celloutsig_0_9z | ~(celloutsig_0_9z);
  assign celloutsig_0_25z = celloutsig_0_0z | ~(celloutsig_0_10z);
  assign celloutsig_1_11z = celloutsig_1_1z[1] ^ celloutsig_1_3z;
  assign celloutsig_0_23z = celloutsig_0_15z[6] ^ in_data[85];
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 13'h0000;
    else _02_ <= { in_data[69:58], celloutsig_0_1z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 21'h000000;
    else _01_ <= { in_data[24:9], celloutsig_0_26z, _00_[3:1], celloutsig_0_25z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 14'h0000;
    else _03_ <= { in_data[68:67], celloutsig_0_2z, celloutsig_0_4z };
  reg [2:0] _20_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _20_ <= 3'h0;
    else _20_ <= { celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_11z };
  assign _00_[3:1] = _20_;
  assign celloutsig_0_29z = { celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_27z } / { 1'h1, in_data[57:54] };
  assign celloutsig_0_15z = { celloutsig_0_2z[6:5], _03_ } / { 1'h1, celloutsig_0_14z[6:0], celloutsig_0_14z };
  assign celloutsig_0_2z = { in_data[19:13], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, in_data[29:20] };
  assign celloutsig_0_24z = _02_[9:7] / { 1'h1, celloutsig_0_12z, celloutsig_0_17z };
  assign celloutsig_0_61z = { celloutsig_0_14z[5:0], celloutsig_0_46z } == { _02_[6:4], celloutsig_0_51z, celloutsig_0_19z, celloutsig_0_26z, celloutsig_0_43z };
  assign celloutsig_0_6z = celloutsig_0_2z[7:2] == { in_data[27:25], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_8z = celloutsig_0_2z[10:9] == in_data[19:18];
  assign celloutsig_0_64z = { celloutsig_0_15z[10:9], celloutsig_0_61z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_39z } >= celloutsig_0_38z[5:0];
  assign celloutsig_0_16z = { _03_[12:0], celloutsig_0_13z, celloutsig_0_12z } >= { in_data[20:10], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_4z = celloutsig_0_2z[8:3] <= { celloutsig_0_2z[7:4], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_5z = { _02_[6:3], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } <= _02_[9:2];
  assign celloutsig_0_9z = _02_[9:1] <= { in_data[10:5], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_10z = _02_[12:1] <= { in_data[16:8], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_0z } <= celloutsig_0_2z[9:5];
  assign celloutsig_1_5z = { celloutsig_1_1z[3:2], celloutsig_1_0z } && in_data[170:168];
  assign celloutsig_0_20z = { _02_[11:2], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z } && in_data[70:58];
  assign celloutsig_1_4z = { celloutsig_1_2z[8:7], celloutsig_1_0z, celloutsig_1_0z } != celloutsig_1_2z[7:4];
  assign celloutsig_0_1z = { in_data[47:42], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } != in_data[58:50];
  assign celloutsig_0_17z = { celloutsig_0_14z[2:1], celloutsig_0_6z, celloutsig_0_5z } != { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_39z = { celloutsig_0_37z[4:0], celloutsig_0_37z, celloutsig_0_24z } !== { celloutsig_0_15z[15:2], celloutsig_0_8z };
  assign celloutsig_0_46z = { celloutsig_0_15z[15:4], celloutsig_0_26z } !== { celloutsig_0_38z, celloutsig_0_26z, celloutsig_0_12z };
  assign celloutsig_0_12z = { _02_[7:4], celloutsig_0_5z, celloutsig_0_6z } !== { _02_[5:1], celloutsig_0_10z };
  assign celloutsig_0_35z = | { _01_[19:14], celloutsig_0_0z };
  assign celloutsig_0_42z = | { celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_39z, celloutsig_0_31z, celloutsig_0_33z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_1_17z = | in_data[146:143];
  assign celloutsig_0_27z = celloutsig_0_24z[2] & celloutsig_0_11z;
  assign celloutsig_0_43z = ^ { in_data[38], celloutsig_0_42z, celloutsig_0_23z };
  assign celloutsig_1_3z = ^ { celloutsig_1_0z, celloutsig_1_2z[9:1], 1'h1, celloutsig_1_0z };
  assign celloutsig_0_26z = ^ celloutsig_0_15z[7:4];
  assign celloutsig_1_1z = { in_data[136:133], celloutsig_1_0z } >> { in_data[190:188], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_31z = { celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_13z } ~^ celloutsig_0_2z[5:1];
  assign celloutsig_0_37z = _03_[9:3] ~^ { celloutsig_0_14z[7:2], celloutsig_0_10z };
  assign celloutsig_0_38z = { _02_[3:2], celloutsig_0_12z, celloutsig_0_14z } ~^ { celloutsig_0_37z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_35z };
  assign celloutsig_0_14z = { _03_[5:1], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_6z } ~^ _03_[9:2];
  assign celloutsig_1_19z = ~((celloutsig_1_4z & celloutsig_1_17z) | (celloutsig_1_6z & celloutsig_1_11z));
  assign celloutsig_0_13z = ~((_02_[5] & _02_[0]) | (_03_[0] & _02_[6]));
  assign celloutsig_0_18z = ~((_02_[12] & celloutsig_0_8z) | (celloutsig_0_16z & celloutsig_0_6z));
  assign { celloutsig_1_2z[2:1], celloutsig_1_2z[9:3] } = { celloutsig_1_0z, celloutsig_1_0z, in_data[165:159] } ~^ { in_data[174:173], in_data[181:175] };
  assign { _00_[20:4], _00_[0] } = { in_data[24:9], celloutsig_0_26z, celloutsig_0_25z };
  assign celloutsig_1_2z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
