From 484c2dafc1fde826c2e33106589239d7ae01407d Mon Sep 17 00:00:00 2001
From: typ <typ@rock-chips.com>
Date: Thu, 15 Jan 2015 14:20:09 +0800
Subject: [PATCH] rk312x ddr:idle prot,deidle prot clk gate err and ddr resume
 phy softdereset  sequence

---
 arch/arm/mach-rockchip/ddr_rk3126.c | 8 +++++---
 1 file changed, 5 insertions(+), 3 deletions(-)

diff --git a/arch/arm/mach-rockchip/ddr_rk3126.c b/arch/arm/mach-rockchip/ddr_rk3126.c
index 7e77d7cae8e8..d90da54f3e74 100755
--- a/arch/arm/mach-rockchip/ddr_rk3126.c
+++ b/arch/arm/mach-rockchip/ddr_rk3126.c
@@ -2003,7 +2003,7 @@ static void __sramfunc idle_port(void)
 	;
 
 	/*resume clock gate status*/
-	for (i = 0; i < 10; i++)
+	for (i = 0; i < 11; i++)
 		pCRU_Reg->CRU_CLKGATE_CON[i] = (clk_gate[i] | 0xffff0000);
 }
 
@@ -2046,7 +2046,7 @@ static void __sramfunc deidle_port(void)
 	;
 
 	/*resume clock gate status*/
-	for (i = 0; i < 10; i++)
+	for (i = 0; i < 11; i++)
 		pCRU_Reg->CRU_CLKGATE_CON[i] = (clk_gate[i] | 0xffff0000);
 
 }
@@ -2111,7 +2111,9 @@ static void __sramfunc ddr_selfrefresh_exit(void)
 	pCRU_Reg->CRU_CLKGATE_CON[0] = ((0x1 << 2) << 16) | (0 << 2);	/*enable DDR PHY clock*/
 	dsb();
 	ddr_delayus(1);
-	pPHY_Reg->PHY_REG0 = (pPHY_Reg->PHY_REG0 | (0x3 << 2));	/*phy soft de-reset*/
+	pPHY_Reg->PHY_REG0 |= (1 << 2); /*soft de-reset analogue(dll)*/
+	ddr_delayus(5);
+	pPHY_Reg->PHY_REG0 |= (1 << 3);/*soft de-reset digital*/
 	pGRF_Reg->GRF_SOC_CON[2] = GRF_DDR_LP_DISB;
 	/*pPHY_Reg->PHY_REG264 |= (1<<1);*/
 	dsb();
-- 
2.35.3

