# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TEXT_IO_training.srcs/sim_1/new/TEXT_IO_training.vhd" \

# Do not sort compile order
nosort
