Classic Timing Analyzer report for exp71494
Sun Oct 13 20:08:04 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.753 ns                                       ; s1            ; 74194:inst|40 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.589 ns                                       ; 74194:inst|40 ; qb            ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.353 ns                                      ; b             ; 74194:inst|40 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74194:inst|39 ; 74194:inst|40 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;               ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                 ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74194:inst|39 ; 74194:inst|40 ; clk        ; clk      ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74194:inst|39 ; 74194:inst|39 ; clk        ; clk      ; None                        ; None                      ; 1.518 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74194:inst|41 ; 74194:inst|41 ; clk        ; clk      ; None                        ; None                      ; 1.511 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74194:inst|40 ; 74194:inst|40 ; clk        ; clk      ; None                        ; None                      ; 1.363 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74194:inst|40 ; 74194:inst|39 ; clk        ; clk      ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74194:inst|38 ; 74194:inst|38 ; clk        ; clk      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74194:inst|38 ; 74194:inst|39 ; clk        ; clk      ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74194:inst|40 ; 74194:inst|41 ; clk        ; clk      ; None                        ; None                      ; 1.198 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74194:inst|39 ; 74194:inst|38 ; clk        ; clk      ; None                        ; None                      ; 0.947 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74194:inst|41 ; 74194:inst|40 ; clk        ; clk      ; None                        ; None                      ; 0.943 ns                ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To            ; To Clock ;
+-------+--------------+------------+------+---------------+----------+
; N/A   ; None         ; 6.753 ns   ; s1   ; 74194:inst|40 ; clk      ;
; N/A   ; None         ; 6.734 ns   ; s1   ; 74194:inst|39 ; clk      ;
; N/A   ; None         ; 6.308 ns   ; s0   ; 74194:inst|40 ; clk      ;
; N/A   ; None         ; 6.290 ns   ; s0   ; 74194:inst|38 ; clk      ;
; N/A   ; None         ; 6.288 ns   ; s0   ; 74194:inst|39 ; clk      ;
; N/A   ; None         ; 6.287 ns   ; s0   ; 74194:inst|41 ; clk      ;
; N/A   ; None         ; 6.232 ns   ; s1   ; 74194:inst|41 ; clk      ;
; N/A   ; None         ; 6.157 ns   ; s1   ; 74194:inst|38 ; clk      ;
; N/A   ; None         ; 5.914 ns   ; sl   ; 74194:inst|38 ; clk      ;
; N/A   ; None         ; 5.422 ns   ; sr   ; 74194:inst|41 ; clk      ;
; N/A   ; None         ; 4.945 ns   ; d    ; 74194:inst|38 ; clk      ;
; N/A   ; None         ; 4.827 ns   ; a    ; 74194:inst|41 ; clk      ;
; N/A   ; None         ; 4.627 ns   ; c    ; 74194:inst|39 ; clk      ;
; N/A   ; None         ; 4.619 ns   ; b    ; 74194:inst|40 ; clk      ;
+-------+--------------+------------+------+---------------+----------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+---------------+----+------------+
; Slack ; Required tco ; Actual tco ; From          ; To ; From Clock ;
+-------+--------------+------------+---------------+----+------------+
; N/A   ; None         ; 9.589 ns   ; 74194:inst|40 ; qb ; clk        ;
; N/A   ; None         ; 9.550 ns   ; 74194:inst|41 ; qa ; clk        ;
; N/A   ; None         ; 9.131 ns   ; 74194:inst|38 ; qd ; clk        ;
; N/A   ; None         ; 9.127 ns   ; 74194:inst|39 ; qc ; clk        ;
+-------+--------------+------------+---------------+----+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To            ; To Clock ;
+---------------+-------------+-----------+------+---------------+----------+
; N/A           ; None        ; -4.353 ns ; b    ; 74194:inst|40 ; clk      ;
; N/A           ; None        ; -4.361 ns ; c    ; 74194:inst|39 ; clk      ;
; N/A           ; None        ; -4.561 ns ; a    ; 74194:inst|41 ; clk      ;
; N/A           ; None        ; -4.679 ns ; d    ; 74194:inst|38 ; clk      ;
; N/A           ; None        ; -5.156 ns ; sr   ; 74194:inst|41 ; clk      ;
; N/A           ; None        ; -5.325 ns ; s1   ; 74194:inst|41 ; clk      ;
; N/A           ; None        ; -5.449 ns ; s0   ; 74194:inst|40 ; clk      ;
; N/A           ; None        ; -5.450 ns ; s0   ; 74194:inst|38 ; clk      ;
; N/A           ; None        ; -5.579 ns ; s1   ; 74194:inst|39 ; clk      ;
; N/A           ; None        ; -5.648 ns ; sl   ; 74194:inst|38 ; clk      ;
; N/A           ; None        ; -5.891 ns ; s1   ; 74194:inst|38 ; clk      ;
; N/A           ; None        ; -6.021 ns ; s0   ; 74194:inst|41 ; clk      ;
; N/A           ; None        ; -6.022 ns ; s0   ; 74194:inst|39 ; clk      ;
; N/A           ; None        ; -6.487 ns ; s1   ; 74194:inst|40 ; clk      ;
+---------------+-------------+-----------+------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Oct 13 20:08:04 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp71494 -c exp71494 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 6 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 340.02 MHz between source register "74194:inst|39" and destination register "74194:inst|40"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.538 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y1_N21; Fanout = 4; REG Node = '74194:inst|39'
            Info: 2: + IC(0.475 ns) + CELL(0.370 ns) = 0.845 ns; Loc. = LCCOMB_X13_Y1_N2; Fanout = 1; COMB Node = '74194:inst|36~0'
            Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 1.430 ns; Loc. = LCCOMB_X13_Y1_N18; Fanout = 1; COMB Node = '74194:inst|36~1'
            Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.538 ns; Loc. = LCFF_X13_Y1_N19; Fanout = 4; REG Node = '74194:inst|40'
            Info: Total cell delay = 0.684 ns ( 44.47 % )
            Info: Total interconnect delay = 0.854 ns ( 55.53 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.771 ns
                Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X13_Y1_N19; Fanout = 4; REG Node = '74194:inst|40'
                Info: Total cell delay = 1.776 ns ( 64.09 % )
                Info: Total interconnect delay = 0.995 ns ( 35.91 % )
            Info: - Longest clock path from clock "clk" to source register is 2.771 ns
                Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X13_Y1_N21; Fanout = 4; REG Node = '74194:inst|39'
                Info: Total cell delay = 1.776 ns ( 64.09 % )
                Info: Total interconnect delay = 0.995 ns ( 35.91 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "74194:inst|40" (data pin = "s1", clock pin = "clk") is 6.753 ns
    Info: + Longest pin to register delay is 9.564 ns
        Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_71; Fanout = 6; PIN Node = 's1'
        Info: 2: + IC(7.256 ns) + CELL(0.651 ns) = 8.871 ns; Loc. = LCCOMB_X13_Y1_N2; Fanout = 1; COMB Node = '74194:inst|36~0'
        Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 9.456 ns; Loc. = LCCOMB_X13_Y1_N18; Fanout = 1; COMB Node = '74194:inst|36~1'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.564 ns; Loc. = LCFF_X13_Y1_N19; Fanout = 4; REG Node = '74194:inst|40'
        Info: Total cell delay = 1.929 ns ( 20.17 % )
        Info: Total interconnect delay = 7.635 ns ( 79.83 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.771 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X13_Y1_N19; Fanout = 4; REG Node = '74194:inst|40'
        Info: Total cell delay = 1.776 ns ( 64.09 % )
        Info: Total interconnect delay = 0.995 ns ( 35.91 % )
Info: tco from clock "clk" to destination pin "qb" through register "74194:inst|40" is 9.589 ns
    Info: + Longest clock path from clock "clk" to source register is 2.771 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X13_Y1_N19; Fanout = 4; REG Node = '74194:inst|40'
        Info: Total cell delay = 1.776 ns ( 64.09 % )
        Info: Total interconnect delay = 0.995 ns ( 35.91 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.514 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y1_N19; Fanout = 4; REG Node = '74194:inst|40'
        Info: 2: + IC(3.468 ns) + CELL(3.046 ns) = 6.514 ns; Loc. = PIN_99; Fanout = 0; PIN Node = 'qb'
        Info: Total cell delay = 3.046 ns ( 46.76 % )
        Info: Total interconnect delay = 3.468 ns ( 53.24 % )
Info: th for register "74194:inst|40" (data pin = "b", clock pin = "clk") is -4.353 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.771 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X13_Y1_N19; Fanout = 4; REG Node = '74194:inst|40'
        Info: Total cell delay = 1.776 ns ( 64.09 % )
        Info: Total interconnect delay = 0.995 ns ( 35.91 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.430 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_58; Fanout = 1; PIN Node = 'b'
        Info: 2: + IC(5.738 ns) + CELL(0.650 ns) = 7.322 ns; Loc. = LCCOMB_X13_Y1_N18; Fanout = 1; COMB Node = '74194:inst|36~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.430 ns; Loc. = LCFF_X13_Y1_N19; Fanout = 4; REG Node = '74194:inst|40'
        Info: Total cell delay = 1.692 ns ( 22.77 % )
        Info: Total interconnect delay = 5.738 ns ( 77.23 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Sun Oct 13 20:08:04 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


