# Parallel In Serial Out Shift Register using verilog HDl, Simulated in EDA Playground
