// Seed: 3289222990
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input tri id_2,
    output supply0 id_3
);
  uwire id_5;
  tri   id_6;
  assign module_1.id_5 = 0;
  assign id_3 = !id_2;
  supply1 id_7 = -1;
  wire id_8;
  assign id_6 = -1'd0;
  assign id_5 = (1'b0 == id_0 || "");
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1,
    input  tri   id_2,
    input  tri   id_3,
    output uwire id_4,
    output uwire id_5,
    input  wire  id_6,
    input  tri1  id_7,
    input  tri0  id_8
    , id_11,
    output tri0  id_9
);
  assign id_9 = 1;
  wire [-1 : 1] id_12;
  assign id_11 = 1;
  always @("") begin : LABEL_0
    if (1) if (1 || 1) id_1 <= 1;
  end
  module_0 modCall_1 (
      id_8,
      id_0,
      id_8,
      id_5
  );
endmodule
