Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sat Jun 27 15:46:07 2020

drc -z top.ncd top.pcf

INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp clock_25_1/DCM_SP_INST,
   consult the device Interactive Data Sheet.
DRC detected 0 errors and 0 warnings.
