HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:_3always
Implementation;Synthesis|| MT530 ||@W:Found inferred clock _3always|clk which controls 4 sequential elements including current_state[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||_3always.srr(112);liberoaction://cross_probe/hdl/file/'D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\_3always.srr'/linenumber/112||_3always.v(40);liberoaction://cross_probe/hdl/file/'d:\gdut_eda_libero_verilog code\three_always\hdl\_3always.v'/linenumber/40
Implementation;Synthesis|| MT420 ||@W:Found inferred clock _3always|clk with period 10.00ns. Please declare a user-defined clock on object "p:clk"||_3always.srr(253);liberoaction://cross_probe/hdl/file/'D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\_3always.srr'/linenumber/253||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||_3always.srr(269);liberoaction://cross_probe/hdl/file/'D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\_3always.srr'/linenumber/269||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||_3always.srr(271);liberoaction://cross_probe/hdl/file/'D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\_3always.srr'/linenumber/271||null;null
