<stg><name>conv</name>


<trans_list>

<trans id="5659" from="1" to="2">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5956" from="2" to="149">
<condition id="238">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5957" from="2" to="3">
<condition id="385">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5810" from="3" to="4">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5811" from="4" to="5">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5812" from="5" to="6">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5813" from="6" to="7">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5814" from="7" to="8">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5815" from="8" to="9">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5816" from="9" to="10">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5817" from="10" to="11">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5818" from="11" to="12">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5819" from="12" to="13">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5820" from="13" to="14">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5821" from="14" to="15">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5822" from="15" to="16">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5823" from="16" to="17">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5824" from="17" to="18">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5825" from="18" to="19">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5826" from="19" to="20">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5827" from="20" to="21">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5828" from="21" to="22">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5829" from="22" to="23">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5830" from="23" to="24">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5831" from="24" to="25">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5832" from="25" to="26">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5833" from="26" to="27">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5834" from="27" to="28">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5835" from="28" to="29">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5836" from="29" to="30">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5837" from="30" to="31">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5838" from="31" to="32">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5839" from="32" to="33">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5840" from="33" to="34">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5841" from="34" to="35">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5842" from="35" to="36">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5843" from="36" to="37">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5844" from="37" to="38">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5845" from="38" to="39">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5846" from="39" to="40">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5847" from="40" to="41">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5848" from="41" to="42">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5849" from="42" to="43">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5850" from="43" to="44">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5851" from="44" to="45">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5852" from="45" to="46">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5853" from="46" to="47">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5854" from="47" to="48">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5855" from="48" to="49">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5856" from="49" to="50">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5857" from="50" to="51">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5858" from="51" to="52">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5859" from="52" to="53">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5860" from="53" to="54">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5861" from="54" to="55">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5862" from="55" to="56">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5863" from="56" to="57">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5864" from="57" to="58">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5865" from="58" to="59">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5866" from="59" to="60">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5867" from="60" to="61">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5868" from="61" to="62">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5869" from="62" to="63">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5870" from="63" to="64">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5871" from="64" to="65">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5872" from="65" to="66">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5873" from="66" to="67">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5874" from="67" to="68">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5875" from="68" to="69">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5876" from="69" to="70">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5877" from="70" to="71">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5878" from="71" to="72">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5879" from="72" to="73">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5880" from="73" to="74">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5881" from="74" to="75">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5882" from="75" to="76">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5883" from="76" to="77">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5884" from="77" to="78">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5885" from="78" to="79">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5886" from="79" to="80">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5887" from="80" to="81">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5888" from="81" to="82">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5889" from="82" to="83">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5890" from="83" to="84">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5891" from="84" to="85">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5892" from="85" to="86">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5893" from="86" to="87">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5894" from="87" to="88">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5895" from="88" to="89">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5896" from="89" to="90">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5897" from="90" to="91">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5898" from="91" to="92">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5899" from="92" to="93">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5900" from="93" to="94">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5901" from="94" to="95">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5902" from="95" to="96">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5903" from="96" to="97">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5904" from="97" to="98">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5905" from="98" to="99">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5906" from="99" to="100">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5907" from="100" to="101">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5908" from="101" to="102">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5909" from="102" to="103">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5910" from="103" to="104">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5911" from="104" to="105">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5912" from="105" to="106">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5913" from="106" to="107">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5914" from="107" to="108">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5915" from="108" to="109">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5916" from="109" to="110">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5917" from="110" to="111">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5918" from="111" to="112">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5919" from="112" to="113">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5920" from="113" to="114">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5921" from="114" to="115">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5922" from="115" to="116">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5923" from="116" to="117">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5924" from="117" to="118">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5925" from="118" to="119">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5926" from="119" to="120">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5927" from="120" to="121">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5928" from="121" to="122">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5929" from="122" to="123">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5930" from="123" to="124">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5931" from="124" to="125">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5932" from="125" to="126">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5933" from="126" to="127">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5934" from="127" to="128">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5935" from="128" to="129">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5936" from="129" to="130">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5937" from="130" to="131">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5938" from="131" to="132">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5939" from="132" to="133">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5940" from="133" to="134">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5941" from="134" to="135">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5942" from="135" to="136">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5943" from="136" to="137">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5944" from="137" to="138">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5945" from="138" to="139">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5946" from="139" to="140">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5947" from="140" to="141">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5948" from="141" to="142">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5949" from="142" to="143">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5950" from="143" to="144">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5951" from="144" to="145">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5952" from="145" to="146">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5953" from="146" to="147">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5954" from="147" to="148">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5955" from="148" to="2">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([6728 x float]* %output_r) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %image_r) nounwind, !map !20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([128 x float]* %weight) nounwind, !map !27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %bias) nounwind, !map !33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i8 [ 0, %0 ], [ %indvar_flatten_next, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:1  %filter = phi i4 [ 0, %0 ], [ %tmp_mid2_v, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="filter"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:2  %i = phi i5 [ 0, %0 ], [ %i_1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:3  %exitcond_flatten = icmp eq i8 %indvar_flatten, -24

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:4  %indvar_flatten_next = add i8 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond_flatten, label %1, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:0  %filter_1 = add i4 1, %filter

]]></Node>
<StgValue><ssdm name="filter_1"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:3  %exitcond = icmp eq i5 %i, -3

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:4  %i_mid2 = select i1 %exitcond, i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader:5  %tmp_mid2_v = select i1 %exitcond, i4 %filter_1, i4 %filter

]]></Node>
<StgValue><ssdm name="tmp_mid2_v"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader:6  %tmp_mid2 = zext i4 %tmp_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %weight_addr = getelementptr [128 x float]* %weight, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="weight_addr"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:171  %tmp_190 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_mid2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader:172  %tmp_191 = zext i10 %tmp_190 to i64

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:173  %image_addr = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_191

]]></Node>
<StgValue><ssdm name="image_addr"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:174  %tmp_192 = or i10 %tmp_190, 1

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:175  %tmp_193 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_192)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:176  %image_addr_1 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_193

]]></Node>
<StgValue><ssdm name="image_addr_1"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:267  %image_load = load float* %image_addr, align 4

]]></Node>
<StgValue><ssdm name="image_load"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:268  %weight_load = load float* %weight_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:271  %image_load_1 = load float* %image_addr_1, align 4

]]></Node>
<StgValue><ssdm name="image_load_1"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:622  %bias_addr = getelementptr [8 x float]* %bias, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1622  %weight_load_16 = load float* %weight_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_load_16"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader:11  %tmp_mid2_cast = zext i4 %tmp_mid2_v to i5

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:13  %tmp = add i5 8, %tmp_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader:14  %tmp_cast = zext i5 %tmp to i64

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:15  %weight_addr_1 = getelementptr [128 x float]* %weight, i64 0, i64 %tmp_cast

]]></Node>
<StgValue><ssdm name="weight_addr_1"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:177  %tmp_194 = or i10 %tmp_190, 2

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:178  %tmp_195 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_194)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:179  %image_addr_2 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_195

]]></Node>
<StgValue><ssdm name="image_addr_2"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:180  %tmp_196 = or i10 %tmp_190, 3

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:181  %tmp_197 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_196)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:182  %image_addr_3 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_197

]]></Node>
<StgValue><ssdm name="image_addr_3"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:267  %image_load = load float* %image_addr, align 4

]]></Node>
<StgValue><ssdm name="image_load"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:268  %weight_load = load float* %weight_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:271  %image_load_1 = load float* %image_addr_1, align 4

]]></Node>
<StgValue><ssdm name="image_load_1"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:272  %weight_load_1 = load float* %weight_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weight_load_1"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:275  %image_load_2 = load float* %image_addr_2, align 4

]]></Node>
<StgValue><ssdm name="image_load_2"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:279  %image_load_3 = load float* %image_addr_3, align 4

]]></Node>
<StgValue><ssdm name="image_load_3"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1622  %weight_load_16 = load float* %weight_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_load_16"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1625  %weight_load_17 = load float* %weight_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weight_load_17"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.preheader.preheader:16  %tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %tmp_mid2_v)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:17  %weight_addr_2 = getelementptr [128 x float]* %weight, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="weight_addr_2"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:183  %tmp_198 = or i10 %tmp_190, 4

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:184  %tmp_199 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_198)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:185  %image_addr_16 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_199

]]></Node>
<StgValue><ssdm name="image_addr_16"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:186  %tmp_200 = or i10 %tmp_190, 5

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:187  %tmp_201 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_200)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:188  %image_addr_20 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_201

]]></Node>
<StgValue><ssdm name="image_addr_20"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:269  %tmp_s = fmul float %image_load, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:272  %weight_load_1 = load float* %weight_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weight_load_1"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:275  %image_load_2 = load float* %image_addr_2, align 4

]]></Node>
<StgValue><ssdm name="image_load_2"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:276  %weight_load_2 = load float* %weight_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_load_2"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:279  %image_load_3 = load float* %image_addr_3, align 4

]]></Node>
<StgValue><ssdm name="image_load_3"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:635  %tmp_10_1 = fmul float %image_load_1, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:641  %image_load_16 = load float* %image_addr_16, align 4

]]></Node>
<StgValue><ssdm name="image_load_16"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:688  %image_load_20 = load float* %image_addr_20, align 4

]]></Node>
<StgValue><ssdm name="image_load_20"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1625  %weight_load_17 = load float* %weight_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weight_load_17"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1628  %weight_load_18 = load float* %weight_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_load_18"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="4">
<![CDATA[
.preheader.preheader:10  %tmp_mid2_cast4_cast = zext i4 %tmp_mid2_v to i6

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast4_cast"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:18  %tmp_4 = add i6 24, %tmp_mid2_cast4_cast

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:19  %tmp_151_cast = zext i6 %tmp_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %weight_addr_3 = getelementptr [128 x float]* %weight, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="weight_addr_3"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:189  %tmp_202 = or i10 %tmp_190, 6

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:190  %tmp_203 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_202)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:191  %image_addr_24 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_203

]]></Node>
<StgValue><ssdm name="image_addr_24"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:192  %tmp_204 = or i10 %tmp_190, 7

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:193  %tmp_205 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_204)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:194  %image_addr_28 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_205

]]></Node>
<StgValue><ssdm name="image_addr_28"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:269  %tmp_s = fmul float %image_load, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:273  %tmp_10_0_0_1 = fmul float %image_load_1, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_1"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:276  %weight_load_2 = load float* %weight_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_load_2"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:280  %weight_load_3 = load float* %weight_addr_3, align 4

]]></Node>
<StgValue><ssdm name="weight_load_3"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:635  %tmp_10_1 = fmul float %image_load_1, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:637  %tmp_10_1_0_1 = fmul float %image_load_2, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_1"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:641  %image_load_16 = load float* %image_addr_16, align 4

]]></Node>
<StgValue><ssdm name="image_load_16"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:682  %tmp_10_2 = fmul float %image_load_2, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:684  %tmp_10_2_0_1 = fmul float %image_load_3, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_1"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:688  %image_load_20 = load float* %image_addr_20, align 4

]]></Node>
<StgValue><ssdm name="image_load_20"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:729  %tmp_10_3 = fmul float %image_load_3, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:735  %image_load_24 = load float* %image_addr_24, align 4

]]></Node>
<StgValue><ssdm name="image_load_24"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:782  %image_load_28 = load float* %image_addr_28, align 4

]]></Node>
<StgValue><ssdm name="image_load_28"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1628  %weight_load_18 = load float* %weight_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_load_18"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1632  %weight_load_19 = load float* %weight_addr_3, align 4

]]></Node>
<StgValue><ssdm name="weight_load_19"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.preheader.preheader:21  %tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %tmp_mid2_v)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:22  %weight_addr_4 = getelementptr [128 x float]* %weight, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="weight_addr_4"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:195  %tmp_206 = or i10 %tmp_190, 8

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:196  %tmp_207 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_206)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:197  %image_addr_32 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_207

]]></Node>
<StgValue><ssdm name="image_addr_32"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:198  %tmp_208 = or i10 %tmp_190, 9

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:199  %tmp_209 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_208)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:200  %image_addr_36 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_209

]]></Node>
<StgValue><ssdm name="image_addr_36"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:269  %tmp_s = fmul float %image_load, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:273  %tmp_10_0_0_1 = fmul float %image_load_1, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_1"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:277  %tmp_10_0_0_2 = fmul float %image_load_2, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_2"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:280  %weight_load_3 = load float* %weight_addr_3, align 4

]]></Node>
<StgValue><ssdm name="weight_load_3"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:381  %weight_load_4 = load float* %weight_addr_4, align 4

]]></Node>
<StgValue><ssdm name="weight_load_4"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:635  %tmp_10_1 = fmul float %image_load_1, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:637  %tmp_10_1_0_1 = fmul float %image_load_2, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_1"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:639  %tmp_10_1_0_2 = fmul float %image_load_3, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_2"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:682  %tmp_10_2 = fmul float %image_load_2, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:684  %tmp_10_2_0_1 = fmul float %image_load_3, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_1"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:686  %tmp_10_2_0_2 = fmul float %image_load_16, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_2"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:729  %tmp_10_3 = fmul float %image_load_3, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:731  %tmp_10_3_0_1 = fmul float %image_load_16, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_1"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:733  %tmp_10_3_0_2 = fmul float %image_load_20, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_2"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:735  %image_load_24 = load float* %image_addr_24, align 4

]]></Node>
<StgValue><ssdm name="image_load_24"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:776  %tmp_10_4 = fmul float %image_load_16, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:778  %tmp_10_4_0_1 = fmul float %image_load_20, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_1"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:782  %image_load_28 = load float* %image_addr_28, align 4

]]></Node>
<StgValue><ssdm name="image_load_28"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:823  %tmp_10_5 = fmul float %image_load_20, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:829  %image_load_32 = load float* %image_addr_32, align 4

]]></Node>
<StgValue><ssdm name="image_load_32"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:876  %image_load_36 = load float* %image_addr_36, align 4

]]></Node>
<StgValue><ssdm name="image_load_36"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1632  %weight_load_19 = load float* %weight_addr_3, align 4

]]></Node>
<StgValue><ssdm name="weight_load_19"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1635  %weight_load_20 = load float* %weight_addr_4, align 4

]]></Node>
<StgValue><ssdm name="weight_load_20"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="271" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:23  %tmp_15 = add i6 -24, %tmp_mid2_cast4_cast

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:24  %tmp_153_cast = zext i6 %tmp_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_153_cast"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:25  %weight_addr_5 = getelementptr [128 x float]* %weight, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="weight_addr_5"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:201  %tmp_210 = or i10 %tmp_190, 10

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:202  %tmp_211 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_210)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:203  %image_addr_40 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_211

]]></Node>
<StgValue><ssdm name="image_addr_40"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:204  %tmp_212 = or i10 %tmp_190, 11

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:205  %tmp_213 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_212)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:206  %image_addr_44 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_213

]]></Node>
<StgValue><ssdm name="image_addr_44"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:269  %tmp_s = fmul float %image_load, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:273  %tmp_10_0_0_1 = fmul float %image_load_1, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_1"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:277  %tmp_10_0_0_2 = fmul float %image_load_2, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_2"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:281  %tmp_10_0_0_3 = fmul float %image_load_3, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_3"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:381  %weight_load_4 = load float* %weight_addr_4, align 4

]]></Node>
<StgValue><ssdm name="weight_load_4"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:385  %weight_load_5 = load float* %weight_addr_5, align 4

]]></Node>
<StgValue><ssdm name="weight_load_5"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:635  %tmp_10_1 = fmul float %image_load_1, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:637  %tmp_10_1_0_1 = fmul float %image_load_2, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_1"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:639  %tmp_10_1_0_2 = fmul float %image_load_3, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_2"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:642  %tmp_10_1_0_3 = fmul float %image_load_16, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_3"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:682  %tmp_10_2 = fmul float %image_load_2, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:684  %tmp_10_2_0_1 = fmul float %image_load_3, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_1"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:686  %tmp_10_2_0_2 = fmul float %image_load_16, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_2"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:729  %tmp_10_3 = fmul float %image_load_3, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:731  %tmp_10_3_0_1 = fmul float %image_load_16, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_1"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:733  %tmp_10_3_0_2 = fmul float %image_load_20, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_2"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:776  %tmp_10_4 = fmul float %image_load_16, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:778  %tmp_10_4_0_1 = fmul float %image_load_20, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_1"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:780  %tmp_10_4_0_2 = fmul float %image_load_24, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_2"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:823  %tmp_10_5 = fmul float %image_load_20, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:825  %tmp_10_5_0_1 = fmul float %image_load_24, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_1"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:827  %tmp_10_5_0_2 = fmul float %image_load_28, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_2"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:829  %image_load_32 = load float* %image_addr_32, align 4

]]></Node>
<StgValue><ssdm name="image_load_32"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:870  %tmp_10_6 = fmul float %image_load_24, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_6"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:872  %tmp_10_6_0_1 = fmul float %image_load_28, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_6_0_1"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:876  %image_load_36 = load float* %image_addr_36, align 4

]]></Node>
<StgValue><ssdm name="image_load_36"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:917  %tmp_10_7 = fmul float %image_load_28, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_7"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:923  %image_load_40 = load float* %image_addr_40, align 4

]]></Node>
<StgValue><ssdm name="image_load_40"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:970  %image_load_44 = load float* %image_addr_44, align 4

]]></Node>
<StgValue><ssdm name="image_load_44"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1635  %weight_load_20 = load float* %weight_addr_4, align 4

]]></Node>
<StgValue><ssdm name="weight_load_20"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1638  %weight_load_21 = load float* %weight_addr_5, align 4

]]></Node>
<StgValue><ssdm name="weight_load_21"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.preheader.preheader:26  %tmp_20 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %tmp_mid2_v)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:27  %weight_addr_6 = getelementptr [128 x float]* %weight, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="weight_addr_6"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:207  %tmp_214 = or i10 %tmp_190, 12

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:208  %tmp_215 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_214)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:209  %image_addr_48 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_215

]]></Node>
<StgValue><ssdm name="image_addr_48"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:210  %tmp_216 = or i10 %tmp_190, 13

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:211  %tmp_217 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_216)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:212  %image_addr_52 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_217

]]></Node>
<StgValue><ssdm name="image_addr_52"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:270  %tmp_10 = fadd float %tmp_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:273  %tmp_10_0_0_1 = fmul float %image_load_1, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_1"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:277  %tmp_10_0_0_2 = fmul float %image_load_2, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_2"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:281  %tmp_10_0_0_3 = fmul float %image_load_3, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_3"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:385  %weight_load_5 = load float* %weight_addr_5, align 4

]]></Node>
<StgValue><ssdm name="weight_load_5"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:389  %weight_load_6 = load float* %weight_addr_6, align 4

]]></Node>
<StgValue><ssdm name="weight_load_6"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:636  %tmp_11_1 = fadd float %tmp_10_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:637  %tmp_10_1_0_1 = fmul float %image_load_2, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_1"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:639  %tmp_10_1_0_2 = fmul float %image_load_3, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_2"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:642  %tmp_10_1_0_3 = fmul float %image_load_16, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_3"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:682  %tmp_10_2 = fmul float %image_load_2, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:684  %tmp_10_2_0_1 = fmul float %image_load_3, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_1"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:686  %tmp_10_2_0_2 = fmul float %image_load_16, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_2"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:689  %tmp_10_2_0_3 = fmul float %image_load_20, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_3"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:729  %tmp_10_3 = fmul float %image_load_3, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:731  %tmp_10_3_0_1 = fmul float %image_load_16, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_1"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:733  %tmp_10_3_0_2 = fmul float %image_load_20, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_2"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:736  %tmp_10_3_0_3 = fmul float %image_load_24, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_3"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:776  %tmp_10_4 = fmul float %image_load_16, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:778  %tmp_10_4_0_1 = fmul float %image_load_20, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_1"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:780  %tmp_10_4_0_2 = fmul float %image_load_24, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_2"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:823  %tmp_10_5 = fmul float %image_load_20, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:825  %tmp_10_5_0_1 = fmul float %image_load_24, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_1"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:827  %tmp_10_5_0_2 = fmul float %image_load_28, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_2"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:870  %tmp_10_6 = fmul float %image_load_24, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_6"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:872  %tmp_10_6_0_1 = fmul float %image_load_28, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_6_0_1"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:874  %tmp_10_6_0_2 = fmul float %image_load_32, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_6_0_2"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:917  %tmp_10_7 = fmul float %image_load_28, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_7"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:919  %tmp_10_7_0_1 = fmul float %image_load_32, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_7_0_1"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:921  %tmp_10_7_0_2 = fmul float %image_load_36, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_7_0_2"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:923  %image_load_40 = load float* %image_addr_40, align 4

]]></Node>
<StgValue><ssdm name="image_load_40"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:964  %tmp_10_8 = fmul float %image_load_32, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_8"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:966  %tmp_10_8_0_1 = fmul float %image_load_36, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_8_0_1"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:970  %image_load_44 = load float* %image_addr_44, align 4

]]></Node>
<StgValue><ssdm name="image_load_44"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1011  %tmp_10_9 = fmul float %image_load_36, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_9"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1017  %image_load_48 = load float* %image_addr_48, align 4

]]></Node>
<StgValue><ssdm name="image_load_48"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1064  %image_load_52 = load float* %image_addr_52, align 4

]]></Node>
<StgValue><ssdm name="image_load_52"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1638  %weight_load_21 = load float* %weight_addr_5, align 4

]]></Node>
<StgValue><ssdm name="weight_load_21"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1641  %weight_load_22 = load float* %weight_addr_6, align 4

]]></Node>
<StgValue><ssdm name="weight_load_22"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="358" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="4">
<![CDATA[
.preheader.preheader:9  %tmp_mid2_cast4 = zext i4 %tmp_mid2_v to i7

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast4"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:28  %tmp_25 = add i7 56, %tmp_mid2_cast4

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="7">
<![CDATA[
.preheader.preheader:29  %tmp_155_cast = zext i7 %tmp_25 to i64

]]></Node>
<StgValue><ssdm name="tmp_155_cast"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:30  %weight_addr_7 = getelementptr [128 x float]* %weight, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="weight_addr_7"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:213  %tmp_218 = or i10 %tmp_190, 14

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:214  %tmp_219 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_218)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:215  %image_addr_56 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_219

]]></Node>
<StgValue><ssdm name="image_addr_56"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:216  %tmp_220 = or i10 %tmp_190, 15

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:217  %tmp_221 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_220)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:218  %image_addr_60 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_221

]]></Node>
<StgValue><ssdm name="image_addr_60"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:270  %tmp_10 = fadd float %tmp_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:277  %tmp_10_0_0_2 = fmul float %image_load_2, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_2"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:281  %tmp_10_0_0_3 = fmul float %image_load_3, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_3"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:389  %weight_load_6 = load float* %weight_addr_6, align 4

]]></Node>
<StgValue><ssdm name="weight_load_6"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:393  %weight_load_7 = load float* %weight_addr_7, align 4

]]></Node>
<StgValue><ssdm name="weight_load_7"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:636  %tmp_11_1 = fadd float %tmp_10_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:639  %tmp_10_1_0_2 = fmul float %image_load_3, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_2"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:642  %tmp_10_1_0_3 = fmul float %image_load_16, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_3"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:683  %tmp_11_2 = fadd float %tmp_10_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:686  %tmp_10_2_0_2 = fmul float %image_load_16, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_2"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:689  %tmp_10_2_0_3 = fmul float %image_load_20, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_3"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:730  %tmp_11_3 = fadd float %tmp_10_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:731  %tmp_10_3_0_1 = fmul float %image_load_16, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_1"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:733  %tmp_10_3_0_2 = fmul float %image_load_20, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_2"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:736  %tmp_10_3_0_3 = fmul float %image_load_24, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_3"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:776  %tmp_10_4 = fmul float %image_load_16, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:778  %tmp_10_4_0_1 = fmul float %image_load_20, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_1"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:780  %tmp_10_4_0_2 = fmul float %image_load_24, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_2"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:783  %tmp_10_4_0_3 = fmul float %image_load_28, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_3"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:823  %tmp_10_5 = fmul float %image_load_20, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:825  %tmp_10_5_0_1 = fmul float %image_load_24, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_1"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:827  %tmp_10_5_0_2 = fmul float %image_load_28, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_2"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:830  %tmp_10_5_0_3 = fmul float %image_load_32, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_3"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:870  %tmp_10_6 = fmul float %image_load_24, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_6"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:872  %tmp_10_6_0_1 = fmul float %image_load_28, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_6_0_1"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:874  %tmp_10_6_0_2 = fmul float %image_load_32, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_6_0_2"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:917  %tmp_10_7 = fmul float %image_load_28, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_7"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:919  %tmp_10_7_0_1 = fmul float %image_load_32, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_7_0_1"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:921  %tmp_10_7_0_2 = fmul float %image_load_36, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_7_0_2"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:964  %tmp_10_8 = fmul float %image_load_32, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_8"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:966  %tmp_10_8_0_1 = fmul float %image_load_36, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_8_0_1"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:968  %tmp_10_8_0_2 = fmul float %image_load_40, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_8_0_2"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1011  %tmp_10_9 = fmul float %image_load_36, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_9"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1013  %tmp_10_9_0_1 = fmul float %image_load_40, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_9_0_1"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1015  %tmp_10_9_0_2 = fmul float %image_load_44, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_9_0_2"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1017  %image_load_48 = load float* %image_addr_48, align 4

]]></Node>
<StgValue><ssdm name="image_load_48"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1058  %tmp_10_s = fmul float %image_load_40, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_s"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1060  %tmp_10_10_0_1 = fmul float %image_load_44, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_10_0_1"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1064  %image_load_52 = load float* %image_addr_52, align 4

]]></Node>
<StgValue><ssdm name="image_load_52"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1105  %tmp_10_10 = fmul float %image_load_44, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_10"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1111  %image_load_56 = load float* %image_addr_56, align 4

]]></Node>
<StgValue><ssdm name="image_load_56"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1158  %image_load_60 = load float* %image_addr_60, align 4

]]></Node>
<StgValue><ssdm name="image_load_60"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1641  %weight_load_22 = load float* %weight_addr_6, align 4

]]></Node>
<StgValue><ssdm name="weight_load_22"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1645  %weight_load_23 = load float* %weight_addr_7, align 4

]]></Node>
<StgValue><ssdm name="weight_load_23"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="412" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.preheader.preheader:31  %tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 4, i4 %tmp_mid2_v)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="413" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:32  %weight_addr_8 = getelementptr [128 x float]* %weight, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="weight_addr_8"/></StgValue>
</operation>

<operation id="414" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:219  %tmp_222 = or i10 %tmp_190, 16

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="415" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:220  %tmp_223 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_222)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="416" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:221  %image_addr_64 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_223

]]></Node>
<StgValue><ssdm name="image_addr_64"/></StgValue>
</operation>

<operation id="417" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:222  %tmp_224 = or i10 %tmp_190, 17

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="418" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:223  %tmp_225 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_224)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="419" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:224  %image_addr_68 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_225

]]></Node>
<StgValue><ssdm name="image_addr_68"/></StgValue>
</operation>

<operation id="420" st_id="10" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:270  %tmp_10 = fadd float %tmp_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="421" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:281  %tmp_10_0_0_3 = fmul float %image_load_3, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_3"/></StgValue>
</operation>

<operation id="422" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:393  %weight_load_7 = load float* %weight_addr_7, align 4

]]></Node>
<StgValue><ssdm name="weight_load_7"/></StgValue>
</operation>

<operation id="423" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:494  %weight_load_8 = load float* %weight_addr_8, align 4

]]></Node>
<StgValue><ssdm name="weight_load_8"/></StgValue>
</operation>

<operation id="424" st_id="10" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:636  %tmp_11_1 = fadd float %tmp_10_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="425" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:642  %tmp_10_1_0_3 = fmul float %image_load_16, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_3"/></StgValue>
</operation>

<operation id="426" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:683  %tmp_11_2 = fadd float %tmp_10_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="427" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:689  %tmp_10_2_0_3 = fmul float %image_load_20, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_3"/></StgValue>
</operation>

<operation id="428" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:730  %tmp_11_3 = fadd float %tmp_10_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="429" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:736  %tmp_10_3_0_3 = fmul float %image_load_24, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_3"/></StgValue>
</operation>

<operation id="430" st_id="10" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:777  %tmp_11_4 = fadd float %tmp_10_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="431" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:780  %tmp_10_4_0_2 = fmul float %image_load_24, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_2"/></StgValue>
</operation>

<operation id="432" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:783  %tmp_10_4_0_3 = fmul float %image_load_28, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_3"/></StgValue>
</operation>

<operation id="433" st_id="10" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:824  %tmp_11_5 = fadd float %tmp_10_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="434" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:825  %tmp_10_5_0_1 = fmul float %image_load_24, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_1"/></StgValue>
</operation>

<operation id="435" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:827  %tmp_10_5_0_2 = fmul float %image_load_28, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_2"/></StgValue>
</operation>

<operation id="436" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:830  %tmp_10_5_0_3 = fmul float %image_load_32, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_3"/></StgValue>
</operation>

<operation id="437" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:870  %tmp_10_6 = fmul float %image_load_24, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_6"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:872  %tmp_10_6_0_1 = fmul float %image_load_28, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_6_0_1"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:874  %tmp_10_6_0_2 = fmul float %image_load_32, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_6_0_2"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:877  %tmp_10_6_0_3 = fmul float %image_load_36, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_6_0_3"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:917  %tmp_10_7 = fmul float %image_load_28, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_7"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:919  %tmp_10_7_0_1 = fmul float %image_load_32, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_7_0_1"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:921  %tmp_10_7_0_2 = fmul float %image_load_36, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_7_0_2"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:924  %tmp_10_7_0_3 = fmul float %image_load_40, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_7_0_3"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:964  %tmp_10_8 = fmul float %image_load_32, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_8"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:966  %tmp_10_8_0_1 = fmul float %image_load_36, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_8_0_1"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:968  %tmp_10_8_0_2 = fmul float %image_load_40, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_8_0_2"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1011  %tmp_10_9 = fmul float %image_load_36, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_9"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1013  %tmp_10_9_0_1 = fmul float %image_load_40, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_9_0_1"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1015  %tmp_10_9_0_2 = fmul float %image_load_44, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_9_0_2"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1058  %tmp_10_s = fmul float %image_load_40, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_s"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1060  %tmp_10_10_0_1 = fmul float %image_load_44, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_10_0_1"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1062  %tmp_10_10_0_2 = fmul float %image_load_48, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_10_0_2"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1105  %tmp_10_10 = fmul float %image_load_44, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_10"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1107  %tmp_10_11_0_1 = fmul float %image_load_48, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_11_0_1"/></StgValue>
</operation>

<operation id="456" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1109  %tmp_10_11_0_2 = fmul float %image_load_52, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_11_0_2"/></StgValue>
</operation>

<operation id="457" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1111  %image_load_56 = load float* %image_addr_56, align 4

]]></Node>
<StgValue><ssdm name="image_load_56"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1152  %tmp_10_11 = fmul float %image_load_48, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_11"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1154  %tmp_10_12_0_1 = fmul float %image_load_52, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_12_0_1"/></StgValue>
</operation>

<operation id="460" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1158  %image_load_60 = load float* %image_addr_60, align 4

]]></Node>
<StgValue><ssdm name="image_load_60"/></StgValue>
</operation>

<operation id="461" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1199  %tmp_10_12 = fmul float %image_load_52, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_12"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1205  %image_load_64 = load float* %image_addr_64, align 4

]]></Node>
<StgValue><ssdm name="image_load_64"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1252  %image_load_68 = load float* %image_addr_68, align 4

]]></Node>
<StgValue><ssdm name="image_load_68"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1645  %weight_load_23 = load float* %weight_addr_7, align 4

]]></Node>
<StgValue><ssdm name="weight_load_23"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1648  %weight_load_24 = load float* %weight_addr_8, align 4

]]></Node>
<StgValue><ssdm name="weight_load_24"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="466" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:33  %tmp_35 = add i7 -56, %tmp_mid2_cast4

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="467" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="7">
<![CDATA[
.preheader.preheader:34  %tmp_157_cast = zext i7 %tmp_35 to i64

]]></Node>
<StgValue><ssdm name="tmp_157_cast"/></StgValue>
</operation>

<operation id="468" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:35  %weight_addr_9 = getelementptr [128 x float]* %weight, i64 0, i64 %tmp_157_cast

]]></Node>
<StgValue><ssdm name="weight_addr_9"/></StgValue>
</operation>

<operation id="469" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:225  %tmp_226 = or i10 %tmp_190, 18

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="470" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:226  %tmp_227 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_226)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="471" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:227  %image_addr_72 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_227

]]></Node>
<StgValue><ssdm name="image_addr_72"/></StgValue>
</operation>

<operation id="472" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:228  %tmp_228 = or i10 %tmp_190, 19

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="473" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:229  %tmp_229 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_228)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="474" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:230  %image_addr_76 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_229

]]></Node>
<StgValue><ssdm name="image_addr_76"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:270  %tmp_10 = fadd float %tmp_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:494  %weight_load_8 = load float* %weight_addr_8, align 4

]]></Node>
<StgValue><ssdm name="weight_load_8"/></StgValue>
</operation>

<operation id="477" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:498  %weight_load_9 = load float* %weight_addr_9, align 4

]]></Node>
<StgValue><ssdm name="weight_load_9"/></StgValue>
</operation>

<operation id="478" st_id="11" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:636  %tmp_11_1 = fadd float %tmp_10_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="479" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:683  %tmp_11_2 = fadd float %tmp_10_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="480" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:689  %tmp_10_2_0_3 = fmul float %image_load_20, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_3"/></StgValue>
</operation>

<operation id="481" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:730  %tmp_11_3 = fadd float %tmp_10_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:736  %tmp_10_3_0_3 = fmul float %image_load_24, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_3"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:777  %tmp_11_4 = fadd float %tmp_10_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:783  %tmp_10_4_0_3 = fmul float %image_load_28, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_3"/></StgValue>
</operation>

<operation id="485" st_id="11" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:824  %tmp_11_5 = fadd float %tmp_10_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="486" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:830  %tmp_10_5_0_3 = fmul float %image_load_32, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_3"/></StgValue>
</operation>

<operation id="487" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:871  %tmp_11_6 = fadd float %tmp_10_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="488" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:874  %tmp_10_6_0_2 = fmul float %image_load_32, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_6_0_2"/></StgValue>
</operation>

<operation id="489" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:877  %tmp_10_6_0_3 = fmul float %image_load_36, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_6_0_3"/></StgValue>
</operation>

<operation id="490" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:918  %tmp_11_7 = fadd float %tmp_10_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="491" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:919  %tmp_10_7_0_1 = fmul float %image_load_32, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_7_0_1"/></StgValue>
</operation>

<operation id="492" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:921  %tmp_10_7_0_2 = fmul float %image_load_36, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_7_0_2"/></StgValue>
</operation>

<operation id="493" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:924  %tmp_10_7_0_3 = fmul float %image_load_40, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_7_0_3"/></StgValue>
</operation>

<operation id="494" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:964  %tmp_10_8 = fmul float %image_load_32, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_8"/></StgValue>
</operation>

<operation id="495" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:966  %tmp_10_8_0_1 = fmul float %image_load_36, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_8_0_1"/></StgValue>
</operation>

<operation id="496" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:968  %tmp_10_8_0_2 = fmul float %image_load_40, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_8_0_2"/></StgValue>
</operation>

<operation id="497" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:971  %tmp_10_8_0_3 = fmul float %image_load_44, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_8_0_3"/></StgValue>
</operation>

<operation id="498" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1011  %tmp_10_9 = fmul float %image_load_36, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_9"/></StgValue>
</operation>

<operation id="499" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1013  %tmp_10_9_0_1 = fmul float %image_load_40, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_9_0_1"/></StgValue>
</operation>

<operation id="500" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1015  %tmp_10_9_0_2 = fmul float %image_load_44, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_9_0_2"/></StgValue>
</operation>

<operation id="501" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1018  %tmp_10_9_0_3 = fmul float %image_load_48, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_9_0_3"/></StgValue>
</operation>

<operation id="502" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1058  %tmp_10_s = fmul float %image_load_40, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_s"/></StgValue>
</operation>

<operation id="503" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1060  %tmp_10_10_0_1 = fmul float %image_load_44, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_10_0_1"/></StgValue>
</operation>

<operation id="504" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1062  %tmp_10_10_0_2 = fmul float %image_load_48, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_10_0_2"/></StgValue>
</operation>

<operation id="505" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1105  %tmp_10_10 = fmul float %image_load_44, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_10"/></StgValue>
</operation>

<operation id="506" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1107  %tmp_10_11_0_1 = fmul float %image_load_48, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_11_0_1"/></StgValue>
</operation>

<operation id="507" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1109  %tmp_10_11_0_2 = fmul float %image_load_52, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_11_0_2"/></StgValue>
</operation>

<operation id="508" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1152  %tmp_10_11 = fmul float %image_load_48, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_11"/></StgValue>
</operation>

<operation id="509" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1154  %tmp_10_12_0_1 = fmul float %image_load_52, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_12_0_1"/></StgValue>
</operation>

<operation id="510" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1156  %tmp_10_12_0_2 = fmul float %image_load_56, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_12_0_2"/></StgValue>
</operation>

<operation id="511" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1199  %tmp_10_12 = fmul float %image_load_52, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_12"/></StgValue>
</operation>

<operation id="512" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1201  %tmp_10_13_0_1 = fmul float %image_load_56, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_13_0_1"/></StgValue>
</operation>

<operation id="513" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1203  %tmp_10_13_0_2 = fmul float %image_load_60, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_13_0_2"/></StgValue>
</operation>

<operation id="514" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1205  %image_load_64 = load float* %image_addr_64, align 4

]]></Node>
<StgValue><ssdm name="image_load_64"/></StgValue>
</operation>

<operation id="515" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1246  %tmp_10_13 = fmul float %image_load_56, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_13"/></StgValue>
</operation>

<operation id="516" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1248  %tmp_10_14_0_1 = fmul float %image_load_60, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_14_0_1"/></StgValue>
</operation>

<operation id="517" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1252  %image_load_68 = load float* %image_addr_68, align 4

]]></Node>
<StgValue><ssdm name="image_load_68"/></StgValue>
</operation>

<operation id="518" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1293  %tmp_10_14 = fmul float %image_load_60, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_14"/></StgValue>
</operation>

<operation id="519" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1299  %image_load_72 = load float* %image_addr_72, align 4

]]></Node>
<StgValue><ssdm name="image_load_72"/></StgValue>
</operation>

<operation id="520" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1346  %image_load_76 = load float* %image_addr_76, align 4

]]></Node>
<StgValue><ssdm name="image_load_76"/></StgValue>
</operation>

<operation id="521" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1648  %weight_load_24 = load float* %weight_addr_8, align 4

]]></Node>
<StgValue><ssdm name="weight_load_24"/></StgValue>
</operation>

<operation id="522" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1651  %weight_load_25 = load float* %weight_addr_9, align 4

]]></Node>
<StgValue><ssdm name="weight_load_25"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="523" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.preheader.preheader:36  %tmp_40 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 5, i4 %tmp_mid2_v)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="524" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:37  %weight_addr_10 = getelementptr [128 x float]* %weight, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="weight_addr_10"/></StgValue>
</operation>

<operation id="525" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:231  %tmp_230 = or i10 %tmp_190, 20

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="526" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:232  %tmp_231 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_230)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="527" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:233  %image_addr_80 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_231

]]></Node>
<StgValue><ssdm name="image_addr_80"/></StgValue>
</operation>

<operation id="528" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:234  %tmp_232 = or i10 %tmp_190, 21

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="529" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:235  %tmp_233 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_232)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="530" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:236  %image_addr_84 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_233

]]></Node>
<StgValue><ssdm name="image_addr_84"/></StgValue>
</operation>

<operation id="531" st_id="12" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:270  %tmp_10 = fadd float %tmp_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="532" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:498  %weight_load_9 = load float* %weight_addr_9, align 4

]]></Node>
<StgValue><ssdm name="weight_load_9"/></StgValue>
</operation>

<operation id="533" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:502  %weight_load_10 = load float* %weight_addr_10, align 4

]]></Node>
<StgValue><ssdm name="weight_load_10"/></StgValue>
</operation>

<operation id="534" st_id="12" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:636  %tmp_11_1 = fadd float %tmp_10_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="535" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:683  %tmp_11_2 = fadd float %tmp_10_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="536" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:730  %tmp_11_3 = fadd float %tmp_10_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="537" st_id="12" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:777  %tmp_11_4 = fadd float %tmp_10_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="538" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:783  %tmp_10_4_0_3 = fmul float %image_load_28, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_3"/></StgValue>
</operation>

<operation id="539" st_id="12" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:824  %tmp_11_5 = fadd float %tmp_10_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="540" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:830  %tmp_10_5_0_3 = fmul float %image_load_32, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_3"/></StgValue>
</operation>

<operation id="541" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:871  %tmp_11_6 = fadd float %tmp_10_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="542" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:877  %tmp_10_6_0_3 = fmul float %image_load_36, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_6_0_3"/></StgValue>
</operation>

<operation id="543" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:918  %tmp_11_7 = fadd float %tmp_10_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="544" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:924  %tmp_10_7_0_3 = fmul float %image_load_40, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_7_0_3"/></StgValue>
</operation>

<operation id="545" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:965  %tmp_11_8 = fadd float %tmp_10_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="546" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:968  %tmp_10_8_0_2 = fmul float %image_load_40, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_8_0_2"/></StgValue>
</operation>

<operation id="547" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:971  %tmp_10_8_0_3 = fmul float %image_load_44, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_8_0_3"/></StgValue>
</operation>

<operation id="548" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1012  %tmp_11_9 = fadd float %tmp_10_9, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="549" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1013  %tmp_10_9_0_1 = fmul float %image_load_40, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_9_0_1"/></StgValue>
</operation>

<operation id="550" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1015  %tmp_10_9_0_2 = fmul float %image_load_44, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_9_0_2"/></StgValue>
</operation>

<operation id="551" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1018  %tmp_10_9_0_3 = fmul float %image_load_48, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_9_0_3"/></StgValue>
</operation>

<operation id="552" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1058  %tmp_10_s = fmul float %image_load_40, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_s"/></StgValue>
</operation>

<operation id="553" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1060  %tmp_10_10_0_1 = fmul float %image_load_44, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_10_0_1"/></StgValue>
</operation>

<operation id="554" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1062  %tmp_10_10_0_2 = fmul float %image_load_48, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_10_0_2"/></StgValue>
</operation>

<operation id="555" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1065  %tmp_10_10_0_3 = fmul float %image_load_52, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_10_0_3"/></StgValue>
</operation>

<operation id="556" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1105  %tmp_10_10 = fmul float %image_load_44, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_10"/></StgValue>
</operation>

<operation id="557" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1107  %tmp_10_11_0_1 = fmul float %image_load_48, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_11_0_1"/></StgValue>
</operation>

<operation id="558" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1109  %tmp_10_11_0_2 = fmul float %image_load_52, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_11_0_2"/></StgValue>
</operation>

<operation id="559" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1112  %tmp_10_11_0_3 = fmul float %image_load_56, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_11_0_3"/></StgValue>
</operation>

<operation id="560" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1152  %tmp_10_11 = fmul float %image_load_48, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_11"/></StgValue>
</operation>

<operation id="561" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1154  %tmp_10_12_0_1 = fmul float %image_load_52, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_12_0_1"/></StgValue>
</operation>

<operation id="562" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1156  %tmp_10_12_0_2 = fmul float %image_load_56, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_12_0_2"/></StgValue>
</operation>

<operation id="563" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1199  %tmp_10_12 = fmul float %image_load_52, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_12"/></StgValue>
</operation>

<operation id="564" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1201  %tmp_10_13_0_1 = fmul float %image_load_56, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_13_0_1"/></StgValue>
</operation>

<operation id="565" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1203  %tmp_10_13_0_2 = fmul float %image_load_60, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_13_0_2"/></StgValue>
</operation>

<operation id="566" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1246  %tmp_10_13 = fmul float %image_load_56, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_13"/></StgValue>
</operation>

<operation id="567" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1248  %tmp_10_14_0_1 = fmul float %image_load_60, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_14_0_1"/></StgValue>
</operation>

<operation id="568" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1250  %tmp_10_14_0_2 = fmul float %image_load_64, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_14_0_2"/></StgValue>
</operation>

<operation id="569" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1293  %tmp_10_14 = fmul float %image_load_60, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_14"/></StgValue>
</operation>

<operation id="570" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1295  %tmp_10_15_0_1 = fmul float %image_load_64, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_15_0_1"/></StgValue>
</operation>

<operation id="571" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1297  %tmp_10_15_0_2 = fmul float %image_load_68, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_15_0_2"/></StgValue>
</operation>

<operation id="572" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1299  %image_load_72 = load float* %image_addr_72, align 4

]]></Node>
<StgValue><ssdm name="image_load_72"/></StgValue>
</operation>

<operation id="573" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1340  %tmp_10_15 = fmul float %image_load_64, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_15"/></StgValue>
</operation>

<operation id="574" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1342  %tmp_10_16_0_1 = fmul float %image_load_68, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_16_0_1"/></StgValue>
</operation>

<operation id="575" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1346  %image_load_76 = load float* %image_addr_76, align 4

]]></Node>
<StgValue><ssdm name="image_load_76"/></StgValue>
</operation>

<operation id="576" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1387  %tmp_10_16 = fmul float %image_load_68, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_16"/></StgValue>
</operation>

<operation id="577" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1393  %image_load_80 = load float* %image_addr_80, align 4

]]></Node>
<StgValue><ssdm name="image_load_80"/></StgValue>
</operation>

<operation id="578" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1440  %image_load_84 = load float* %image_addr_84, align 4

]]></Node>
<StgValue><ssdm name="image_load_84"/></StgValue>
</operation>

<operation id="579" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1651  %weight_load_25 = load float* %weight_addr_9, align 4

]]></Node>
<StgValue><ssdm name="weight_load_25"/></StgValue>
</operation>

<operation id="580" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1701  %weight_load_26 = load float* %weight_addr_10, align 4

]]></Node>
<StgValue><ssdm name="weight_load_26"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="581" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:38  %tmp_45 = add i7 -40, %tmp_mid2_cast4

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="582" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="7">
<![CDATA[
.preheader.preheader:39  %tmp_159_cast = zext i7 %tmp_45 to i64

]]></Node>
<StgValue><ssdm name="tmp_159_cast"/></StgValue>
</operation>

<operation id="583" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:40  %weight_addr_11 = getelementptr [128 x float]* %weight, i64 0, i64 %tmp_159_cast

]]></Node>
<StgValue><ssdm name="weight_addr_11"/></StgValue>
</operation>

<operation id="584" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:237  %tmp_234 = or i10 %tmp_190, 22

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="585" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:238  %tmp_235 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_234)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="586" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:239  %image_addr_88 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_235

]]></Node>
<StgValue><ssdm name="image_addr_88"/></StgValue>
</operation>

<operation id="587" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:240  %tmp_236 = or i10 %tmp_190, 23

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="588" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:241  %tmp_237 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_236)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="589" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:242  %image_addr_92 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_237

]]></Node>
<StgValue><ssdm name="image_addr_92"/></StgValue>
</operation>

<operation id="590" st_id="13" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:274  %tmp_11_0_0_1 = fadd float %tmp_10, %tmp_10_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_0_1"/></StgValue>
</operation>

<operation id="591" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:502  %weight_load_10 = load float* %weight_addr_10, align 4

]]></Node>
<StgValue><ssdm name="weight_load_10"/></StgValue>
</operation>

<operation id="592" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:506  %weight_load_11 = load float* %weight_addr_11, align 4

]]></Node>
<StgValue><ssdm name="weight_load_11"/></StgValue>
</operation>

<operation id="593" st_id="13" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:638  %tmp_11_1_0_1 = fadd float %tmp_11_1, %tmp_10_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_0_1"/></StgValue>
</operation>

<operation id="594" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:683  %tmp_11_2 = fadd float %tmp_10_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="595" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:730  %tmp_11_3 = fadd float %tmp_10_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="596" st_id="13" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:777  %tmp_11_4 = fadd float %tmp_10_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="597" st_id="13" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:824  %tmp_11_5 = fadd float %tmp_10_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="598" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:871  %tmp_11_6 = fadd float %tmp_10_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="599" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:877  %tmp_10_6_0_3 = fmul float %image_load_36, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_6_0_3"/></StgValue>
</operation>

<operation id="600" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:918  %tmp_11_7 = fadd float %tmp_10_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="601" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:924  %tmp_10_7_0_3 = fmul float %image_load_40, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_7_0_3"/></StgValue>
</operation>

<operation id="602" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:965  %tmp_11_8 = fadd float %tmp_10_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="603" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:971  %tmp_10_8_0_3 = fmul float %image_load_44, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_8_0_3"/></StgValue>
</operation>

<operation id="604" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1012  %tmp_11_9 = fadd float %tmp_10_9, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="605" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1018  %tmp_10_9_0_3 = fmul float %image_load_48, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_9_0_3"/></StgValue>
</operation>

<operation id="606" st_id="13" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1059  %tmp_11_s = fadd float %tmp_10_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="607" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1062  %tmp_10_10_0_2 = fmul float %image_load_48, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_10_0_2"/></StgValue>
</operation>

<operation id="608" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1065  %tmp_10_10_0_3 = fmul float %image_load_52, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_10_0_3"/></StgValue>
</operation>

<operation id="609" st_id="13" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1106  %tmp_11_10 = fadd float %tmp_10_10, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>

<operation id="610" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1107  %tmp_10_11_0_1 = fmul float %image_load_48, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_11_0_1"/></StgValue>
</operation>

<operation id="611" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1109  %tmp_10_11_0_2 = fmul float %image_load_52, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_11_0_2"/></StgValue>
</operation>

<operation id="612" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1112  %tmp_10_11_0_3 = fmul float %image_load_56, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_11_0_3"/></StgValue>
</operation>

<operation id="613" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1152  %tmp_10_11 = fmul float %image_load_48, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_11"/></StgValue>
</operation>

<operation id="614" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1154  %tmp_10_12_0_1 = fmul float %image_load_52, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_12_0_1"/></StgValue>
</operation>

<operation id="615" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1156  %tmp_10_12_0_2 = fmul float %image_load_56, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_12_0_2"/></StgValue>
</operation>

<operation id="616" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1159  %tmp_10_12_0_3 = fmul float %image_load_60, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_12_0_3"/></StgValue>
</operation>

<operation id="617" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1199  %tmp_10_12 = fmul float %image_load_52, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_12"/></StgValue>
</operation>

<operation id="618" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1201  %tmp_10_13_0_1 = fmul float %image_load_56, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_13_0_1"/></StgValue>
</operation>

<operation id="619" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1203  %tmp_10_13_0_2 = fmul float %image_load_60, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_13_0_2"/></StgValue>
</operation>

<operation id="620" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1206  %tmp_10_13_0_3 = fmul float %image_load_64, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_13_0_3"/></StgValue>
</operation>

<operation id="621" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1246  %tmp_10_13 = fmul float %image_load_56, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_13"/></StgValue>
</operation>

<operation id="622" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1248  %tmp_10_14_0_1 = fmul float %image_load_60, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_14_0_1"/></StgValue>
</operation>

<operation id="623" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1250  %tmp_10_14_0_2 = fmul float %image_load_64, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_14_0_2"/></StgValue>
</operation>

<operation id="624" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1293  %tmp_10_14 = fmul float %image_load_60, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_14"/></StgValue>
</operation>

<operation id="625" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1295  %tmp_10_15_0_1 = fmul float %image_load_64, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_15_0_1"/></StgValue>
</operation>

<operation id="626" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1297  %tmp_10_15_0_2 = fmul float %image_load_68, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_15_0_2"/></StgValue>
</operation>

<operation id="627" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1340  %tmp_10_15 = fmul float %image_load_64, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_15"/></StgValue>
</operation>

<operation id="628" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1342  %tmp_10_16_0_1 = fmul float %image_load_68, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_16_0_1"/></StgValue>
</operation>

<operation id="629" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1344  %tmp_10_16_0_2 = fmul float %image_load_72, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_16_0_2"/></StgValue>
</operation>

<operation id="630" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1387  %tmp_10_16 = fmul float %image_load_68, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_16"/></StgValue>
</operation>

<operation id="631" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1389  %tmp_10_17_0_1 = fmul float %image_load_72, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_17_0_1"/></StgValue>
</operation>

<operation id="632" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1391  %tmp_10_17_0_2 = fmul float %image_load_76, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_17_0_2"/></StgValue>
</operation>

<operation id="633" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1393  %image_load_80 = load float* %image_addr_80, align 4

]]></Node>
<StgValue><ssdm name="image_load_80"/></StgValue>
</operation>

<operation id="634" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1434  %tmp_10_17 = fmul float %image_load_72, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_17"/></StgValue>
</operation>

<operation id="635" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1436  %tmp_10_18_0_1 = fmul float %image_load_76, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_18_0_1"/></StgValue>
</operation>

<operation id="636" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1440  %image_load_84 = load float* %image_addr_84, align 4

]]></Node>
<StgValue><ssdm name="image_load_84"/></StgValue>
</operation>

<operation id="637" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1481  %tmp_10_18 = fmul float %image_load_76, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_18"/></StgValue>
</operation>

<operation id="638" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1487  %image_load_88 = load float* %image_addr_88, align 4

]]></Node>
<StgValue><ssdm name="image_load_88"/></StgValue>
</operation>

<operation id="639" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1534  %image_load_92 = load float* %image_addr_92, align 4

]]></Node>
<StgValue><ssdm name="image_load_92"/></StgValue>
</operation>

<operation id="640" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1701  %weight_load_26 = load float* %weight_addr_10, align 4

]]></Node>
<StgValue><ssdm name="weight_load_26"/></StgValue>
</operation>

<operation id="641" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1705  %weight_load_27 = load float* %weight_addr_11, align 4

]]></Node>
<StgValue><ssdm name="weight_load_27"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="642" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.preheader.preheader:41  %tmp_50 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 6, i4 %tmp_mid2_v)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="643" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:42  %weight_addr_12 = getelementptr [128 x float]* %weight, i64 0, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="weight_addr_12"/></StgValue>
</operation>

<operation id="644" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:243  %tmp_238 = or i10 %tmp_190, 24

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="645" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:244  %tmp_239 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_238)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="646" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:245  %image_addr_96 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_239

]]></Node>
<StgValue><ssdm name="image_addr_96"/></StgValue>
</operation>

<operation id="647" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:246  %tmp_240 = or i10 %tmp_190, 25

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="648" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:247  %tmp_241 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_240)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="649" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:248  %image_addr_100 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_241

]]></Node>
<StgValue><ssdm name="image_addr_100"/></StgValue>
</operation>

<operation id="650" st_id="14" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:274  %tmp_11_0_0_1 = fadd float %tmp_10, %tmp_10_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_0_1"/></StgValue>
</operation>

<operation id="651" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:506  %weight_load_11 = load float* %weight_addr_11, align 4

]]></Node>
<StgValue><ssdm name="weight_load_11"/></StgValue>
</operation>

<operation id="652" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:607  %weight_load_12 = load float* %weight_addr_12, align 4

]]></Node>
<StgValue><ssdm name="weight_load_12"/></StgValue>
</operation>

<operation id="653" st_id="14" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:638  %tmp_11_1_0_1 = fadd float %tmp_11_1, %tmp_10_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_0_1"/></StgValue>
</operation>

<operation id="654" st_id="14" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:685  %tmp_11_2_0_1 = fadd float %tmp_11_2, %tmp_10_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_0_1"/></StgValue>
</operation>

<operation id="655" st_id="14" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:732  %tmp_11_3_0_1 = fadd float %tmp_11_3, %tmp_10_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_0_1"/></StgValue>
</operation>

<operation id="656" st_id="14" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:777  %tmp_11_4 = fadd float %tmp_10_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="657" st_id="14" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:824  %tmp_11_5 = fadd float %tmp_10_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="658" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:871  %tmp_11_6 = fadd float %tmp_10_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="659" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:918  %tmp_11_7 = fadd float %tmp_10_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="660" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:965  %tmp_11_8 = fadd float %tmp_10_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="661" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:971  %tmp_10_8_0_3 = fmul float %image_load_44, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_8_0_3"/></StgValue>
</operation>

<operation id="662" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1012  %tmp_11_9 = fadd float %tmp_10_9, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="663" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1018  %tmp_10_9_0_3 = fmul float %image_load_48, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_9_0_3"/></StgValue>
</operation>

<operation id="664" st_id="14" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1059  %tmp_11_s = fadd float %tmp_10_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="665" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1065  %tmp_10_10_0_3 = fmul float %image_load_52, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_10_0_3"/></StgValue>
</operation>

<operation id="666" st_id="14" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1106  %tmp_11_10 = fadd float %tmp_10_10, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>

<operation id="667" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1112  %tmp_10_11_0_3 = fmul float %image_load_56, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_11_0_3"/></StgValue>
</operation>

<operation id="668" st_id="14" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1153  %tmp_11_11 = fadd float %tmp_10_11, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>

<operation id="669" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1156  %tmp_10_12_0_2 = fmul float %image_load_56, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_12_0_2"/></StgValue>
</operation>

<operation id="670" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1159  %tmp_10_12_0_3 = fmul float %image_load_60, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_12_0_3"/></StgValue>
</operation>

<operation id="671" st_id="14" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1200  %tmp_11_12 = fadd float %tmp_10_12, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>

<operation id="672" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1201  %tmp_10_13_0_1 = fmul float %image_load_56, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_13_0_1"/></StgValue>
</operation>

<operation id="673" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1203  %tmp_10_13_0_2 = fmul float %image_load_60, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_13_0_2"/></StgValue>
</operation>

<operation id="674" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1206  %tmp_10_13_0_3 = fmul float %image_load_64, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_13_0_3"/></StgValue>
</operation>

<operation id="675" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1246  %tmp_10_13 = fmul float %image_load_56, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_13"/></StgValue>
</operation>

<operation id="676" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1248  %tmp_10_14_0_1 = fmul float %image_load_60, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_14_0_1"/></StgValue>
</operation>

<operation id="677" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1250  %tmp_10_14_0_2 = fmul float %image_load_64, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_14_0_2"/></StgValue>
</operation>

<operation id="678" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1253  %tmp_10_14_0_3 = fmul float %image_load_68, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_14_0_3"/></StgValue>
</operation>

<operation id="679" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1293  %tmp_10_14 = fmul float %image_load_60, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_14"/></StgValue>
</operation>

<operation id="680" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1295  %tmp_10_15_0_1 = fmul float %image_load_64, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_15_0_1"/></StgValue>
</operation>

<operation id="681" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1297  %tmp_10_15_0_2 = fmul float %image_load_68, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_15_0_2"/></StgValue>
</operation>

<operation id="682" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1300  %tmp_10_15_0_3 = fmul float %image_load_72, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_15_0_3"/></StgValue>
</operation>

<operation id="683" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1340  %tmp_10_15 = fmul float %image_load_64, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_15"/></StgValue>
</operation>

<operation id="684" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1342  %tmp_10_16_0_1 = fmul float %image_load_68, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_16_0_1"/></StgValue>
</operation>

<operation id="685" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1344  %tmp_10_16_0_2 = fmul float %image_load_72, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_16_0_2"/></StgValue>
</operation>

<operation id="686" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1387  %tmp_10_16 = fmul float %image_load_68, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_16"/></StgValue>
</operation>

<operation id="687" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1389  %tmp_10_17_0_1 = fmul float %image_load_72, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_17_0_1"/></StgValue>
</operation>

<operation id="688" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1391  %tmp_10_17_0_2 = fmul float %image_load_76, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_17_0_2"/></StgValue>
</operation>

<operation id="689" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1434  %tmp_10_17 = fmul float %image_load_72, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_17"/></StgValue>
</operation>

<operation id="690" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1436  %tmp_10_18_0_1 = fmul float %image_load_76, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_18_0_1"/></StgValue>
</operation>

<operation id="691" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1438  %tmp_10_18_0_2 = fmul float %image_load_80, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_18_0_2"/></StgValue>
</operation>

<operation id="692" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1481  %tmp_10_18 = fmul float %image_load_76, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_18"/></StgValue>
</operation>

<operation id="693" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1483  %tmp_10_19_0_1 = fmul float %image_load_80, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_19_0_1"/></StgValue>
</operation>

<operation id="694" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1485  %tmp_10_19_0_2 = fmul float %image_load_84, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_19_0_2"/></StgValue>
</operation>

<operation id="695" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1487  %image_load_88 = load float* %image_addr_88, align 4

]]></Node>
<StgValue><ssdm name="image_load_88"/></StgValue>
</operation>

<operation id="696" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1528  %tmp_10_19 = fmul float %image_load_80, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_19"/></StgValue>
</operation>

<operation id="697" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1530  %tmp_10_20_0_1 = fmul float %image_load_84, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_20_0_1"/></StgValue>
</operation>

<operation id="698" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1534  %image_load_92 = load float* %image_addr_92, align 4

]]></Node>
<StgValue><ssdm name="image_load_92"/></StgValue>
</operation>

<operation id="699" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1575  %tmp_10_20 = fmul float %image_load_84, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_20"/></StgValue>
</operation>

<operation id="700" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1581  %image_load_96 = load float* %image_addr_96, align 4

]]></Node>
<StgValue><ssdm name="image_load_96"/></StgValue>
</operation>

<operation id="701" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1631  %image_load_100 = load float* %image_addr_100, align 4

]]></Node>
<StgValue><ssdm name="image_load_100"/></StgValue>
</operation>

<operation id="702" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1705  %weight_load_27 = load float* %weight_addr_11, align 4

]]></Node>
<StgValue><ssdm name="weight_load_27"/></StgValue>
</operation>

<operation id="703" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1708  %weight_load_28 = load float* %weight_addr_12, align 4

]]></Node>
<StgValue><ssdm name="weight_load_28"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="704" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader:43  %tmp_161_cast7 = sext i6 %tmp_15 to i7

]]></Node>
<StgValue><ssdm name="tmp_161_cast7"/></StgValue>
</operation>

<operation id="705" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="7">
<![CDATA[
.preheader.preheader:44  %tmp_161_cast = zext i7 %tmp_161_cast7 to i64

]]></Node>
<StgValue><ssdm name="tmp_161_cast"/></StgValue>
</operation>

<operation id="706" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:45  %weight_addr_13 = getelementptr [128 x float]* %weight, i64 0, i64 %tmp_161_cast

]]></Node>
<StgValue><ssdm name="weight_addr_13"/></StgValue>
</operation>

<operation id="707" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:249  %tmp_242 = or i10 %tmp_190, 26

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="708" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:250  %tmp_243 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_242)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="709" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:251  %image_addr_104 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="image_addr_104"/></StgValue>
</operation>

<operation id="710" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:252  %tmp_244 = or i10 %tmp_190, 27

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="711" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:253  %tmp_245 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_244)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="712" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:254  %image_addr_108 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_245

]]></Node>
<StgValue><ssdm name="image_addr_108"/></StgValue>
</operation>

<operation id="713" st_id="15" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:274  %tmp_11_0_0_1 = fadd float %tmp_10, %tmp_10_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_0_1"/></StgValue>
</operation>

<operation id="714" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:607  %weight_load_12 = load float* %weight_addr_12, align 4

]]></Node>
<StgValue><ssdm name="weight_load_12"/></StgValue>
</operation>

<operation id="715" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:611  %weight_load_13 = load float* %weight_addr_13, align 4

]]></Node>
<StgValue><ssdm name="weight_load_13"/></StgValue>
</operation>

<operation id="716" st_id="15" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:638  %tmp_11_1_0_1 = fadd float %tmp_11_1, %tmp_10_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_0_1"/></StgValue>
</operation>

<operation id="717" st_id="15" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:685  %tmp_11_2_0_1 = fadd float %tmp_11_2, %tmp_10_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_0_1"/></StgValue>
</operation>

<operation id="718" st_id="15" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:732  %tmp_11_3_0_1 = fadd float %tmp_11_3, %tmp_10_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_0_1"/></StgValue>
</operation>

<operation id="719" st_id="15" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:779  %tmp_11_4_0_1 = fadd float %tmp_11_4, %tmp_10_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_0_1"/></StgValue>
</operation>

<operation id="720" st_id="15" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:826  %tmp_11_5_0_1 = fadd float %tmp_11_5, %tmp_10_5_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_0_1"/></StgValue>
</operation>

<operation id="721" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:871  %tmp_11_6 = fadd float %tmp_10_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="722" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:918  %tmp_11_7 = fadd float %tmp_10_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="723" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:965  %tmp_11_8 = fadd float %tmp_10_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="724" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1012  %tmp_11_9 = fadd float %tmp_10_9, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="725" st_id="15" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1059  %tmp_11_s = fadd float %tmp_10_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="726" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1065  %tmp_10_10_0_3 = fmul float %image_load_52, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_10_0_3"/></StgValue>
</operation>

<operation id="727" st_id="15" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1106  %tmp_11_10 = fadd float %tmp_10_10, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>

<operation id="728" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1112  %tmp_10_11_0_3 = fmul float %image_load_56, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_11_0_3"/></StgValue>
</operation>

<operation id="729" st_id="15" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1153  %tmp_11_11 = fadd float %tmp_10_11, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>

<operation id="730" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1159  %tmp_10_12_0_3 = fmul float %image_load_60, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_12_0_3"/></StgValue>
</operation>

<operation id="731" st_id="15" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1200  %tmp_11_12 = fadd float %tmp_10_12, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>

<operation id="732" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1206  %tmp_10_13_0_3 = fmul float %image_load_64, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_13_0_3"/></StgValue>
</operation>

<operation id="733" st_id="15" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1247  %tmp_11_13 = fadd float %tmp_10_13, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>

<operation id="734" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1250  %tmp_10_14_0_2 = fmul float %image_load_64, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_14_0_2"/></StgValue>
</operation>

<operation id="735" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1253  %tmp_10_14_0_3 = fmul float %image_load_68, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_14_0_3"/></StgValue>
</operation>

<operation id="736" st_id="15" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1294  %tmp_11_14 = fadd float %tmp_10_14, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_14"/></StgValue>
</operation>

<operation id="737" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1295  %tmp_10_15_0_1 = fmul float %image_load_64, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_15_0_1"/></StgValue>
</operation>

<operation id="738" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1297  %tmp_10_15_0_2 = fmul float %image_load_68, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_15_0_2"/></StgValue>
</operation>

<operation id="739" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1300  %tmp_10_15_0_3 = fmul float %image_load_72, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_15_0_3"/></StgValue>
</operation>

<operation id="740" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1340  %tmp_10_15 = fmul float %image_load_64, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_15"/></StgValue>
</operation>

<operation id="741" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1342  %tmp_10_16_0_1 = fmul float %image_load_68, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_16_0_1"/></StgValue>
</operation>

<operation id="742" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1344  %tmp_10_16_0_2 = fmul float %image_load_72, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_16_0_2"/></StgValue>
</operation>

<operation id="743" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1347  %tmp_10_16_0_3 = fmul float %image_load_76, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_16_0_3"/></StgValue>
</operation>

<operation id="744" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1387  %tmp_10_16 = fmul float %image_load_68, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_16"/></StgValue>
</operation>

<operation id="745" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1389  %tmp_10_17_0_1 = fmul float %image_load_72, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_17_0_1"/></StgValue>
</operation>

<operation id="746" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1391  %tmp_10_17_0_2 = fmul float %image_load_76, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_17_0_2"/></StgValue>
</operation>

<operation id="747" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1394  %tmp_10_17_0_3 = fmul float %image_load_80, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_17_0_3"/></StgValue>
</operation>

<operation id="748" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1434  %tmp_10_17 = fmul float %image_load_72, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_17"/></StgValue>
</operation>

<operation id="749" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1436  %tmp_10_18_0_1 = fmul float %image_load_76, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_18_0_1"/></StgValue>
</operation>

<operation id="750" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1438  %tmp_10_18_0_2 = fmul float %image_load_80, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_18_0_2"/></StgValue>
</operation>

<operation id="751" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1481  %tmp_10_18 = fmul float %image_load_76, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_18"/></StgValue>
</operation>

<operation id="752" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1483  %tmp_10_19_0_1 = fmul float %image_load_80, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_19_0_1"/></StgValue>
</operation>

<operation id="753" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1485  %tmp_10_19_0_2 = fmul float %image_load_84, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_19_0_2"/></StgValue>
</operation>

<operation id="754" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1528  %tmp_10_19 = fmul float %image_load_80, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_19"/></StgValue>
</operation>

<operation id="755" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1530  %tmp_10_20_0_1 = fmul float %image_load_84, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_20_0_1"/></StgValue>
</operation>

<operation id="756" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1532  %tmp_10_20_0_2 = fmul float %image_load_88, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_20_0_2"/></StgValue>
</operation>

<operation id="757" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1575  %tmp_10_20 = fmul float %image_load_84, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_20"/></StgValue>
</operation>

<operation id="758" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1577  %tmp_10_21_0_1 = fmul float %image_load_88, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_21_0_1"/></StgValue>
</operation>

<operation id="759" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1579  %tmp_10_21_0_2 = fmul float %image_load_92, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_21_0_2"/></StgValue>
</operation>

<operation id="760" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1581  %image_load_96 = load float* %image_addr_96, align 4

]]></Node>
<StgValue><ssdm name="image_load_96"/></StgValue>
</operation>

<operation id="761" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1623  %tmp_10_21 = fmul float %image_load_88, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_21"/></StgValue>
</operation>

<operation id="762" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1626  %tmp_10_22_0_1 = fmul float %image_load_92, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_22_0_1"/></StgValue>
</operation>

<operation id="763" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1631  %image_load_100 = load float* %image_addr_100, align 4

]]></Node>
<StgValue><ssdm name="image_load_100"/></StgValue>
</operation>

<operation id="764" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1679  %tmp_10_22 = fmul float %image_load_92, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_22"/></StgValue>
</operation>

<operation id="765" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1685  %image_load_104 = load float* %image_addr_104, align 4

]]></Node>
<StgValue><ssdm name="image_load_104"/></StgValue>
</operation>

<operation id="766" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1708  %weight_load_28 = load float* %weight_addr_12, align 4

]]></Node>
<StgValue><ssdm name="weight_load_28"/></StgValue>
</operation>

<operation id="767" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1711  %weight_load_29 = load float* %weight_addr_13, align 4

]]></Node>
<StgValue><ssdm name="weight_load_29"/></StgValue>
</operation>

<operation id="768" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1739  %image_load_108 = load float* %image_addr_108, align 4

]]></Node>
<StgValue><ssdm name="image_load_108"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="769" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.preheader.preheader:46  %tmp_55 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 7, i4 %tmp_mid2_v)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="770" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:47  %weight_addr_14 = getelementptr [128 x float]* %weight, i64 0, i64 %tmp_55

]]></Node>
<StgValue><ssdm name="weight_addr_14"/></StgValue>
</operation>

<operation id="771" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:255  %tmp_246 = or i10 %tmp_190, 28

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="772" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:256  %tmp_247 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_246)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="773" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:257  %image_addr_112 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_247

]]></Node>
<StgValue><ssdm name="image_addr_112"/></StgValue>
</operation>

<operation id="774" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:258  %tmp_248 = or i10 %tmp_190, 29

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="775" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:259  %tmp_249 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_248)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="776" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:260  %image_addr_116 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_249

]]></Node>
<StgValue><ssdm name="image_addr_116"/></StgValue>
</operation>

<operation id="777" st_id="16" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:274  %tmp_11_0_0_1 = fadd float %tmp_10, %tmp_10_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_0_1"/></StgValue>
</operation>

<operation id="778" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:611  %weight_load_13 = load float* %weight_addr_13, align 4

]]></Node>
<StgValue><ssdm name="weight_load_13"/></StgValue>
</operation>

<operation id="779" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:615  %weight_load_14 = load float* %weight_addr_14, align 4

]]></Node>
<StgValue><ssdm name="weight_load_14"/></StgValue>
</operation>

<operation id="780" st_id="16" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:638  %tmp_11_1_0_1 = fadd float %tmp_11_1, %tmp_10_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_0_1"/></StgValue>
</operation>

<operation id="781" st_id="16" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:685  %tmp_11_2_0_1 = fadd float %tmp_11_2, %tmp_10_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_0_1"/></StgValue>
</operation>

<operation id="782" st_id="16" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:732  %tmp_11_3_0_1 = fadd float %tmp_11_3, %tmp_10_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_0_1"/></StgValue>
</operation>

<operation id="783" st_id="16" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:779  %tmp_11_4_0_1 = fadd float %tmp_11_4, %tmp_10_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_0_1"/></StgValue>
</operation>

<operation id="784" st_id="16" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:826  %tmp_11_5_0_1 = fadd float %tmp_11_5, %tmp_10_5_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_0_1"/></StgValue>
</operation>

<operation id="785" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:873  %tmp_11_6_0_1 = fadd float %tmp_11_6, %tmp_10_6_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_0_1"/></StgValue>
</operation>

<operation id="786" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:920  %tmp_11_7_0_1 = fadd float %tmp_11_7, %tmp_10_7_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_0_1"/></StgValue>
</operation>

<operation id="787" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:965  %tmp_11_8 = fadd float %tmp_10_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="788" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1012  %tmp_11_9 = fadd float %tmp_10_9, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="789" st_id="16" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1059  %tmp_11_s = fadd float %tmp_10_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="790" st_id="16" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1106  %tmp_11_10 = fadd float %tmp_10_10, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>

<operation id="791" st_id="16" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1153  %tmp_11_11 = fadd float %tmp_10_11, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>

<operation id="792" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1159  %tmp_10_12_0_3 = fmul float %image_load_60, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_12_0_3"/></StgValue>
</operation>

<operation id="793" st_id="16" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1200  %tmp_11_12 = fadd float %tmp_10_12, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>

<operation id="794" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1206  %tmp_10_13_0_3 = fmul float %image_load_64, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_13_0_3"/></StgValue>
</operation>

<operation id="795" st_id="16" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1247  %tmp_11_13 = fadd float %tmp_10_13, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>

<operation id="796" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1253  %tmp_10_14_0_3 = fmul float %image_load_68, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_14_0_3"/></StgValue>
</operation>

<operation id="797" st_id="16" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1294  %tmp_11_14 = fadd float %tmp_10_14, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_14"/></StgValue>
</operation>

<operation id="798" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1300  %tmp_10_15_0_3 = fmul float %image_load_72, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_15_0_3"/></StgValue>
</operation>

<operation id="799" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1341  %tmp_11_15 = fadd float %tmp_10_15, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_15"/></StgValue>
</operation>

<operation id="800" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1344  %tmp_10_16_0_2 = fmul float %image_load_72, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_16_0_2"/></StgValue>
</operation>

<operation id="801" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1347  %tmp_10_16_0_3 = fmul float %image_load_76, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_16_0_3"/></StgValue>
</operation>

<operation id="802" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1388  %tmp_11_16 = fadd float %tmp_10_16, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_16"/></StgValue>
</operation>

<operation id="803" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1389  %tmp_10_17_0_1 = fmul float %image_load_72, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_17_0_1"/></StgValue>
</operation>

<operation id="804" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1391  %tmp_10_17_0_2 = fmul float %image_load_76, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_17_0_2"/></StgValue>
</operation>

<operation id="805" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1394  %tmp_10_17_0_3 = fmul float %image_load_80, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_17_0_3"/></StgValue>
</operation>

<operation id="806" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1434  %tmp_10_17 = fmul float %image_load_72, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_17"/></StgValue>
</operation>

<operation id="807" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1436  %tmp_10_18_0_1 = fmul float %image_load_76, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_18_0_1"/></StgValue>
</operation>

<operation id="808" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1438  %tmp_10_18_0_2 = fmul float %image_load_80, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_18_0_2"/></StgValue>
</operation>

<operation id="809" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1441  %tmp_10_18_0_3 = fmul float %image_load_84, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_18_0_3"/></StgValue>
</operation>

<operation id="810" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1481  %tmp_10_18 = fmul float %image_load_76, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_18"/></StgValue>
</operation>

<operation id="811" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1483  %tmp_10_19_0_1 = fmul float %image_load_80, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_19_0_1"/></StgValue>
</operation>

<operation id="812" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1485  %tmp_10_19_0_2 = fmul float %image_load_84, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_19_0_2"/></StgValue>
</operation>

<operation id="813" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1488  %tmp_10_19_0_3 = fmul float %image_load_88, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_19_0_3"/></StgValue>
</operation>

<operation id="814" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1528  %tmp_10_19 = fmul float %image_load_80, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_19"/></StgValue>
</operation>

<operation id="815" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1530  %tmp_10_20_0_1 = fmul float %image_load_84, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_20_0_1"/></StgValue>
</operation>

<operation id="816" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1532  %tmp_10_20_0_2 = fmul float %image_load_88, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_20_0_2"/></StgValue>
</operation>

<operation id="817" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1575  %tmp_10_20 = fmul float %image_load_84, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_20"/></StgValue>
</operation>

<operation id="818" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1577  %tmp_10_21_0_1 = fmul float %image_load_88, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_21_0_1"/></StgValue>
</operation>

<operation id="819" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1579  %tmp_10_21_0_2 = fmul float %image_load_92, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_21_0_2"/></StgValue>
</operation>

<operation id="820" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1623  %tmp_10_21 = fmul float %image_load_88, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_21"/></StgValue>
</operation>

<operation id="821" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1626  %tmp_10_22_0_1 = fmul float %image_load_92, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_22_0_1"/></StgValue>
</operation>

<operation id="822" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1629  %tmp_10_22_0_2 = fmul float %image_load_96, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_22_0_2"/></StgValue>
</operation>

<operation id="823" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1679  %tmp_10_22 = fmul float %image_load_92, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_22"/></StgValue>
</operation>

<operation id="824" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1681  %tmp_10_23_0_1 = fmul float %image_load_96, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_23_0_1"/></StgValue>
</operation>

<operation id="825" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1683  %tmp_10_23_0_2 = fmul float %image_load_100, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_23_0_2"/></StgValue>
</operation>

<operation id="826" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1685  %image_load_104 = load float* %image_addr_104, align 4

]]></Node>
<StgValue><ssdm name="image_load_104"/></StgValue>
</operation>

<operation id="827" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1711  %weight_load_29 = load float* %weight_addr_13, align 4

]]></Node>
<StgValue><ssdm name="weight_load_29"/></StgValue>
</operation>

<operation id="828" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1714  %weight_load_30 = load float* %weight_addr_14, align 4

]]></Node>
<StgValue><ssdm name="weight_load_30"/></StgValue>
</operation>

<operation id="829" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1733  %tmp_10_23 = fmul float %image_load_96, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_23"/></StgValue>
</operation>

<operation id="830" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1735  %tmp_10_24_0_1 = fmul float %image_load_100, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_24_0_1"/></StgValue>
</operation>

<operation id="831" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1739  %image_load_108 = load float* %image_addr_108, align 4

]]></Node>
<StgValue><ssdm name="image_load_108"/></StgValue>
</operation>

<operation id="832" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1780  %tmp_10_24 = fmul float %image_load_100, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_24"/></StgValue>
</operation>

<operation id="833" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1786  %image_load_112 = load float* %image_addr_112, align 4

]]></Node>
<StgValue><ssdm name="image_load_112"/></StgValue>
</operation>

<operation id="834" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1833  %image_load_116 = load float* %image_addr_116, align 4

]]></Node>
<StgValue><ssdm name="image_load_116"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="835" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:8  %tmp_mid2_cast5 = zext i4 %tmp_mid2_v to i8

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast5"/></StgValue>
</operation>

<operation id="836" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:48  %tmp_60 = add i8 120, %tmp_mid2_cast5

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="837" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:49  %tmp_163_cast = zext i8 %tmp_60 to i64

]]></Node>
<StgValue><ssdm name="tmp_163_cast"/></StgValue>
</operation>

<operation id="838" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:50  %weight_addr_15 = getelementptr [128 x float]* %weight, i64 0, i64 %tmp_163_cast

]]></Node>
<StgValue><ssdm name="weight_addr_15"/></StgValue>
</operation>

<operation id="839" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:261  %tmp_250 = or i10 %tmp_190, 30

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="840" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:262  %tmp_251 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_250)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="841" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:263  %image_addr_120 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_251

]]></Node>
<StgValue><ssdm name="image_addr_120"/></StgValue>
</operation>

<operation id="842" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:264  %tmp_252 = or i10 %tmp_190, 31

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="843" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:265  %tmp_253 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_252)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="844" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:266  %image_addr_124 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_253

]]></Node>
<StgValue><ssdm name="image_addr_124"/></StgValue>
</operation>

<operation id="845" st_id="17" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:274  %tmp_11_0_0_1 = fadd float %tmp_10, %tmp_10_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_0_1"/></StgValue>
</operation>

<operation id="846" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:615  %weight_load_14 = load float* %weight_addr_14, align 4

]]></Node>
<StgValue><ssdm name="weight_load_14"/></StgValue>
</operation>

<operation id="847" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:619  %weight_load_15 = load float* %weight_addr_15, align 4

]]></Node>
<StgValue><ssdm name="weight_load_15"/></StgValue>
</operation>

<operation id="848" st_id="17" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:638  %tmp_11_1_0_1 = fadd float %tmp_11_1, %tmp_10_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_0_1"/></StgValue>
</operation>

<operation id="849" st_id="17" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:685  %tmp_11_2_0_1 = fadd float %tmp_11_2, %tmp_10_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_0_1"/></StgValue>
</operation>

<operation id="850" st_id="17" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:732  %tmp_11_3_0_1 = fadd float %tmp_11_3, %tmp_10_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_0_1"/></StgValue>
</operation>

<operation id="851" st_id="17" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:779  %tmp_11_4_0_1 = fadd float %tmp_11_4, %tmp_10_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_0_1"/></StgValue>
</operation>

<operation id="852" st_id="17" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:826  %tmp_11_5_0_1 = fadd float %tmp_11_5, %tmp_10_5_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_0_1"/></StgValue>
</operation>

<operation id="853" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:873  %tmp_11_6_0_1 = fadd float %tmp_11_6, %tmp_10_6_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_0_1"/></StgValue>
</operation>

<operation id="854" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:920  %tmp_11_7_0_1 = fadd float %tmp_11_7, %tmp_10_7_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_0_1"/></StgValue>
</operation>

<operation id="855" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:967  %tmp_11_8_0_1 = fadd float %tmp_11_8, %tmp_10_8_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_0_1"/></StgValue>
</operation>

<operation id="856" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1014  %tmp_11_9_0_1 = fadd float %tmp_11_9, %tmp_10_9_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_0_1"/></StgValue>
</operation>

<operation id="857" st_id="17" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1059  %tmp_11_s = fadd float %tmp_10_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="858" st_id="17" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1106  %tmp_11_10 = fadd float %tmp_10_10, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>

<operation id="859" st_id="17" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1153  %tmp_11_11 = fadd float %tmp_10_11, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>

<operation id="860" st_id="17" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1200  %tmp_11_12 = fadd float %tmp_10_12, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>

<operation id="861" st_id="17" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1247  %tmp_11_13 = fadd float %tmp_10_13, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>

<operation id="862" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1253  %tmp_10_14_0_3 = fmul float %image_load_68, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_14_0_3"/></StgValue>
</operation>

<operation id="863" st_id="17" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1294  %tmp_11_14 = fadd float %tmp_10_14, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_14"/></StgValue>
</operation>

<operation id="864" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1300  %tmp_10_15_0_3 = fmul float %image_load_72, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_15_0_3"/></StgValue>
</operation>

<operation id="865" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1341  %tmp_11_15 = fadd float %tmp_10_15, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_15"/></StgValue>
</operation>

<operation id="866" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1347  %tmp_10_16_0_3 = fmul float %image_load_76, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_16_0_3"/></StgValue>
</operation>

<operation id="867" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1388  %tmp_11_16 = fadd float %tmp_10_16, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_16"/></StgValue>
</operation>

<operation id="868" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1394  %tmp_10_17_0_3 = fmul float %image_load_80, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_17_0_3"/></StgValue>
</operation>

<operation id="869" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1435  %tmp_11_17 = fadd float %tmp_10_17, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_17"/></StgValue>
</operation>

<operation id="870" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1438  %tmp_10_18_0_2 = fmul float %image_load_80, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_18_0_2"/></StgValue>
</operation>

<operation id="871" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1441  %tmp_10_18_0_3 = fmul float %image_load_84, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_18_0_3"/></StgValue>
</operation>

<operation id="872" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1482  %tmp_11_18 = fadd float %tmp_10_18, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_18"/></StgValue>
</operation>

<operation id="873" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1483  %tmp_10_19_0_1 = fmul float %image_load_80, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_19_0_1"/></StgValue>
</operation>

<operation id="874" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1485  %tmp_10_19_0_2 = fmul float %image_load_84, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_19_0_2"/></StgValue>
</operation>

<operation id="875" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1488  %tmp_10_19_0_3 = fmul float %image_load_88, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_19_0_3"/></StgValue>
</operation>

<operation id="876" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1528  %tmp_10_19 = fmul float %image_load_80, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_19"/></StgValue>
</operation>

<operation id="877" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1530  %tmp_10_20_0_1 = fmul float %image_load_84, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_20_0_1"/></StgValue>
</operation>

<operation id="878" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1532  %tmp_10_20_0_2 = fmul float %image_load_88, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_20_0_2"/></StgValue>
</operation>

<operation id="879" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1535  %tmp_10_20_0_3 = fmul float %image_load_92, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_20_0_3"/></StgValue>
</operation>

<operation id="880" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1575  %tmp_10_20 = fmul float %image_load_84, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_10_20"/></StgValue>
</operation>

<operation id="881" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1577  %tmp_10_21_0_1 = fmul float %image_load_88, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_21_0_1"/></StgValue>
</operation>

<operation id="882" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1579  %tmp_10_21_0_2 = fmul float %image_load_92, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_21_0_2"/></StgValue>
</operation>

<operation id="883" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1582  %tmp_10_21_0_3 = fmul float %image_load_96, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_21_0_3"/></StgValue>
</operation>

<operation id="884" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1623  %tmp_10_21 = fmul float %image_load_88, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_21"/></StgValue>
</operation>

<operation id="885" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1626  %tmp_10_22_0_1 = fmul float %image_load_92, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_22_0_1"/></StgValue>
</operation>

<operation id="886" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1629  %tmp_10_22_0_2 = fmul float %image_load_96, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_22_0_2"/></StgValue>
</operation>

<operation id="887" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1679  %tmp_10_22 = fmul float %image_load_92, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_22"/></StgValue>
</operation>

<operation id="888" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1681  %tmp_10_23_0_1 = fmul float %image_load_96, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_23_0_1"/></StgValue>
</operation>

<operation id="889" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1683  %tmp_10_23_0_2 = fmul float %image_load_100, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_23_0_2"/></StgValue>
</operation>

<operation id="890" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1714  %weight_load_30 = load float* %weight_addr_14, align 4

]]></Node>
<StgValue><ssdm name="weight_load_30"/></StgValue>
</operation>

<operation id="891" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1718  %weight_load_31 = load float* %weight_addr_15, align 4

]]></Node>
<StgValue><ssdm name="weight_load_31"/></StgValue>
</operation>

<operation id="892" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1733  %tmp_10_23 = fmul float %image_load_96, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_23"/></StgValue>
</operation>

<operation id="893" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1735  %tmp_10_24_0_1 = fmul float %image_load_100, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_24_0_1"/></StgValue>
</operation>

<operation id="894" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1737  %tmp_10_24_0_2 = fmul float %image_load_104, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_24_0_2"/></StgValue>
</operation>

<operation id="895" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1780  %tmp_10_24 = fmul float %image_load_100, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_24"/></StgValue>
</operation>

<operation id="896" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1782  %tmp_10_25_0_1 = fmul float %image_load_104, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_25_0_1"/></StgValue>
</operation>

<operation id="897" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1784  %tmp_10_25_0_2 = fmul float %image_load_108, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_25_0_2"/></StgValue>
</operation>

<operation id="898" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1786  %image_load_112 = load float* %image_addr_112, align 4

]]></Node>
<StgValue><ssdm name="image_load_112"/></StgValue>
</operation>

<operation id="899" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1827  %tmp_10_25 = fmul float %image_load_104, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_25"/></StgValue>
</operation>

<operation id="900" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1829  %tmp_10_26_0_1 = fmul float %image_load_108, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_26_0_1"/></StgValue>
</operation>

<operation id="901" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1833  %image_load_116 = load float* %image_addr_116, align 4

]]></Node>
<StgValue><ssdm name="image_load_116"/></StgValue>
</operation>

<operation id="902" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1874  %tmp_10_26 = fmul float %image_load_108, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_26"/></StgValue>
</operation>

<operation id="903" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1880  %image_load_120 = load float* %image_addr_120, align 4

]]></Node>
<StgValue><ssdm name="image_load_120"/></StgValue>
</operation>

<operation id="904" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1927  %image_load_124 = load float* %image_addr_124, align 4

]]></Node>
<StgValue><ssdm name="image_load_124"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="905" st_id="18" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:278  %tmp_11_0_0_2 = fadd float %tmp_11_0_0_1, %tmp_10_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_0_2"/></StgValue>
</operation>

<operation id="906" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:283  %i_1 = add i5 1, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="907" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:284  %tmp_254 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="908" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader:285  %tmp_255 = zext i10 %tmp_254 to i64

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="909" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:286  %image_addr_4 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_255

]]></Node>
<StgValue><ssdm name="image_addr_4"/></StgValue>
</operation>

<operation id="910" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:287  %tmp_256 = or i10 %tmp_254, 1

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="911" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:288  %tmp_257 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_256)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="912" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:289  %image_addr_5 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_257

]]></Node>
<StgValue><ssdm name="image_addr_5"/></StgValue>
</operation>

<operation id="913" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:380  %image_load_4 = load float* %image_addr_4, align 4

]]></Node>
<StgValue><ssdm name="image_load_4"/></StgValue>
</operation>

<operation id="914" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:384  %image_load_5 = load float* %image_addr_5, align 4

]]></Node>
<StgValue><ssdm name="image_load_5"/></StgValue>
</operation>

<operation id="915" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:619  %weight_load_15 = load float* %weight_addr_15, align 4

]]></Node>
<StgValue><ssdm name="weight_load_15"/></StgValue>
</operation>

<operation id="916" st_id="18" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:640  %tmp_11_1_0_2 = fadd float %tmp_11_1_0_1, %tmp_10_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_0_2"/></StgValue>
</operation>

<operation id="917" st_id="18" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:685  %tmp_11_2_0_1 = fadd float %tmp_11_2, %tmp_10_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_0_1"/></StgValue>
</operation>

<operation id="918" st_id="18" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:732  %tmp_11_3_0_1 = fadd float %tmp_11_3, %tmp_10_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_0_1"/></StgValue>
</operation>

<operation id="919" st_id="18" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:779  %tmp_11_4_0_1 = fadd float %tmp_11_4, %tmp_10_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_0_1"/></StgValue>
</operation>

<operation id="920" st_id="18" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:826  %tmp_11_5_0_1 = fadd float %tmp_11_5, %tmp_10_5_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_0_1"/></StgValue>
</operation>

<operation id="921" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:873  %tmp_11_6_0_1 = fadd float %tmp_11_6, %tmp_10_6_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_0_1"/></StgValue>
</operation>

<operation id="922" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:920  %tmp_11_7_0_1 = fadd float %tmp_11_7, %tmp_10_7_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_0_1"/></StgValue>
</operation>

<operation id="923" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:967  %tmp_11_8_0_1 = fadd float %tmp_11_8, %tmp_10_8_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_0_1"/></StgValue>
</operation>

<operation id="924" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1014  %tmp_11_9_0_1 = fadd float %tmp_11_9, %tmp_10_9_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_0_1"/></StgValue>
</operation>

<operation id="925" st_id="18" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1061  %tmp_11_10_0_1 = fadd float %tmp_11_s, %tmp_10_10_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_0_1"/></StgValue>
</operation>

<operation id="926" st_id="18" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1108  %tmp_11_11_0_1 = fadd float %tmp_11_10, %tmp_10_11_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_0_1"/></StgValue>
</operation>

<operation id="927" st_id="18" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1153  %tmp_11_11 = fadd float %tmp_10_11, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>

<operation id="928" st_id="18" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1200  %tmp_11_12 = fadd float %tmp_10_12, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>

<operation id="929" st_id="18" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1247  %tmp_11_13 = fadd float %tmp_10_13, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>

<operation id="930" st_id="18" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1294  %tmp_11_14 = fadd float %tmp_10_14, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_14"/></StgValue>
</operation>

<operation id="931" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1341  %tmp_11_15 = fadd float %tmp_10_15, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_15"/></StgValue>
</operation>

<operation id="932" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1347  %tmp_10_16_0_3 = fmul float %image_load_76, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_16_0_3"/></StgValue>
</operation>

<operation id="933" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1388  %tmp_11_16 = fadd float %tmp_10_16, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_16"/></StgValue>
</operation>

<operation id="934" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1394  %tmp_10_17_0_3 = fmul float %image_load_80, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_17_0_3"/></StgValue>
</operation>

<operation id="935" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1435  %tmp_11_17 = fadd float %tmp_10_17, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_17"/></StgValue>
</operation>

<operation id="936" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1441  %tmp_10_18_0_3 = fmul float %image_load_84, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_18_0_3"/></StgValue>
</operation>

<operation id="937" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1482  %tmp_11_18 = fadd float %tmp_10_18, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_18"/></StgValue>
</operation>

<operation id="938" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1488  %tmp_10_19_0_3 = fmul float %image_load_88, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_19_0_3"/></StgValue>
</operation>

<operation id="939" st_id="18" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1529  %tmp_11_19 = fadd float %tmp_10_19, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_19"/></StgValue>
</operation>

<operation id="940" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1532  %tmp_10_20_0_2 = fmul float %image_load_88, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_20_0_2"/></StgValue>
</operation>

<operation id="941" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1535  %tmp_10_20_0_3 = fmul float %image_load_92, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_20_0_3"/></StgValue>
</operation>

<operation id="942" st_id="18" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1576  %tmp_11_20 = fadd float %tmp_10_20, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_20"/></StgValue>
</operation>

<operation id="943" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1577  %tmp_10_21_0_1 = fmul float %image_load_88, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_10_21_0_1"/></StgValue>
</operation>

<operation id="944" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1579  %tmp_10_21_0_2 = fmul float %image_load_92, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_21_0_2"/></StgValue>
</operation>

<operation id="945" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1582  %tmp_10_21_0_3 = fmul float %image_load_96, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_21_0_3"/></StgValue>
</operation>

<operation id="946" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1623  %tmp_10_21 = fmul float %image_load_88, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_21"/></StgValue>
</operation>

<operation id="947" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1626  %tmp_10_22_0_1 = fmul float %image_load_92, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_22_0_1"/></StgValue>
</operation>

<operation id="948" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1629  %tmp_10_22_0_2 = fmul float %image_load_96, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_22_0_2"/></StgValue>
</operation>

<operation id="949" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1633  %tmp_10_22_0_3 = fmul float %image_load_100, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_22_0_3"/></StgValue>
</operation>

<operation id="950" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1679  %tmp_10_22 = fmul float %image_load_92, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_22"/></StgValue>
</operation>

<operation id="951" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1681  %tmp_10_23_0_1 = fmul float %image_load_96, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_23_0_1"/></StgValue>
</operation>

<operation id="952" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1683  %tmp_10_23_0_2 = fmul float %image_load_100, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_23_0_2"/></StgValue>
</operation>

<operation id="953" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1686  %tmp_10_23_0_3 = fmul float %image_load_104, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_23_0_3"/></StgValue>
</operation>

<operation id="954" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader:1718  %weight_load_31 = load float* %weight_addr_15, align 4

]]></Node>
<StgValue><ssdm name="weight_load_31"/></StgValue>
</operation>

<operation id="955" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1733  %tmp_10_23 = fmul float %image_load_96, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_23"/></StgValue>
</operation>

<operation id="956" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1735  %tmp_10_24_0_1 = fmul float %image_load_100, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_24_0_1"/></StgValue>
</operation>

<operation id="957" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1737  %tmp_10_24_0_2 = fmul float %image_load_104, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_24_0_2"/></StgValue>
</operation>

<operation id="958" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1740  %tmp_10_24_0_3 = fmul float %image_load_108, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_24_0_3"/></StgValue>
</operation>

<operation id="959" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1780  %tmp_10_24 = fmul float %image_load_100, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_24"/></StgValue>
</operation>

<operation id="960" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1782  %tmp_10_25_0_1 = fmul float %image_load_104, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_25_0_1"/></StgValue>
</operation>

<operation id="961" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1784  %tmp_10_25_0_2 = fmul float %image_load_108, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_25_0_2"/></StgValue>
</operation>

<operation id="962" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1827  %tmp_10_25 = fmul float %image_load_104, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_25"/></StgValue>
</operation>

<operation id="963" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1829  %tmp_10_26_0_1 = fmul float %image_load_108, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_26_0_1"/></StgValue>
</operation>

<operation id="964" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1831  %tmp_10_26_0_2 = fmul float %image_load_112, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_26_0_2"/></StgValue>
</operation>

<operation id="965" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1874  %tmp_10_26 = fmul float %image_load_108, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_26"/></StgValue>
</operation>

<operation id="966" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1876  %tmp_10_27_0_1 = fmul float %image_load_112, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_27_0_1"/></StgValue>
</operation>

<operation id="967" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1878  %tmp_10_27_0_2 = fmul float %image_load_116, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_27_0_2"/></StgValue>
</operation>

<operation id="968" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1880  %image_load_120 = load float* %image_addr_120, align 4

]]></Node>
<StgValue><ssdm name="image_load_120"/></StgValue>
</operation>

<operation id="969" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1921  %tmp_10_27 = fmul float %image_load_112, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_27"/></StgValue>
</operation>

<operation id="970" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1923  %tmp_10_28_0_1 = fmul float %image_load_116, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_28_0_1"/></StgValue>
</operation>

<operation id="971" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1927  %image_load_124 = load float* %image_addr_124, align 4

]]></Node>
<StgValue><ssdm name="image_load_124"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="972" st_id="19" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:278  %tmp_11_0_0_2 = fadd float %tmp_11_0_0_1, %tmp_10_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_0_2"/></StgValue>
</operation>

<operation id="973" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:290  %tmp_258 = or i10 %tmp_254, 2

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="974" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:291  %tmp_259 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_258)

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="975" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:292  %image_addr_6 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_259

]]></Node>
<StgValue><ssdm name="image_addr_6"/></StgValue>
</operation>

<operation id="976" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:293  %tmp_260 = or i10 %tmp_254, 3

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="977" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:294  %tmp_261 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_260)

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="978" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:295  %image_addr_7 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_261

]]></Node>
<StgValue><ssdm name="image_addr_7"/></StgValue>
</operation>

<operation id="979" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:380  %image_load_4 = load float* %image_addr_4, align 4

]]></Node>
<StgValue><ssdm name="image_load_4"/></StgValue>
</operation>

<operation id="980" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:384  %image_load_5 = load float* %image_addr_5, align 4

]]></Node>
<StgValue><ssdm name="image_load_5"/></StgValue>
</operation>

<operation id="981" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:388  %image_load_6 = load float* %image_addr_6, align 4

]]></Node>
<StgValue><ssdm name="image_load_6"/></StgValue>
</operation>

<operation id="982" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:392  %image_load_7 = load float* %image_addr_7, align 4

]]></Node>
<StgValue><ssdm name="image_load_7"/></StgValue>
</operation>

<operation id="983" st_id="19" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:640  %tmp_11_1_0_2 = fadd float %tmp_11_1_0_1, %tmp_10_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_0_2"/></StgValue>
</operation>

<operation id="984" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:687  %tmp_11_2_0_2 = fadd float %tmp_11_2_0_1, %tmp_10_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_0_2"/></StgValue>
</operation>

<operation id="985" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:734  %tmp_11_3_0_2 = fadd float %tmp_11_3_0_1, %tmp_10_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_0_2"/></StgValue>
</operation>

<operation id="986" st_id="19" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:779  %tmp_11_4_0_1 = fadd float %tmp_11_4, %tmp_10_4_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_0_1"/></StgValue>
</operation>

<operation id="987" st_id="19" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:826  %tmp_11_5_0_1 = fadd float %tmp_11_5, %tmp_10_5_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_0_1"/></StgValue>
</operation>

<operation id="988" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:873  %tmp_11_6_0_1 = fadd float %tmp_11_6, %tmp_10_6_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_0_1"/></StgValue>
</operation>

<operation id="989" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:920  %tmp_11_7_0_1 = fadd float %tmp_11_7, %tmp_10_7_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_0_1"/></StgValue>
</operation>

<operation id="990" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:967  %tmp_11_8_0_1 = fadd float %tmp_11_8, %tmp_10_8_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_0_1"/></StgValue>
</operation>

<operation id="991" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1014  %tmp_11_9_0_1 = fadd float %tmp_11_9, %tmp_10_9_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_0_1"/></StgValue>
</operation>

<operation id="992" st_id="19" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1061  %tmp_11_10_0_1 = fadd float %tmp_11_s, %tmp_10_10_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_0_1"/></StgValue>
</operation>

<operation id="993" st_id="19" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1108  %tmp_11_11_0_1 = fadd float %tmp_11_10, %tmp_10_11_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_0_1"/></StgValue>
</operation>

<operation id="994" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1155  %tmp_11_12_0_1 = fadd float %tmp_11_11, %tmp_10_12_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_0_1"/></StgValue>
</operation>

<operation id="995" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1202  %tmp_11_13_0_1 = fadd float %tmp_11_12, %tmp_10_13_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_0_1"/></StgValue>
</operation>

<operation id="996" st_id="19" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1247  %tmp_11_13 = fadd float %tmp_10_13, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>

<operation id="997" st_id="19" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1294  %tmp_11_14 = fadd float %tmp_10_14, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_14"/></StgValue>
</operation>

<operation id="998" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1341  %tmp_11_15 = fadd float %tmp_10_15, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_15"/></StgValue>
</operation>

<operation id="999" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1388  %tmp_11_16 = fadd float %tmp_10_16, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_16"/></StgValue>
</operation>

<operation id="1000" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1435  %tmp_11_17 = fadd float %tmp_10_17, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_17"/></StgValue>
</operation>

<operation id="1001" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1441  %tmp_10_18_0_3 = fmul float %image_load_84, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_18_0_3"/></StgValue>
</operation>

<operation id="1002" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1482  %tmp_11_18 = fadd float %tmp_10_18, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_18"/></StgValue>
</operation>

<operation id="1003" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1488  %tmp_10_19_0_3 = fmul float %image_load_88, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_19_0_3"/></StgValue>
</operation>

<operation id="1004" st_id="19" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1529  %tmp_11_19 = fadd float %tmp_10_19, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_19"/></StgValue>
</operation>

<operation id="1005" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1535  %tmp_10_20_0_3 = fmul float %image_load_92, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_20_0_3"/></StgValue>
</operation>

<operation id="1006" st_id="19" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1576  %tmp_11_20 = fadd float %tmp_10_20, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_20"/></StgValue>
</operation>

<operation id="1007" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1582  %tmp_10_21_0_3 = fmul float %image_load_96, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_21_0_3"/></StgValue>
</operation>

<operation id="1008" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1624  %tmp_11_21 = fadd float %tmp_10_21, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_21"/></StgValue>
</operation>

<operation id="1009" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1629  %tmp_10_22_0_2 = fmul float %image_load_96, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_22_0_2"/></StgValue>
</operation>

<operation id="1010" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1633  %tmp_10_22_0_3 = fmul float %image_load_100, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_22_0_3"/></StgValue>
</operation>

<operation id="1011" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1680  %tmp_11_22 = fadd float %tmp_10_22, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_22"/></StgValue>
</operation>

<operation id="1012" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1681  %tmp_10_23_0_1 = fmul float %image_load_96, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_23_0_1"/></StgValue>
</operation>

<operation id="1013" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1683  %tmp_10_23_0_2 = fmul float %image_load_100, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_23_0_2"/></StgValue>
</operation>

<operation id="1014" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1686  %tmp_10_23_0_3 = fmul float %image_load_104, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_23_0_3"/></StgValue>
</operation>

<operation id="1015" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1733  %tmp_10_23 = fmul float %image_load_96, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_23"/></StgValue>
</operation>

<operation id="1016" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1735  %tmp_10_24_0_1 = fmul float %image_load_100, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_24_0_1"/></StgValue>
</operation>

<operation id="1017" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1737  %tmp_10_24_0_2 = fmul float %image_load_104, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_24_0_2"/></StgValue>
</operation>

<operation id="1018" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1740  %tmp_10_24_0_3 = fmul float %image_load_108, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_24_0_3"/></StgValue>
</operation>

<operation id="1019" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1780  %tmp_10_24 = fmul float %image_load_100, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_24"/></StgValue>
</operation>

<operation id="1020" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1782  %tmp_10_25_0_1 = fmul float %image_load_104, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_25_0_1"/></StgValue>
</operation>

<operation id="1021" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1784  %tmp_10_25_0_2 = fmul float %image_load_108, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_25_0_2"/></StgValue>
</operation>

<operation id="1022" st_id="19" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1787  %tmp_10_25_0_3 = fmul float %image_load_112, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_25_0_3"/></StgValue>
</operation>

<operation id="1023" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1827  %tmp_10_25 = fmul float %image_load_104, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_25"/></StgValue>
</operation>

<operation id="1024" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1829  %tmp_10_26_0_1 = fmul float %image_load_108, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_26_0_1"/></StgValue>
</operation>

<operation id="1025" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1831  %tmp_10_26_0_2 = fmul float %image_load_112, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_26_0_2"/></StgValue>
</operation>

<operation id="1026" st_id="19" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1834  %tmp_10_26_0_3 = fmul float %image_load_116, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_26_0_3"/></StgValue>
</operation>

<operation id="1027" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1874  %tmp_10_26 = fmul float %image_load_108, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_26"/></StgValue>
</operation>

<operation id="1028" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1876  %tmp_10_27_0_1 = fmul float %image_load_112, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_27_0_1"/></StgValue>
</operation>

<operation id="1029" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1878  %tmp_10_27_0_2 = fmul float %image_load_116, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_27_0_2"/></StgValue>
</operation>

<operation id="1030" st_id="19" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1881  %tmp_10_27_0_3 = fmul float %image_load_120, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_27_0_3"/></StgValue>
</operation>

<operation id="1031" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1921  %tmp_10_27 = fmul float %image_load_112, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_27"/></StgValue>
</operation>

<operation id="1032" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1923  %tmp_10_28_0_1 = fmul float %image_load_116, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_28_0_1"/></StgValue>
</operation>

<operation id="1033" st_id="19" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1925  %tmp_10_28_0_2 = fmul float %image_load_120, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_28_0_2"/></StgValue>
</operation>

<operation id="1034" st_id="19" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1928  %tmp_10_28_0_3 = fmul float %image_load_124, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_28_0_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1035" st_id="20" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:278  %tmp_11_0_0_2 = fadd float %tmp_11_0_0_1, %tmp_10_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_0_2"/></StgValue>
</operation>

<operation id="1036" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:296  %tmp_262 = or i10 %tmp_254, 4

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="1037" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:297  %tmp_263 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_262)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="1038" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:298  %image_addr_17 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_263

]]></Node>
<StgValue><ssdm name="image_addr_17"/></StgValue>
</operation>

<operation id="1039" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:299  %tmp_264 = or i10 %tmp_254, 5

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="1040" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:300  %tmp_265 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_264)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="1041" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:301  %image_addr_21 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_265

]]></Node>
<StgValue><ssdm name="image_addr_21"/></StgValue>
</operation>

<operation id="1042" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:382  %tmp_10_0_1 = fmul float %image_load_4, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_0_1"/></StgValue>
</operation>

<operation id="1043" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:386  %tmp_10_0_1_1 = fmul float %image_load_5, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_1"/></StgValue>
</operation>

<operation id="1044" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:388  %image_load_6 = load float* %image_addr_6, align 4

]]></Node>
<StgValue><ssdm name="image_load_6"/></StgValue>
</operation>

<operation id="1045" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:392  %image_load_7 = load float* %image_addr_7, align 4

]]></Node>
<StgValue><ssdm name="image_load_7"/></StgValue>
</operation>

<operation id="1046" st_id="20" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:640  %tmp_11_1_0_2 = fadd float %tmp_11_1_0_1, %tmp_10_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_0_2"/></StgValue>
</operation>

<operation id="1047" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:644  %tmp_10_1_1 = fmul float %image_load_5, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_1_1"/></StgValue>
</operation>

<operation id="1048" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:650  %image_load_17 = load float* %image_addr_17, align 4

]]></Node>
<StgValue><ssdm name="image_load_17"/></StgValue>
</operation>

<operation id="1049" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:687  %tmp_11_2_0_2 = fadd float %tmp_11_2_0_1, %tmp_10_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_0_2"/></StgValue>
</operation>

<operation id="1050" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:697  %image_load_21 = load float* %image_addr_21, align 4

]]></Node>
<StgValue><ssdm name="image_load_21"/></StgValue>
</operation>

<operation id="1051" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:734  %tmp_11_3_0_2 = fadd float %tmp_11_3_0_1, %tmp_10_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_0_2"/></StgValue>
</operation>

<operation id="1052" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:781  %tmp_11_4_0_2 = fadd float %tmp_11_4_0_1, %tmp_10_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_0_2"/></StgValue>
</operation>

<operation id="1053" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:828  %tmp_11_5_0_2 = fadd float %tmp_11_5_0_1, %tmp_10_5_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_0_2"/></StgValue>
</operation>

<operation id="1054" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:873  %tmp_11_6_0_1 = fadd float %tmp_11_6, %tmp_10_6_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_0_1"/></StgValue>
</operation>

<operation id="1055" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:920  %tmp_11_7_0_1 = fadd float %tmp_11_7, %tmp_10_7_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_0_1"/></StgValue>
</operation>

<operation id="1056" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:967  %tmp_11_8_0_1 = fadd float %tmp_11_8, %tmp_10_8_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_0_1"/></StgValue>
</operation>

<operation id="1057" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1014  %tmp_11_9_0_1 = fadd float %tmp_11_9, %tmp_10_9_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_0_1"/></StgValue>
</operation>

<operation id="1058" st_id="20" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1061  %tmp_11_10_0_1 = fadd float %tmp_11_s, %tmp_10_10_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_0_1"/></StgValue>
</operation>

<operation id="1059" st_id="20" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1108  %tmp_11_11_0_1 = fadd float %tmp_11_10, %tmp_10_11_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_0_1"/></StgValue>
</operation>

<operation id="1060" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1155  %tmp_11_12_0_1 = fadd float %tmp_11_11, %tmp_10_12_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_0_1"/></StgValue>
</operation>

<operation id="1061" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1202  %tmp_11_13_0_1 = fadd float %tmp_11_12, %tmp_10_13_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_0_1"/></StgValue>
</operation>

<operation id="1062" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1249  %tmp_11_14_0_1 = fadd float %tmp_11_13, %tmp_10_14_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_0_1"/></StgValue>
</operation>

<operation id="1063" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1296  %tmp_11_15_0_1 = fadd float %tmp_11_14, %tmp_10_15_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_0_1"/></StgValue>
</operation>

<operation id="1064" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1341  %tmp_11_15 = fadd float %tmp_10_15, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_15"/></StgValue>
</operation>

<operation id="1065" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1388  %tmp_11_16 = fadd float %tmp_10_16, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_16"/></StgValue>
</operation>

<operation id="1066" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1435  %tmp_11_17 = fadd float %tmp_10_17, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_17"/></StgValue>
</operation>

<operation id="1067" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1482  %tmp_11_18 = fadd float %tmp_10_18, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_18"/></StgValue>
</operation>

<operation id="1068" st_id="20" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1529  %tmp_11_19 = fadd float %tmp_10_19, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_19"/></StgValue>
</operation>

<operation id="1069" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1535  %tmp_10_20_0_3 = fmul float %image_load_92, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_20_0_3"/></StgValue>
</operation>

<operation id="1070" st_id="20" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1576  %tmp_11_20 = fadd float %tmp_10_20, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_20"/></StgValue>
</operation>

<operation id="1071" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1582  %tmp_10_21_0_3 = fmul float %image_load_96, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_21_0_3"/></StgValue>
</operation>

<operation id="1072" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1624  %tmp_11_21 = fadd float %tmp_10_21, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_21"/></StgValue>
</operation>

<operation id="1073" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1633  %tmp_10_22_0_3 = fmul float %image_load_100, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_22_0_3"/></StgValue>
</operation>

<operation id="1074" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1680  %tmp_11_22 = fadd float %tmp_10_22, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_22"/></StgValue>
</operation>

<operation id="1075" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1686  %tmp_10_23_0_3 = fmul float %image_load_104, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_23_0_3"/></StgValue>
</operation>

<operation id="1076" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1734  %tmp_11_23 = fadd float %tmp_10_23, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_23"/></StgValue>
</operation>

<operation id="1077" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1737  %tmp_10_24_0_2 = fmul float %image_load_104, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_24_0_2"/></StgValue>
</operation>

<operation id="1078" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1740  %tmp_10_24_0_3 = fmul float %image_load_108, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_24_0_3"/></StgValue>
</operation>

<operation id="1079" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1781  %tmp_11_24 = fadd float %tmp_10_24, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_24"/></StgValue>
</operation>

<operation id="1080" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1782  %tmp_10_25_0_1 = fmul float %image_load_104, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_25_0_1"/></StgValue>
</operation>

<operation id="1081" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1784  %tmp_10_25_0_2 = fmul float %image_load_108, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_25_0_2"/></StgValue>
</operation>

<operation id="1082" st_id="20" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1787  %tmp_10_25_0_3 = fmul float %image_load_112, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_25_0_3"/></StgValue>
</operation>

<operation id="1083" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1827  %tmp_10_25 = fmul float %image_load_104, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_25"/></StgValue>
</operation>

<operation id="1084" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1829  %tmp_10_26_0_1 = fmul float %image_load_108, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_26_0_1"/></StgValue>
</operation>

<operation id="1085" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1831  %tmp_10_26_0_2 = fmul float %image_load_112, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_26_0_2"/></StgValue>
</operation>

<operation id="1086" st_id="20" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1834  %tmp_10_26_0_3 = fmul float %image_load_116, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_26_0_3"/></StgValue>
</operation>

<operation id="1087" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1874  %tmp_10_26 = fmul float %image_load_108, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_26"/></StgValue>
</operation>

<operation id="1088" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1876  %tmp_10_27_0_1 = fmul float %image_load_112, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_27_0_1"/></StgValue>
</operation>

<operation id="1089" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1878  %tmp_10_27_0_2 = fmul float %image_load_116, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_27_0_2"/></StgValue>
</operation>

<operation id="1090" st_id="20" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1881  %tmp_10_27_0_3 = fmul float %image_load_120, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_27_0_3"/></StgValue>
</operation>

<operation id="1091" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1921  %tmp_10_27 = fmul float %image_load_112, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_27"/></StgValue>
</operation>

<operation id="1092" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1923  %tmp_10_28_0_1 = fmul float %image_load_116, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_28_0_1"/></StgValue>
</operation>

<operation id="1093" st_id="20" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1925  %tmp_10_28_0_2 = fmul float %image_load_120, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_28_0_2"/></StgValue>
</operation>

<operation id="1094" st_id="20" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1928  %tmp_10_28_0_3 = fmul float %image_load_124, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_28_0_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1095" st_id="21" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:278  %tmp_11_0_0_2 = fadd float %tmp_11_0_0_1, %tmp_10_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_0_2"/></StgValue>
</operation>

<operation id="1096" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:302  %tmp_266 = or i10 %tmp_254, 6

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="1097" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:303  %tmp_267 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_266)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="1098" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:304  %image_addr_25 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_267

]]></Node>
<StgValue><ssdm name="image_addr_25"/></StgValue>
</operation>

<operation id="1099" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:305  %tmp_268 = or i10 %tmp_254, 7

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="1100" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:306  %tmp_269 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_268)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1101" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:307  %image_addr_29 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_269

]]></Node>
<StgValue><ssdm name="image_addr_29"/></StgValue>
</operation>

<operation id="1102" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:382  %tmp_10_0_1 = fmul float %image_load_4, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_0_1"/></StgValue>
</operation>

<operation id="1103" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:386  %tmp_10_0_1_1 = fmul float %image_load_5, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_1"/></StgValue>
</operation>

<operation id="1104" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:390  %tmp_10_0_1_2 = fmul float %image_load_6, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_2"/></StgValue>
</operation>

<operation id="1105" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:394  %tmp_10_0_1_3 = fmul float %image_load_7, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_3"/></StgValue>
</operation>

<operation id="1106" st_id="21" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:640  %tmp_11_1_0_2 = fadd float %tmp_11_1_0_1, %tmp_10_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_0_2"/></StgValue>
</operation>

<operation id="1107" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:644  %tmp_10_1_1 = fmul float %image_load_5, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_1_1"/></StgValue>
</operation>

<operation id="1108" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:646  %tmp_10_1_1_1 = fmul float %image_load_6, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_1"/></StgValue>
</operation>

<operation id="1109" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:648  %tmp_10_1_1_2 = fmul float %image_load_7, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_2"/></StgValue>
</operation>

<operation id="1110" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:650  %image_load_17 = load float* %image_addr_17, align 4

]]></Node>
<StgValue><ssdm name="image_load_17"/></StgValue>
</operation>

<operation id="1111" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:687  %tmp_11_2_0_2 = fadd float %tmp_11_2_0_1, %tmp_10_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_0_2"/></StgValue>
</operation>

<operation id="1112" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:691  %tmp_10_2_1 = fmul float %image_load_6, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_2_1"/></StgValue>
</operation>

<operation id="1113" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:693  %tmp_10_2_1_1 = fmul float %image_load_7, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_1"/></StgValue>
</operation>

<operation id="1114" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:697  %image_load_21 = load float* %image_addr_21, align 4

]]></Node>
<StgValue><ssdm name="image_load_21"/></StgValue>
</operation>

<operation id="1115" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:734  %tmp_11_3_0_2 = fadd float %tmp_11_3_0_1, %tmp_10_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_0_2"/></StgValue>
</operation>

<operation id="1116" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:738  %tmp_10_3_1 = fmul float %image_load_7, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_3_1"/></StgValue>
</operation>

<operation id="1117" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:744  %image_load_25 = load float* %image_addr_25, align 4

]]></Node>
<StgValue><ssdm name="image_load_25"/></StgValue>
</operation>

<operation id="1118" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:781  %tmp_11_4_0_2 = fadd float %tmp_11_4_0_1, %tmp_10_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_0_2"/></StgValue>
</operation>

<operation id="1119" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:791  %image_load_29 = load float* %image_addr_29, align 4

]]></Node>
<StgValue><ssdm name="image_load_29"/></StgValue>
</operation>

<operation id="1120" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:828  %tmp_11_5_0_2 = fadd float %tmp_11_5_0_1, %tmp_10_5_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_0_2"/></StgValue>
</operation>

<operation id="1121" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:875  %tmp_11_6_0_2 = fadd float %tmp_11_6_0_1, %tmp_10_6_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_0_2"/></StgValue>
</operation>

<operation id="1122" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:922  %tmp_11_7_0_2 = fadd float %tmp_11_7_0_1, %tmp_10_7_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_0_2"/></StgValue>
</operation>

<operation id="1123" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:967  %tmp_11_8_0_1 = fadd float %tmp_11_8, %tmp_10_8_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_0_1"/></StgValue>
</operation>

<operation id="1124" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1014  %tmp_11_9_0_1 = fadd float %tmp_11_9, %tmp_10_9_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_0_1"/></StgValue>
</operation>

<operation id="1125" st_id="21" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1061  %tmp_11_10_0_1 = fadd float %tmp_11_s, %tmp_10_10_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_0_1"/></StgValue>
</operation>

<operation id="1126" st_id="21" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1108  %tmp_11_11_0_1 = fadd float %tmp_11_10, %tmp_10_11_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_0_1"/></StgValue>
</operation>

<operation id="1127" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1155  %tmp_11_12_0_1 = fadd float %tmp_11_11, %tmp_10_12_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_0_1"/></StgValue>
</operation>

<operation id="1128" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1202  %tmp_11_13_0_1 = fadd float %tmp_11_12, %tmp_10_13_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_0_1"/></StgValue>
</operation>

<operation id="1129" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1249  %tmp_11_14_0_1 = fadd float %tmp_11_13, %tmp_10_14_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_0_1"/></StgValue>
</operation>

<operation id="1130" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1296  %tmp_11_15_0_1 = fadd float %tmp_11_14, %tmp_10_15_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_0_1"/></StgValue>
</operation>

<operation id="1131" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1343  %tmp_11_16_0_1 = fadd float %tmp_11_15, %tmp_10_16_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_0_1"/></StgValue>
</operation>

<operation id="1132" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1390  %tmp_11_17_0_1 = fadd float %tmp_11_16, %tmp_10_17_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_0_1"/></StgValue>
</operation>

<operation id="1133" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1435  %tmp_11_17 = fadd float %tmp_10_17, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_17"/></StgValue>
</operation>

<operation id="1134" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1482  %tmp_11_18 = fadd float %tmp_10_18, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_18"/></StgValue>
</operation>

<operation id="1135" st_id="21" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1529  %tmp_11_19 = fadd float %tmp_10_19, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_19"/></StgValue>
</operation>

<operation id="1136" st_id="21" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1576  %tmp_11_20 = fadd float %tmp_10_20, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_20"/></StgValue>
</operation>

<operation id="1137" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1624  %tmp_11_21 = fadd float %tmp_10_21, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_21"/></StgValue>
</operation>

<operation id="1138" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1633  %tmp_10_22_0_3 = fmul float %image_load_100, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_22_0_3"/></StgValue>
</operation>

<operation id="1139" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1680  %tmp_11_22 = fadd float %tmp_10_22, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_22"/></StgValue>
</operation>

<operation id="1140" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1686  %tmp_10_23_0_3 = fmul float %image_load_104, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_23_0_3"/></StgValue>
</operation>

<operation id="1141" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1734  %tmp_11_23 = fadd float %tmp_10_23, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_23"/></StgValue>
</operation>

<operation id="1142" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1740  %tmp_10_24_0_3 = fmul float %image_load_108, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_24_0_3"/></StgValue>
</operation>

<operation id="1143" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1781  %tmp_11_24 = fadd float %tmp_10_24, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_24"/></StgValue>
</operation>

<operation id="1144" st_id="21" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1787  %tmp_10_25_0_3 = fmul float %image_load_112, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_25_0_3"/></StgValue>
</operation>

<operation id="1145" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1828  %tmp_11_25 = fadd float %tmp_10_25, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_25"/></StgValue>
</operation>

<operation id="1146" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1831  %tmp_10_26_0_2 = fmul float %image_load_112, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_26_0_2"/></StgValue>
</operation>

<operation id="1147" st_id="21" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1834  %tmp_10_26_0_3 = fmul float %image_load_116, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_26_0_3"/></StgValue>
</operation>

<operation id="1148" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1875  %tmp_11_26 = fadd float %tmp_10_26, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_26"/></StgValue>
</operation>

<operation id="1149" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1876  %tmp_10_27_0_1 = fmul float %image_load_112, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_27_0_1"/></StgValue>
</operation>

<operation id="1150" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1878  %tmp_10_27_0_2 = fmul float %image_load_116, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_27_0_2"/></StgValue>
</operation>

<operation id="1151" st_id="21" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1881  %tmp_10_27_0_3 = fmul float %image_load_120, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_27_0_3"/></StgValue>
</operation>

<operation id="1152" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1921  %tmp_10_27 = fmul float %image_load_112, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_10_27"/></StgValue>
</operation>

<operation id="1153" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1923  %tmp_10_28_0_1 = fmul float %image_load_116, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_28_0_1"/></StgValue>
</operation>

<operation id="1154" st_id="21" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1925  %tmp_10_28_0_2 = fmul float %image_load_120, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_28_0_2"/></StgValue>
</operation>

<operation id="1155" st_id="21" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1928  %tmp_10_28_0_3 = fmul float %image_load_124, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_28_0_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1156" st_id="22" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:278  %tmp_11_0_0_2 = fadd float %tmp_11_0_0_1, %tmp_10_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_0_2"/></StgValue>
</operation>

<operation id="1157" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:308  %tmp_270 = or i10 %tmp_254, 8

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1158" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:309  %tmp_271 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_270)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="1159" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:310  %image_addr_33 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_271

]]></Node>
<StgValue><ssdm name="image_addr_33"/></StgValue>
</operation>

<operation id="1160" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:311  %tmp_272 = or i10 %tmp_254, 9

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="1161" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:312  %tmp_273 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_272)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="1162" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:313  %image_addr_37 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_273

]]></Node>
<StgValue><ssdm name="image_addr_37"/></StgValue>
</operation>

<operation id="1163" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:382  %tmp_10_0_1 = fmul float %image_load_4, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_0_1"/></StgValue>
</operation>

<operation id="1164" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:386  %tmp_10_0_1_1 = fmul float %image_load_5, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_1"/></StgValue>
</operation>

<operation id="1165" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:390  %tmp_10_0_1_2 = fmul float %image_load_6, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_2"/></StgValue>
</operation>

<operation id="1166" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:394  %tmp_10_0_1_3 = fmul float %image_load_7, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_3"/></StgValue>
</operation>

<operation id="1167" st_id="22" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:640  %tmp_11_1_0_2 = fadd float %tmp_11_1_0_1, %tmp_10_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_0_2"/></StgValue>
</operation>

<operation id="1168" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:644  %tmp_10_1_1 = fmul float %image_load_5, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_1_1"/></StgValue>
</operation>

<operation id="1169" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:646  %tmp_10_1_1_1 = fmul float %image_load_6, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_1"/></StgValue>
</operation>

<operation id="1170" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:648  %tmp_10_1_1_2 = fmul float %image_load_7, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_2"/></StgValue>
</operation>

<operation id="1171" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:651  %tmp_10_1_1_3 = fmul float %image_load_17, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_3"/></StgValue>
</operation>

<operation id="1172" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:687  %tmp_11_2_0_2 = fadd float %tmp_11_2_0_1, %tmp_10_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_0_2"/></StgValue>
</operation>

<operation id="1173" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:691  %tmp_10_2_1 = fmul float %image_load_6, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_2_1"/></StgValue>
</operation>

<operation id="1174" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:693  %tmp_10_2_1_1 = fmul float %image_load_7, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_1"/></StgValue>
</operation>

<operation id="1175" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:695  %tmp_10_2_1_2 = fmul float %image_load_17, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_2"/></StgValue>
</operation>

<operation id="1176" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:698  %tmp_10_2_1_3 = fmul float %image_load_21, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_3"/></StgValue>
</operation>

<operation id="1177" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:734  %tmp_11_3_0_2 = fadd float %tmp_11_3_0_1, %tmp_10_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_0_2"/></StgValue>
</operation>

<operation id="1178" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:738  %tmp_10_3_1 = fmul float %image_load_7, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_3_1"/></StgValue>
</operation>

<operation id="1179" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:740  %tmp_10_3_1_1 = fmul float %image_load_17, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_1"/></StgValue>
</operation>

<operation id="1180" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:742  %tmp_10_3_1_2 = fmul float %image_load_21, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_2"/></StgValue>
</operation>

<operation id="1181" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:744  %image_load_25 = load float* %image_addr_25, align 4

]]></Node>
<StgValue><ssdm name="image_load_25"/></StgValue>
</operation>

<operation id="1182" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:781  %tmp_11_4_0_2 = fadd float %tmp_11_4_0_1, %tmp_10_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_0_2"/></StgValue>
</operation>

<operation id="1183" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:785  %tmp_10_4_1 = fmul float %image_load_17, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_4_1"/></StgValue>
</operation>

<operation id="1184" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:787  %tmp_10_4_1_1 = fmul float %image_load_21, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_1"/></StgValue>
</operation>

<operation id="1185" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:791  %image_load_29 = load float* %image_addr_29, align 4

]]></Node>
<StgValue><ssdm name="image_load_29"/></StgValue>
</operation>

<operation id="1186" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:828  %tmp_11_5_0_2 = fadd float %tmp_11_5_0_1, %tmp_10_5_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_0_2"/></StgValue>
</operation>

<operation id="1187" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:832  %tmp_10_5_1 = fmul float %image_load_21, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_5_1"/></StgValue>
</operation>

<operation id="1188" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:838  %image_load_33 = load float* %image_addr_33, align 4

]]></Node>
<StgValue><ssdm name="image_load_33"/></StgValue>
</operation>

<operation id="1189" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:875  %tmp_11_6_0_2 = fadd float %tmp_11_6_0_1, %tmp_10_6_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_0_2"/></StgValue>
</operation>

<operation id="1190" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:885  %image_load_37 = load float* %image_addr_37, align 4

]]></Node>
<StgValue><ssdm name="image_load_37"/></StgValue>
</operation>

<operation id="1191" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:922  %tmp_11_7_0_2 = fadd float %tmp_11_7_0_1, %tmp_10_7_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_0_2"/></StgValue>
</operation>

<operation id="1192" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:969  %tmp_11_8_0_2 = fadd float %tmp_11_8_0_1, %tmp_10_8_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_0_2"/></StgValue>
</operation>

<operation id="1193" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1016  %tmp_11_9_0_2 = fadd float %tmp_11_9_0_1, %tmp_10_9_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_0_2"/></StgValue>
</operation>

<operation id="1194" st_id="22" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1061  %tmp_11_10_0_1 = fadd float %tmp_11_s, %tmp_10_10_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_0_1"/></StgValue>
</operation>

<operation id="1195" st_id="22" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1108  %tmp_11_11_0_1 = fadd float %tmp_11_10, %tmp_10_11_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_0_1"/></StgValue>
</operation>

<operation id="1196" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1155  %tmp_11_12_0_1 = fadd float %tmp_11_11, %tmp_10_12_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_0_1"/></StgValue>
</operation>

<operation id="1197" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1202  %tmp_11_13_0_1 = fadd float %tmp_11_12, %tmp_10_13_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_0_1"/></StgValue>
</operation>

<operation id="1198" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1249  %tmp_11_14_0_1 = fadd float %tmp_11_13, %tmp_10_14_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_0_1"/></StgValue>
</operation>

<operation id="1199" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1296  %tmp_11_15_0_1 = fadd float %tmp_11_14, %tmp_10_15_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_0_1"/></StgValue>
</operation>

<operation id="1200" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1343  %tmp_11_16_0_1 = fadd float %tmp_11_15, %tmp_10_16_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_0_1"/></StgValue>
</operation>

<operation id="1201" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1390  %tmp_11_17_0_1 = fadd float %tmp_11_16, %tmp_10_17_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_0_1"/></StgValue>
</operation>

<operation id="1202" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1437  %tmp_11_18_0_1 = fadd float %tmp_11_17, %tmp_10_18_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_0_1"/></StgValue>
</operation>

<operation id="1203" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1484  %tmp_11_19_0_1 = fadd float %tmp_11_18, %tmp_10_19_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_0_1"/></StgValue>
</operation>

<operation id="1204" st_id="22" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1529  %tmp_11_19 = fadd float %tmp_10_19, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_19"/></StgValue>
</operation>

<operation id="1205" st_id="22" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1576  %tmp_11_20 = fadd float %tmp_10_20, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_20"/></StgValue>
</operation>

<operation id="1206" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1624  %tmp_11_21 = fadd float %tmp_10_21, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_21"/></StgValue>
</operation>

<operation id="1207" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1680  %tmp_11_22 = fadd float %tmp_10_22, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_22"/></StgValue>
</operation>

<operation id="1208" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1734  %tmp_11_23 = fadd float %tmp_10_23, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_23"/></StgValue>
</operation>

<operation id="1209" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1781  %tmp_11_24 = fadd float %tmp_10_24, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_24"/></StgValue>
</operation>

<operation id="1210" st_id="22" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1787  %tmp_10_25_0_3 = fmul float %image_load_112, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_25_0_3"/></StgValue>
</operation>

<operation id="1211" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1828  %tmp_11_25 = fadd float %tmp_10_25, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_25"/></StgValue>
</operation>

<operation id="1212" st_id="22" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1834  %tmp_10_26_0_3 = fmul float %image_load_116, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_26_0_3"/></StgValue>
</operation>

<operation id="1213" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1875  %tmp_11_26 = fadd float %tmp_10_26, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_26"/></StgValue>
</operation>

<operation id="1214" st_id="22" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1881  %tmp_10_27_0_3 = fmul float %image_load_120, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_27_0_3"/></StgValue>
</operation>

<operation id="1215" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1922  %tmp_11_27 = fadd float %tmp_10_27, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_27"/></StgValue>
</operation>

<operation id="1216" st_id="22" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1925  %tmp_10_28_0_2 = fmul float %image_load_120, %weight_load_18

]]></Node>
<StgValue><ssdm name="tmp_10_28_0_2"/></StgValue>
</operation>

<operation id="1217" st_id="22" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1928  %tmp_10_28_0_3 = fmul float %image_load_124, %weight_load_19

]]></Node>
<StgValue><ssdm name="tmp_10_28_0_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1218" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:282  %tmp_11_0_0_3 = fadd float %tmp_11_0_0_2, %tmp_10_0_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_0_3"/></StgValue>
</operation>

<operation id="1219" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:314  %tmp_274 = or i10 %tmp_254, 10

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="1220" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:315  %tmp_275 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_274)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="1221" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:316  %image_addr_41 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_275

]]></Node>
<StgValue><ssdm name="image_addr_41"/></StgValue>
</operation>

<operation id="1222" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:317  %tmp_276 = or i10 %tmp_254, 11

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="1223" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:318  %tmp_277 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_276)

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="1224" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:319  %image_addr_45 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_277

]]></Node>
<StgValue><ssdm name="image_addr_45"/></StgValue>
</operation>

<operation id="1225" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:382  %tmp_10_0_1 = fmul float %image_load_4, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_0_1"/></StgValue>
</operation>

<operation id="1226" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:386  %tmp_10_0_1_1 = fmul float %image_load_5, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_1"/></StgValue>
</operation>

<operation id="1227" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:390  %tmp_10_0_1_2 = fmul float %image_load_6, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_2"/></StgValue>
</operation>

<operation id="1228" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:394  %tmp_10_0_1_3 = fmul float %image_load_7, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_3"/></StgValue>
</operation>

<operation id="1229" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:643  %tmp_11_1_0_3 = fadd float %tmp_11_1_0_2, %tmp_10_1_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_0_3"/></StgValue>
</operation>

<operation id="1230" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:644  %tmp_10_1_1 = fmul float %image_load_5, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_1_1"/></StgValue>
</operation>

<operation id="1231" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:646  %tmp_10_1_1_1 = fmul float %image_load_6, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_1"/></StgValue>
</operation>

<operation id="1232" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:648  %tmp_10_1_1_2 = fmul float %image_load_7, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_2"/></StgValue>
</operation>

<operation id="1233" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:651  %tmp_10_1_1_3 = fmul float %image_load_17, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_3"/></StgValue>
</operation>

<operation id="1234" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:687  %tmp_11_2_0_2 = fadd float %tmp_11_2_0_1, %tmp_10_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_0_2"/></StgValue>
</operation>

<operation id="1235" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:691  %tmp_10_2_1 = fmul float %image_load_6, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_2_1"/></StgValue>
</operation>

<operation id="1236" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:693  %tmp_10_2_1_1 = fmul float %image_load_7, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_1"/></StgValue>
</operation>

<operation id="1237" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:695  %tmp_10_2_1_2 = fmul float %image_load_17, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_2"/></StgValue>
</operation>

<operation id="1238" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:698  %tmp_10_2_1_3 = fmul float %image_load_21, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_3"/></StgValue>
</operation>

<operation id="1239" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:734  %tmp_11_3_0_2 = fadd float %tmp_11_3_0_1, %tmp_10_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_0_2"/></StgValue>
</operation>

<operation id="1240" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:738  %tmp_10_3_1 = fmul float %image_load_7, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_3_1"/></StgValue>
</operation>

<operation id="1241" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:740  %tmp_10_3_1_1 = fmul float %image_load_17, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_1"/></StgValue>
</operation>

<operation id="1242" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:742  %tmp_10_3_1_2 = fmul float %image_load_21, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_2"/></StgValue>
</operation>

<operation id="1243" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:745  %tmp_10_3_1_3 = fmul float %image_load_25, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_3"/></StgValue>
</operation>

<operation id="1244" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:781  %tmp_11_4_0_2 = fadd float %tmp_11_4_0_1, %tmp_10_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_0_2"/></StgValue>
</operation>

<operation id="1245" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:785  %tmp_10_4_1 = fmul float %image_load_17, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_4_1"/></StgValue>
</operation>

<operation id="1246" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:787  %tmp_10_4_1_1 = fmul float %image_load_21, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_1"/></StgValue>
</operation>

<operation id="1247" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:789  %tmp_10_4_1_2 = fmul float %image_load_25, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_2"/></StgValue>
</operation>

<operation id="1248" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:792  %tmp_10_4_1_3 = fmul float %image_load_29, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_3"/></StgValue>
</operation>

<operation id="1249" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:828  %tmp_11_5_0_2 = fadd float %tmp_11_5_0_1, %tmp_10_5_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_0_2"/></StgValue>
</operation>

<operation id="1250" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:832  %tmp_10_5_1 = fmul float %image_load_21, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_5_1"/></StgValue>
</operation>

<operation id="1251" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:834  %tmp_10_5_1_1 = fmul float %image_load_25, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_1"/></StgValue>
</operation>

<operation id="1252" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:836  %tmp_10_5_1_2 = fmul float %image_load_29, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_2"/></StgValue>
</operation>

<operation id="1253" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:838  %image_load_33 = load float* %image_addr_33, align 4

]]></Node>
<StgValue><ssdm name="image_load_33"/></StgValue>
</operation>

<operation id="1254" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:875  %tmp_11_6_0_2 = fadd float %tmp_11_6_0_1, %tmp_10_6_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_0_2"/></StgValue>
</operation>

<operation id="1255" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:879  %tmp_10_6_1 = fmul float %image_load_25, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_6_1"/></StgValue>
</operation>

<operation id="1256" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:881  %tmp_10_6_1_1 = fmul float %image_load_29, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_6_1_1"/></StgValue>
</operation>

<operation id="1257" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:885  %image_load_37 = load float* %image_addr_37, align 4

]]></Node>
<StgValue><ssdm name="image_load_37"/></StgValue>
</operation>

<operation id="1258" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:922  %tmp_11_7_0_2 = fadd float %tmp_11_7_0_1, %tmp_10_7_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_0_2"/></StgValue>
</operation>

<operation id="1259" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:926  %tmp_10_7_1 = fmul float %image_load_29, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_7_1"/></StgValue>
</operation>

<operation id="1260" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:932  %image_load_41 = load float* %image_addr_41, align 4

]]></Node>
<StgValue><ssdm name="image_load_41"/></StgValue>
</operation>

<operation id="1261" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:969  %tmp_11_8_0_2 = fadd float %tmp_11_8_0_1, %tmp_10_8_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_0_2"/></StgValue>
</operation>

<operation id="1262" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:979  %image_load_45 = load float* %image_addr_45, align 4

]]></Node>
<StgValue><ssdm name="image_load_45"/></StgValue>
</operation>

<operation id="1263" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1016  %tmp_11_9_0_2 = fadd float %tmp_11_9_0_1, %tmp_10_9_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_0_2"/></StgValue>
</operation>

<operation id="1264" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1063  %tmp_11_10_0_2 = fadd float %tmp_11_10_0_1, %tmp_10_10_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_0_2"/></StgValue>
</operation>

<operation id="1265" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1110  %tmp_11_11_0_2 = fadd float %tmp_11_11_0_1, %tmp_10_11_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_0_2"/></StgValue>
</operation>

<operation id="1266" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1155  %tmp_11_12_0_1 = fadd float %tmp_11_11, %tmp_10_12_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_0_1"/></StgValue>
</operation>

<operation id="1267" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1202  %tmp_11_13_0_1 = fadd float %tmp_11_12, %tmp_10_13_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_0_1"/></StgValue>
</operation>

<operation id="1268" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1249  %tmp_11_14_0_1 = fadd float %tmp_11_13, %tmp_10_14_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_0_1"/></StgValue>
</operation>

<operation id="1269" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1296  %tmp_11_15_0_1 = fadd float %tmp_11_14, %tmp_10_15_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_0_1"/></StgValue>
</operation>

<operation id="1270" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1343  %tmp_11_16_0_1 = fadd float %tmp_11_15, %tmp_10_16_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_0_1"/></StgValue>
</operation>

<operation id="1271" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1390  %tmp_11_17_0_1 = fadd float %tmp_11_16, %tmp_10_17_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_0_1"/></StgValue>
</operation>

<operation id="1272" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1437  %tmp_11_18_0_1 = fadd float %tmp_11_17, %tmp_10_18_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_0_1"/></StgValue>
</operation>

<operation id="1273" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1484  %tmp_11_19_0_1 = fadd float %tmp_11_18, %tmp_10_19_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_0_1"/></StgValue>
</operation>

<operation id="1274" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1531  %tmp_11_20_0_1 = fadd float %tmp_11_19, %tmp_10_20_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_0_1"/></StgValue>
</operation>

<operation id="1275" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1578  %tmp_11_21_0_1 = fadd float %tmp_11_20, %tmp_10_21_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_0_1"/></StgValue>
</operation>

<operation id="1276" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1624  %tmp_11_21 = fadd float %tmp_10_21, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_21"/></StgValue>
</operation>

<operation id="1277" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1680  %tmp_11_22 = fadd float %tmp_10_22, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_22"/></StgValue>
</operation>

<operation id="1278" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1734  %tmp_11_23 = fadd float %tmp_10_23, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_23"/></StgValue>
</operation>

<operation id="1279" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1781  %tmp_11_24 = fadd float %tmp_10_24, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_24"/></StgValue>
</operation>

<operation id="1280" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1828  %tmp_11_25 = fadd float %tmp_10_25, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_25"/></StgValue>
</operation>

<operation id="1281" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1875  %tmp_11_26 = fadd float %tmp_10_26, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_26"/></StgValue>
</operation>

<operation id="1282" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1922  %tmp_11_27 = fadd float %tmp_10_27, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_27"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1283" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:282  %tmp_11_0_0_3 = fadd float %tmp_11_0_0_2, %tmp_10_0_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_0_3"/></StgValue>
</operation>

<operation id="1284" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:320  %tmp_278 = or i10 %tmp_254, 12

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="1285" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:321  %tmp_279 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_278)

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="1286" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:322  %image_addr_49 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_279

]]></Node>
<StgValue><ssdm name="image_addr_49"/></StgValue>
</operation>

<operation id="1287" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:323  %tmp_280 = or i10 %tmp_254, 13

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="1288" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:324  %tmp_281 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_280)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="1289" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:325  %image_addr_53 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_281

]]></Node>
<StgValue><ssdm name="image_addr_53"/></StgValue>
</operation>

<operation id="1290" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:390  %tmp_10_0_1_2 = fmul float %image_load_6, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_2"/></StgValue>
</operation>

<operation id="1291" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:394  %tmp_10_0_1_3 = fmul float %image_load_7, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_0_1_3"/></StgValue>
</operation>

<operation id="1292" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:643  %tmp_11_1_0_3 = fadd float %tmp_11_1_0_2, %tmp_10_1_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_0_3"/></StgValue>
</operation>

<operation id="1293" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:646  %tmp_10_1_1_1 = fmul float %image_load_6, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_1"/></StgValue>
</operation>

<operation id="1294" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:648  %tmp_10_1_1_2 = fmul float %image_load_7, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_2"/></StgValue>
</operation>

<operation id="1295" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:651  %tmp_10_1_1_3 = fmul float %image_load_17, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_3"/></StgValue>
</operation>

<operation id="1296" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:690  %tmp_11_2_0_3 = fadd float %tmp_11_2_0_2, %tmp_10_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_0_3"/></StgValue>
</operation>

<operation id="1297" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:691  %tmp_10_2_1 = fmul float %image_load_6, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_2_1"/></StgValue>
</operation>

<operation id="1298" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:693  %tmp_10_2_1_1 = fmul float %image_load_7, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_1"/></StgValue>
</operation>

<operation id="1299" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:695  %tmp_10_2_1_2 = fmul float %image_load_17, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_2"/></StgValue>
</operation>

<operation id="1300" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:698  %tmp_10_2_1_3 = fmul float %image_load_21, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_3"/></StgValue>
</operation>

<operation id="1301" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:737  %tmp_11_3_0_3 = fadd float %tmp_11_3_0_2, %tmp_10_3_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_0_3"/></StgValue>
</operation>

<operation id="1302" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:738  %tmp_10_3_1 = fmul float %image_load_7, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_3_1"/></StgValue>
</operation>

<operation id="1303" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:740  %tmp_10_3_1_1 = fmul float %image_load_17, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_1"/></StgValue>
</operation>

<operation id="1304" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:742  %tmp_10_3_1_2 = fmul float %image_load_21, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_2"/></StgValue>
</operation>

<operation id="1305" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:745  %tmp_10_3_1_3 = fmul float %image_load_25, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_3"/></StgValue>
</operation>

<operation id="1306" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:781  %tmp_11_4_0_2 = fadd float %tmp_11_4_0_1, %tmp_10_4_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_0_2"/></StgValue>
</operation>

<operation id="1307" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:785  %tmp_10_4_1 = fmul float %image_load_17, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_4_1"/></StgValue>
</operation>

<operation id="1308" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:787  %tmp_10_4_1_1 = fmul float %image_load_21, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_1"/></StgValue>
</operation>

<operation id="1309" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:789  %tmp_10_4_1_2 = fmul float %image_load_25, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_2"/></StgValue>
</operation>

<operation id="1310" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:792  %tmp_10_4_1_3 = fmul float %image_load_29, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_3"/></StgValue>
</operation>

<operation id="1311" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:828  %tmp_11_5_0_2 = fadd float %tmp_11_5_0_1, %tmp_10_5_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_0_2"/></StgValue>
</operation>

<operation id="1312" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:832  %tmp_10_5_1 = fmul float %image_load_21, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_5_1"/></StgValue>
</operation>

<operation id="1313" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:834  %tmp_10_5_1_1 = fmul float %image_load_25, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_1"/></StgValue>
</operation>

<operation id="1314" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:836  %tmp_10_5_1_2 = fmul float %image_load_29, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_2"/></StgValue>
</operation>

<operation id="1315" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:839  %tmp_10_5_1_3 = fmul float %image_load_33, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_3"/></StgValue>
</operation>

<operation id="1316" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:875  %tmp_11_6_0_2 = fadd float %tmp_11_6_0_1, %tmp_10_6_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_0_2"/></StgValue>
</operation>

<operation id="1317" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:879  %tmp_10_6_1 = fmul float %image_load_25, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_6_1"/></StgValue>
</operation>

<operation id="1318" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:881  %tmp_10_6_1_1 = fmul float %image_load_29, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_6_1_1"/></StgValue>
</operation>

<operation id="1319" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:883  %tmp_10_6_1_2 = fmul float %image_load_33, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_6_1_2"/></StgValue>
</operation>

<operation id="1320" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:886  %tmp_10_6_1_3 = fmul float %image_load_37, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_6_1_3"/></StgValue>
</operation>

<operation id="1321" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:922  %tmp_11_7_0_2 = fadd float %tmp_11_7_0_1, %tmp_10_7_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_0_2"/></StgValue>
</operation>

<operation id="1322" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:926  %tmp_10_7_1 = fmul float %image_load_29, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_7_1"/></StgValue>
</operation>

<operation id="1323" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:928  %tmp_10_7_1_1 = fmul float %image_load_33, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_7_1_1"/></StgValue>
</operation>

<operation id="1324" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:930  %tmp_10_7_1_2 = fmul float %image_load_37, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_7_1_2"/></StgValue>
</operation>

<operation id="1325" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:932  %image_load_41 = load float* %image_addr_41, align 4

]]></Node>
<StgValue><ssdm name="image_load_41"/></StgValue>
</operation>

<operation id="1326" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:969  %tmp_11_8_0_2 = fadd float %tmp_11_8_0_1, %tmp_10_8_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_0_2"/></StgValue>
</operation>

<operation id="1327" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:973  %tmp_10_8_1 = fmul float %image_load_33, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_8_1"/></StgValue>
</operation>

<operation id="1328" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:975  %tmp_10_8_1_1 = fmul float %image_load_37, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_8_1_1"/></StgValue>
</operation>

<operation id="1329" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:979  %image_load_45 = load float* %image_addr_45, align 4

]]></Node>
<StgValue><ssdm name="image_load_45"/></StgValue>
</operation>

<operation id="1330" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1016  %tmp_11_9_0_2 = fadd float %tmp_11_9_0_1, %tmp_10_9_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_0_2"/></StgValue>
</operation>

<operation id="1331" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1020  %tmp_10_9_1 = fmul float %image_load_37, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_9_1"/></StgValue>
</operation>

<operation id="1332" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1026  %image_load_49 = load float* %image_addr_49, align 4

]]></Node>
<StgValue><ssdm name="image_load_49"/></StgValue>
</operation>

<operation id="1333" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1063  %tmp_11_10_0_2 = fadd float %tmp_11_10_0_1, %tmp_10_10_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_0_2"/></StgValue>
</operation>

<operation id="1334" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1073  %image_load_53 = load float* %image_addr_53, align 4

]]></Node>
<StgValue><ssdm name="image_load_53"/></StgValue>
</operation>

<operation id="1335" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1110  %tmp_11_11_0_2 = fadd float %tmp_11_11_0_1, %tmp_10_11_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_0_2"/></StgValue>
</operation>

<operation id="1336" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1157  %tmp_11_12_0_2 = fadd float %tmp_11_12_0_1, %tmp_10_12_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_0_2"/></StgValue>
</operation>

<operation id="1337" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1204  %tmp_11_13_0_2 = fadd float %tmp_11_13_0_1, %tmp_10_13_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_0_2"/></StgValue>
</operation>

<operation id="1338" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1249  %tmp_11_14_0_1 = fadd float %tmp_11_13, %tmp_10_14_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_0_1"/></StgValue>
</operation>

<operation id="1339" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1296  %tmp_11_15_0_1 = fadd float %tmp_11_14, %tmp_10_15_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_0_1"/></StgValue>
</operation>

<operation id="1340" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1343  %tmp_11_16_0_1 = fadd float %tmp_11_15, %tmp_10_16_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_0_1"/></StgValue>
</operation>

<operation id="1341" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1390  %tmp_11_17_0_1 = fadd float %tmp_11_16, %tmp_10_17_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_0_1"/></StgValue>
</operation>

<operation id="1342" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1437  %tmp_11_18_0_1 = fadd float %tmp_11_17, %tmp_10_18_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_0_1"/></StgValue>
</operation>

<operation id="1343" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1484  %tmp_11_19_0_1 = fadd float %tmp_11_18, %tmp_10_19_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_0_1"/></StgValue>
</operation>

<operation id="1344" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1531  %tmp_11_20_0_1 = fadd float %tmp_11_19, %tmp_10_20_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_0_1"/></StgValue>
</operation>

<operation id="1345" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1578  %tmp_11_21_0_1 = fadd float %tmp_11_20, %tmp_10_21_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_0_1"/></StgValue>
</operation>

<operation id="1346" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1627  %tmp_11_22_0_1 = fadd float %tmp_11_21, %tmp_10_22_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_0_1"/></StgValue>
</operation>

<operation id="1347" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1682  %tmp_11_23_0_1 = fadd float %tmp_11_22, %tmp_10_23_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_0_1"/></StgValue>
</operation>

<operation id="1348" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1734  %tmp_11_23 = fadd float %tmp_10_23, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_23"/></StgValue>
</operation>

<operation id="1349" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1781  %tmp_11_24 = fadd float %tmp_10_24, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_24"/></StgValue>
</operation>

<operation id="1350" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1828  %tmp_11_25 = fadd float %tmp_10_25, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_25"/></StgValue>
</operation>

<operation id="1351" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1875  %tmp_11_26 = fadd float %tmp_10_26, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_26"/></StgValue>
</operation>

<operation id="1352" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1922  %tmp_11_27 = fadd float %tmp_10_27, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_27"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1353" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:282  %tmp_11_0_0_3 = fadd float %tmp_11_0_0_2, %tmp_10_0_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_0_3"/></StgValue>
</operation>

<operation id="1354" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:326  %tmp_282 = or i10 %tmp_254, 14

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="1355" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:327  %tmp_283 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_282)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="1356" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:328  %image_addr_57 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_283

]]></Node>
<StgValue><ssdm name="image_addr_57"/></StgValue>
</operation>

<operation id="1357" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:329  %tmp_284 = or i10 %tmp_254, 15

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="1358" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:330  %tmp_285 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_284)

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="1359" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:331  %image_addr_61 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_285

]]></Node>
<StgValue><ssdm name="image_addr_61"/></StgValue>
</operation>

<operation id="1360" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:643  %tmp_11_1_0_3 = fadd float %tmp_11_1_0_2, %tmp_10_1_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_0_3"/></StgValue>
</operation>

<operation id="1361" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:651  %tmp_10_1_1_3 = fmul float %image_load_17, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_1_1_3"/></StgValue>
</operation>

<operation id="1362" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:690  %tmp_11_2_0_3 = fadd float %tmp_11_2_0_2, %tmp_10_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_0_3"/></StgValue>
</operation>

<operation id="1363" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:695  %tmp_10_2_1_2 = fmul float %image_load_17, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_2"/></StgValue>
</operation>

<operation id="1364" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:698  %tmp_10_2_1_3 = fmul float %image_load_21, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_2_1_3"/></StgValue>
</operation>

<operation id="1365" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:737  %tmp_11_3_0_3 = fadd float %tmp_11_3_0_2, %tmp_10_3_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_0_3"/></StgValue>
</operation>

<operation id="1366" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:740  %tmp_10_3_1_1 = fmul float %image_load_17, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_1"/></StgValue>
</operation>

<operation id="1367" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:742  %tmp_10_3_1_2 = fmul float %image_load_21, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_2"/></StgValue>
</operation>

<operation id="1368" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:745  %tmp_10_3_1_3 = fmul float %image_load_25, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_3"/></StgValue>
</operation>

<operation id="1369" st_id="25" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:784  %tmp_11_4_0_3 = fadd float %tmp_11_4_0_2, %tmp_10_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_0_3"/></StgValue>
</operation>

<operation id="1370" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:785  %tmp_10_4_1 = fmul float %image_load_17, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_4_1"/></StgValue>
</operation>

<operation id="1371" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:787  %tmp_10_4_1_1 = fmul float %image_load_21, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_1"/></StgValue>
</operation>

<operation id="1372" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:789  %tmp_10_4_1_2 = fmul float %image_load_25, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_2"/></StgValue>
</operation>

<operation id="1373" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:792  %tmp_10_4_1_3 = fmul float %image_load_29, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_3"/></StgValue>
</operation>

<operation id="1374" st_id="25" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:831  %tmp_11_5_0_3 = fadd float %tmp_11_5_0_2, %tmp_10_5_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_0_3"/></StgValue>
</operation>

<operation id="1375" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:832  %tmp_10_5_1 = fmul float %image_load_21, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_5_1"/></StgValue>
</operation>

<operation id="1376" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:834  %tmp_10_5_1_1 = fmul float %image_load_25, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_1"/></StgValue>
</operation>

<operation id="1377" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:836  %tmp_10_5_1_2 = fmul float %image_load_29, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_2"/></StgValue>
</operation>

<operation id="1378" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:839  %tmp_10_5_1_3 = fmul float %image_load_33, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_3"/></StgValue>
</operation>

<operation id="1379" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:875  %tmp_11_6_0_2 = fadd float %tmp_11_6_0_1, %tmp_10_6_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_0_2"/></StgValue>
</operation>

<operation id="1380" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:879  %tmp_10_6_1 = fmul float %image_load_25, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_6_1"/></StgValue>
</operation>

<operation id="1381" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:881  %tmp_10_6_1_1 = fmul float %image_load_29, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_6_1_1"/></StgValue>
</operation>

<operation id="1382" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:883  %tmp_10_6_1_2 = fmul float %image_load_33, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_6_1_2"/></StgValue>
</operation>

<operation id="1383" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:886  %tmp_10_6_1_3 = fmul float %image_load_37, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_6_1_3"/></StgValue>
</operation>

<operation id="1384" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:922  %tmp_11_7_0_2 = fadd float %tmp_11_7_0_1, %tmp_10_7_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_0_2"/></StgValue>
</operation>

<operation id="1385" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:926  %tmp_10_7_1 = fmul float %image_load_29, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_7_1"/></StgValue>
</operation>

<operation id="1386" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:928  %tmp_10_7_1_1 = fmul float %image_load_33, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_7_1_1"/></StgValue>
</operation>

<operation id="1387" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:930  %tmp_10_7_1_2 = fmul float %image_load_37, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_7_1_2"/></StgValue>
</operation>

<operation id="1388" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:933  %tmp_10_7_1_3 = fmul float %image_load_41, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_7_1_3"/></StgValue>
</operation>

<operation id="1389" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:969  %tmp_11_8_0_2 = fadd float %tmp_11_8_0_1, %tmp_10_8_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_0_2"/></StgValue>
</operation>

<operation id="1390" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:973  %tmp_10_8_1 = fmul float %image_load_33, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_8_1"/></StgValue>
</operation>

<operation id="1391" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:975  %tmp_10_8_1_1 = fmul float %image_load_37, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_8_1_1"/></StgValue>
</operation>

<operation id="1392" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:977  %tmp_10_8_1_2 = fmul float %image_load_41, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_8_1_2"/></StgValue>
</operation>

<operation id="1393" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:980  %tmp_10_8_1_3 = fmul float %image_load_45, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_8_1_3"/></StgValue>
</operation>

<operation id="1394" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1016  %tmp_11_9_0_2 = fadd float %tmp_11_9_0_1, %tmp_10_9_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_0_2"/></StgValue>
</operation>

<operation id="1395" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1020  %tmp_10_9_1 = fmul float %image_load_37, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_9_1"/></StgValue>
</operation>

<operation id="1396" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1022  %tmp_10_9_1_1 = fmul float %image_load_41, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_9_1_1"/></StgValue>
</operation>

<operation id="1397" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1024  %tmp_10_9_1_2 = fmul float %image_load_45, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_9_1_2"/></StgValue>
</operation>

<operation id="1398" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1026  %image_load_49 = load float* %image_addr_49, align 4

]]></Node>
<StgValue><ssdm name="image_load_49"/></StgValue>
</operation>

<operation id="1399" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1063  %tmp_11_10_0_2 = fadd float %tmp_11_10_0_1, %tmp_10_10_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_0_2"/></StgValue>
</operation>

<operation id="1400" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1067  %tmp_10_10_1 = fmul float %image_load_41, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_10_1"/></StgValue>
</operation>

<operation id="1401" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1069  %tmp_10_10_1_1 = fmul float %image_load_45, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_10_1_1"/></StgValue>
</operation>

<operation id="1402" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1073  %image_load_53 = load float* %image_addr_53, align 4

]]></Node>
<StgValue><ssdm name="image_load_53"/></StgValue>
</operation>

<operation id="1403" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1110  %tmp_11_11_0_2 = fadd float %tmp_11_11_0_1, %tmp_10_11_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_0_2"/></StgValue>
</operation>

<operation id="1404" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1114  %tmp_10_11_1 = fmul float %image_load_45, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_11_1"/></StgValue>
</operation>

<operation id="1405" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1120  %image_load_57 = load float* %image_addr_57, align 4

]]></Node>
<StgValue><ssdm name="image_load_57"/></StgValue>
</operation>

<operation id="1406" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1157  %tmp_11_12_0_2 = fadd float %tmp_11_12_0_1, %tmp_10_12_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_0_2"/></StgValue>
</operation>

<operation id="1407" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1167  %image_load_61 = load float* %image_addr_61, align 4

]]></Node>
<StgValue><ssdm name="image_load_61"/></StgValue>
</operation>

<operation id="1408" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1204  %tmp_11_13_0_2 = fadd float %tmp_11_13_0_1, %tmp_10_13_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_0_2"/></StgValue>
</operation>

<operation id="1409" st_id="25" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1251  %tmp_11_14_0_2 = fadd float %tmp_11_14_0_1, %tmp_10_14_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_0_2"/></StgValue>
</operation>

<operation id="1410" st_id="25" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1298  %tmp_11_15_0_2 = fadd float %tmp_11_15_0_1, %tmp_10_15_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_0_2"/></StgValue>
</operation>

<operation id="1411" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1343  %tmp_11_16_0_1 = fadd float %tmp_11_15, %tmp_10_16_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_0_1"/></StgValue>
</operation>

<operation id="1412" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1390  %tmp_11_17_0_1 = fadd float %tmp_11_16, %tmp_10_17_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_0_1"/></StgValue>
</operation>

<operation id="1413" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1437  %tmp_11_18_0_1 = fadd float %tmp_11_17, %tmp_10_18_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_0_1"/></StgValue>
</operation>

<operation id="1414" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1484  %tmp_11_19_0_1 = fadd float %tmp_11_18, %tmp_10_19_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_0_1"/></StgValue>
</operation>

<operation id="1415" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1531  %tmp_11_20_0_1 = fadd float %tmp_11_19, %tmp_10_20_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_0_1"/></StgValue>
</operation>

<operation id="1416" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1578  %tmp_11_21_0_1 = fadd float %tmp_11_20, %tmp_10_21_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_0_1"/></StgValue>
</operation>

<operation id="1417" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1627  %tmp_11_22_0_1 = fadd float %tmp_11_21, %tmp_10_22_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_0_1"/></StgValue>
</operation>

<operation id="1418" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1682  %tmp_11_23_0_1 = fadd float %tmp_11_22, %tmp_10_23_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_0_1"/></StgValue>
</operation>

<operation id="1419" st_id="25" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1736  %tmp_11_24_0_1 = fadd float %tmp_11_23, %tmp_10_24_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_0_1"/></StgValue>
</operation>

<operation id="1420" st_id="25" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1783  %tmp_11_25_0_1 = fadd float %tmp_11_24, %tmp_10_25_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_0_1"/></StgValue>
</operation>

<operation id="1421" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1828  %tmp_11_25 = fadd float %tmp_10_25, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_25"/></StgValue>
</operation>

<operation id="1422" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1875  %tmp_11_26 = fadd float %tmp_10_26, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_26"/></StgValue>
</operation>

<operation id="1423" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1922  %tmp_11_27 = fadd float %tmp_10_27, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_27"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1424" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:282  %tmp_11_0_0_3 = fadd float %tmp_11_0_0_2, %tmp_10_0_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_0_3"/></StgValue>
</operation>

<operation id="1425" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:332  %tmp_286 = or i10 %tmp_254, 16

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="1426" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:333  %tmp_287 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_286)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="1427" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:334  %image_addr_65 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_287

]]></Node>
<StgValue><ssdm name="image_addr_65"/></StgValue>
</operation>

<operation id="1428" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:335  %tmp_288 = or i10 %tmp_254, 17

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="1429" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:336  %tmp_289 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_288)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="1430" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:337  %image_addr_69 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_289

]]></Node>
<StgValue><ssdm name="image_addr_69"/></StgValue>
</operation>

<operation id="1431" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:643  %tmp_11_1_0_3 = fadd float %tmp_11_1_0_2, %tmp_10_1_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_0_3"/></StgValue>
</operation>

<operation id="1432" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:690  %tmp_11_2_0_3 = fadd float %tmp_11_2_0_2, %tmp_10_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_0_3"/></StgValue>
</operation>

<operation id="1433" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:737  %tmp_11_3_0_3 = fadd float %tmp_11_3_0_2, %tmp_10_3_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_0_3"/></StgValue>
</operation>

<operation id="1434" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:745  %tmp_10_3_1_3 = fmul float %image_load_25, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_3_1_3"/></StgValue>
</operation>

<operation id="1435" st_id="26" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:784  %tmp_11_4_0_3 = fadd float %tmp_11_4_0_2, %tmp_10_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_0_3"/></StgValue>
</operation>

<operation id="1436" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:789  %tmp_10_4_1_2 = fmul float %image_load_25, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_2"/></StgValue>
</operation>

<operation id="1437" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:792  %tmp_10_4_1_3 = fmul float %image_load_29, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_4_1_3"/></StgValue>
</operation>

<operation id="1438" st_id="26" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:831  %tmp_11_5_0_3 = fadd float %tmp_11_5_0_2, %tmp_10_5_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_0_3"/></StgValue>
</operation>

<operation id="1439" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:834  %tmp_10_5_1_1 = fmul float %image_load_25, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_1"/></StgValue>
</operation>

<operation id="1440" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:836  %tmp_10_5_1_2 = fmul float %image_load_29, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_2"/></StgValue>
</operation>

<operation id="1441" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:839  %tmp_10_5_1_3 = fmul float %image_load_33, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_3"/></StgValue>
</operation>

<operation id="1442" st_id="26" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:878  %tmp_11_6_0_3 = fadd float %tmp_11_6_0_2, %tmp_10_6_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_0_3"/></StgValue>
</operation>

<operation id="1443" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:879  %tmp_10_6_1 = fmul float %image_load_25, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_6_1"/></StgValue>
</operation>

<operation id="1444" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:881  %tmp_10_6_1_1 = fmul float %image_load_29, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_6_1_1"/></StgValue>
</operation>

<operation id="1445" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:883  %tmp_10_6_1_2 = fmul float %image_load_33, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_6_1_2"/></StgValue>
</operation>

<operation id="1446" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:886  %tmp_10_6_1_3 = fmul float %image_load_37, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_6_1_3"/></StgValue>
</operation>

<operation id="1447" st_id="26" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:925  %tmp_11_7_0_3 = fadd float %tmp_11_7_0_2, %tmp_10_7_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_0_3"/></StgValue>
</operation>

<operation id="1448" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:926  %tmp_10_7_1 = fmul float %image_load_29, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_7_1"/></StgValue>
</operation>

<operation id="1449" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:928  %tmp_10_7_1_1 = fmul float %image_load_33, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_7_1_1"/></StgValue>
</operation>

<operation id="1450" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:930  %tmp_10_7_1_2 = fmul float %image_load_37, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_7_1_2"/></StgValue>
</operation>

<operation id="1451" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:933  %tmp_10_7_1_3 = fmul float %image_load_41, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_7_1_3"/></StgValue>
</operation>

<operation id="1452" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:969  %tmp_11_8_0_2 = fadd float %tmp_11_8_0_1, %tmp_10_8_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_0_2"/></StgValue>
</operation>

<operation id="1453" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:973  %tmp_10_8_1 = fmul float %image_load_33, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_8_1"/></StgValue>
</operation>

<operation id="1454" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:975  %tmp_10_8_1_1 = fmul float %image_load_37, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_8_1_1"/></StgValue>
</operation>

<operation id="1455" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:977  %tmp_10_8_1_2 = fmul float %image_load_41, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_8_1_2"/></StgValue>
</operation>

<operation id="1456" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:980  %tmp_10_8_1_3 = fmul float %image_load_45, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_8_1_3"/></StgValue>
</operation>

<operation id="1457" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1016  %tmp_11_9_0_2 = fadd float %tmp_11_9_0_1, %tmp_10_9_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_0_2"/></StgValue>
</operation>

<operation id="1458" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1020  %tmp_10_9_1 = fmul float %image_load_37, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_9_1"/></StgValue>
</operation>

<operation id="1459" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1022  %tmp_10_9_1_1 = fmul float %image_load_41, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_9_1_1"/></StgValue>
</operation>

<operation id="1460" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1024  %tmp_10_9_1_2 = fmul float %image_load_45, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_9_1_2"/></StgValue>
</operation>

<operation id="1461" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1027  %tmp_10_9_1_3 = fmul float %image_load_49, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_9_1_3"/></StgValue>
</operation>

<operation id="1462" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1063  %tmp_11_10_0_2 = fadd float %tmp_11_10_0_1, %tmp_10_10_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_0_2"/></StgValue>
</operation>

<operation id="1463" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1067  %tmp_10_10_1 = fmul float %image_load_41, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_10_1"/></StgValue>
</operation>

<operation id="1464" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1069  %tmp_10_10_1_1 = fmul float %image_load_45, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_10_1_1"/></StgValue>
</operation>

<operation id="1465" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1071  %tmp_10_10_1_2 = fmul float %image_load_49, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_10_1_2"/></StgValue>
</operation>

<operation id="1466" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1074  %tmp_10_10_1_3 = fmul float %image_load_53, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_10_1_3"/></StgValue>
</operation>

<operation id="1467" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1110  %tmp_11_11_0_2 = fadd float %tmp_11_11_0_1, %tmp_10_11_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_0_2"/></StgValue>
</operation>

<operation id="1468" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1114  %tmp_10_11_1 = fmul float %image_load_45, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_11_1"/></StgValue>
</operation>

<operation id="1469" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1116  %tmp_10_11_1_1 = fmul float %image_load_49, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_11_1_1"/></StgValue>
</operation>

<operation id="1470" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1118  %tmp_10_11_1_2 = fmul float %image_load_53, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_11_1_2"/></StgValue>
</operation>

<operation id="1471" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1120  %image_load_57 = load float* %image_addr_57, align 4

]]></Node>
<StgValue><ssdm name="image_load_57"/></StgValue>
</operation>

<operation id="1472" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1157  %tmp_11_12_0_2 = fadd float %tmp_11_12_0_1, %tmp_10_12_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_0_2"/></StgValue>
</operation>

<operation id="1473" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1161  %tmp_10_12_1 = fmul float %image_load_49, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_12_1"/></StgValue>
</operation>

<operation id="1474" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1163  %tmp_10_12_1_1 = fmul float %image_load_53, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_12_1_1"/></StgValue>
</operation>

<operation id="1475" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1167  %image_load_61 = load float* %image_addr_61, align 4

]]></Node>
<StgValue><ssdm name="image_load_61"/></StgValue>
</operation>

<operation id="1476" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1204  %tmp_11_13_0_2 = fadd float %tmp_11_13_0_1, %tmp_10_13_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_0_2"/></StgValue>
</operation>

<operation id="1477" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1208  %tmp_10_13_1 = fmul float %image_load_53, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_13_1"/></StgValue>
</operation>

<operation id="1478" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1214  %image_load_65 = load float* %image_addr_65, align 4

]]></Node>
<StgValue><ssdm name="image_load_65"/></StgValue>
</operation>

<operation id="1479" st_id="26" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1251  %tmp_11_14_0_2 = fadd float %tmp_11_14_0_1, %tmp_10_14_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_0_2"/></StgValue>
</operation>

<operation id="1480" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1261  %image_load_69 = load float* %image_addr_69, align 4

]]></Node>
<StgValue><ssdm name="image_load_69"/></StgValue>
</operation>

<operation id="1481" st_id="26" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1298  %tmp_11_15_0_2 = fadd float %tmp_11_15_0_1, %tmp_10_15_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_0_2"/></StgValue>
</operation>

<operation id="1482" st_id="26" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1345  %tmp_11_16_0_2 = fadd float %tmp_11_16_0_1, %tmp_10_16_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_0_2"/></StgValue>
</operation>

<operation id="1483" st_id="26" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1392  %tmp_11_17_0_2 = fadd float %tmp_11_17_0_1, %tmp_10_17_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_0_2"/></StgValue>
</operation>

<operation id="1484" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1437  %tmp_11_18_0_1 = fadd float %tmp_11_17, %tmp_10_18_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_0_1"/></StgValue>
</operation>

<operation id="1485" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1484  %tmp_11_19_0_1 = fadd float %tmp_11_18, %tmp_10_19_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_0_1"/></StgValue>
</operation>

<operation id="1486" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1531  %tmp_11_20_0_1 = fadd float %tmp_11_19, %tmp_10_20_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_0_1"/></StgValue>
</operation>

<operation id="1487" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1578  %tmp_11_21_0_1 = fadd float %tmp_11_20, %tmp_10_21_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_0_1"/></StgValue>
</operation>

<operation id="1488" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1627  %tmp_11_22_0_1 = fadd float %tmp_11_21, %tmp_10_22_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_0_1"/></StgValue>
</operation>

<operation id="1489" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1682  %tmp_11_23_0_1 = fadd float %tmp_11_22, %tmp_10_23_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_0_1"/></StgValue>
</operation>

<operation id="1490" st_id="26" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1736  %tmp_11_24_0_1 = fadd float %tmp_11_23, %tmp_10_24_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_0_1"/></StgValue>
</operation>

<operation id="1491" st_id="26" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1783  %tmp_11_25_0_1 = fadd float %tmp_11_24, %tmp_10_25_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_0_1"/></StgValue>
</operation>

<operation id="1492" st_id="26" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1830  %tmp_11_26_0_1 = fadd float %tmp_11_25, %tmp_10_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_0_1"/></StgValue>
</operation>

<operation id="1493" st_id="26" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1877  %tmp_11_27_0_1 = fadd float %tmp_11_26, %tmp_10_27_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_0_1"/></StgValue>
</operation>

<operation id="1494" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1922  %tmp_11_27 = fadd float %tmp_10_27, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11_27"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1495" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:282  %tmp_11_0_0_3 = fadd float %tmp_11_0_0_2, %tmp_10_0_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_0_3"/></StgValue>
</operation>

<operation id="1496" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:338  %tmp_290 = or i10 %tmp_254, 18

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="1497" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:339  %tmp_291 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_290)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="1498" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:340  %image_addr_73 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_291

]]></Node>
<StgValue><ssdm name="image_addr_73"/></StgValue>
</operation>

<operation id="1499" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:341  %tmp_292 = or i10 %tmp_254, 19

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1500" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:342  %tmp_293 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_292)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="1501" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:343  %image_addr_77 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_293

]]></Node>
<StgValue><ssdm name="image_addr_77"/></StgValue>
</operation>

<operation id="1502" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:643  %tmp_11_1_0_3 = fadd float %tmp_11_1_0_2, %tmp_10_1_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_0_3"/></StgValue>
</operation>

<operation id="1503" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:690  %tmp_11_2_0_3 = fadd float %tmp_11_2_0_2, %tmp_10_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_0_3"/></StgValue>
</operation>

<operation id="1504" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:737  %tmp_11_3_0_3 = fadd float %tmp_11_3_0_2, %tmp_10_3_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_0_3"/></StgValue>
</operation>

<operation id="1505" st_id="27" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:784  %tmp_11_4_0_3 = fadd float %tmp_11_4_0_2, %tmp_10_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_0_3"/></StgValue>
</operation>

<operation id="1506" st_id="27" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:831  %tmp_11_5_0_3 = fadd float %tmp_11_5_0_2, %tmp_10_5_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_0_3"/></StgValue>
</operation>

<operation id="1507" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:839  %tmp_10_5_1_3 = fmul float %image_load_33, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_5_1_3"/></StgValue>
</operation>

<operation id="1508" st_id="27" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:878  %tmp_11_6_0_3 = fadd float %tmp_11_6_0_2, %tmp_10_6_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_0_3"/></StgValue>
</operation>

<operation id="1509" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:883  %tmp_10_6_1_2 = fmul float %image_load_33, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_6_1_2"/></StgValue>
</operation>

<operation id="1510" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:886  %tmp_10_6_1_3 = fmul float %image_load_37, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_6_1_3"/></StgValue>
</operation>

<operation id="1511" st_id="27" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:925  %tmp_11_7_0_3 = fadd float %tmp_11_7_0_2, %tmp_10_7_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_0_3"/></StgValue>
</operation>

<operation id="1512" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:928  %tmp_10_7_1_1 = fmul float %image_load_33, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_7_1_1"/></StgValue>
</operation>

<operation id="1513" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:930  %tmp_10_7_1_2 = fmul float %image_load_37, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_7_1_2"/></StgValue>
</operation>

<operation id="1514" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:933  %tmp_10_7_1_3 = fmul float %image_load_41, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_7_1_3"/></StgValue>
</operation>

<operation id="1515" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:972  %tmp_11_8_0_3 = fadd float %tmp_11_8_0_2, %tmp_10_8_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_0_3"/></StgValue>
</operation>

<operation id="1516" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:973  %tmp_10_8_1 = fmul float %image_load_33, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_8_1"/></StgValue>
</operation>

<operation id="1517" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:975  %tmp_10_8_1_1 = fmul float %image_load_37, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_8_1_1"/></StgValue>
</operation>

<operation id="1518" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:977  %tmp_10_8_1_2 = fmul float %image_load_41, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_8_1_2"/></StgValue>
</operation>

<operation id="1519" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:980  %tmp_10_8_1_3 = fmul float %image_load_45, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_8_1_3"/></StgValue>
</operation>

<operation id="1520" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1019  %tmp_11_9_0_3 = fadd float %tmp_11_9_0_2, %tmp_10_9_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_0_3"/></StgValue>
</operation>

<operation id="1521" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1020  %tmp_10_9_1 = fmul float %image_load_37, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_9_1"/></StgValue>
</operation>

<operation id="1522" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1022  %tmp_10_9_1_1 = fmul float %image_load_41, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_9_1_1"/></StgValue>
</operation>

<operation id="1523" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1024  %tmp_10_9_1_2 = fmul float %image_load_45, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_9_1_2"/></StgValue>
</operation>

<operation id="1524" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1027  %tmp_10_9_1_3 = fmul float %image_load_49, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_9_1_3"/></StgValue>
</operation>

<operation id="1525" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1063  %tmp_11_10_0_2 = fadd float %tmp_11_10_0_1, %tmp_10_10_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_0_2"/></StgValue>
</operation>

<operation id="1526" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1067  %tmp_10_10_1 = fmul float %image_load_41, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_10_1"/></StgValue>
</operation>

<operation id="1527" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1069  %tmp_10_10_1_1 = fmul float %image_load_45, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_10_1_1"/></StgValue>
</operation>

<operation id="1528" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1071  %tmp_10_10_1_2 = fmul float %image_load_49, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_10_1_2"/></StgValue>
</operation>

<operation id="1529" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1074  %tmp_10_10_1_3 = fmul float %image_load_53, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_10_1_3"/></StgValue>
</operation>

<operation id="1530" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1110  %tmp_11_11_0_2 = fadd float %tmp_11_11_0_1, %tmp_10_11_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_0_2"/></StgValue>
</operation>

<operation id="1531" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1114  %tmp_10_11_1 = fmul float %image_load_45, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_11_1"/></StgValue>
</operation>

<operation id="1532" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1116  %tmp_10_11_1_1 = fmul float %image_load_49, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_11_1_1"/></StgValue>
</operation>

<operation id="1533" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1118  %tmp_10_11_1_2 = fmul float %image_load_53, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_11_1_2"/></StgValue>
</operation>

<operation id="1534" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1121  %tmp_10_11_1_3 = fmul float %image_load_57, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_11_1_3"/></StgValue>
</operation>

<operation id="1535" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1157  %tmp_11_12_0_2 = fadd float %tmp_11_12_0_1, %tmp_10_12_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_0_2"/></StgValue>
</operation>

<operation id="1536" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1161  %tmp_10_12_1 = fmul float %image_load_49, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_12_1"/></StgValue>
</operation>

<operation id="1537" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1163  %tmp_10_12_1_1 = fmul float %image_load_53, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_12_1_1"/></StgValue>
</operation>

<operation id="1538" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1165  %tmp_10_12_1_2 = fmul float %image_load_57, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_12_1_2"/></StgValue>
</operation>

<operation id="1539" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1168  %tmp_10_12_1_3 = fmul float %image_load_61, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_12_1_3"/></StgValue>
</operation>

<operation id="1540" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1204  %tmp_11_13_0_2 = fadd float %tmp_11_13_0_1, %tmp_10_13_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_0_2"/></StgValue>
</operation>

<operation id="1541" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1208  %tmp_10_13_1 = fmul float %image_load_53, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_13_1"/></StgValue>
</operation>

<operation id="1542" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1210  %tmp_10_13_1_1 = fmul float %image_load_57, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_13_1_1"/></StgValue>
</operation>

<operation id="1543" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1212  %tmp_10_13_1_2 = fmul float %image_load_61, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_13_1_2"/></StgValue>
</operation>

<operation id="1544" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1214  %image_load_65 = load float* %image_addr_65, align 4

]]></Node>
<StgValue><ssdm name="image_load_65"/></StgValue>
</operation>

<operation id="1545" st_id="27" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1251  %tmp_11_14_0_2 = fadd float %tmp_11_14_0_1, %tmp_10_14_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_0_2"/></StgValue>
</operation>

<operation id="1546" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1255  %tmp_10_14_1 = fmul float %image_load_57, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_14_1"/></StgValue>
</operation>

<operation id="1547" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1257  %tmp_10_14_1_1 = fmul float %image_load_61, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_14_1_1"/></StgValue>
</operation>

<operation id="1548" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1261  %image_load_69 = load float* %image_addr_69, align 4

]]></Node>
<StgValue><ssdm name="image_load_69"/></StgValue>
</operation>

<operation id="1549" st_id="27" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1298  %tmp_11_15_0_2 = fadd float %tmp_11_15_0_1, %tmp_10_15_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_0_2"/></StgValue>
</operation>

<operation id="1550" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1302  %tmp_10_15_1 = fmul float %image_load_61, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_15_1"/></StgValue>
</operation>

<operation id="1551" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1308  %image_load_73 = load float* %image_addr_73, align 4

]]></Node>
<StgValue><ssdm name="image_load_73"/></StgValue>
</operation>

<operation id="1552" st_id="27" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1345  %tmp_11_16_0_2 = fadd float %tmp_11_16_0_1, %tmp_10_16_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_0_2"/></StgValue>
</operation>

<operation id="1553" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1355  %image_load_77 = load float* %image_addr_77, align 4

]]></Node>
<StgValue><ssdm name="image_load_77"/></StgValue>
</operation>

<operation id="1554" st_id="27" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1392  %tmp_11_17_0_2 = fadd float %tmp_11_17_0_1, %tmp_10_17_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_0_2"/></StgValue>
</operation>

<operation id="1555" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1439  %tmp_11_18_0_2 = fadd float %tmp_11_18_0_1, %tmp_10_18_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_0_2"/></StgValue>
</operation>

<operation id="1556" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1486  %tmp_11_19_0_2 = fadd float %tmp_11_19_0_1, %tmp_10_19_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_0_2"/></StgValue>
</operation>

<operation id="1557" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1531  %tmp_11_20_0_1 = fadd float %tmp_11_19, %tmp_10_20_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_0_1"/></StgValue>
</operation>

<operation id="1558" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1578  %tmp_11_21_0_1 = fadd float %tmp_11_20, %tmp_10_21_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_0_1"/></StgValue>
</operation>

<operation id="1559" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1627  %tmp_11_22_0_1 = fadd float %tmp_11_21, %tmp_10_22_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_0_1"/></StgValue>
</operation>

<operation id="1560" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1682  %tmp_11_23_0_1 = fadd float %tmp_11_22, %tmp_10_23_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_0_1"/></StgValue>
</operation>

<operation id="1561" st_id="27" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1736  %tmp_11_24_0_1 = fadd float %tmp_11_23, %tmp_10_24_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_0_1"/></StgValue>
</operation>

<operation id="1562" st_id="27" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1783  %tmp_11_25_0_1 = fadd float %tmp_11_24, %tmp_10_25_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_0_1"/></StgValue>
</operation>

<operation id="1563" st_id="27" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1830  %tmp_11_26_0_1 = fadd float %tmp_11_25, %tmp_10_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_0_1"/></StgValue>
</operation>

<operation id="1564" st_id="27" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1877  %tmp_11_27_0_1 = fadd float %tmp_11_26, %tmp_10_27_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_0_1"/></StgValue>
</operation>

<operation id="1565" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1924  %tmp_11_28_0_1 = fadd float %tmp_11_27, %tmp_10_28_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_0_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1566" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:344  %tmp_294 = or i10 %tmp_254, 20

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="1567" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:345  %tmp_295 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_294)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1568" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:346  %image_addr_81 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_295

]]></Node>
<StgValue><ssdm name="image_addr_81"/></StgValue>
</operation>

<operation id="1569" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:347  %tmp_296 = or i10 %tmp_254, 21

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="1570" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:348  %tmp_297 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_296)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="1571" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:349  %image_addr_85 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_297

]]></Node>
<StgValue><ssdm name="image_addr_85"/></StgValue>
</operation>

<operation id="1572" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:383  %tmp_11_0_1 = fadd float %tmp_11_0_0_3, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>

<operation id="1573" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:645  %tmp_11_1_1 = fadd float %tmp_11_1_0_3, %tmp_10_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>

<operation id="1574" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:690  %tmp_11_2_0_3 = fadd float %tmp_11_2_0_2, %tmp_10_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_0_3"/></StgValue>
</operation>

<operation id="1575" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:737  %tmp_11_3_0_3 = fadd float %tmp_11_3_0_2, %tmp_10_3_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_0_3"/></StgValue>
</operation>

<operation id="1576" st_id="28" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:784  %tmp_11_4_0_3 = fadd float %tmp_11_4_0_2, %tmp_10_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_0_3"/></StgValue>
</operation>

<operation id="1577" st_id="28" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:831  %tmp_11_5_0_3 = fadd float %tmp_11_5_0_2, %tmp_10_5_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_0_3"/></StgValue>
</operation>

<operation id="1578" st_id="28" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:878  %tmp_11_6_0_3 = fadd float %tmp_11_6_0_2, %tmp_10_6_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_0_3"/></StgValue>
</operation>

<operation id="1579" st_id="28" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:925  %tmp_11_7_0_3 = fadd float %tmp_11_7_0_2, %tmp_10_7_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_0_3"/></StgValue>
</operation>

<operation id="1580" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:933  %tmp_10_7_1_3 = fmul float %image_load_41, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_7_1_3"/></StgValue>
</operation>

<operation id="1581" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:972  %tmp_11_8_0_3 = fadd float %tmp_11_8_0_2, %tmp_10_8_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_0_3"/></StgValue>
</operation>

<operation id="1582" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:977  %tmp_10_8_1_2 = fmul float %image_load_41, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_8_1_2"/></StgValue>
</operation>

<operation id="1583" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:980  %tmp_10_8_1_3 = fmul float %image_load_45, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_8_1_3"/></StgValue>
</operation>

<operation id="1584" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1019  %tmp_11_9_0_3 = fadd float %tmp_11_9_0_2, %tmp_10_9_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_0_3"/></StgValue>
</operation>

<operation id="1585" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1022  %tmp_10_9_1_1 = fmul float %image_load_41, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_9_1_1"/></StgValue>
</operation>

<operation id="1586" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1024  %tmp_10_9_1_2 = fmul float %image_load_45, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_9_1_2"/></StgValue>
</operation>

<operation id="1587" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1027  %tmp_10_9_1_3 = fmul float %image_load_49, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_9_1_3"/></StgValue>
</operation>

<operation id="1588" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1066  %tmp_11_10_0_3 = fadd float %tmp_11_10_0_2, %tmp_10_10_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_0_3"/></StgValue>
</operation>

<operation id="1589" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1067  %tmp_10_10_1 = fmul float %image_load_41, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_10_1"/></StgValue>
</operation>

<operation id="1590" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1069  %tmp_10_10_1_1 = fmul float %image_load_45, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_10_1_1"/></StgValue>
</operation>

<operation id="1591" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1071  %tmp_10_10_1_2 = fmul float %image_load_49, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_10_1_2"/></StgValue>
</operation>

<operation id="1592" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1074  %tmp_10_10_1_3 = fmul float %image_load_53, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_10_1_3"/></StgValue>
</operation>

<operation id="1593" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1113  %tmp_11_11_0_3 = fadd float %tmp_11_11_0_2, %tmp_10_11_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_0_3"/></StgValue>
</operation>

<operation id="1594" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1114  %tmp_10_11_1 = fmul float %image_load_45, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_11_1"/></StgValue>
</operation>

<operation id="1595" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1116  %tmp_10_11_1_1 = fmul float %image_load_49, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_11_1_1"/></StgValue>
</operation>

<operation id="1596" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1118  %tmp_10_11_1_2 = fmul float %image_load_53, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_11_1_2"/></StgValue>
</operation>

<operation id="1597" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1121  %tmp_10_11_1_3 = fmul float %image_load_57, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_11_1_3"/></StgValue>
</operation>

<operation id="1598" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1157  %tmp_11_12_0_2 = fadd float %tmp_11_12_0_1, %tmp_10_12_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_0_2"/></StgValue>
</operation>

<operation id="1599" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1161  %tmp_10_12_1 = fmul float %image_load_49, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_12_1"/></StgValue>
</operation>

<operation id="1600" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1163  %tmp_10_12_1_1 = fmul float %image_load_53, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_12_1_1"/></StgValue>
</operation>

<operation id="1601" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1165  %tmp_10_12_1_2 = fmul float %image_load_57, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_12_1_2"/></StgValue>
</operation>

<operation id="1602" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1168  %tmp_10_12_1_3 = fmul float %image_load_61, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_12_1_3"/></StgValue>
</operation>

<operation id="1603" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1204  %tmp_11_13_0_2 = fadd float %tmp_11_13_0_1, %tmp_10_13_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_0_2"/></StgValue>
</operation>

<operation id="1604" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1208  %tmp_10_13_1 = fmul float %image_load_53, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_13_1"/></StgValue>
</operation>

<operation id="1605" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1210  %tmp_10_13_1_1 = fmul float %image_load_57, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_13_1_1"/></StgValue>
</operation>

<operation id="1606" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1212  %tmp_10_13_1_2 = fmul float %image_load_61, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_13_1_2"/></StgValue>
</operation>

<operation id="1607" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1215  %tmp_10_13_1_3 = fmul float %image_load_65, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_13_1_3"/></StgValue>
</operation>

<operation id="1608" st_id="28" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1251  %tmp_11_14_0_2 = fadd float %tmp_11_14_0_1, %tmp_10_14_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_0_2"/></StgValue>
</operation>

<operation id="1609" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1255  %tmp_10_14_1 = fmul float %image_load_57, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_14_1"/></StgValue>
</operation>

<operation id="1610" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1257  %tmp_10_14_1_1 = fmul float %image_load_61, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_14_1_1"/></StgValue>
</operation>

<operation id="1611" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1259  %tmp_10_14_1_2 = fmul float %image_load_65, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_14_1_2"/></StgValue>
</operation>

<operation id="1612" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1262  %tmp_10_14_1_3 = fmul float %image_load_69, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_14_1_3"/></StgValue>
</operation>

<operation id="1613" st_id="28" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1298  %tmp_11_15_0_2 = fadd float %tmp_11_15_0_1, %tmp_10_15_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_0_2"/></StgValue>
</operation>

<operation id="1614" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1302  %tmp_10_15_1 = fmul float %image_load_61, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_15_1"/></StgValue>
</operation>

<operation id="1615" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1304  %tmp_10_15_1_1 = fmul float %image_load_65, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_15_1_1"/></StgValue>
</operation>

<operation id="1616" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1306  %tmp_10_15_1_2 = fmul float %image_load_69, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_15_1_2"/></StgValue>
</operation>

<operation id="1617" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1308  %image_load_73 = load float* %image_addr_73, align 4

]]></Node>
<StgValue><ssdm name="image_load_73"/></StgValue>
</operation>

<operation id="1618" st_id="28" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1345  %tmp_11_16_0_2 = fadd float %tmp_11_16_0_1, %tmp_10_16_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_0_2"/></StgValue>
</operation>

<operation id="1619" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1349  %tmp_10_16_1 = fmul float %image_load_65, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_16_1"/></StgValue>
</operation>

<operation id="1620" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1351  %tmp_10_16_1_1 = fmul float %image_load_69, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_16_1_1"/></StgValue>
</operation>

<operation id="1621" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1355  %image_load_77 = load float* %image_addr_77, align 4

]]></Node>
<StgValue><ssdm name="image_load_77"/></StgValue>
</operation>

<operation id="1622" st_id="28" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1392  %tmp_11_17_0_2 = fadd float %tmp_11_17_0_1, %tmp_10_17_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_0_2"/></StgValue>
</operation>

<operation id="1623" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1396  %tmp_10_17_1 = fmul float %image_load_69, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_17_1"/></StgValue>
</operation>

<operation id="1624" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1402  %image_load_81 = load float* %image_addr_81, align 4

]]></Node>
<StgValue><ssdm name="image_load_81"/></StgValue>
</operation>

<operation id="1625" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1439  %tmp_11_18_0_2 = fadd float %tmp_11_18_0_1, %tmp_10_18_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_0_2"/></StgValue>
</operation>

<operation id="1626" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1449  %image_load_85 = load float* %image_addr_85, align 4

]]></Node>
<StgValue><ssdm name="image_load_85"/></StgValue>
</operation>

<operation id="1627" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1486  %tmp_11_19_0_2 = fadd float %tmp_11_19_0_1, %tmp_10_19_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_0_2"/></StgValue>
</operation>

<operation id="1628" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1533  %tmp_11_20_0_2 = fadd float %tmp_11_20_0_1, %tmp_10_20_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_0_2"/></StgValue>
</operation>

<operation id="1629" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1580  %tmp_11_21_0_2 = fadd float %tmp_11_21_0_1, %tmp_10_21_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_0_2"/></StgValue>
</operation>

<operation id="1630" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1627  %tmp_11_22_0_1 = fadd float %tmp_11_21, %tmp_10_22_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_0_1"/></StgValue>
</operation>

<operation id="1631" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1682  %tmp_11_23_0_1 = fadd float %tmp_11_22, %tmp_10_23_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_0_1"/></StgValue>
</operation>

<operation id="1632" st_id="28" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1736  %tmp_11_24_0_1 = fadd float %tmp_11_23, %tmp_10_24_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_0_1"/></StgValue>
</operation>

<operation id="1633" st_id="28" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1783  %tmp_11_25_0_1 = fadd float %tmp_11_24, %tmp_10_25_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_0_1"/></StgValue>
</operation>

<operation id="1634" st_id="28" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1830  %tmp_11_26_0_1 = fadd float %tmp_11_25, %tmp_10_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_0_1"/></StgValue>
</operation>

<operation id="1635" st_id="28" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1877  %tmp_11_27_0_1 = fadd float %tmp_11_26, %tmp_10_27_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_0_1"/></StgValue>
</operation>

<operation id="1636" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1924  %tmp_11_28_0_1 = fadd float %tmp_11_27, %tmp_10_28_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_0_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1637" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:350  %tmp_298 = or i10 %tmp_254, 22

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="1638" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:351  %tmp_299 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_298)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="1639" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:352  %image_addr_89 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_299

]]></Node>
<StgValue><ssdm name="image_addr_89"/></StgValue>
</operation>

<operation id="1640" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:353  %tmp_300 = or i10 %tmp_254, 23

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="1641" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:354  %tmp_301 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_300)

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="1642" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:355  %image_addr_93 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_301

]]></Node>
<StgValue><ssdm name="image_addr_93"/></StgValue>
</operation>

<operation id="1643" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:383  %tmp_11_0_1 = fadd float %tmp_11_0_0_3, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>

<operation id="1644" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:645  %tmp_11_1_1 = fadd float %tmp_11_1_0_3, %tmp_10_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>

<operation id="1645" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:692  %tmp_11_2_1 = fadd float %tmp_11_2_0_3, %tmp_10_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>

<operation id="1646" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:739  %tmp_11_3_1 = fadd float %tmp_11_3_0_3, %tmp_10_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>

<operation id="1647" st_id="29" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:784  %tmp_11_4_0_3 = fadd float %tmp_11_4_0_2, %tmp_10_4_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_0_3"/></StgValue>
</operation>

<operation id="1648" st_id="29" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:831  %tmp_11_5_0_3 = fadd float %tmp_11_5_0_2, %tmp_10_5_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_0_3"/></StgValue>
</operation>

<operation id="1649" st_id="29" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:878  %tmp_11_6_0_3 = fadd float %tmp_11_6_0_2, %tmp_10_6_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_0_3"/></StgValue>
</operation>

<operation id="1650" st_id="29" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:925  %tmp_11_7_0_3 = fadd float %tmp_11_7_0_2, %tmp_10_7_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_0_3"/></StgValue>
</operation>

<operation id="1651" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:972  %tmp_11_8_0_3 = fadd float %tmp_11_8_0_2, %tmp_10_8_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_0_3"/></StgValue>
</operation>

<operation id="1652" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1019  %tmp_11_9_0_3 = fadd float %tmp_11_9_0_2, %tmp_10_9_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_0_3"/></StgValue>
</operation>

<operation id="1653" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1027  %tmp_10_9_1_3 = fmul float %image_load_49, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_9_1_3"/></StgValue>
</operation>

<operation id="1654" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1066  %tmp_11_10_0_3 = fadd float %tmp_11_10_0_2, %tmp_10_10_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_0_3"/></StgValue>
</operation>

<operation id="1655" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1071  %tmp_10_10_1_2 = fmul float %image_load_49, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_10_1_2"/></StgValue>
</operation>

<operation id="1656" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1074  %tmp_10_10_1_3 = fmul float %image_load_53, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_10_1_3"/></StgValue>
</operation>

<operation id="1657" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1113  %tmp_11_11_0_3 = fadd float %tmp_11_11_0_2, %tmp_10_11_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_0_3"/></StgValue>
</operation>

<operation id="1658" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1116  %tmp_10_11_1_1 = fmul float %image_load_49, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_11_1_1"/></StgValue>
</operation>

<operation id="1659" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1118  %tmp_10_11_1_2 = fmul float %image_load_53, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_11_1_2"/></StgValue>
</operation>

<operation id="1660" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1121  %tmp_10_11_1_3 = fmul float %image_load_57, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_11_1_3"/></StgValue>
</operation>

<operation id="1661" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1160  %tmp_11_12_0_3 = fadd float %tmp_11_12_0_2, %tmp_10_12_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_0_3"/></StgValue>
</operation>

<operation id="1662" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1161  %tmp_10_12_1 = fmul float %image_load_49, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_12_1"/></StgValue>
</operation>

<operation id="1663" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1163  %tmp_10_12_1_1 = fmul float %image_load_53, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_12_1_1"/></StgValue>
</operation>

<operation id="1664" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1165  %tmp_10_12_1_2 = fmul float %image_load_57, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_12_1_2"/></StgValue>
</operation>

<operation id="1665" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1168  %tmp_10_12_1_3 = fmul float %image_load_61, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_12_1_3"/></StgValue>
</operation>

<operation id="1666" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1207  %tmp_11_13_0_3 = fadd float %tmp_11_13_0_2, %tmp_10_13_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_0_3"/></StgValue>
</operation>

<operation id="1667" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1208  %tmp_10_13_1 = fmul float %image_load_53, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_13_1"/></StgValue>
</operation>

<operation id="1668" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1210  %tmp_10_13_1_1 = fmul float %image_load_57, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_13_1_1"/></StgValue>
</operation>

<operation id="1669" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1212  %tmp_10_13_1_2 = fmul float %image_load_61, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_13_1_2"/></StgValue>
</operation>

<operation id="1670" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1215  %tmp_10_13_1_3 = fmul float %image_load_65, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_13_1_3"/></StgValue>
</operation>

<operation id="1671" st_id="29" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1251  %tmp_11_14_0_2 = fadd float %tmp_11_14_0_1, %tmp_10_14_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_0_2"/></StgValue>
</operation>

<operation id="1672" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1255  %tmp_10_14_1 = fmul float %image_load_57, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_14_1"/></StgValue>
</operation>

<operation id="1673" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1257  %tmp_10_14_1_1 = fmul float %image_load_61, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_14_1_1"/></StgValue>
</operation>

<operation id="1674" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1259  %tmp_10_14_1_2 = fmul float %image_load_65, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_14_1_2"/></StgValue>
</operation>

<operation id="1675" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1262  %tmp_10_14_1_3 = fmul float %image_load_69, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_14_1_3"/></StgValue>
</operation>

<operation id="1676" st_id="29" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1298  %tmp_11_15_0_2 = fadd float %tmp_11_15_0_1, %tmp_10_15_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_0_2"/></StgValue>
</operation>

<operation id="1677" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1302  %tmp_10_15_1 = fmul float %image_load_61, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_15_1"/></StgValue>
</operation>

<operation id="1678" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1304  %tmp_10_15_1_1 = fmul float %image_load_65, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_15_1_1"/></StgValue>
</operation>

<operation id="1679" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1306  %tmp_10_15_1_2 = fmul float %image_load_69, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_15_1_2"/></StgValue>
</operation>

<operation id="1680" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1309  %tmp_10_15_1_3 = fmul float %image_load_73, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_15_1_3"/></StgValue>
</operation>

<operation id="1681" st_id="29" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1345  %tmp_11_16_0_2 = fadd float %tmp_11_16_0_1, %tmp_10_16_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_0_2"/></StgValue>
</operation>

<operation id="1682" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1349  %tmp_10_16_1 = fmul float %image_load_65, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_16_1"/></StgValue>
</operation>

<operation id="1683" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1351  %tmp_10_16_1_1 = fmul float %image_load_69, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_16_1_1"/></StgValue>
</operation>

<operation id="1684" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1353  %tmp_10_16_1_2 = fmul float %image_load_73, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_16_1_2"/></StgValue>
</operation>

<operation id="1685" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1356  %tmp_10_16_1_3 = fmul float %image_load_77, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_16_1_3"/></StgValue>
</operation>

<operation id="1686" st_id="29" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1392  %tmp_11_17_0_2 = fadd float %tmp_11_17_0_1, %tmp_10_17_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_0_2"/></StgValue>
</operation>

<operation id="1687" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1396  %tmp_10_17_1 = fmul float %image_load_69, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_17_1"/></StgValue>
</operation>

<operation id="1688" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1398  %tmp_10_17_1_1 = fmul float %image_load_73, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_17_1_1"/></StgValue>
</operation>

<operation id="1689" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1400  %tmp_10_17_1_2 = fmul float %image_load_77, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_17_1_2"/></StgValue>
</operation>

<operation id="1690" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1402  %image_load_81 = load float* %image_addr_81, align 4

]]></Node>
<StgValue><ssdm name="image_load_81"/></StgValue>
</operation>

<operation id="1691" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1439  %tmp_11_18_0_2 = fadd float %tmp_11_18_0_1, %tmp_10_18_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_0_2"/></StgValue>
</operation>

<operation id="1692" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1443  %tmp_10_18_1 = fmul float %image_load_73, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_18_1"/></StgValue>
</operation>

<operation id="1693" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1445  %tmp_10_18_1_1 = fmul float %image_load_77, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_18_1_1"/></StgValue>
</operation>

<operation id="1694" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1449  %image_load_85 = load float* %image_addr_85, align 4

]]></Node>
<StgValue><ssdm name="image_load_85"/></StgValue>
</operation>

<operation id="1695" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1486  %tmp_11_19_0_2 = fadd float %tmp_11_19_0_1, %tmp_10_19_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_0_2"/></StgValue>
</operation>

<operation id="1696" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1490  %tmp_10_19_1 = fmul float %image_load_77, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_19_1"/></StgValue>
</operation>

<operation id="1697" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1496  %image_load_89 = load float* %image_addr_89, align 4

]]></Node>
<StgValue><ssdm name="image_load_89"/></StgValue>
</operation>

<operation id="1698" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1533  %tmp_11_20_0_2 = fadd float %tmp_11_20_0_1, %tmp_10_20_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_0_2"/></StgValue>
</operation>

<operation id="1699" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1543  %image_load_93 = load float* %image_addr_93, align 4

]]></Node>
<StgValue><ssdm name="image_load_93"/></StgValue>
</operation>

<operation id="1700" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1580  %tmp_11_21_0_2 = fadd float %tmp_11_21_0_1, %tmp_10_21_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_0_2"/></StgValue>
</operation>

<operation id="1701" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1630  %tmp_11_22_0_2 = fadd float %tmp_11_22_0_1, %tmp_10_22_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_0_2"/></StgValue>
</operation>

<operation id="1702" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1684  %tmp_11_23_0_2 = fadd float %tmp_11_23_0_1, %tmp_10_23_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_0_2"/></StgValue>
</operation>

<operation id="1703" st_id="29" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1736  %tmp_11_24_0_1 = fadd float %tmp_11_23, %tmp_10_24_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_0_1"/></StgValue>
</operation>

<operation id="1704" st_id="29" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1783  %tmp_11_25_0_1 = fadd float %tmp_11_24, %tmp_10_25_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_0_1"/></StgValue>
</operation>

<operation id="1705" st_id="29" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1830  %tmp_11_26_0_1 = fadd float %tmp_11_25, %tmp_10_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_0_1"/></StgValue>
</operation>

<operation id="1706" st_id="29" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1877  %tmp_11_27_0_1 = fadd float %tmp_11_26, %tmp_10_27_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_0_1"/></StgValue>
</operation>

<operation id="1707" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1924  %tmp_11_28_0_1 = fadd float %tmp_11_27, %tmp_10_28_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_0_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1708" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:356  %tmp_302 = or i10 %tmp_254, 24

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1709" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:357  %tmp_303 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_302)

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="1710" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:358  %image_addr_97 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_303

]]></Node>
<StgValue><ssdm name="image_addr_97"/></StgValue>
</operation>

<operation id="1711" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:359  %tmp_304 = or i10 %tmp_254, 25

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1712" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:360  %tmp_305 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_304)

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="1713" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:361  %image_addr_101 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_305

]]></Node>
<StgValue><ssdm name="image_addr_101"/></StgValue>
</operation>

<operation id="1714" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:383  %tmp_11_0_1 = fadd float %tmp_11_0_0_3, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>

<operation id="1715" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:645  %tmp_11_1_1 = fadd float %tmp_11_1_0_3, %tmp_10_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>

<operation id="1716" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:692  %tmp_11_2_1 = fadd float %tmp_11_2_0_3, %tmp_10_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>

<operation id="1717" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:739  %tmp_11_3_1 = fadd float %tmp_11_3_0_3, %tmp_10_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>

<operation id="1718" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:786  %tmp_11_4_1 = fadd float %tmp_11_4_0_3, %tmp_10_4_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_1"/></StgValue>
</operation>

<operation id="1719" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:833  %tmp_11_5_1 = fadd float %tmp_11_5_0_3, %tmp_10_5_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_1"/></StgValue>
</operation>

<operation id="1720" st_id="30" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:878  %tmp_11_6_0_3 = fadd float %tmp_11_6_0_2, %tmp_10_6_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_0_3"/></StgValue>
</operation>

<operation id="1721" st_id="30" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:925  %tmp_11_7_0_3 = fadd float %tmp_11_7_0_2, %tmp_10_7_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_0_3"/></StgValue>
</operation>

<operation id="1722" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:972  %tmp_11_8_0_3 = fadd float %tmp_11_8_0_2, %tmp_10_8_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_0_3"/></StgValue>
</operation>

<operation id="1723" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1019  %tmp_11_9_0_3 = fadd float %tmp_11_9_0_2, %tmp_10_9_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_0_3"/></StgValue>
</operation>

<operation id="1724" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1066  %tmp_11_10_0_3 = fadd float %tmp_11_10_0_2, %tmp_10_10_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_0_3"/></StgValue>
</operation>

<operation id="1725" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1113  %tmp_11_11_0_3 = fadd float %tmp_11_11_0_2, %tmp_10_11_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_0_3"/></StgValue>
</operation>

<operation id="1726" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1121  %tmp_10_11_1_3 = fmul float %image_load_57, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_11_1_3"/></StgValue>
</operation>

<operation id="1727" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1160  %tmp_11_12_0_3 = fadd float %tmp_11_12_0_2, %tmp_10_12_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_0_3"/></StgValue>
</operation>

<operation id="1728" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1165  %tmp_10_12_1_2 = fmul float %image_load_57, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_12_1_2"/></StgValue>
</operation>

<operation id="1729" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1168  %tmp_10_12_1_3 = fmul float %image_load_61, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_12_1_3"/></StgValue>
</operation>

<operation id="1730" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1207  %tmp_11_13_0_3 = fadd float %tmp_11_13_0_2, %tmp_10_13_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_0_3"/></StgValue>
</operation>

<operation id="1731" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1210  %tmp_10_13_1_1 = fmul float %image_load_57, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_13_1_1"/></StgValue>
</operation>

<operation id="1732" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1212  %tmp_10_13_1_2 = fmul float %image_load_61, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_13_1_2"/></StgValue>
</operation>

<operation id="1733" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1215  %tmp_10_13_1_3 = fmul float %image_load_65, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_13_1_3"/></StgValue>
</operation>

<operation id="1734" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1254  %tmp_11_14_0_3 = fadd float %tmp_11_14_0_2, %tmp_10_14_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_0_3"/></StgValue>
</operation>

<operation id="1735" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1255  %tmp_10_14_1 = fmul float %image_load_57, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_14_1"/></StgValue>
</operation>

<operation id="1736" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1257  %tmp_10_14_1_1 = fmul float %image_load_61, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_14_1_1"/></StgValue>
</operation>

<operation id="1737" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1259  %tmp_10_14_1_2 = fmul float %image_load_65, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_14_1_2"/></StgValue>
</operation>

<operation id="1738" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1262  %tmp_10_14_1_3 = fmul float %image_load_69, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_14_1_3"/></StgValue>
</operation>

<operation id="1739" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1301  %tmp_11_15_0_3 = fadd float %tmp_11_15_0_2, %tmp_10_15_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_0_3"/></StgValue>
</operation>

<operation id="1740" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1302  %tmp_10_15_1 = fmul float %image_load_61, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_15_1"/></StgValue>
</operation>

<operation id="1741" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1304  %tmp_10_15_1_1 = fmul float %image_load_65, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_15_1_1"/></StgValue>
</operation>

<operation id="1742" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1306  %tmp_10_15_1_2 = fmul float %image_load_69, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_15_1_2"/></StgValue>
</operation>

<operation id="1743" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1309  %tmp_10_15_1_3 = fmul float %image_load_73, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_15_1_3"/></StgValue>
</operation>

<operation id="1744" st_id="30" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1345  %tmp_11_16_0_2 = fadd float %tmp_11_16_0_1, %tmp_10_16_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_0_2"/></StgValue>
</operation>

<operation id="1745" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1349  %tmp_10_16_1 = fmul float %image_load_65, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_16_1"/></StgValue>
</operation>

<operation id="1746" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1351  %tmp_10_16_1_1 = fmul float %image_load_69, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_16_1_1"/></StgValue>
</operation>

<operation id="1747" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1353  %tmp_10_16_1_2 = fmul float %image_load_73, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_16_1_2"/></StgValue>
</operation>

<operation id="1748" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1356  %tmp_10_16_1_3 = fmul float %image_load_77, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_16_1_3"/></StgValue>
</operation>

<operation id="1749" st_id="30" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1392  %tmp_11_17_0_2 = fadd float %tmp_11_17_0_1, %tmp_10_17_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_0_2"/></StgValue>
</operation>

<operation id="1750" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1396  %tmp_10_17_1 = fmul float %image_load_69, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_17_1"/></StgValue>
</operation>

<operation id="1751" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1398  %tmp_10_17_1_1 = fmul float %image_load_73, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_17_1_1"/></StgValue>
</operation>

<operation id="1752" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1400  %tmp_10_17_1_2 = fmul float %image_load_77, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_17_1_2"/></StgValue>
</operation>

<operation id="1753" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1403  %tmp_10_17_1_3 = fmul float %image_load_81, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_17_1_3"/></StgValue>
</operation>

<operation id="1754" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1439  %tmp_11_18_0_2 = fadd float %tmp_11_18_0_1, %tmp_10_18_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_0_2"/></StgValue>
</operation>

<operation id="1755" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1443  %tmp_10_18_1 = fmul float %image_load_73, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_18_1"/></StgValue>
</operation>

<operation id="1756" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1445  %tmp_10_18_1_1 = fmul float %image_load_77, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_18_1_1"/></StgValue>
</operation>

<operation id="1757" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1447  %tmp_10_18_1_2 = fmul float %image_load_81, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_18_1_2"/></StgValue>
</operation>

<operation id="1758" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1450  %tmp_10_18_1_3 = fmul float %image_load_85, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_18_1_3"/></StgValue>
</operation>

<operation id="1759" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1486  %tmp_11_19_0_2 = fadd float %tmp_11_19_0_1, %tmp_10_19_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_0_2"/></StgValue>
</operation>

<operation id="1760" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1490  %tmp_10_19_1 = fmul float %image_load_77, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_19_1"/></StgValue>
</operation>

<operation id="1761" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1492  %tmp_10_19_1_1 = fmul float %image_load_81, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_19_1_1"/></StgValue>
</operation>

<operation id="1762" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1494  %tmp_10_19_1_2 = fmul float %image_load_85, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_19_1_2"/></StgValue>
</operation>

<operation id="1763" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1496  %image_load_89 = load float* %image_addr_89, align 4

]]></Node>
<StgValue><ssdm name="image_load_89"/></StgValue>
</operation>

<operation id="1764" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1533  %tmp_11_20_0_2 = fadd float %tmp_11_20_0_1, %tmp_10_20_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_0_2"/></StgValue>
</operation>

<operation id="1765" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1537  %tmp_10_20_1 = fmul float %image_load_81, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_20_1"/></StgValue>
</operation>

<operation id="1766" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1539  %tmp_10_20_1_1 = fmul float %image_load_85, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_20_1_1"/></StgValue>
</operation>

<operation id="1767" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1543  %image_load_93 = load float* %image_addr_93, align 4

]]></Node>
<StgValue><ssdm name="image_load_93"/></StgValue>
</operation>

<operation id="1768" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1580  %tmp_11_21_0_2 = fadd float %tmp_11_21_0_1, %tmp_10_21_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_0_2"/></StgValue>
</operation>

<operation id="1769" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1584  %tmp_10_21_1 = fmul float %image_load_85, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_21_1"/></StgValue>
</operation>

<operation id="1770" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1590  %image_load_97 = load float* %image_addr_97, align 4

]]></Node>
<StgValue><ssdm name="image_load_97"/></StgValue>
</operation>

<operation id="1771" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1630  %tmp_11_22_0_2 = fadd float %tmp_11_22_0_1, %tmp_10_22_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_0_2"/></StgValue>
</operation>

<operation id="1772" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1644  %image_load_101 = load float* %image_addr_101, align 4

]]></Node>
<StgValue><ssdm name="image_load_101"/></StgValue>
</operation>

<operation id="1773" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1684  %tmp_11_23_0_2 = fadd float %tmp_11_23_0_1, %tmp_10_23_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_0_2"/></StgValue>
</operation>

<operation id="1774" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1738  %tmp_11_24_0_2 = fadd float %tmp_11_24_0_1, %tmp_10_24_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_0_2"/></StgValue>
</operation>

<operation id="1775" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1785  %tmp_11_25_0_2 = fadd float %tmp_11_25_0_1, %tmp_10_25_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_0_2"/></StgValue>
</operation>

<operation id="1776" st_id="30" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1830  %tmp_11_26_0_1 = fadd float %tmp_11_25, %tmp_10_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_0_1"/></StgValue>
</operation>

<operation id="1777" st_id="30" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1877  %tmp_11_27_0_1 = fadd float %tmp_11_26, %tmp_10_27_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_0_1"/></StgValue>
</operation>

<operation id="1778" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1924  %tmp_11_28_0_1 = fadd float %tmp_11_27, %tmp_10_28_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_0_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1779" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:362  %tmp_306 = or i10 %tmp_254, 26

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="1780" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:363  %tmp_307 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_306)

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="1781" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:364  %image_addr_105 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_307

]]></Node>
<StgValue><ssdm name="image_addr_105"/></StgValue>
</operation>

<operation id="1782" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:365  %tmp_308 = or i10 %tmp_254, 27

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="1783" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:366  %tmp_309 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_308)

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="1784" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:367  %image_addr_109 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_309

]]></Node>
<StgValue><ssdm name="image_addr_109"/></StgValue>
</operation>

<operation id="1785" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:383  %tmp_11_0_1 = fadd float %tmp_11_0_0_3, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>

<operation id="1786" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:645  %tmp_11_1_1 = fadd float %tmp_11_1_0_3, %tmp_10_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>

<operation id="1787" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:692  %tmp_11_2_1 = fadd float %tmp_11_2_0_3, %tmp_10_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>

<operation id="1788" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:739  %tmp_11_3_1 = fadd float %tmp_11_3_0_3, %tmp_10_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>

<operation id="1789" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:786  %tmp_11_4_1 = fadd float %tmp_11_4_0_3, %tmp_10_4_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_1"/></StgValue>
</operation>

<operation id="1790" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:833  %tmp_11_5_1 = fadd float %tmp_11_5_0_3, %tmp_10_5_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_1"/></StgValue>
</operation>

<operation id="1791" st_id="31" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:880  %tmp_11_6_1 = fadd float %tmp_11_6_0_3, %tmp_10_6_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_1"/></StgValue>
</operation>

<operation id="1792" st_id="31" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:927  %tmp_11_7_1 = fadd float %tmp_11_7_0_3, %tmp_10_7_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_1"/></StgValue>
</operation>

<operation id="1793" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:972  %tmp_11_8_0_3 = fadd float %tmp_11_8_0_2, %tmp_10_8_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_0_3"/></StgValue>
</operation>

<operation id="1794" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1019  %tmp_11_9_0_3 = fadd float %tmp_11_9_0_2, %tmp_10_9_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_0_3"/></StgValue>
</operation>

<operation id="1795" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1066  %tmp_11_10_0_3 = fadd float %tmp_11_10_0_2, %tmp_10_10_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_0_3"/></StgValue>
</operation>

<operation id="1796" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1113  %tmp_11_11_0_3 = fadd float %tmp_11_11_0_2, %tmp_10_11_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_0_3"/></StgValue>
</operation>

<operation id="1797" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1160  %tmp_11_12_0_3 = fadd float %tmp_11_12_0_2, %tmp_10_12_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_0_3"/></StgValue>
</operation>

<operation id="1798" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1207  %tmp_11_13_0_3 = fadd float %tmp_11_13_0_2, %tmp_10_13_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_0_3"/></StgValue>
</operation>

<operation id="1799" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1215  %tmp_10_13_1_3 = fmul float %image_load_65, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_13_1_3"/></StgValue>
</operation>

<operation id="1800" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1254  %tmp_11_14_0_3 = fadd float %tmp_11_14_0_2, %tmp_10_14_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_0_3"/></StgValue>
</operation>

<operation id="1801" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1259  %tmp_10_14_1_2 = fmul float %image_load_65, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_14_1_2"/></StgValue>
</operation>

<operation id="1802" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1262  %tmp_10_14_1_3 = fmul float %image_load_69, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_14_1_3"/></StgValue>
</operation>

<operation id="1803" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1301  %tmp_11_15_0_3 = fadd float %tmp_11_15_0_2, %tmp_10_15_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_0_3"/></StgValue>
</operation>

<operation id="1804" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1304  %tmp_10_15_1_1 = fmul float %image_load_65, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_15_1_1"/></StgValue>
</operation>

<operation id="1805" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1306  %tmp_10_15_1_2 = fmul float %image_load_69, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_15_1_2"/></StgValue>
</operation>

<operation id="1806" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1309  %tmp_10_15_1_3 = fmul float %image_load_73, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_15_1_3"/></StgValue>
</operation>

<operation id="1807" st_id="31" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1348  %tmp_11_16_0_3 = fadd float %tmp_11_16_0_2, %tmp_10_16_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_0_3"/></StgValue>
</operation>

<operation id="1808" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1349  %tmp_10_16_1 = fmul float %image_load_65, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_16_1"/></StgValue>
</operation>

<operation id="1809" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1351  %tmp_10_16_1_1 = fmul float %image_load_69, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_16_1_1"/></StgValue>
</operation>

<operation id="1810" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1353  %tmp_10_16_1_2 = fmul float %image_load_73, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_16_1_2"/></StgValue>
</operation>

<operation id="1811" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1356  %tmp_10_16_1_3 = fmul float %image_load_77, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_16_1_3"/></StgValue>
</operation>

<operation id="1812" st_id="31" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1395  %tmp_11_17_0_3 = fadd float %tmp_11_17_0_2, %tmp_10_17_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_0_3"/></StgValue>
</operation>

<operation id="1813" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1396  %tmp_10_17_1 = fmul float %image_load_69, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_17_1"/></StgValue>
</operation>

<operation id="1814" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1398  %tmp_10_17_1_1 = fmul float %image_load_73, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_17_1_1"/></StgValue>
</operation>

<operation id="1815" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1400  %tmp_10_17_1_2 = fmul float %image_load_77, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_17_1_2"/></StgValue>
</operation>

<operation id="1816" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1403  %tmp_10_17_1_3 = fmul float %image_load_81, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_17_1_3"/></StgValue>
</operation>

<operation id="1817" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1439  %tmp_11_18_0_2 = fadd float %tmp_11_18_0_1, %tmp_10_18_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_0_2"/></StgValue>
</operation>

<operation id="1818" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1443  %tmp_10_18_1 = fmul float %image_load_73, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_18_1"/></StgValue>
</operation>

<operation id="1819" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1445  %tmp_10_18_1_1 = fmul float %image_load_77, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_18_1_1"/></StgValue>
</operation>

<operation id="1820" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1447  %tmp_10_18_1_2 = fmul float %image_load_81, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_18_1_2"/></StgValue>
</operation>

<operation id="1821" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1450  %tmp_10_18_1_3 = fmul float %image_load_85, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_18_1_3"/></StgValue>
</operation>

<operation id="1822" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1486  %tmp_11_19_0_2 = fadd float %tmp_11_19_0_1, %tmp_10_19_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_0_2"/></StgValue>
</operation>

<operation id="1823" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1490  %tmp_10_19_1 = fmul float %image_load_77, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_19_1"/></StgValue>
</operation>

<operation id="1824" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1492  %tmp_10_19_1_1 = fmul float %image_load_81, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_19_1_1"/></StgValue>
</operation>

<operation id="1825" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1494  %tmp_10_19_1_2 = fmul float %image_load_85, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_19_1_2"/></StgValue>
</operation>

<operation id="1826" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1497  %tmp_10_19_1_3 = fmul float %image_load_89, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_19_1_3"/></StgValue>
</operation>

<operation id="1827" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1533  %tmp_11_20_0_2 = fadd float %tmp_11_20_0_1, %tmp_10_20_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_0_2"/></StgValue>
</operation>

<operation id="1828" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1537  %tmp_10_20_1 = fmul float %image_load_81, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_20_1"/></StgValue>
</operation>

<operation id="1829" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1539  %tmp_10_20_1_1 = fmul float %image_load_85, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_20_1_1"/></StgValue>
</operation>

<operation id="1830" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1541  %tmp_10_20_1_2 = fmul float %image_load_89, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_20_1_2"/></StgValue>
</operation>

<operation id="1831" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1544  %tmp_10_20_1_3 = fmul float %image_load_93, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_20_1_3"/></StgValue>
</operation>

<operation id="1832" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1580  %tmp_11_21_0_2 = fadd float %tmp_11_21_0_1, %tmp_10_21_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_0_2"/></StgValue>
</operation>

<operation id="1833" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1584  %tmp_10_21_1 = fmul float %image_load_85, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_21_1"/></StgValue>
</operation>

<operation id="1834" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1586  %tmp_10_21_1_1 = fmul float %image_load_89, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_21_1_1"/></StgValue>
</operation>

<operation id="1835" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1588  %tmp_10_21_1_2 = fmul float %image_load_93, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_21_1_2"/></StgValue>
</operation>

<operation id="1836" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1590  %image_load_97 = load float* %image_addr_97, align 4

]]></Node>
<StgValue><ssdm name="image_load_97"/></StgValue>
</operation>

<operation id="1837" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1630  %tmp_11_22_0_2 = fadd float %tmp_11_22_0_1, %tmp_10_22_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_0_2"/></StgValue>
</operation>

<operation id="1838" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1636  %tmp_10_22_1 = fmul float %image_load_89, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_22_1"/></StgValue>
</operation>

<operation id="1839" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1639  %tmp_10_22_1_1 = fmul float %image_load_93, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_22_1_1"/></StgValue>
</operation>

<operation id="1840" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1644  %image_load_101 = load float* %image_addr_101, align 4

]]></Node>
<StgValue><ssdm name="image_load_101"/></StgValue>
</operation>

<operation id="1841" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1684  %tmp_11_23_0_2 = fadd float %tmp_11_23_0_1, %tmp_10_23_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_0_2"/></StgValue>
</operation>

<operation id="1842" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1688  %tmp_10_23_1 = fmul float %image_load_93, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_23_1"/></StgValue>
</operation>

<operation id="1843" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1694  %image_load_105 = load float* %image_addr_105, align 4

]]></Node>
<StgValue><ssdm name="image_load_105"/></StgValue>
</operation>

<operation id="1844" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1738  %tmp_11_24_0_2 = fadd float %tmp_11_24_0_1, %tmp_10_24_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_0_2"/></StgValue>
</operation>

<operation id="1845" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1748  %image_load_109 = load float* %image_addr_109, align 4

]]></Node>
<StgValue><ssdm name="image_load_109"/></StgValue>
</operation>

<operation id="1846" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1785  %tmp_11_25_0_2 = fadd float %tmp_11_25_0_1, %tmp_10_25_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_0_2"/></StgValue>
</operation>

<operation id="1847" st_id="31" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1832  %tmp_11_26_0_2 = fadd float %tmp_11_26_0_1, %tmp_10_26_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_0_2"/></StgValue>
</operation>

<operation id="1848" st_id="31" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1879  %tmp_11_27_0_2 = fadd float %tmp_11_27_0_1, %tmp_10_27_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_0_2"/></StgValue>
</operation>

<operation id="1849" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1924  %tmp_11_28_0_1 = fadd float %tmp_11_27, %tmp_10_28_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_0_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1850" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:368  %tmp_310 = or i10 %tmp_254, 28

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="1851" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:369  %tmp_311 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_310)

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="1852" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:370  %image_addr_113 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_311

]]></Node>
<StgValue><ssdm name="image_addr_113"/></StgValue>
</operation>

<operation id="1853" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:371  %tmp_312 = or i10 %tmp_254, 29

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="1854" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:372  %tmp_313 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_312)

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="1855" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:373  %image_addr_117 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_313

]]></Node>
<StgValue><ssdm name="image_addr_117"/></StgValue>
</operation>

<operation id="1856" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:383  %tmp_11_0_1 = fadd float %tmp_11_0_0_3, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>

<operation id="1857" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:645  %tmp_11_1_1 = fadd float %tmp_11_1_0_3, %tmp_10_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>

<operation id="1858" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:692  %tmp_11_2_1 = fadd float %tmp_11_2_0_3, %tmp_10_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>

<operation id="1859" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:739  %tmp_11_3_1 = fadd float %tmp_11_3_0_3, %tmp_10_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>

<operation id="1860" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:786  %tmp_11_4_1 = fadd float %tmp_11_4_0_3, %tmp_10_4_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_1"/></StgValue>
</operation>

<operation id="1861" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:833  %tmp_11_5_1 = fadd float %tmp_11_5_0_3, %tmp_10_5_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_1"/></StgValue>
</operation>

<operation id="1862" st_id="32" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:880  %tmp_11_6_1 = fadd float %tmp_11_6_0_3, %tmp_10_6_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_1"/></StgValue>
</operation>

<operation id="1863" st_id="32" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:927  %tmp_11_7_1 = fadd float %tmp_11_7_0_3, %tmp_10_7_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_1"/></StgValue>
</operation>

<operation id="1864" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:974  %tmp_11_8_1 = fadd float %tmp_11_8_0_3, %tmp_10_8_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_1"/></StgValue>
</operation>

<operation id="1865" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1021  %tmp_11_9_1 = fadd float %tmp_11_9_0_3, %tmp_10_9_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_1"/></StgValue>
</operation>

<operation id="1866" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1066  %tmp_11_10_0_3 = fadd float %tmp_11_10_0_2, %tmp_10_10_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_0_3"/></StgValue>
</operation>

<operation id="1867" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1113  %tmp_11_11_0_3 = fadd float %tmp_11_11_0_2, %tmp_10_11_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_0_3"/></StgValue>
</operation>

<operation id="1868" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1160  %tmp_11_12_0_3 = fadd float %tmp_11_12_0_2, %tmp_10_12_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_0_3"/></StgValue>
</operation>

<operation id="1869" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1207  %tmp_11_13_0_3 = fadd float %tmp_11_13_0_2, %tmp_10_13_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_0_3"/></StgValue>
</operation>

<operation id="1870" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1254  %tmp_11_14_0_3 = fadd float %tmp_11_14_0_2, %tmp_10_14_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_0_3"/></StgValue>
</operation>

<operation id="1871" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1301  %tmp_11_15_0_3 = fadd float %tmp_11_15_0_2, %tmp_10_15_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_0_3"/></StgValue>
</operation>

<operation id="1872" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1309  %tmp_10_15_1_3 = fmul float %image_load_73, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_15_1_3"/></StgValue>
</operation>

<operation id="1873" st_id="32" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1348  %tmp_11_16_0_3 = fadd float %tmp_11_16_0_2, %tmp_10_16_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_0_3"/></StgValue>
</operation>

<operation id="1874" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1353  %tmp_10_16_1_2 = fmul float %image_load_73, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_16_1_2"/></StgValue>
</operation>

<operation id="1875" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1356  %tmp_10_16_1_3 = fmul float %image_load_77, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_16_1_3"/></StgValue>
</operation>

<operation id="1876" st_id="32" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1395  %tmp_11_17_0_3 = fadd float %tmp_11_17_0_2, %tmp_10_17_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_0_3"/></StgValue>
</operation>

<operation id="1877" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1398  %tmp_10_17_1_1 = fmul float %image_load_73, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_17_1_1"/></StgValue>
</operation>

<operation id="1878" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1400  %tmp_10_17_1_2 = fmul float %image_load_77, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_17_1_2"/></StgValue>
</operation>

<operation id="1879" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1403  %tmp_10_17_1_3 = fmul float %image_load_81, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_17_1_3"/></StgValue>
</operation>

<operation id="1880" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1442  %tmp_11_18_0_3 = fadd float %tmp_11_18_0_2, %tmp_10_18_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_0_3"/></StgValue>
</operation>

<operation id="1881" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1443  %tmp_10_18_1 = fmul float %image_load_73, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_18_1"/></StgValue>
</operation>

<operation id="1882" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1445  %tmp_10_18_1_1 = fmul float %image_load_77, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_18_1_1"/></StgValue>
</operation>

<operation id="1883" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1447  %tmp_10_18_1_2 = fmul float %image_load_81, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_18_1_2"/></StgValue>
</operation>

<operation id="1884" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1450  %tmp_10_18_1_3 = fmul float %image_load_85, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_18_1_3"/></StgValue>
</operation>

<operation id="1885" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1489  %tmp_11_19_0_3 = fadd float %tmp_11_19_0_2, %tmp_10_19_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_0_3"/></StgValue>
</operation>

<operation id="1886" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1490  %tmp_10_19_1 = fmul float %image_load_77, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_19_1"/></StgValue>
</operation>

<operation id="1887" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1492  %tmp_10_19_1_1 = fmul float %image_load_81, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_19_1_1"/></StgValue>
</operation>

<operation id="1888" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1494  %tmp_10_19_1_2 = fmul float %image_load_85, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_19_1_2"/></StgValue>
</operation>

<operation id="1889" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1497  %tmp_10_19_1_3 = fmul float %image_load_89, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_19_1_3"/></StgValue>
</operation>

<operation id="1890" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1533  %tmp_11_20_0_2 = fadd float %tmp_11_20_0_1, %tmp_10_20_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_0_2"/></StgValue>
</operation>

<operation id="1891" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1537  %tmp_10_20_1 = fmul float %image_load_81, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_20_1"/></StgValue>
</operation>

<operation id="1892" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1539  %tmp_10_20_1_1 = fmul float %image_load_85, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_20_1_1"/></StgValue>
</operation>

<operation id="1893" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1541  %tmp_10_20_1_2 = fmul float %image_load_89, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_20_1_2"/></StgValue>
</operation>

<operation id="1894" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1544  %tmp_10_20_1_3 = fmul float %image_load_93, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_20_1_3"/></StgValue>
</operation>

<operation id="1895" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1580  %tmp_11_21_0_2 = fadd float %tmp_11_21_0_1, %tmp_10_21_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_0_2"/></StgValue>
</operation>

<operation id="1896" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1584  %tmp_10_21_1 = fmul float %image_load_85, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_21_1"/></StgValue>
</operation>

<operation id="1897" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1586  %tmp_10_21_1_1 = fmul float %image_load_89, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_21_1_1"/></StgValue>
</operation>

<operation id="1898" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1588  %tmp_10_21_1_2 = fmul float %image_load_93, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_21_1_2"/></StgValue>
</operation>

<operation id="1899" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1591  %tmp_10_21_1_3 = fmul float %image_load_97, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_21_1_3"/></StgValue>
</operation>

<operation id="1900" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1630  %tmp_11_22_0_2 = fadd float %tmp_11_22_0_1, %tmp_10_22_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_0_2"/></StgValue>
</operation>

<operation id="1901" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1636  %tmp_10_22_1 = fmul float %image_load_89, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_22_1"/></StgValue>
</operation>

<operation id="1902" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1639  %tmp_10_22_1_1 = fmul float %image_load_93, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_22_1_1"/></StgValue>
</operation>

<operation id="1903" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1642  %tmp_10_22_1_2 = fmul float %image_load_97, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_22_1_2"/></StgValue>
</operation>

<operation id="1904" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1646  %tmp_10_22_1_3 = fmul float %image_load_101, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_22_1_3"/></StgValue>
</operation>

<operation id="1905" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1684  %tmp_11_23_0_2 = fadd float %tmp_11_23_0_1, %tmp_10_23_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_0_2"/></StgValue>
</operation>

<operation id="1906" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1688  %tmp_10_23_1 = fmul float %image_load_93, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_23_1"/></StgValue>
</operation>

<operation id="1907" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1690  %tmp_10_23_1_1 = fmul float %image_load_97, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_23_1_1"/></StgValue>
</operation>

<operation id="1908" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1692  %tmp_10_23_1_2 = fmul float %image_load_101, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_23_1_2"/></StgValue>
</operation>

<operation id="1909" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1694  %image_load_105 = load float* %image_addr_105, align 4

]]></Node>
<StgValue><ssdm name="image_load_105"/></StgValue>
</operation>

<operation id="1910" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1738  %tmp_11_24_0_2 = fadd float %tmp_11_24_0_1, %tmp_10_24_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_0_2"/></StgValue>
</operation>

<operation id="1911" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1742  %tmp_10_24_1 = fmul float %image_load_97, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_24_1"/></StgValue>
</operation>

<operation id="1912" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1744  %tmp_10_24_1_1 = fmul float %image_load_101, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_24_1_1"/></StgValue>
</operation>

<operation id="1913" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1748  %image_load_109 = load float* %image_addr_109, align 4

]]></Node>
<StgValue><ssdm name="image_load_109"/></StgValue>
</operation>

<operation id="1914" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1785  %tmp_11_25_0_2 = fadd float %tmp_11_25_0_1, %tmp_10_25_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_0_2"/></StgValue>
</operation>

<operation id="1915" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1789  %tmp_10_25_1 = fmul float %image_load_101, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_25_1"/></StgValue>
</operation>

<operation id="1916" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1795  %image_load_113 = load float* %image_addr_113, align 4

]]></Node>
<StgValue><ssdm name="image_load_113"/></StgValue>
</operation>

<operation id="1917" st_id="32" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1832  %tmp_11_26_0_2 = fadd float %tmp_11_26_0_1, %tmp_10_26_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_0_2"/></StgValue>
</operation>

<operation id="1918" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1842  %image_load_117 = load float* %image_addr_117, align 4

]]></Node>
<StgValue><ssdm name="image_load_117"/></StgValue>
</operation>

<operation id="1919" st_id="32" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1879  %tmp_11_27_0_2 = fadd float %tmp_11_27_0_1, %tmp_10_27_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_0_2"/></StgValue>
</operation>

<operation id="1920" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1926  %tmp_11_28_0_2 = fadd float %tmp_11_28_0_1, %tmp_10_28_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_0_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1921" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:374  %tmp_314 = or i10 %tmp_254, 30

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1922" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:375  %tmp_315 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_314)

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="1923" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:376  %image_addr_121 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_315

]]></Node>
<StgValue><ssdm name="image_addr_121"/></StgValue>
</operation>

<operation id="1924" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:377  %tmp_316 = or i10 %tmp_254, 31

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="1925" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:378  %tmp_317 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_316)

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="1926" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:379  %image_addr_125 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_317

]]></Node>
<StgValue><ssdm name="image_addr_125"/></StgValue>
</operation>

<operation id="1927" st_id="33" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:387  %tmp_11_0_1_1 = fadd float %tmp_11_0_1, %tmp_10_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_1_1"/></StgValue>
</operation>

<operation id="1928" st_id="33" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:647  %tmp_11_1_1_1 = fadd float %tmp_11_1_1, %tmp_10_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1_1"/></StgValue>
</operation>

<operation id="1929" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:692  %tmp_11_2_1 = fadd float %tmp_11_2_0_3, %tmp_10_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>

<operation id="1930" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:739  %tmp_11_3_1 = fadd float %tmp_11_3_0_3, %tmp_10_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>

<operation id="1931" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:786  %tmp_11_4_1 = fadd float %tmp_11_4_0_3, %tmp_10_4_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_1"/></StgValue>
</operation>

<operation id="1932" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:833  %tmp_11_5_1 = fadd float %tmp_11_5_0_3, %tmp_10_5_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_1"/></StgValue>
</operation>

<operation id="1933" st_id="33" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:880  %tmp_11_6_1 = fadd float %tmp_11_6_0_3, %tmp_10_6_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_1"/></StgValue>
</operation>

<operation id="1934" st_id="33" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:927  %tmp_11_7_1 = fadd float %tmp_11_7_0_3, %tmp_10_7_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_1"/></StgValue>
</operation>

<operation id="1935" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:974  %tmp_11_8_1 = fadd float %tmp_11_8_0_3, %tmp_10_8_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_1"/></StgValue>
</operation>

<operation id="1936" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1021  %tmp_11_9_1 = fadd float %tmp_11_9_0_3, %tmp_10_9_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_1"/></StgValue>
</operation>

<operation id="1937" st_id="33" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1068  %tmp_11_10_1 = fadd float %tmp_11_10_0_3, %tmp_10_10_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_1"/></StgValue>
</operation>

<operation id="1938" st_id="33" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1115  %tmp_11_11_1 = fadd float %tmp_11_11_0_3, %tmp_10_11_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_1"/></StgValue>
</operation>

<operation id="1939" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1160  %tmp_11_12_0_3 = fadd float %tmp_11_12_0_2, %tmp_10_12_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_0_3"/></StgValue>
</operation>

<operation id="1940" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1207  %tmp_11_13_0_3 = fadd float %tmp_11_13_0_2, %tmp_10_13_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_0_3"/></StgValue>
</operation>

<operation id="1941" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1254  %tmp_11_14_0_3 = fadd float %tmp_11_14_0_2, %tmp_10_14_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_0_3"/></StgValue>
</operation>

<operation id="1942" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1301  %tmp_11_15_0_3 = fadd float %tmp_11_15_0_2, %tmp_10_15_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_0_3"/></StgValue>
</operation>

<operation id="1943" st_id="33" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1348  %tmp_11_16_0_3 = fadd float %tmp_11_16_0_2, %tmp_10_16_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_0_3"/></StgValue>
</operation>

<operation id="1944" st_id="33" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1395  %tmp_11_17_0_3 = fadd float %tmp_11_17_0_2, %tmp_10_17_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_0_3"/></StgValue>
</operation>

<operation id="1945" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1403  %tmp_10_17_1_3 = fmul float %image_load_81, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_17_1_3"/></StgValue>
</operation>

<operation id="1946" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1442  %tmp_11_18_0_3 = fadd float %tmp_11_18_0_2, %tmp_10_18_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_0_3"/></StgValue>
</operation>

<operation id="1947" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1447  %tmp_10_18_1_2 = fmul float %image_load_81, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_18_1_2"/></StgValue>
</operation>

<operation id="1948" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1450  %tmp_10_18_1_3 = fmul float %image_load_85, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_18_1_3"/></StgValue>
</operation>

<operation id="1949" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1489  %tmp_11_19_0_3 = fadd float %tmp_11_19_0_2, %tmp_10_19_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_0_3"/></StgValue>
</operation>

<operation id="1950" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1492  %tmp_10_19_1_1 = fmul float %image_load_81, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_19_1_1"/></StgValue>
</operation>

<operation id="1951" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1494  %tmp_10_19_1_2 = fmul float %image_load_85, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_19_1_2"/></StgValue>
</operation>

<operation id="1952" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1497  %tmp_10_19_1_3 = fmul float %image_load_89, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_19_1_3"/></StgValue>
</operation>

<operation id="1953" st_id="33" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1536  %tmp_11_20_0_3 = fadd float %tmp_11_20_0_2, %tmp_10_20_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_0_3"/></StgValue>
</operation>

<operation id="1954" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1537  %tmp_10_20_1 = fmul float %image_load_81, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_20_1"/></StgValue>
</operation>

<operation id="1955" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1539  %tmp_10_20_1_1 = fmul float %image_load_85, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_20_1_1"/></StgValue>
</operation>

<operation id="1956" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1541  %tmp_10_20_1_2 = fmul float %image_load_89, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_20_1_2"/></StgValue>
</operation>

<operation id="1957" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1544  %tmp_10_20_1_3 = fmul float %image_load_93, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_20_1_3"/></StgValue>
</operation>

<operation id="1958" st_id="33" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1583  %tmp_11_21_0_3 = fadd float %tmp_11_21_0_2, %tmp_10_21_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_0_3"/></StgValue>
</operation>

<operation id="1959" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1584  %tmp_10_21_1 = fmul float %image_load_85, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_21_1"/></StgValue>
</operation>

<operation id="1960" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1586  %tmp_10_21_1_1 = fmul float %image_load_89, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_21_1_1"/></StgValue>
</operation>

<operation id="1961" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1588  %tmp_10_21_1_2 = fmul float %image_load_93, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_21_1_2"/></StgValue>
</operation>

<operation id="1962" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1591  %tmp_10_21_1_3 = fmul float %image_load_97, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_21_1_3"/></StgValue>
</operation>

<operation id="1963" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1630  %tmp_11_22_0_2 = fadd float %tmp_11_22_0_1, %tmp_10_22_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_0_2"/></StgValue>
</operation>

<operation id="1964" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1636  %tmp_10_22_1 = fmul float %image_load_89, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_22_1"/></StgValue>
</operation>

<operation id="1965" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1639  %tmp_10_22_1_1 = fmul float %image_load_93, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_22_1_1"/></StgValue>
</operation>

<operation id="1966" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1642  %tmp_10_22_1_2 = fmul float %image_load_97, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_22_1_2"/></StgValue>
</operation>

<operation id="1967" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1646  %tmp_10_22_1_3 = fmul float %image_load_101, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_22_1_3"/></StgValue>
</operation>

<operation id="1968" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1684  %tmp_11_23_0_2 = fadd float %tmp_11_23_0_1, %tmp_10_23_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_0_2"/></StgValue>
</operation>

<operation id="1969" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1688  %tmp_10_23_1 = fmul float %image_load_93, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_23_1"/></StgValue>
</operation>

<operation id="1970" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1690  %tmp_10_23_1_1 = fmul float %image_load_97, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_23_1_1"/></StgValue>
</operation>

<operation id="1971" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1692  %tmp_10_23_1_2 = fmul float %image_load_101, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_23_1_2"/></StgValue>
</operation>

<operation id="1972" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1695  %tmp_10_23_1_3 = fmul float %image_load_105, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_23_1_3"/></StgValue>
</operation>

<operation id="1973" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1738  %tmp_11_24_0_2 = fadd float %tmp_11_24_0_1, %tmp_10_24_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_0_2"/></StgValue>
</operation>

<operation id="1974" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1742  %tmp_10_24_1 = fmul float %image_load_97, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_24_1"/></StgValue>
</operation>

<operation id="1975" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1744  %tmp_10_24_1_1 = fmul float %image_load_101, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_24_1_1"/></StgValue>
</operation>

<operation id="1976" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1746  %tmp_10_24_1_2 = fmul float %image_load_105, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_24_1_2"/></StgValue>
</operation>

<operation id="1977" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1749  %tmp_10_24_1_3 = fmul float %image_load_109, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_24_1_3"/></StgValue>
</operation>

<operation id="1978" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1785  %tmp_11_25_0_2 = fadd float %tmp_11_25_0_1, %tmp_10_25_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_0_2"/></StgValue>
</operation>

<operation id="1979" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1789  %tmp_10_25_1 = fmul float %image_load_101, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_25_1"/></StgValue>
</operation>

<operation id="1980" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1791  %tmp_10_25_1_1 = fmul float %image_load_105, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_25_1_1"/></StgValue>
</operation>

<operation id="1981" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1793  %tmp_10_25_1_2 = fmul float %image_load_109, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_25_1_2"/></StgValue>
</operation>

<operation id="1982" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1795  %image_load_113 = load float* %image_addr_113, align 4

]]></Node>
<StgValue><ssdm name="image_load_113"/></StgValue>
</operation>

<operation id="1983" st_id="33" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1832  %tmp_11_26_0_2 = fadd float %tmp_11_26_0_1, %tmp_10_26_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_0_2"/></StgValue>
</operation>

<operation id="1984" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1836  %tmp_10_26_1 = fmul float %image_load_105, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_26_1"/></StgValue>
</operation>

<operation id="1985" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1838  %tmp_10_26_1_1 = fmul float %image_load_109, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_26_1_1"/></StgValue>
</operation>

<operation id="1986" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1842  %image_load_117 = load float* %image_addr_117, align 4

]]></Node>
<StgValue><ssdm name="image_load_117"/></StgValue>
</operation>

<operation id="1987" st_id="33" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1879  %tmp_11_27_0_2 = fadd float %tmp_11_27_0_1, %tmp_10_27_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_0_2"/></StgValue>
</operation>

<operation id="1988" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1883  %tmp_10_27_1 = fmul float %image_load_109, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_27_1"/></StgValue>
</operation>

<operation id="1989" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1889  %image_load_121 = load float* %image_addr_121, align 4

]]></Node>
<StgValue><ssdm name="image_load_121"/></StgValue>
</operation>

<operation id="1990" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1926  %tmp_11_28_0_2 = fadd float %tmp_11_28_0_1, %tmp_10_28_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_0_2"/></StgValue>
</operation>

<operation id="1991" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1936  %image_load_125 = load float* %image_addr_125, align 4

]]></Node>
<StgValue><ssdm name="image_load_125"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1992" st_id="34" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:387  %tmp_11_0_1_1 = fadd float %tmp_11_0_1, %tmp_10_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_1_1"/></StgValue>
</operation>

<operation id="1993" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:396  %tmp_9_0_2 = add i5 2, %i_mid2

]]></Node>
<StgValue><ssdm name="tmp_9_0_2"/></StgValue>
</operation>

<operation id="1994" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:397  %tmp_318 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_9_0_2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="1995" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader:398  %tmp_319 = zext i10 %tmp_318 to i64

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="1996" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:399  %image_addr_8 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_319

]]></Node>
<StgValue><ssdm name="image_addr_8"/></StgValue>
</operation>

<operation id="1997" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:400  %tmp_320 = or i10 %tmp_318, 1

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="1998" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:401  %tmp_321 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_320)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="1999" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:402  %image_addr_9 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_321

]]></Node>
<StgValue><ssdm name="image_addr_9"/></StgValue>
</operation>

<operation id="2000" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:493  %image_load_8 = load float* %image_addr_8, align 4

]]></Node>
<StgValue><ssdm name="image_load_8"/></StgValue>
</operation>

<operation id="2001" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:497  %image_load_9 = load float* %image_addr_9, align 4

]]></Node>
<StgValue><ssdm name="image_load_9"/></StgValue>
</operation>

<operation id="2002" st_id="34" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:647  %tmp_11_1_1_1 = fadd float %tmp_11_1_1, %tmp_10_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1_1"/></StgValue>
</operation>

<operation id="2003" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:694  %tmp_11_2_1_1 = fadd float %tmp_11_2_1, %tmp_10_2_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_1_1"/></StgValue>
</operation>

<operation id="2004" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:741  %tmp_11_3_1_1 = fadd float %tmp_11_3_1, %tmp_10_3_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_1_1"/></StgValue>
</operation>

<operation id="2005" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:786  %tmp_11_4_1 = fadd float %tmp_11_4_0_3, %tmp_10_4_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_1"/></StgValue>
</operation>

<operation id="2006" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:833  %tmp_11_5_1 = fadd float %tmp_11_5_0_3, %tmp_10_5_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_1"/></StgValue>
</operation>

<operation id="2007" st_id="34" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:880  %tmp_11_6_1 = fadd float %tmp_11_6_0_3, %tmp_10_6_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_1"/></StgValue>
</operation>

<operation id="2008" st_id="34" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:927  %tmp_11_7_1 = fadd float %tmp_11_7_0_3, %tmp_10_7_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_1"/></StgValue>
</operation>

<operation id="2009" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:974  %tmp_11_8_1 = fadd float %tmp_11_8_0_3, %tmp_10_8_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_1"/></StgValue>
</operation>

<operation id="2010" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1021  %tmp_11_9_1 = fadd float %tmp_11_9_0_3, %tmp_10_9_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_1"/></StgValue>
</operation>

<operation id="2011" st_id="34" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1068  %tmp_11_10_1 = fadd float %tmp_11_10_0_3, %tmp_10_10_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_1"/></StgValue>
</operation>

<operation id="2012" st_id="34" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1115  %tmp_11_11_1 = fadd float %tmp_11_11_0_3, %tmp_10_11_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_1"/></StgValue>
</operation>

<operation id="2013" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1162  %tmp_11_12_1 = fadd float %tmp_11_12_0_3, %tmp_10_12_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_1"/></StgValue>
</operation>

<operation id="2014" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1209  %tmp_11_13_1 = fadd float %tmp_11_13_0_3, %tmp_10_13_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_1"/></StgValue>
</operation>

<operation id="2015" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1254  %tmp_11_14_0_3 = fadd float %tmp_11_14_0_2, %tmp_10_14_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_0_3"/></StgValue>
</operation>

<operation id="2016" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1301  %tmp_11_15_0_3 = fadd float %tmp_11_15_0_2, %tmp_10_15_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_0_3"/></StgValue>
</operation>

<operation id="2017" st_id="34" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1348  %tmp_11_16_0_3 = fadd float %tmp_11_16_0_2, %tmp_10_16_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_0_3"/></StgValue>
</operation>

<operation id="2018" st_id="34" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1395  %tmp_11_17_0_3 = fadd float %tmp_11_17_0_2, %tmp_10_17_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_0_3"/></StgValue>
</operation>

<operation id="2019" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1442  %tmp_11_18_0_3 = fadd float %tmp_11_18_0_2, %tmp_10_18_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_0_3"/></StgValue>
</operation>

<operation id="2020" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1489  %tmp_11_19_0_3 = fadd float %tmp_11_19_0_2, %tmp_10_19_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_0_3"/></StgValue>
</operation>

<operation id="2021" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1497  %tmp_10_19_1_3 = fmul float %image_load_89, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_19_1_3"/></StgValue>
</operation>

<operation id="2022" st_id="34" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1536  %tmp_11_20_0_3 = fadd float %tmp_11_20_0_2, %tmp_10_20_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_0_3"/></StgValue>
</operation>

<operation id="2023" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1541  %tmp_10_20_1_2 = fmul float %image_load_89, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_20_1_2"/></StgValue>
</operation>

<operation id="2024" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1544  %tmp_10_20_1_3 = fmul float %image_load_93, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_20_1_3"/></StgValue>
</operation>

<operation id="2025" st_id="34" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1583  %tmp_11_21_0_3 = fadd float %tmp_11_21_0_2, %tmp_10_21_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_0_3"/></StgValue>
</operation>

<operation id="2026" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1586  %tmp_10_21_1_1 = fmul float %image_load_89, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_21_1_1"/></StgValue>
</operation>

<operation id="2027" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1588  %tmp_10_21_1_2 = fmul float %image_load_93, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_21_1_2"/></StgValue>
</operation>

<operation id="2028" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1591  %tmp_10_21_1_3 = fmul float %image_load_97, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_21_1_3"/></StgValue>
</operation>

<operation id="2029" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1634  %tmp_11_22_0_3 = fadd float %tmp_11_22_0_2, %tmp_10_22_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_0_3"/></StgValue>
</operation>

<operation id="2030" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1636  %tmp_10_22_1 = fmul float %image_load_89, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_22_1"/></StgValue>
</operation>

<operation id="2031" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1639  %tmp_10_22_1_1 = fmul float %image_load_93, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_22_1_1"/></StgValue>
</operation>

<operation id="2032" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1642  %tmp_10_22_1_2 = fmul float %image_load_97, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_22_1_2"/></StgValue>
</operation>

<operation id="2033" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1646  %tmp_10_22_1_3 = fmul float %image_load_101, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_22_1_3"/></StgValue>
</operation>

<operation id="2034" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1687  %tmp_11_23_0_3 = fadd float %tmp_11_23_0_2, %tmp_10_23_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_0_3"/></StgValue>
</operation>

<operation id="2035" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1688  %tmp_10_23_1 = fmul float %image_load_93, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_23_1"/></StgValue>
</operation>

<operation id="2036" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1690  %tmp_10_23_1_1 = fmul float %image_load_97, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_23_1_1"/></StgValue>
</operation>

<operation id="2037" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1692  %tmp_10_23_1_2 = fmul float %image_load_101, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_23_1_2"/></StgValue>
</operation>

<operation id="2038" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1695  %tmp_10_23_1_3 = fmul float %image_load_105, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_23_1_3"/></StgValue>
</operation>

<operation id="2039" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1738  %tmp_11_24_0_2 = fadd float %tmp_11_24_0_1, %tmp_10_24_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_0_2"/></StgValue>
</operation>

<operation id="2040" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1742  %tmp_10_24_1 = fmul float %image_load_97, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_24_1"/></StgValue>
</operation>

<operation id="2041" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1744  %tmp_10_24_1_1 = fmul float %image_load_101, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_24_1_1"/></StgValue>
</operation>

<operation id="2042" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1746  %tmp_10_24_1_2 = fmul float %image_load_105, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_24_1_2"/></StgValue>
</operation>

<operation id="2043" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1749  %tmp_10_24_1_3 = fmul float %image_load_109, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_24_1_3"/></StgValue>
</operation>

<operation id="2044" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1785  %tmp_11_25_0_2 = fadd float %tmp_11_25_0_1, %tmp_10_25_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_0_2"/></StgValue>
</operation>

<operation id="2045" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1789  %tmp_10_25_1 = fmul float %image_load_101, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_25_1"/></StgValue>
</operation>

<operation id="2046" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1791  %tmp_10_25_1_1 = fmul float %image_load_105, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_25_1_1"/></StgValue>
</operation>

<operation id="2047" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1793  %tmp_10_25_1_2 = fmul float %image_load_109, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_25_1_2"/></StgValue>
</operation>

<operation id="2048" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1796  %tmp_10_25_1_3 = fmul float %image_load_113, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_25_1_3"/></StgValue>
</operation>

<operation id="2049" st_id="34" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1832  %tmp_11_26_0_2 = fadd float %tmp_11_26_0_1, %tmp_10_26_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_0_2"/></StgValue>
</operation>

<operation id="2050" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1836  %tmp_10_26_1 = fmul float %image_load_105, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_26_1"/></StgValue>
</operation>

<operation id="2051" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1838  %tmp_10_26_1_1 = fmul float %image_load_109, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_26_1_1"/></StgValue>
</operation>

<operation id="2052" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1840  %tmp_10_26_1_2 = fmul float %image_load_113, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_26_1_2"/></StgValue>
</operation>

<operation id="2053" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1843  %tmp_10_26_1_3 = fmul float %image_load_117, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_26_1_3"/></StgValue>
</operation>

<operation id="2054" st_id="34" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1879  %tmp_11_27_0_2 = fadd float %tmp_11_27_0_1, %tmp_10_27_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_0_2"/></StgValue>
</operation>

<operation id="2055" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1883  %tmp_10_27_1 = fmul float %image_load_109, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_27_1"/></StgValue>
</operation>

<operation id="2056" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1885  %tmp_10_27_1_1 = fmul float %image_load_113, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_27_1_1"/></StgValue>
</operation>

<operation id="2057" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1887  %tmp_10_27_1_2 = fmul float %image_load_117, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_27_1_2"/></StgValue>
</operation>

<operation id="2058" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1889  %image_load_121 = load float* %image_addr_121, align 4

]]></Node>
<StgValue><ssdm name="image_load_121"/></StgValue>
</operation>

<operation id="2059" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1926  %tmp_11_28_0_2 = fadd float %tmp_11_28_0_1, %tmp_10_28_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_0_2"/></StgValue>
</operation>

<operation id="2060" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1930  %tmp_10_28_1 = fmul float %image_load_113, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_28_1"/></StgValue>
</operation>

<operation id="2061" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1932  %tmp_10_28_1_1 = fmul float %image_load_117, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_28_1_1"/></StgValue>
</operation>

<operation id="2062" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1936  %image_load_125 = load float* %image_addr_125, align 4

]]></Node>
<StgValue><ssdm name="image_load_125"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="2063" st_id="35" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:387  %tmp_11_0_1_1 = fadd float %tmp_11_0_1, %tmp_10_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_1_1"/></StgValue>
</operation>

<operation id="2064" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:403  %tmp_322 = or i10 %tmp_318, 2

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="2065" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:404  %tmp_323 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_322)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="2066" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:405  %image_addr_10 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_323

]]></Node>
<StgValue><ssdm name="image_addr_10"/></StgValue>
</operation>

<operation id="2067" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:406  %tmp_324 = or i10 %tmp_318, 3

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="2068" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:407  %tmp_325 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_324)

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="2069" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:408  %image_addr_11 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_325

]]></Node>
<StgValue><ssdm name="image_addr_11"/></StgValue>
</operation>

<operation id="2070" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:493  %image_load_8 = load float* %image_addr_8, align 4

]]></Node>
<StgValue><ssdm name="image_load_8"/></StgValue>
</operation>

<operation id="2071" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:497  %image_load_9 = load float* %image_addr_9, align 4

]]></Node>
<StgValue><ssdm name="image_load_9"/></StgValue>
</operation>

<operation id="2072" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:501  %image_load_10 = load float* %image_addr_10, align 4

]]></Node>
<StgValue><ssdm name="image_load_10"/></StgValue>
</operation>

<operation id="2073" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:505  %image_load_11 = load float* %image_addr_11, align 4

]]></Node>
<StgValue><ssdm name="image_load_11"/></StgValue>
</operation>

<operation id="2074" st_id="35" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:647  %tmp_11_1_1_1 = fadd float %tmp_11_1_1, %tmp_10_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1_1"/></StgValue>
</operation>

<operation id="2075" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:694  %tmp_11_2_1_1 = fadd float %tmp_11_2_1, %tmp_10_2_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_1_1"/></StgValue>
</operation>

<operation id="2076" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:741  %tmp_11_3_1_1 = fadd float %tmp_11_3_1, %tmp_10_3_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_1_1"/></StgValue>
</operation>

<operation id="2077" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:788  %tmp_11_4_1_1 = fadd float %tmp_11_4_1, %tmp_10_4_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_1_1"/></StgValue>
</operation>

<operation id="2078" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:835  %tmp_11_5_1_1 = fadd float %tmp_11_5_1, %tmp_10_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_1_1"/></StgValue>
</operation>

<operation id="2079" st_id="35" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:880  %tmp_11_6_1 = fadd float %tmp_11_6_0_3, %tmp_10_6_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_1"/></StgValue>
</operation>

<operation id="2080" st_id="35" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:927  %tmp_11_7_1 = fadd float %tmp_11_7_0_3, %tmp_10_7_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_1"/></StgValue>
</operation>

<operation id="2081" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:974  %tmp_11_8_1 = fadd float %tmp_11_8_0_3, %tmp_10_8_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_1"/></StgValue>
</operation>

<operation id="2082" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1021  %tmp_11_9_1 = fadd float %tmp_11_9_0_3, %tmp_10_9_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_1"/></StgValue>
</operation>

<operation id="2083" st_id="35" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1068  %tmp_11_10_1 = fadd float %tmp_11_10_0_3, %tmp_10_10_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_1"/></StgValue>
</operation>

<operation id="2084" st_id="35" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1115  %tmp_11_11_1 = fadd float %tmp_11_11_0_3, %tmp_10_11_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_1"/></StgValue>
</operation>

<operation id="2085" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1162  %tmp_11_12_1 = fadd float %tmp_11_12_0_3, %tmp_10_12_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_1"/></StgValue>
</operation>

<operation id="2086" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1209  %tmp_11_13_1 = fadd float %tmp_11_13_0_3, %tmp_10_13_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_1"/></StgValue>
</operation>

<operation id="2087" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1256  %tmp_11_14_1 = fadd float %tmp_11_14_0_3, %tmp_10_14_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_1"/></StgValue>
</operation>

<operation id="2088" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1303  %tmp_11_15_1 = fadd float %tmp_11_15_0_3, %tmp_10_15_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_1"/></StgValue>
</operation>

<operation id="2089" st_id="35" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1348  %tmp_11_16_0_3 = fadd float %tmp_11_16_0_2, %tmp_10_16_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_0_3"/></StgValue>
</operation>

<operation id="2090" st_id="35" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1395  %tmp_11_17_0_3 = fadd float %tmp_11_17_0_2, %tmp_10_17_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_0_3"/></StgValue>
</operation>

<operation id="2091" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1442  %tmp_11_18_0_3 = fadd float %tmp_11_18_0_2, %tmp_10_18_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_0_3"/></StgValue>
</operation>

<operation id="2092" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1489  %tmp_11_19_0_3 = fadd float %tmp_11_19_0_2, %tmp_10_19_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_0_3"/></StgValue>
</operation>

<operation id="2093" st_id="35" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1536  %tmp_11_20_0_3 = fadd float %tmp_11_20_0_2, %tmp_10_20_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_0_3"/></StgValue>
</operation>

<operation id="2094" st_id="35" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1583  %tmp_11_21_0_3 = fadd float %tmp_11_21_0_2, %tmp_10_21_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_0_3"/></StgValue>
</operation>

<operation id="2095" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1591  %tmp_10_21_1_3 = fmul float %image_load_97, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_21_1_3"/></StgValue>
</operation>

<operation id="2096" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1634  %tmp_11_22_0_3 = fadd float %tmp_11_22_0_2, %tmp_10_22_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_0_3"/></StgValue>
</operation>

<operation id="2097" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1642  %tmp_10_22_1_2 = fmul float %image_load_97, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_22_1_2"/></StgValue>
</operation>

<operation id="2098" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1646  %tmp_10_22_1_3 = fmul float %image_load_101, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_22_1_3"/></StgValue>
</operation>

<operation id="2099" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1687  %tmp_11_23_0_3 = fadd float %tmp_11_23_0_2, %tmp_10_23_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_0_3"/></StgValue>
</operation>

<operation id="2100" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1690  %tmp_10_23_1_1 = fmul float %image_load_97, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_23_1_1"/></StgValue>
</operation>

<operation id="2101" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1692  %tmp_10_23_1_2 = fmul float %image_load_101, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_23_1_2"/></StgValue>
</operation>

<operation id="2102" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1695  %tmp_10_23_1_3 = fmul float %image_load_105, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_23_1_3"/></StgValue>
</operation>

<operation id="2103" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1741  %tmp_11_24_0_3 = fadd float %tmp_11_24_0_2, %tmp_10_24_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_0_3"/></StgValue>
</operation>

<operation id="2104" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1742  %tmp_10_24_1 = fmul float %image_load_97, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_24_1"/></StgValue>
</operation>

<operation id="2105" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1744  %tmp_10_24_1_1 = fmul float %image_load_101, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_24_1_1"/></StgValue>
</operation>

<operation id="2106" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1746  %tmp_10_24_1_2 = fmul float %image_load_105, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_24_1_2"/></StgValue>
</operation>

<operation id="2107" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1749  %tmp_10_24_1_3 = fmul float %image_load_109, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_24_1_3"/></StgValue>
</operation>

<operation id="2108" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1788  %tmp_11_25_0_3 = fadd float %tmp_11_25_0_2, %tmp_10_25_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_0_3"/></StgValue>
</operation>

<operation id="2109" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1789  %tmp_10_25_1 = fmul float %image_load_101, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_25_1"/></StgValue>
</operation>

<operation id="2110" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1791  %tmp_10_25_1_1 = fmul float %image_load_105, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_25_1_1"/></StgValue>
</operation>

<operation id="2111" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1793  %tmp_10_25_1_2 = fmul float %image_load_109, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_25_1_2"/></StgValue>
</operation>

<operation id="2112" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1796  %tmp_10_25_1_3 = fmul float %image_load_113, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_25_1_3"/></StgValue>
</operation>

<operation id="2113" st_id="35" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1832  %tmp_11_26_0_2 = fadd float %tmp_11_26_0_1, %tmp_10_26_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_0_2"/></StgValue>
</operation>

<operation id="2114" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1836  %tmp_10_26_1 = fmul float %image_load_105, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_26_1"/></StgValue>
</operation>

<operation id="2115" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1838  %tmp_10_26_1_1 = fmul float %image_load_109, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_26_1_1"/></StgValue>
</operation>

<operation id="2116" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1840  %tmp_10_26_1_2 = fmul float %image_load_113, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_26_1_2"/></StgValue>
</operation>

<operation id="2117" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1843  %tmp_10_26_1_3 = fmul float %image_load_117, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_26_1_3"/></StgValue>
</operation>

<operation id="2118" st_id="35" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1879  %tmp_11_27_0_2 = fadd float %tmp_11_27_0_1, %tmp_10_27_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_0_2"/></StgValue>
</operation>

<operation id="2119" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1883  %tmp_10_27_1 = fmul float %image_load_109, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_27_1"/></StgValue>
</operation>

<operation id="2120" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1885  %tmp_10_27_1_1 = fmul float %image_load_113, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_27_1_1"/></StgValue>
</operation>

<operation id="2121" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1887  %tmp_10_27_1_2 = fmul float %image_load_117, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_27_1_2"/></StgValue>
</operation>

<operation id="2122" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1890  %tmp_10_27_1_3 = fmul float %image_load_121, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_27_1_3"/></StgValue>
</operation>

<operation id="2123" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1926  %tmp_11_28_0_2 = fadd float %tmp_11_28_0_1, %tmp_10_28_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_0_2"/></StgValue>
</operation>

<operation id="2124" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1930  %tmp_10_28_1 = fmul float %image_load_113, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_28_1"/></StgValue>
</operation>

<operation id="2125" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1932  %tmp_10_28_1_1 = fmul float %image_load_117, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_28_1_1"/></StgValue>
</operation>

<operation id="2126" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1934  %tmp_10_28_1_2 = fmul float %image_load_121, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_28_1_2"/></StgValue>
</operation>

<operation id="2127" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1937  %tmp_10_28_1_3 = fmul float %image_load_125, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_28_1_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="2128" st_id="36" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:387  %tmp_11_0_1_1 = fadd float %tmp_11_0_1, %tmp_10_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_1_1"/></StgValue>
</operation>

<operation id="2129" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:409  %tmp_326 = or i10 %tmp_318, 4

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="2130" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:410  %tmp_327 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_326)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="2131" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:411  %image_addr_18 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_327

]]></Node>
<StgValue><ssdm name="image_addr_18"/></StgValue>
</operation>

<operation id="2132" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:412  %tmp_328 = or i10 %tmp_318, 5

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="2133" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:413  %tmp_329 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_328)

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="2134" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:414  %image_addr_22 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_329

]]></Node>
<StgValue><ssdm name="image_addr_22"/></StgValue>
</operation>

<operation id="2135" st_id="36" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:495  %tmp_10_0_2 = fmul float %image_load_8, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_0_2"/></StgValue>
</operation>

<operation id="2136" st_id="36" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:499  %tmp_10_0_2_1 = fmul float %image_load_9, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_0_2_1"/></StgValue>
</operation>

<operation id="2137" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:501  %image_load_10 = load float* %image_addr_10, align 4

]]></Node>
<StgValue><ssdm name="image_load_10"/></StgValue>
</operation>

<operation id="2138" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:505  %image_load_11 = load float* %image_addr_11, align 4

]]></Node>
<StgValue><ssdm name="image_load_11"/></StgValue>
</operation>

<operation id="2139" st_id="36" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:647  %tmp_11_1_1_1 = fadd float %tmp_11_1_1, %tmp_10_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1_1"/></StgValue>
</operation>

<operation id="2140" st_id="36" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:653  %tmp_10_1_2 = fmul float %image_load_9, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_1_2"/></StgValue>
</operation>

<operation id="2141" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:659  %image_load_18 = load float* %image_addr_18, align 4

]]></Node>
<StgValue><ssdm name="image_load_18"/></StgValue>
</operation>

<operation id="2142" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:694  %tmp_11_2_1_1 = fadd float %tmp_11_2_1, %tmp_10_2_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_1_1"/></StgValue>
</operation>

<operation id="2143" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:706  %image_load_22 = load float* %image_addr_22, align 4

]]></Node>
<StgValue><ssdm name="image_load_22"/></StgValue>
</operation>

<operation id="2144" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:741  %tmp_11_3_1_1 = fadd float %tmp_11_3_1, %tmp_10_3_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_1_1"/></StgValue>
</operation>

<operation id="2145" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:788  %tmp_11_4_1_1 = fadd float %tmp_11_4_1, %tmp_10_4_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_1_1"/></StgValue>
</operation>

<operation id="2146" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:835  %tmp_11_5_1_1 = fadd float %tmp_11_5_1, %tmp_10_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_1_1"/></StgValue>
</operation>

<operation id="2147" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:882  %tmp_11_6_1_1 = fadd float %tmp_11_6_1, %tmp_10_6_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_1_1"/></StgValue>
</operation>

<operation id="2148" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:929  %tmp_11_7_1_1 = fadd float %tmp_11_7_1, %tmp_10_7_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_1_1"/></StgValue>
</operation>

<operation id="2149" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:974  %tmp_11_8_1 = fadd float %tmp_11_8_0_3, %tmp_10_8_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_1"/></StgValue>
</operation>

<operation id="2150" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1021  %tmp_11_9_1 = fadd float %tmp_11_9_0_3, %tmp_10_9_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_1"/></StgValue>
</operation>

<operation id="2151" st_id="36" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1068  %tmp_11_10_1 = fadd float %tmp_11_10_0_3, %tmp_10_10_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_1"/></StgValue>
</operation>

<operation id="2152" st_id="36" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1115  %tmp_11_11_1 = fadd float %tmp_11_11_0_3, %tmp_10_11_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_1"/></StgValue>
</operation>

<operation id="2153" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1162  %tmp_11_12_1 = fadd float %tmp_11_12_0_3, %tmp_10_12_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_1"/></StgValue>
</operation>

<operation id="2154" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1209  %tmp_11_13_1 = fadd float %tmp_11_13_0_3, %tmp_10_13_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_1"/></StgValue>
</operation>

<operation id="2155" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1256  %tmp_11_14_1 = fadd float %tmp_11_14_0_3, %tmp_10_14_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_1"/></StgValue>
</operation>

<operation id="2156" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1303  %tmp_11_15_1 = fadd float %tmp_11_15_0_3, %tmp_10_15_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_1"/></StgValue>
</operation>

<operation id="2157" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1350  %tmp_11_16_1 = fadd float %tmp_11_16_0_3, %tmp_10_16_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_1"/></StgValue>
</operation>

<operation id="2158" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1397  %tmp_11_17_1 = fadd float %tmp_11_17_0_3, %tmp_10_17_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_1"/></StgValue>
</operation>

<operation id="2159" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1442  %tmp_11_18_0_3 = fadd float %tmp_11_18_0_2, %tmp_10_18_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_0_3"/></StgValue>
</operation>

<operation id="2160" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1489  %tmp_11_19_0_3 = fadd float %tmp_11_19_0_2, %tmp_10_19_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_0_3"/></StgValue>
</operation>

<operation id="2161" st_id="36" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1536  %tmp_11_20_0_3 = fadd float %tmp_11_20_0_2, %tmp_10_20_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_0_3"/></StgValue>
</operation>

<operation id="2162" st_id="36" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1583  %tmp_11_21_0_3 = fadd float %tmp_11_21_0_2, %tmp_10_21_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_0_3"/></StgValue>
</operation>

<operation id="2163" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1634  %tmp_11_22_0_3 = fadd float %tmp_11_22_0_2, %tmp_10_22_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_0_3"/></StgValue>
</operation>

<operation id="2164" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1687  %tmp_11_23_0_3 = fadd float %tmp_11_23_0_2, %tmp_10_23_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_0_3"/></StgValue>
</operation>

<operation id="2165" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1695  %tmp_10_23_1_3 = fmul float %image_load_105, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_23_1_3"/></StgValue>
</operation>

<operation id="2166" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1741  %tmp_11_24_0_3 = fadd float %tmp_11_24_0_2, %tmp_10_24_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_0_3"/></StgValue>
</operation>

<operation id="2167" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1746  %tmp_10_24_1_2 = fmul float %image_load_105, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_24_1_2"/></StgValue>
</operation>

<operation id="2168" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1749  %tmp_10_24_1_3 = fmul float %image_load_109, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_24_1_3"/></StgValue>
</operation>

<operation id="2169" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1788  %tmp_11_25_0_3 = fadd float %tmp_11_25_0_2, %tmp_10_25_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_0_3"/></StgValue>
</operation>

<operation id="2170" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1791  %tmp_10_25_1_1 = fmul float %image_load_105, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_25_1_1"/></StgValue>
</operation>

<operation id="2171" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1793  %tmp_10_25_1_2 = fmul float %image_load_109, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_25_1_2"/></StgValue>
</operation>

<operation id="2172" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1796  %tmp_10_25_1_3 = fmul float %image_load_113, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_25_1_3"/></StgValue>
</operation>

<operation id="2173" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1835  %tmp_11_26_0_3 = fadd float %tmp_11_26_0_2, %tmp_10_26_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_0_3"/></StgValue>
</operation>

<operation id="2174" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1836  %tmp_10_26_1 = fmul float %image_load_105, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_26_1"/></StgValue>
</operation>

<operation id="2175" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1838  %tmp_10_26_1_1 = fmul float %image_load_109, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_26_1_1"/></StgValue>
</operation>

<operation id="2176" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1840  %tmp_10_26_1_2 = fmul float %image_load_113, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_26_1_2"/></StgValue>
</operation>

<operation id="2177" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1843  %tmp_10_26_1_3 = fmul float %image_load_117, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_26_1_3"/></StgValue>
</operation>

<operation id="2178" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1882  %tmp_11_27_0_3 = fadd float %tmp_11_27_0_2, %tmp_10_27_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_0_3"/></StgValue>
</operation>

<operation id="2179" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1883  %tmp_10_27_1 = fmul float %image_load_109, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_27_1"/></StgValue>
</operation>

<operation id="2180" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1885  %tmp_10_27_1_1 = fmul float %image_load_113, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_27_1_1"/></StgValue>
</operation>

<operation id="2181" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1887  %tmp_10_27_1_2 = fmul float %image_load_117, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_27_1_2"/></StgValue>
</operation>

<operation id="2182" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1890  %tmp_10_27_1_3 = fmul float %image_load_121, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_27_1_3"/></StgValue>
</operation>

<operation id="2183" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1926  %tmp_11_28_0_2 = fadd float %tmp_11_28_0_1, %tmp_10_28_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_0_2"/></StgValue>
</operation>

<operation id="2184" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1930  %tmp_10_28_1 = fmul float %image_load_113, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_28_1"/></StgValue>
</operation>

<operation id="2185" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1932  %tmp_10_28_1_1 = fmul float %image_load_117, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_28_1_1"/></StgValue>
</operation>

<operation id="2186" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1934  %tmp_10_28_1_2 = fmul float %image_load_121, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_28_1_2"/></StgValue>
</operation>

<operation id="2187" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1937  %tmp_10_28_1_3 = fmul float %image_load_125, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_28_1_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="2188" st_id="37" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:387  %tmp_11_0_1_1 = fadd float %tmp_11_0_1, %tmp_10_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_1_1"/></StgValue>
</operation>

<operation id="2189" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:415  %tmp_330 = or i10 %tmp_318, 6

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="2190" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:416  %tmp_331 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_330)

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="2191" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:417  %image_addr_26 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_331

]]></Node>
<StgValue><ssdm name="image_addr_26"/></StgValue>
</operation>

<operation id="2192" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:418  %tmp_332 = or i10 %tmp_318, 7

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="2193" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:419  %tmp_333 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_332)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="2194" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:420  %image_addr_30 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_333

]]></Node>
<StgValue><ssdm name="image_addr_30"/></StgValue>
</operation>

<operation id="2195" st_id="37" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:495  %tmp_10_0_2 = fmul float %image_load_8, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_0_2"/></StgValue>
</operation>

<operation id="2196" st_id="37" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:499  %tmp_10_0_2_1 = fmul float %image_load_9, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_0_2_1"/></StgValue>
</operation>

<operation id="2197" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:503  %tmp_10_0_2_2 = fmul float %image_load_10, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_0_2_2"/></StgValue>
</operation>

<operation id="2198" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:507  %tmp_10_0_2_3 = fmul float %image_load_11, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_0_2_3"/></StgValue>
</operation>

<operation id="2199" st_id="37" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:647  %tmp_11_1_1_1 = fadd float %tmp_11_1_1, %tmp_10_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1_1"/></StgValue>
</operation>

<operation id="2200" st_id="37" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:653  %tmp_10_1_2 = fmul float %image_load_9, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_1_2"/></StgValue>
</operation>

<operation id="2201" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:655  %tmp_10_1_2_1 = fmul float %image_load_10, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_1_2_1"/></StgValue>
</operation>

<operation id="2202" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:657  %tmp_10_1_2_2 = fmul float %image_load_11, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_1_2_2"/></StgValue>
</operation>

<operation id="2203" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:659  %image_load_18 = load float* %image_addr_18, align 4

]]></Node>
<StgValue><ssdm name="image_load_18"/></StgValue>
</operation>

<operation id="2204" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:694  %tmp_11_2_1_1 = fadd float %tmp_11_2_1, %tmp_10_2_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_1_1"/></StgValue>
</operation>

<operation id="2205" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:700  %tmp_10_2_2 = fmul float %image_load_10, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_2_2"/></StgValue>
</operation>

<operation id="2206" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:702  %tmp_10_2_2_1 = fmul float %image_load_11, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_2_2_1"/></StgValue>
</operation>

<operation id="2207" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:706  %image_load_22 = load float* %image_addr_22, align 4

]]></Node>
<StgValue><ssdm name="image_load_22"/></StgValue>
</operation>

<operation id="2208" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:741  %tmp_11_3_1_1 = fadd float %tmp_11_3_1, %tmp_10_3_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_1_1"/></StgValue>
</operation>

<operation id="2209" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:747  %tmp_10_3_2 = fmul float %image_load_11, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_3_2"/></StgValue>
</operation>

<operation id="2210" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:753  %image_load_26 = load float* %image_addr_26, align 4

]]></Node>
<StgValue><ssdm name="image_load_26"/></StgValue>
</operation>

<operation id="2211" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:788  %tmp_11_4_1_1 = fadd float %tmp_11_4_1, %tmp_10_4_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_1_1"/></StgValue>
</operation>

<operation id="2212" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:800  %image_load_30 = load float* %image_addr_30, align 4

]]></Node>
<StgValue><ssdm name="image_load_30"/></StgValue>
</operation>

<operation id="2213" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:835  %tmp_11_5_1_1 = fadd float %tmp_11_5_1, %tmp_10_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_1_1"/></StgValue>
</operation>

<operation id="2214" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:882  %tmp_11_6_1_1 = fadd float %tmp_11_6_1, %tmp_10_6_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_1_1"/></StgValue>
</operation>

<operation id="2215" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:929  %tmp_11_7_1_1 = fadd float %tmp_11_7_1, %tmp_10_7_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_1_1"/></StgValue>
</operation>

<operation id="2216" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:976  %tmp_11_8_1_1 = fadd float %tmp_11_8_1, %tmp_10_8_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_1_1"/></StgValue>
</operation>

<operation id="2217" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1023  %tmp_11_9_1_1 = fadd float %tmp_11_9_1, %tmp_10_9_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_1_1"/></StgValue>
</operation>

<operation id="2218" st_id="37" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1068  %tmp_11_10_1 = fadd float %tmp_11_10_0_3, %tmp_10_10_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_1"/></StgValue>
</operation>

<operation id="2219" st_id="37" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1115  %tmp_11_11_1 = fadd float %tmp_11_11_0_3, %tmp_10_11_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_1"/></StgValue>
</operation>

<operation id="2220" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1162  %tmp_11_12_1 = fadd float %tmp_11_12_0_3, %tmp_10_12_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_1"/></StgValue>
</operation>

<operation id="2221" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1209  %tmp_11_13_1 = fadd float %tmp_11_13_0_3, %tmp_10_13_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_1"/></StgValue>
</operation>

<operation id="2222" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1256  %tmp_11_14_1 = fadd float %tmp_11_14_0_3, %tmp_10_14_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_1"/></StgValue>
</operation>

<operation id="2223" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1303  %tmp_11_15_1 = fadd float %tmp_11_15_0_3, %tmp_10_15_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_1"/></StgValue>
</operation>

<operation id="2224" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1350  %tmp_11_16_1 = fadd float %tmp_11_16_0_3, %tmp_10_16_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_1"/></StgValue>
</operation>

<operation id="2225" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1397  %tmp_11_17_1 = fadd float %tmp_11_17_0_3, %tmp_10_17_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_1"/></StgValue>
</operation>

<operation id="2226" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1444  %tmp_11_18_1 = fadd float %tmp_11_18_0_3, %tmp_10_18_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_1"/></StgValue>
</operation>

<operation id="2227" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1491  %tmp_11_19_1 = fadd float %tmp_11_19_0_3, %tmp_10_19_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_1"/></StgValue>
</operation>

<operation id="2228" st_id="37" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1536  %tmp_11_20_0_3 = fadd float %tmp_11_20_0_2, %tmp_10_20_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_0_3"/></StgValue>
</operation>

<operation id="2229" st_id="37" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1583  %tmp_11_21_0_3 = fadd float %tmp_11_21_0_2, %tmp_10_21_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_0_3"/></StgValue>
</operation>

<operation id="2230" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1634  %tmp_11_22_0_3 = fadd float %tmp_11_22_0_2, %tmp_10_22_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_0_3"/></StgValue>
</operation>

<operation id="2231" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1687  %tmp_11_23_0_3 = fadd float %tmp_11_23_0_2, %tmp_10_23_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_0_3"/></StgValue>
</operation>

<operation id="2232" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1741  %tmp_11_24_0_3 = fadd float %tmp_11_24_0_2, %tmp_10_24_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_0_3"/></StgValue>
</operation>

<operation id="2233" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1788  %tmp_11_25_0_3 = fadd float %tmp_11_25_0_2, %tmp_10_25_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_0_3"/></StgValue>
</operation>

<operation id="2234" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1796  %tmp_10_25_1_3 = fmul float %image_load_113, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_25_1_3"/></StgValue>
</operation>

<operation id="2235" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1835  %tmp_11_26_0_3 = fadd float %tmp_11_26_0_2, %tmp_10_26_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_0_3"/></StgValue>
</operation>

<operation id="2236" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1840  %tmp_10_26_1_2 = fmul float %image_load_113, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_26_1_2"/></StgValue>
</operation>

<operation id="2237" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1843  %tmp_10_26_1_3 = fmul float %image_load_117, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_26_1_3"/></StgValue>
</operation>

<operation id="2238" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1882  %tmp_11_27_0_3 = fadd float %tmp_11_27_0_2, %tmp_10_27_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_0_3"/></StgValue>
</operation>

<operation id="2239" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1885  %tmp_10_27_1_1 = fmul float %image_load_113, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_27_1_1"/></StgValue>
</operation>

<operation id="2240" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1887  %tmp_10_27_1_2 = fmul float %image_load_117, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_27_1_2"/></StgValue>
</operation>

<operation id="2241" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1890  %tmp_10_27_1_3 = fmul float %image_load_121, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_27_1_3"/></StgValue>
</operation>

<operation id="2242" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1929  %tmp_11_28_0_3 = fadd float %tmp_11_28_0_2, %tmp_10_28_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_0_3"/></StgValue>
</operation>

<operation id="2243" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1930  %tmp_10_28_1 = fmul float %image_load_113, %weight_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_28_1"/></StgValue>
</operation>

<operation id="2244" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1932  %tmp_10_28_1_1 = fmul float %image_load_117, %weight_load_21

]]></Node>
<StgValue><ssdm name="tmp_10_28_1_1"/></StgValue>
</operation>

<operation id="2245" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1934  %tmp_10_28_1_2 = fmul float %image_load_121, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_28_1_2"/></StgValue>
</operation>

<operation id="2246" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1937  %tmp_10_28_1_3 = fmul float %image_load_125, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_28_1_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="2247" st_id="38" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:391  %tmp_11_0_1_2 = fadd float %tmp_11_0_1_1, %tmp_10_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_1_2"/></StgValue>
</operation>

<operation id="2248" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:421  %tmp_334 = or i10 %tmp_318, 8

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="2249" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:422  %tmp_335 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_334)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="2250" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:423  %image_addr_34 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_335

]]></Node>
<StgValue><ssdm name="image_addr_34"/></StgValue>
</operation>

<operation id="2251" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:424  %tmp_336 = or i10 %tmp_318, 9

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="2252" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:425  %tmp_337 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_336)

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="2253" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:426  %image_addr_38 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_337

]]></Node>
<StgValue><ssdm name="image_addr_38"/></StgValue>
</operation>

<operation id="2254" st_id="38" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:495  %tmp_10_0_2 = fmul float %image_load_8, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_0_2"/></StgValue>
</operation>

<operation id="2255" st_id="38" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:499  %tmp_10_0_2_1 = fmul float %image_load_9, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_0_2_1"/></StgValue>
</operation>

<operation id="2256" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:503  %tmp_10_0_2_2 = fmul float %image_load_10, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_0_2_2"/></StgValue>
</operation>

<operation id="2257" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:507  %tmp_10_0_2_3 = fmul float %image_load_11, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_0_2_3"/></StgValue>
</operation>

<operation id="2258" st_id="38" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:649  %tmp_11_1_1_2 = fadd float %tmp_11_1_1_1, %tmp_10_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_1_2"/></StgValue>
</operation>

<operation id="2259" st_id="38" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:653  %tmp_10_1_2 = fmul float %image_load_9, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_1_2"/></StgValue>
</operation>

<operation id="2260" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:655  %tmp_10_1_2_1 = fmul float %image_load_10, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_1_2_1"/></StgValue>
</operation>

<operation id="2261" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:657  %tmp_10_1_2_2 = fmul float %image_load_11, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_1_2_2"/></StgValue>
</operation>

<operation id="2262" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:660  %tmp_10_1_2_3 = fmul float %image_load_18, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_1_2_3"/></StgValue>
</operation>

<operation id="2263" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:694  %tmp_11_2_1_1 = fadd float %tmp_11_2_1, %tmp_10_2_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_1_1"/></StgValue>
</operation>

<operation id="2264" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:700  %tmp_10_2_2 = fmul float %image_load_10, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_2_2"/></StgValue>
</operation>

<operation id="2265" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:702  %tmp_10_2_2_1 = fmul float %image_load_11, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_2_2_1"/></StgValue>
</operation>

<operation id="2266" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:704  %tmp_10_2_2_2 = fmul float %image_load_18, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_2_2_2"/></StgValue>
</operation>

<operation id="2267" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:707  %tmp_10_2_2_3 = fmul float %image_load_22, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_2_2_3"/></StgValue>
</operation>

<operation id="2268" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:741  %tmp_11_3_1_1 = fadd float %tmp_11_3_1, %tmp_10_3_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_1_1"/></StgValue>
</operation>

<operation id="2269" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:747  %tmp_10_3_2 = fmul float %image_load_11, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_3_2"/></StgValue>
</operation>

<operation id="2270" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:749  %tmp_10_3_2_1 = fmul float %image_load_18, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_3_2_1"/></StgValue>
</operation>

<operation id="2271" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:751  %tmp_10_3_2_2 = fmul float %image_load_22, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_3_2_2"/></StgValue>
</operation>

<operation id="2272" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:753  %image_load_26 = load float* %image_addr_26, align 4

]]></Node>
<StgValue><ssdm name="image_load_26"/></StgValue>
</operation>

<operation id="2273" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:788  %tmp_11_4_1_1 = fadd float %tmp_11_4_1, %tmp_10_4_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_1_1"/></StgValue>
</operation>

<operation id="2274" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:794  %tmp_10_4_2 = fmul float %image_load_18, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_4_2"/></StgValue>
</operation>

<operation id="2275" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:796  %tmp_10_4_2_1 = fmul float %image_load_22, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_4_2_1"/></StgValue>
</operation>

<operation id="2276" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:800  %image_load_30 = load float* %image_addr_30, align 4

]]></Node>
<StgValue><ssdm name="image_load_30"/></StgValue>
</operation>

<operation id="2277" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:835  %tmp_11_5_1_1 = fadd float %tmp_11_5_1, %tmp_10_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_1_1"/></StgValue>
</operation>

<operation id="2278" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:841  %tmp_10_5_2 = fmul float %image_load_22, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_5_2"/></StgValue>
</operation>

<operation id="2279" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:847  %image_load_34 = load float* %image_addr_34, align 4

]]></Node>
<StgValue><ssdm name="image_load_34"/></StgValue>
</operation>

<operation id="2280" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:882  %tmp_11_6_1_1 = fadd float %tmp_11_6_1, %tmp_10_6_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_1_1"/></StgValue>
</operation>

<operation id="2281" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:894  %image_load_38 = load float* %image_addr_38, align 4

]]></Node>
<StgValue><ssdm name="image_load_38"/></StgValue>
</operation>

<operation id="2282" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:929  %tmp_11_7_1_1 = fadd float %tmp_11_7_1, %tmp_10_7_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_1_1"/></StgValue>
</operation>

<operation id="2283" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:976  %tmp_11_8_1_1 = fadd float %tmp_11_8_1, %tmp_10_8_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_1_1"/></StgValue>
</operation>

<operation id="2284" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1023  %tmp_11_9_1_1 = fadd float %tmp_11_9_1, %tmp_10_9_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_1_1"/></StgValue>
</operation>

<operation id="2285" st_id="38" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1070  %tmp_11_10_1_1 = fadd float %tmp_11_10_1, %tmp_10_10_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_1_1"/></StgValue>
</operation>

<operation id="2286" st_id="38" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1117  %tmp_11_11_1_1 = fadd float %tmp_11_11_1, %tmp_10_11_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_1_1"/></StgValue>
</operation>

<operation id="2287" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1162  %tmp_11_12_1 = fadd float %tmp_11_12_0_3, %tmp_10_12_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_1"/></StgValue>
</operation>

<operation id="2288" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1209  %tmp_11_13_1 = fadd float %tmp_11_13_0_3, %tmp_10_13_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_1"/></StgValue>
</operation>

<operation id="2289" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1256  %tmp_11_14_1 = fadd float %tmp_11_14_0_3, %tmp_10_14_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_1"/></StgValue>
</operation>

<operation id="2290" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1303  %tmp_11_15_1 = fadd float %tmp_11_15_0_3, %tmp_10_15_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_1"/></StgValue>
</operation>

<operation id="2291" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1350  %tmp_11_16_1 = fadd float %tmp_11_16_0_3, %tmp_10_16_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_1"/></StgValue>
</operation>

<operation id="2292" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1397  %tmp_11_17_1 = fadd float %tmp_11_17_0_3, %tmp_10_17_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_1"/></StgValue>
</operation>

<operation id="2293" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1444  %tmp_11_18_1 = fadd float %tmp_11_18_0_3, %tmp_10_18_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_1"/></StgValue>
</operation>

<operation id="2294" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1491  %tmp_11_19_1 = fadd float %tmp_11_19_0_3, %tmp_10_19_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_1"/></StgValue>
</operation>

<operation id="2295" st_id="38" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1538  %tmp_11_20_1 = fadd float %tmp_11_20_0_3, %tmp_10_20_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_1"/></StgValue>
</operation>

<operation id="2296" st_id="38" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1585  %tmp_11_21_1 = fadd float %tmp_11_21_0_3, %tmp_10_21_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_1"/></StgValue>
</operation>

<operation id="2297" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1634  %tmp_11_22_0_3 = fadd float %tmp_11_22_0_2, %tmp_10_22_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_0_3"/></StgValue>
</operation>

<operation id="2298" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1687  %tmp_11_23_0_3 = fadd float %tmp_11_23_0_2, %tmp_10_23_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_0_3"/></StgValue>
</operation>

<operation id="2299" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1741  %tmp_11_24_0_3 = fadd float %tmp_11_24_0_2, %tmp_10_24_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_0_3"/></StgValue>
</operation>

<operation id="2300" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1788  %tmp_11_25_0_3 = fadd float %tmp_11_25_0_2, %tmp_10_25_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_0_3"/></StgValue>
</operation>

<operation id="2301" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1835  %tmp_11_26_0_3 = fadd float %tmp_11_26_0_2, %tmp_10_26_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_0_3"/></StgValue>
</operation>

<operation id="2302" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1882  %tmp_11_27_0_3 = fadd float %tmp_11_27_0_2, %tmp_10_27_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_0_3"/></StgValue>
</operation>

<operation id="2303" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1890  %tmp_10_27_1_3 = fmul float %image_load_121, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_27_1_3"/></StgValue>
</operation>

<operation id="2304" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1929  %tmp_11_28_0_3 = fadd float %tmp_11_28_0_2, %tmp_10_28_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_0_3"/></StgValue>
</operation>

<operation id="2305" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1934  %tmp_10_28_1_2 = fmul float %image_load_121, %weight_load_22

]]></Node>
<StgValue><ssdm name="tmp_10_28_1_2"/></StgValue>
</operation>

<operation id="2306" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1937  %tmp_10_28_1_3 = fmul float %image_load_125, %weight_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_28_1_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="2307" st_id="39" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:391  %tmp_11_0_1_2 = fadd float %tmp_11_0_1_1, %tmp_10_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_1_2"/></StgValue>
</operation>

<operation id="2308" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:427  %tmp_338 = or i10 %tmp_318, 10

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="2309" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:428  %tmp_339 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_338)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="2310" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:429  %image_addr_42 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_339

]]></Node>
<StgValue><ssdm name="image_addr_42"/></StgValue>
</operation>

<operation id="2311" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:430  %tmp_340 = or i10 %tmp_318, 11

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="2312" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:431  %tmp_341 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_340)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="2313" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:432  %image_addr_46 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_341

]]></Node>
<StgValue><ssdm name="image_addr_46"/></StgValue>
</operation>

<operation id="2314" st_id="39" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:495  %tmp_10_0_2 = fmul float %image_load_8, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_0_2"/></StgValue>
</operation>

<operation id="2315" st_id="39" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:499  %tmp_10_0_2_1 = fmul float %image_load_9, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_0_2_1"/></StgValue>
</operation>

<operation id="2316" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:503  %tmp_10_0_2_2 = fmul float %image_load_10, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_0_2_2"/></StgValue>
</operation>

<operation id="2317" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:507  %tmp_10_0_2_3 = fmul float %image_load_11, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_0_2_3"/></StgValue>
</operation>

<operation id="2318" st_id="39" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:649  %tmp_11_1_1_2 = fadd float %tmp_11_1_1_1, %tmp_10_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_1_2"/></StgValue>
</operation>

<operation id="2319" st_id="39" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:653  %tmp_10_1_2 = fmul float %image_load_9, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_1_2"/></StgValue>
</operation>

<operation id="2320" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:655  %tmp_10_1_2_1 = fmul float %image_load_10, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_1_2_1"/></StgValue>
</operation>

<operation id="2321" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:657  %tmp_10_1_2_2 = fmul float %image_load_11, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_1_2_2"/></StgValue>
</operation>

<operation id="2322" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:660  %tmp_10_1_2_3 = fmul float %image_load_18, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_1_2_3"/></StgValue>
</operation>

<operation id="2323" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:696  %tmp_11_2_1_2 = fadd float %tmp_11_2_1_1, %tmp_10_2_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_1_2"/></StgValue>
</operation>

<operation id="2324" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:700  %tmp_10_2_2 = fmul float %image_load_10, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_2_2"/></StgValue>
</operation>

<operation id="2325" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:702  %tmp_10_2_2_1 = fmul float %image_load_11, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_2_2_1"/></StgValue>
</operation>

<operation id="2326" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:704  %tmp_10_2_2_2 = fmul float %image_load_18, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_2_2_2"/></StgValue>
</operation>

<operation id="2327" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:707  %tmp_10_2_2_3 = fmul float %image_load_22, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_2_2_3"/></StgValue>
</operation>

<operation id="2328" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:743  %tmp_11_3_1_2 = fadd float %tmp_11_3_1_1, %tmp_10_3_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_1_2"/></StgValue>
</operation>

<operation id="2329" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:747  %tmp_10_3_2 = fmul float %image_load_11, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_3_2"/></StgValue>
</operation>

<operation id="2330" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:749  %tmp_10_3_2_1 = fmul float %image_load_18, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_3_2_1"/></StgValue>
</operation>

<operation id="2331" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:751  %tmp_10_3_2_2 = fmul float %image_load_22, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_3_2_2"/></StgValue>
</operation>

<operation id="2332" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:754  %tmp_10_3_2_3 = fmul float %image_load_26, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_3_2_3"/></StgValue>
</operation>

<operation id="2333" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:788  %tmp_11_4_1_1 = fadd float %tmp_11_4_1, %tmp_10_4_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_1_1"/></StgValue>
</operation>

<operation id="2334" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:794  %tmp_10_4_2 = fmul float %image_load_18, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_4_2"/></StgValue>
</operation>

<operation id="2335" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:796  %tmp_10_4_2_1 = fmul float %image_load_22, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_4_2_1"/></StgValue>
</operation>

<operation id="2336" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:798  %tmp_10_4_2_2 = fmul float %image_load_26, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_4_2_2"/></StgValue>
</operation>

<operation id="2337" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:801  %tmp_10_4_2_3 = fmul float %image_load_30, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_4_2_3"/></StgValue>
</operation>

<operation id="2338" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:835  %tmp_11_5_1_1 = fadd float %tmp_11_5_1, %tmp_10_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_1_1"/></StgValue>
</operation>

<operation id="2339" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:841  %tmp_10_5_2 = fmul float %image_load_22, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_5_2"/></StgValue>
</operation>

<operation id="2340" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:843  %tmp_10_5_2_1 = fmul float %image_load_26, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_5_2_1"/></StgValue>
</operation>

<operation id="2341" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:845  %tmp_10_5_2_2 = fmul float %image_load_30, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_5_2_2"/></StgValue>
</operation>

<operation id="2342" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:847  %image_load_34 = load float* %image_addr_34, align 4

]]></Node>
<StgValue><ssdm name="image_load_34"/></StgValue>
</operation>

<operation id="2343" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:882  %tmp_11_6_1_1 = fadd float %tmp_11_6_1, %tmp_10_6_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_1_1"/></StgValue>
</operation>

<operation id="2344" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:888  %tmp_10_6_2 = fmul float %image_load_26, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_6_2"/></StgValue>
</operation>

<operation id="2345" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:890  %tmp_10_6_2_1 = fmul float %image_load_30, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_6_2_1"/></StgValue>
</operation>

<operation id="2346" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:894  %image_load_38 = load float* %image_addr_38, align 4

]]></Node>
<StgValue><ssdm name="image_load_38"/></StgValue>
</operation>

<operation id="2347" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:929  %tmp_11_7_1_1 = fadd float %tmp_11_7_1, %tmp_10_7_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_1_1"/></StgValue>
</operation>

<operation id="2348" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:935  %tmp_10_7_2 = fmul float %image_load_30, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_7_2"/></StgValue>
</operation>

<operation id="2349" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:941  %image_load_42 = load float* %image_addr_42, align 4

]]></Node>
<StgValue><ssdm name="image_load_42"/></StgValue>
</operation>

<operation id="2350" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:976  %tmp_11_8_1_1 = fadd float %tmp_11_8_1, %tmp_10_8_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_1_1"/></StgValue>
</operation>

<operation id="2351" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:988  %image_load_46 = load float* %image_addr_46, align 4

]]></Node>
<StgValue><ssdm name="image_load_46"/></StgValue>
</operation>

<operation id="2352" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1023  %tmp_11_9_1_1 = fadd float %tmp_11_9_1, %tmp_10_9_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_1_1"/></StgValue>
</operation>

<operation id="2353" st_id="39" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1070  %tmp_11_10_1_1 = fadd float %tmp_11_10_1, %tmp_10_10_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_1_1"/></StgValue>
</operation>

<operation id="2354" st_id="39" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1117  %tmp_11_11_1_1 = fadd float %tmp_11_11_1, %tmp_10_11_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_1_1"/></StgValue>
</operation>

<operation id="2355" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1164  %tmp_11_12_1_1 = fadd float %tmp_11_12_1, %tmp_10_12_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_1_1"/></StgValue>
</operation>

<operation id="2356" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1211  %tmp_11_13_1_1 = fadd float %tmp_11_13_1, %tmp_10_13_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_1_1"/></StgValue>
</operation>

<operation id="2357" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1256  %tmp_11_14_1 = fadd float %tmp_11_14_0_3, %tmp_10_14_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_1"/></StgValue>
</operation>

<operation id="2358" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1303  %tmp_11_15_1 = fadd float %tmp_11_15_0_3, %tmp_10_15_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_1"/></StgValue>
</operation>

<operation id="2359" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1350  %tmp_11_16_1 = fadd float %tmp_11_16_0_3, %tmp_10_16_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_1"/></StgValue>
</operation>

<operation id="2360" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1397  %tmp_11_17_1 = fadd float %tmp_11_17_0_3, %tmp_10_17_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_1"/></StgValue>
</operation>

<operation id="2361" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1444  %tmp_11_18_1 = fadd float %tmp_11_18_0_3, %tmp_10_18_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_1"/></StgValue>
</operation>

<operation id="2362" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1491  %tmp_11_19_1 = fadd float %tmp_11_19_0_3, %tmp_10_19_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_1"/></StgValue>
</operation>

<operation id="2363" st_id="39" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1538  %tmp_11_20_1 = fadd float %tmp_11_20_0_3, %tmp_10_20_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_1"/></StgValue>
</operation>

<operation id="2364" st_id="39" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1585  %tmp_11_21_1 = fadd float %tmp_11_21_0_3, %tmp_10_21_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_1"/></StgValue>
</operation>

<operation id="2365" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1637  %tmp_11_22_1 = fadd float %tmp_11_22_0_3, %tmp_10_22_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_1"/></StgValue>
</operation>

<operation id="2366" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1689  %tmp_11_23_1 = fadd float %tmp_11_23_0_3, %tmp_10_23_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_1"/></StgValue>
</operation>

<operation id="2367" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1741  %tmp_11_24_0_3 = fadd float %tmp_11_24_0_2, %tmp_10_24_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_0_3"/></StgValue>
</operation>

<operation id="2368" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1788  %tmp_11_25_0_3 = fadd float %tmp_11_25_0_2, %tmp_10_25_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_0_3"/></StgValue>
</operation>

<operation id="2369" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1835  %tmp_11_26_0_3 = fadd float %tmp_11_26_0_2, %tmp_10_26_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_0_3"/></StgValue>
</operation>

<operation id="2370" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1882  %tmp_11_27_0_3 = fadd float %tmp_11_27_0_2, %tmp_10_27_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_0_3"/></StgValue>
</operation>

<operation id="2371" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1929  %tmp_11_28_0_3 = fadd float %tmp_11_28_0_2, %tmp_10_28_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_0_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="2372" st_id="40" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:391  %tmp_11_0_1_2 = fadd float %tmp_11_0_1_1, %tmp_10_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_1_2"/></StgValue>
</operation>

<operation id="2373" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:433  %tmp_342 = or i10 %tmp_318, 12

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="2374" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:434  %tmp_343 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_342)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="2375" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:435  %image_addr_50 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_343

]]></Node>
<StgValue><ssdm name="image_addr_50"/></StgValue>
</operation>

<operation id="2376" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:436  %tmp_344 = or i10 %tmp_318, 13

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="2377" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:437  %tmp_345 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_344)

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="2378" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:438  %image_addr_54 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_345

]]></Node>
<StgValue><ssdm name="image_addr_54"/></StgValue>
</operation>

<operation id="2379" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:503  %tmp_10_0_2_2 = fmul float %image_load_10, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_0_2_2"/></StgValue>
</operation>

<operation id="2380" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:507  %tmp_10_0_2_3 = fmul float %image_load_11, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_0_2_3"/></StgValue>
</operation>

<operation id="2381" st_id="40" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:649  %tmp_11_1_1_2 = fadd float %tmp_11_1_1_1, %tmp_10_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_1_2"/></StgValue>
</operation>

<operation id="2382" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:655  %tmp_10_1_2_1 = fmul float %image_load_10, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_1_2_1"/></StgValue>
</operation>

<operation id="2383" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:657  %tmp_10_1_2_2 = fmul float %image_load_11, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_1_2_2"/></StgValue>
</operation>

<operation id="2384" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:660  %tmp_10_1_2_3 = fmul float %image_load_18, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_1_2_3"/></StgValue>
</operation>

<operation id="2385" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:696  %tmp_11_2_1_2 = fadd float %tmp_11_2_1_1, %tmp_10_2_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_1_2"/></StgValue>
</operation>

<operation id="2386" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:700  %tmp_10_2_2 = fmul float %image_load_10, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_2_2"/></StgValue>
</operation>

<operation id="2387" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:702  %tmp_10_2_2_1 = fmul float %image_load_11, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_2_2_1"/></StgValue>
</operation>

<operation id="2388" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:704  %tmp_10_2_2_2 = fmul float %image_load_18, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_2_2_2"/></StgValue>
</operation>

<operation id="2389" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:707  %tmp_10_2_2_3 = fmul float %image_load_22, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_2_2_3"/></StgValue>
</operation>

<operation id="2390" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:743  %tmp_11_3_1_2 = fadd float %tmp_11_3_1_1, %tmp_10_3_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_1_2"/></StgValue>
</operation>

<operation id="2391" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:747  %tmp_10_3_2 = fmul float %image_load_11, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_3_2"/></StgValue>
</operation>

<operation id="2392" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:749  %tmp_10_3_2_1 = fmul float %image_load_18, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_3_2_1"/></StgValue>
</operation>

<operation id="2393" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:751  %tmp_10_3_2_2 = fmul float %image_load_22, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_3_2_2"/></StgValue>
</operation>

<operation id="2394" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:754  %tmp_10_3_2_3 = fmul float %image_load_26, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_3_2_3"/></StgValue>
</operation>

<operation id="2395" st_id="40" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:790  %tmp_11_4_1_2 = fadd float %tmp_11_4_1_1, %tmp_10_4_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_1_2"/></StgValue>
</operation>

<operation id="2396" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:794  %tmp_10_4_2 = fmul float %image_load_18, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_4_2"/></StgValue>
</operation>

<operation id="2397" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:796  %tmp_10_4_2_1 = fmul float %image_load_22, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_4_2_1"/></StgValue>
</operation>

<operation id="2398" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:798  %tmp_10_4_2_2 = fmul float %image_load_26, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_4_2_2"/></StgValue>
</operation>

<operation id="2399" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:801  %tmp_10_4_2_3 = fmul float %image_load_30, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_4_2_3"/></StgValue>
</operation>

<operation id="2400" st_id="40" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:837  %tmp_11_5_1_2 = fadd float %tmp_11_5_1_1, %tmp_10_5_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_1_2"/></StgValue>
</operation>

<operation id="2401" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:841  %tmp_10_5_2 = fmul float %image_load_22, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_5_2"/></StgValue>
</operation>

<operation id="2402" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:843  %tmp_10_5_2_1 = fmul float %image_load_26, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_5_2_1"/></StgValue>
</operation>

<operation id="2403" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:845  %tmp_10_5_2_2 = fmul float %image_load_30, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_5_2_2"/></StgValue>
</operation>

<operation id="2404" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:848  %tmp_10_5_2_3 = fmul float %image_load_34, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_5_2_3"/></StgValue>
</operation>

<operation id="2405" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:882  %tmp_11_6_1_1 = fadd float %tmp_11_6_1, %tmp_10_6_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_1_1"/></StgValue>
</operation>

<operation id="2406" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:888  %tmp_10_6_2 = fmul float %image_load_26, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_6_2"/></StgValue>
</operation>

<operation id="2407" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:890  %tmp_10_6_2_1 = fmul float %image_load_30, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_6_2_1"/></StgValue>
</operation>

<operation id="2408" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:892  %tmp_10_6_2_2 = fmul float %image_load_34, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_6_2_2"/></StgValue>
</operation>

<operation id="2409" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:895  %tmp_10_6_2_3 = fmul float %image_load_38, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_6_2_3"/></StgValue>
</operation>

<operation id="2410" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:929  %tmp_11_7_1_1 = fadd float %tmp_11_7_1, %tmp_10_7_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_1_1"/></StgValue>
</operation>

<operation id="2411" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:935  %tmp_10_7_2 = fmul float %image_load_30, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_7_2"/></StgValue>
</operation>

<operation id="2412" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:937  %tmp_10_7_2_1 = fmul float %image_load_34, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_7_2_1"/></StgValue>
</operation>

<operation id="2413" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:939  %tmp_10_7_2_2 = fmul float %image_load_38, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_7_2_2"/></StgValue>
</operation>

<operation id="2414" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:941  %image_load_42 = load float* %image_addr_42, align 4

]]></Node>
<StgValue><ssdm name="image_load_42"/></StgValue>
</operation>

<operation id="2415" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:976  %tmp_11_8_1_1 = fadd float %tmp_11_8_1, %tmp_10_8_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_1_1"/></StgValue>
</operation>

<operation id="2416" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:982  %tmp_10_8_2 = fmul float %image_load_34, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_8_2"/></StgValue>
</operation>

<operation id="2417" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:984  %tmp_10_8_2_1 = fmul float %image_load_38, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_8_2_1"/></StgValue>
</operation>

<operation id="2418" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:988  %image_load_46 = load float* %image_addr_46, align 4

]]></Node>
<StgValue><ssdm name="image_load_46"/></StgValue>
</operation>

<operation id="2419" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1023  %tmp_11_9_1_1 = fadd float %tmp_11_9_1, %tmp_10_9_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_1_1"/></StgValue>
</operation>

<operation id="2420" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1029  %tmp_10_9_2 = fmul float %image_load_38, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_9_2"/></StgValue>
</operation>

<operation id="2421" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1035  %image_load_50 = load float* %image_addr_50, align 4

]]></Node>
<StgValue><ssdm name="image_load_50"/></StgValue>
</operation>

<operation id="2422" st_id="40" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1070  %tmp_11_10_1_1 = fadd float %tmp_11_10_1, %tmp_10_10_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_1_1"/></StgValue>
</operation>

<operation id="2423" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1082  %image_load_54 = load float* %image_addr_54, align 4

]]></Node>
<StgValue><ssdm name="image_load_54"/></StgValue>
</operation>

<operation id="2424" st_id="40" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1117  %tmp_11_11_1_1 = fadd float %tmp_11_11_1, %tmp_10_11_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_1_1"/></StgValue>
</operation>

<operation id="2425" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1164  %tmp_11_12_1_1 = fadd float %tmp_11_12_1, %tmp_10_12_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_1_1"/></StgValue>
</operation>

<operation id="2426" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1211  %tmp_11_13_1_1 = fadd float %tmp_11_13_1, %tmp_10_13_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_1_1"/></StgValue>
</operation>

<operation id="2427" st_id="40" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1258  %tmp_11_14_1_1 = fadd float %tmp_11_14_1, %tmp_10_14_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_1_1"/></StgValue>
</operation>

<operation id="2428" st_id="40" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1305  %tmp_11_15_1_1 = fadd float %tmp_11_15_1, %tmp_10_15_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_1_1"/></StgValue>
</operation>

<operation id="2429" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1350  %tmp_11_16_1 = fadd float %tmp_11_16_0_3, %tmp_10_16_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_1"/></StgValue>
</operation>

<operation id="2430" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1397  %tmp_11_17_1 = fadd float %tmp_11_17_0_3, %tmp_10_17_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_1"/></StgValue>
</operation>

<operation id="2431" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1444  %tmp_11_18_1 = fadd float %tmp_11_18_0_3, %tmp_10_18_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_1"/></StgValue>
</operation>

<operation id="2432" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1491  %tmp_11_19_1 = fadd float %tmp_11_19_0_3, %tmp_10_19_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_1"/></StgValue>
</operation>

<operation id="2433" st_id="40" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1538  %tmp_11_20_1 = fadd float %tmp_11_20_0_3, %tmp_10_20_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_1"/></StgValue>
</operation>

<operation id="2434" st_id="40" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1585  %tmp_11_21_1 = fadd float %tmp_11_21_0_3, %tmp_10_21_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_1"/></StgValue>
</operation>

<operation id="2435" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1637  %tmp_11_22_1 = fadd float %tmp_11_22_0_3, %tmp_10_22_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_1"/></StgValue>
</operation>

<operation id="2436" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1689  %tmp_11_23_1 = fadd float %tmp_11_23_0_3, %tmp_10_23_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_1"/></StgValue>
</operation>

<operation id="2437" st_id="40" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1743  %tmp_11_24_1 = fadd float %tmp_11_24_0_3, %tmp_10_24_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_1"/></StgValue>
</operation>

<operation id="2438" st_id="40" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1790  %tmp_11_25_1 = fadd float %tmp_11_25_0_3, %tmp_10_25_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_1"/></StgValue>
</operation>

<operation id="2439" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1835  %tmp_11_26_0_3 = fadd float %tmp_11_26_0_2, %tmp_10_26_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_0_3"/></StgValue>
</operation>

<operation id="2440" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1882  %tmp_11_27_0_3 = fadd float %tmp_11_27_0_2, %tmp_10_27_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_0_3"/></StgValue>
</operation>

<operation id="2441" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1929  %tmp_11_28_0_3 = fadd float %tmp_11_28_0_2, %tmp_10_28_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_0_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="2442" st_id="41" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:391  %tmp_11_0_1_2 = fadd float %tmp_11_0_1_1, %tmp_10_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_1_2"/></StgValue>
</operation>

<operation id="2443" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:439  %tmp_346 = or i10 %tmp_318, 14

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="2444" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:440  %tmp_347 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_346)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="2445" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:441  %image_addr_58 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_347

]]></Node>
<StgValue><ssdm name="image_addr_58"/></StgValue>
</operation>

<operation id="2446" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:442  %tmp_348 = or i10 %tmp_318, 15

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="2447" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:443  %tmp_349 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_348)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="2448" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:444  %image_addr_62 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_349

]]></Node>
<StgValue><ssdm name="image_addr_62"/></StgValue>
</operation>

<operation id="2449" st_id="41" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:649  %tmp_11_1_1_2 = fadd float %tmp_11_1_1_1, %tmp_10_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_1_2"/></StgValue>
</operation>

<operation id="2450" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:660  %tmp_10_1_2_3 = fmul float %image_load_18, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_1_2_3"/></StgValue>
</operation>

<operation id="2451" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:696  %tmp_11_2_1_2 = fadd float %tmp_11_2_1_1, %tmp_10_2_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_1_2"/></StgValue>
</operation>

<operation id="2452" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:704  %tmp_10_2_2_2 = fmul float %image_load_18, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_2_2_2"/></StgValue>
</operation>

<operation id="2453" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:707  %tmp_10_2_2_3 = fmul float %image_load_22, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_2_2_3"/></StgValue>
</operation>

<operation id="2454" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:743  %tmp_11_3_1_2 = fadd float %tmp_11_3_1_1, %tmp_10_3_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_1_2"/></StgValue>
</operation>

<operation id="2455" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:749  %tmp_10_3_2_1 = fmul float %image_load_18, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_3_2_1"/></StgValue>
</operation>

<operation id="2456" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:751  %tmp_10_3_2_2 = fmul float %image_load_22, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_3_2_2"/></StgValue>
</operation>

<operation id="2457" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:754  %tmp_10_3_2_3 = fmul float %image_load_26, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_3_2_3"/></StgValue>
</operation>

<operation id="2458" st_id="41" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:790  %tmp_11_4_1_2 = fadd float %tmp_11_4_1_1, %tmp_10_4_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_1_2"/></StgValue>
</operation>

<operation id="2459" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:794  %tmp_10_4_2 = fmul float %image_load_18, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_4_2"/></StgValue>
</operation>

<operation id="2460" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:796  %tmp_10_4_2_1 = fmul float %image_load_22, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_4_2_1"/></StgValue>
</operation>

<operation id="2461" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:798  %tmp_10_4_2_2 = fmul float %image_load_26, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_4_2_2"/></StgValue>
</operation>

<operation id="2462" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:801  %tmp_10_4_2_3 = fmul float %image_load_30, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_4_2_3"/></StgValue>
</operation>

<operation id="2463" st_id="41" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:837  %tmp_11_5_1_2 = fadd float %tmp_11_5_1_1, %tmp_10_5_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_1_2"/></StgValue>
</operation>

<operation id="2464" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:841  %tmp_10_5_2 = fmul float %image_load_22, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_5_2"/></StgValue>
</operation>

<operation id="2465" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:843  %tmp_10_5_2_1 = fmul float %image_load_26, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_5_2_1"/></StgValue>
</operation>

<operation id="2466" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:845  %tmp_10_5_2_2 = fmul float %image_load_30, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_5_2_2"/></StgValue>
</operation>

<operation id="2467" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:848  %tmp_10_5_2_3 = fmul float %image_load_34, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_5_2_3"/></StgValue>
</operation>

<operation id="2468" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:884  %tmp_11_6_1_2 = fadd float %tmp_11_6_1_1, %tmp_10_6_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_1_2"/></StgValue>
</operation>

<operation id="2469" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:888  %tmp_10_6_2 = fmul float %image_load_26, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_6_2"/></StgValue>
</operation>

<operation id="2470" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:890  %tmp_10_6_2_1 = fmul float %image_load_30, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_6_2_1"/></StgValue>
</operation>

<operation id="2471" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:892  %tmp_10_6_2_2 = fmul float %image_load_34, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_6_2_2"/></StgValue>
</operation>

<operation id="2472" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:895  %tmp_10_6_2_3 = fmul float %image_load_38, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_6_2_3"/></StgValue>
</operation>

<operation id="2473" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:931  %tmp_11_7_1_2 = fadd float %tmp_11_7_1_1, %tmp_10_7_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_1_2"/></StgValue>
</operation>

<operation id="2474" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:935  %tmp_10_7_2 = fmul float %image_load_30, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_7_2"/></StgValue>
</operation>

<operation id="2475" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:937  %tmp_10_7_2_1 = fmul float %image_load_34, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_7_2_1"/></StgValue>
</operation>

<operation id="2476" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:939  %tmp_10_7_2_2 = fmul float %image_load_38, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_7_2_2"/></StgValue>
</operation>

<operation id="2477" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:942  %tmp_10_7_2_3 = fmul float %image_load_42, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_7_2_3"/></StgValue>
</operation>

<operation id="2478" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:976  %tmp_11_8_1_1 = fadd float %tmp_11_8_1, %tmp_10_8_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_1_1"/></StgValue>
</operation>

<operation id="2479" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:982  %tmp_10_8_2 = fmul float %image_load_34, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_8_2"/></StgValue>
</operation>

<operation id="2480" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:984  %tmp_10_8_2_1 = fmul float %image_load_38, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_8_2_1"/></StgValue>
</operation>

<operation id="2481" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:986  %tmp_10_8_2_2 = fmul float %image_load_42, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_8_2_2"/></StgValue>
</operation>

<operation id="2482" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:989  %tmp_10_8_2_3 = fmul float %image_load_46, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_8_2_3"/></StgValue>
</operation>

<operation id="2483" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1023  %tmp_11_9_1_1 = fadd float %tmp_11_9_1, %tmp_10_9_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_1_1"/></StgValue>
</operation>

<operation id="2484" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1029  %tmp_10_9_2 = fmul float %image_load_38, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_9_2"/></StgValue>
</operation>

<operation id="2485" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1031  %tmp_10_9_2_1 = fmul float %image_load_42, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_9_2_1"/></StgValue>
</operation>

<operation id="2486" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1033  %tmp_10_9_2_2 = fmul float %image_load_46, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_9_2_2"/></StgValue>
</operation>

<operation id="2487" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1035  %image_load_50 = load float* %image_addr_50, align 4

]]></Node>
<StgValue><ssdm name="image_load_50"/></StgValue>
</operation>

<operation id="2488" st_id="41" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1070  %tmp_11_10_1_1 = fadd float %tmp_11_10_1, %tmp_10_10_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_1_1"/></StgValue>
</operation>

<operation id="2489" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1076  %tmp_10_10_2 = fmul float %image_load_42, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_10_2"/></StgValue>
</operation>

<operation id="2490" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1078  %tmp_10_10_2_1 = fmul float %image_load_46, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_10_2_1"/></StgValue>
</operation>

<operation id="2491" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1082  %image_load_54 = load float* %image_addr_54, align 4

]]></Node>
<StgValue><ssdm name="image_load_54"/></StgValue>
</operation>

<operation id="2492" st_id="41" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1117  %tmp_11_11_1_1 = fadd float %tmp_11_11_1, %tmp_10_11_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_1_1"/></StgValue>
</operation>

<operation id="2493" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1123  %tmp_10_11_2 = fmul float %image_load_46, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_11_2"/></StgValue>
</operation>

<operation id="2494" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1129  %image_load_58 = load float* %image_addr_58, align 4

]]></Node>
<StgValue><ssdm name="image_load_58"/></StgValue>
</operation>

<operation id="2495" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1164  %tmp_11_12_1_1 = fadd float %tmp_11_12_1, %tmp_10_12_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_1_1"/></StgValue>
</operation>

<operation id="2496" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1176  %image_load_62 = load float* %image_addr_62, align 4

]]></Node>
<StgValue><ssdm name="image_load_62"/></StgValue>
</operation>

<operation id="2497" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1211  %tmp_11_13_1_1 = fadd float %tmp_11_13_1, %tmp_10_13_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_1_1"/></StgValue>
</operation>

<operation id="2498" st_id="41" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1258  %tmp_11_14_1_1 = fadd float %tmp_11_14_1, %tmp_10_14_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_1_1"/></StgValue>
</operation>

<operation id="2499" st_id="41" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1305  %tmp_11_15_1_1 = fadd float %tmp_11_15_1, %tmp_10_15_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_1_1"/></StgValue>
</operation>

<operation id="2500" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1352  %tmp_11_16_1_1 = fadd float %tmp_11_16_1, %tmp_10_16_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_1_1"/></StgValue>
</operation>

<operation id="2501" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1399  %tmp_11_17_1_1 = fadd float %tmp_11_17_1, %tmp_10_17_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_1_1"/></StgValue>
</operation>

<operation id="2502" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1444  %tmp_11_18_1 = fadd float %tmp_11_18_0_3, %tmp_10_18_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_1"/></StgValue>
</operation>

<operation id="2503" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1491  %tmp_11_19_1 = fadd float %tmp_11_19_0_3, %tmp_10_19_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_1"/></StgValue>
</operation>

<operation id="2504" st_id="41" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1538  %tmp_11_20_1 = fadd float %tmp_11_20_0_3, %tmp_10_20_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_1"/></StgValue>
</operation>

<operation id="2505" st_id="41" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1585  %tmp_11_21_1 = fadd float %tmp_11_21_0_3, %tmp_10_21_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_1"/></StgValue>
</operation>

<operation id="2506" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1637  %tmp_11_22_1 = fadd float %tmp_11_22_0_3, %tmp_10_22_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_1"/></StgValue>
</operation>

<operation id="2507" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1689  %tmp_11_23_1 = fadd float %tmp_11_23_0_3, %tmp_10_23_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_1"/></StgValue>
</operation>

<operation id="2508" st_id="41" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1743  %tmp_11_24_1 = fadd float %tmp_11_24_0_3, %tmp_10_24_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_1"/></StgValue>
</operation>

<operation id="2509" st_id="41" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1790  %tmp_11_25_1 = fadd float %tmp_11_25_0_3, %tmp_10_25_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_1"/></StgValue>
</operation>

<operation id="2510" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1837  %tmp_11_26_1 = fadd float %tmp_11_26_0_3, %tmp_10_26_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_1"/></StgValue>
</operation>

<operation id="2511" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1884  %tmp_11_27_1 = fadd float %tmp_11_27_0_3, %tmp_10_27_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_1"/></StgValue>
</operation>

<operation id="2512" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1929  %tmp_11_28_0_3 = fadd float %tmp_11_28_0_2, %tmp_10_28_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_0_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="2513" st_id="42" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:391  %tmp_11_0_1_2 = fadd float %tmp_11_0_1_1, %tmp_10_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_1_2"/></StgValue>
</operation>

<operation id="2514" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:445  %tmp_350 = or i10 %tmp_318, 16

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="2515" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:446  %tmp_351 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_350)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="2516" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:447  %image_addr_66 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_351

]]></Node>
<StgValue><ssdm name="image_addr_66"/></StgValue>
</operation>

<operation id="2517" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:448  %tmp_352 = or i10 %tmp_318, 17

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="2518" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:449  %tmp_353 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_352)

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="2519" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:450  %image_addr_70 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_353

]]></Node>
<StgValue><ssdm name="image_addr_70"/></StgValue>
</operation>

<operation id="2520" st_id="42" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:649  %tmp_11_1_1_2 = fadd float %tmp_11_1_1_1, %tmp_10_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_1_2"/></StgValue>
</operation>

<operation id="2521" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:696  %tmp_11_2_1_2 = fadd float %tmp_11_2_1_1, %tmp_10_2_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_1_2"/></StgValue>
</operation>

<operation id="2522" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:743  %tmp_11_3_1_2 = fadd float %tmp_11_3_1_1, %tmp_10_3_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_1_2"/></StgValue>
</operation>

<operation id="2523" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:754  %tmp_10_3_2_3 = fmul float %image_load_26, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_3_2_3"/></StgValue>
</operation>

<operation id="2524" st_id="42" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:790  %tmp_11_4_1_2 = fadd float %tmp_11_4_1_1, %tmp_10_4_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_1_2"/></StgValue>
</operation>

<operation id="2525" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:798  %tmp_10_4_2_2 = fmul float %image_load_26, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_4_2_2"/></StgValue>
</operation>

<operation id="2526" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:801  %tmp_10_4_2_3 = fmul float %image_load_30, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_4_2_3"/></StgValue>
</operation>

<operation id="2527" st_id="42" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:837  %tmp_11_5_1_2 = fadd float %tmp_11_5_1_1, %tmp_10_5_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_1_2"/></StgValue>
</operation>

<operation id="2528" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:843  %tmp_10_5_2_1 = fmul float %image_load_26, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_5_2_1"/></StgValue>
</operation>

<operation id="2529" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:845  %tmp_10_5_2_2 = fmul float %image_load_30, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_5_2_2"/></StgValue>
</operation>

<operation id="2530" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:848  %tmp_10_5_2_3 = fmul float %image_load_34, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_5_2_3"/></StgValue>
</operation>

<operation id="2531" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:884  %tmp_11_6_1_2 = fadd float %tmp_11_6_1_1, %tmp_10_6_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_1_2"/></StgValue>
</operation>

<operation id="2532" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:888  %tmp_10_6_2 = fmul float %image_load_26, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_6_2"/></StgValue>
</operation>

<operation id="2533" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:890  %tmp_10_6_2_1 = fmul float %image_load_30, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_6_2_1"/></StgValue>
</operation>

<operation id="2534" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:892  %tmp_10_6_2_2 = fmul float %image_load_34, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_6_2_2"/></StgValue>
</operation>

<operation id="2535" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:895  %tmp_10_6_2_3 = fmul float %image_load_38, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_6_2_3"/></StgValue>
</operation>

<operation id="2536" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:931  %tmp_11_7_1_2 = fadd float %tmp_11_7_1_1, %tmp_10_7_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_1_2"/></StgValue>
</operation>

<operation id="2537" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:935  %tmp_10_7_2 = fmul float %image_load_30, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_7_2"/></StgValue>
</operation>

<operation id="2538" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:937  %tmp_10_7_2_1 = fmul float %image_load_34, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_7_2_1"/></StgValue>
</operation>

<operation id="2539" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:939  %tmp_10_7_2_2 = fmul float %image_load_38, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_7_2_2"/></StgValue>
</operation>

<operation id="2540" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:942  %tmp_10_7_2_3 = fmul float %image_load_42, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_7_2_3"/></StgValue>
</operation>

<operation id="2541" st_id="42" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:978  %tmp_11_8_1_2 = fadd float %tmp_11_8_1_1, %tmp_10_8_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_1_2"/></StgValue>
</operation>

<operation id="2542" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:982  %tmp_10_8_2 = fmul float %image_load_34, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_8_2"/></StgValue>
</operation>

<operation id="2543" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:984  %tmp_10_8_2_1 = fmul float %image_load_38, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_8_2_1"/></StgValue>
</operation>

<operation id="2544" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:986  %tmp_10_8_2_2 = fmul float %image_load_42, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_8_2_2"/></StgValue>
</operation>

<operation id="2545" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:989  %tmp_10_8_2_3 = fmul float %image_load_46, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_8_2_3"/></StgValue>
</operation>

<operation id="2546" st_id="42" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1025  %tmp_11_9_1_2 = fadd float %tmp_11_9_1_1, %tmp_10_9_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_1_2"/></StgValue>
</operation>

<operation id="2547" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1029  %tmp_10_9_2 = fmul float %image_load_38, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_9_2"/></StgValue>
</operation>

<operation id="2548" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1031  %tmp_10_9_2_1 = fmul float %image_load_42, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_9_2_1"/></StgValue>
</operation>

<operation id="2549" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1033  %tmp_10_9_2_2 = fmul float %image_load_46, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_9_2_2"/></StgValue>
</operation>

<operation id="2550" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1036  %tmp_10_9_2_3 = fmul float %image_load_50, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_9_2_3"/></StgValue>
</operation>

<operation id="2551" st_id="42" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1070  %tmp_11_10_1_1 = fadd float %tmp_11_10_1, %tmp_10_10_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_1_1"/></StgValue>
</operation>

<operation id="2552" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1076  %tmp_10_10_2 = fmul float %image_load_42, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_10_2"/></StgValue>
</operation>

<operation id="2553" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1078  %tmp_10_10_2_1 = fmul float %image_load_46, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_10_2_1"/></StgValue>
</operation>

<operation id="2554" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1080  %tmp_10_10_2_2 = fmul float %image_load_50, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_10_2_2"/></StgValue>
</operation>

<operation id="2555" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1083  %tmp_10_10_2_3 = fmul float %image_load_54, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_10_2_3"/></StgValue>
</operation>

<operation id="2556" st_id="42" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1117  %tmp_11_11_1_1 = fadd float %tmp_11_11_1, %tmp_10_11_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_1_1"/></StgValue>
</operation>

<operation id="2557" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1123  %tmp_10_11_2 = fmul float %image_load_46, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_11_2"/></StgValue>
</operation>

<operation id="2558" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1125  %tmp_10_11_2_1 = fmul float %image_load_50, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_11_2_1"/></StgValue>
</operation>

<operation id="2559" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1127  %tmp_10_11_2_2 = fmul float %image_load_54, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_11_2_2"/></StgValue>
</operation>

<operation id="2560" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1129  %image_load_58 = load float* %image_addr_58, align 4

]]></Node>
<StgValue><ssdm name="image_load_58"/></StgValue>
</operation>

<operation id="2561" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1164  %tmp_11_12_1_1 = fadd float %tmp_11_12_1, %tmp_10_12_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_1_1"/></StgValue>
</operation>

<operation id="2562" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1170  %tmp_10_12_2 = fmul float %image_load_50, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_12_2"/></StgValue>
</operation>

<operation id="2563" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1172  %tmp_10_12_2_1 = fmul float %image_load_54, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_12_2_1"/></StgValue>
</operation>

<operation id="2564" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1176  %image_load_62 = load float* %image_addr_62, align 4

]]></Node>
<StgValue><ssdm name="image_load_62"/></StgValue>
</operation>

<operation id="2565" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1211  %tmp_11_13_1_1 = fadd float %tmp_11_13_1, %tmp_10_13_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_1_1"/></StgValue>
</operation>

<operation id="2566" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1217  %tmp_10_13_2 = fmul float %image_load_54, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_13_2"/></StgValue>
</operation>

<operation id="2567" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1223  %image_load_66 = load float* %image_addr_66, align 4

]]></Node>
<StgValue><ssdm name="image_load_66"/></StgValue>
</operation>

<operation id="2568" st_id="42" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1258  %tmp_11_14_1_1 = fadd float %tmp_11_14_1, %tmp_10_14_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_1_1"/></StgValue>
</operation>

<operation id="2569" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1270  %image_load_70 = load float* %image_addr_70, align 4

]]></Node>
<StgValue><ssdm name="image_load_70"/></StgValue>
</operation>

<operation id="2570" st_id="42" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1305  %tmp_11_15_1_1 = fadd float %tmp_11_15_1, %tmp_10_15_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_1_1"/></StgValue>
</operation>

<operation id="2571" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1352  %tmp_11_16_1_1 = fadd float %tmp_11_16_1, %tmp_10_16_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_1_1"/></StgValue>
</operation>

<operation id="2572" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1399  %tmp_11_17_1_1 = fadd float %tmp_11_17_1, %tmp_10_17_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_1_1"/></StgValue>
</operation>

<operation id="2573" st_id="42" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1446  %tmp_11_18_1_1 = fadd float %tmp_11_18_1, %tmp_10_18_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_1_1"/></StgValue>
</operation>

<operation id="2574" st_id="42" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1493  %tmp_11_19_1_1 = fadd float %tmp_11_19_1, %tmp_10_19_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_1_1"/></StgValue>
</operation>

<operation id="2575" st_id="42" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1538  %tmp_11_20_1 = fadd float %tmp_11_20_0_3, %tmp_10_20_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_1"/></StgValue>
</operation>

<operation id="2576" st_id="42" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1585  %tmp_11_21_1 = fadd float %tmp_11_21_0_3, %tmp_10_21_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_1"/></StgValue>
</operation>

<operation id="2577" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1637  %tmp_11_22_1 = fadd float %tmp_11_22_0_3, %tmp_10_22_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_1"/></StgValue>
</operation>

<operation id="2578" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1689  %tmp_11_23_1 = fadd float %tmp_11_23_0_3, %tmp_10_23_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_1"/></StgValue>
</operation>

<operation id="2579" st_id="42" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1743  %tmp_11_24_1 = fadd float %tmp_11_24_0_3, %tmp_10_24_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_1"/></StgValue>
</operation>

<operation id="2580" st_id="42" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1790  %tmp_11_25_1 = fadd float %tmp_11_25_0_3, %tmp_10_25_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_1"/></StgValue>
</operation>

<operation id="2581" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1837  %tmp_11_26_1 = fadd float %tmp_11_26_0_3, %tmp_10_26_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_1"/></StgValue>
</operation>

<operation id="2582" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1884  %tmp_11_27_1 = fadd float %tmp_11_27_0_3, %tmp_10_27_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_1"/></StgValue>
</operation>

<operation id="2583" st_id="42" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1931  %tmp_11_28_1 = fadd float %tmp_11_28_0_3, %tmp_10_28_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="2584" st_id="43" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:395  %tmp_11_0_1_3 = fadd float %tmp_11_0_1_2, %tmp_10_0_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_1_3"/></StgValue>
</operation>

<operation id="2585" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:451  %tmp_354 = or i10 %tmp_318, 18

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="2586" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:452  %tmp_355 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_354)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="2587" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:453  %image_addr_74 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_355

]]></Node>
<StgValue><ssdm name="image_addr_74"/></StgValue>
</operation>

<operation id="2588" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:454  %tmp_356 = or i10 %tmp_318, 19

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="2589" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:455  %tmp_357 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_356)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="2590" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:456  %image_addr_78 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_357

]]></Node>
<StgValue><ssdm name="image_addr_78"/></StgValue>
</operation>

<operation id="2591" st_id="43" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:652  %tmp_11_1_1_3 = fadd float %tmp_11_1_1_2, %tmp_10_1_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_1_3"/></StgValue>
</operation>

<operation id="2592" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:696  %tmp_11_2_1_2 = fadd float %tmp_11_2_1_1, %tmp_10_2_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_1_2"/></StgValue>
</operation>

<operation id="2593" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:743  %tmp_11_3_1_2 = fadd float %tmp_11_3_1_1, %tmp_10_3_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_1_2"/></StgValue>
</operation>

<operation id="2594" st_id="43" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:790  %tmp_11_4_1_2 = fadd float %tmp_11_4_1_1, %tmp_10_4_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_1_2"/></StgValue>
</operation>

<operation id="2595" st_id="43" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:837  %tmp_11_5_1_2 = fadd float %tmp_11_5_1_1, %tmp_10_5_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_1_2"/></StgValue>
</operation>

<operation id="2596" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:848  %tmp_10_5_2_3 = fmul float %image_load_34, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_5_2_3"/></StgValue>
</operation>

<operation id="2597" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:884  %tmp_11_6_1_2 = fadd float %tmp_11_6_1_1, %tmp_10_6_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_1_2"/></StgValue>
</operation>

<operation id="2598" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:892  %tmp_10_6_2_2 = fmul float %image_load_34, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_6_2_2"/></StgValue>
</operation>

<operation id="2599" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:895  %tmp_10_6_2_3 = fmul float %image_load_38, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_6_2_3"/></StgValue>
</operation>

<operation id="2600" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:931  %tmp_11_7_1_2 = fadd float %tmp_11_7_1_1, %tmp_10_7_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_1_2"/></StgValue>
</operation>

<operation id="2601" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:937  %tmp_10_7_2_1 = fmul float %image_load_34, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_7_2_1"/></StgValue>
</operation>

<operation id="2602" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:939  %tmp_10_7_2_2 = fmul float %image_load_38, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_7_2_2"/></StgValue>
</operation>

<operation id="2603" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:942  %tmp_10_7_2_3 = fmul float %image_load_42, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_7_2_3"/></StgValue>
</operation>

<operation id="2604" st_id="43" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:978  %tmp_11_8_1_2 = fadd float %tmp_11_8_1_1, %tmp_10_8_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_1_2"/></StgValue>
</operation>

<operation id="2605" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:982  %tmp_10_8_2 = fmul float %image_load_34, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_8_2"/></StgValue>
</operation>

<operation id="2606" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:984  %tmp_10_8_2_1 = fmul float %image_load_38, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_8_2_1"/></StgValue>
</operation>

<operation id="2607" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:986  %tmp_10_8_2_2 = fmul float %image_load_42, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_8_2_2"/></StgValue>
</operation>

<operation id="2608" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:989  %tmp_10_8_2_3 = fmul float %image_load_46, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_8_2_3"/></StgValue>
</operation>

<operation id="2609" st_id="43" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1025  %tmp_11_9_1_2 = fadd float %tmp_11_9_1_1, %tmp_10_9_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_1_2"/></StgValue>
</operation>

<operation id="2610" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1029  %tmp_10_9_2 = fmul float %image_load_38, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_9_2"/></StgValue>
</operation>

<operation id="2611" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1031  %tmp_10_9_2_1 = fmul float %image_load_42, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_9_2_1"/></StgValue>
</operation>

<operation id="2612" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1033  %tmp_10_9_2_2 = fmul float %image_load_46, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_9_2_2"/></StgValue>
</operation>

<operation id="2613" st_id="43" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1036  %tmp_10_9_2_3 = fmul float %image_load_50, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_9_2_3"/></StgValue>
</operation>

<operation id="2614" st_id="43" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1072  %tmp_11_10_1_2 = fadd float %tmp_11_10_1_1, %tmp_10_10_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_1_2"/></StgValue>
</operation>

<operation id="2615" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1076  %tmp_10_10_2 = fmul float %image_load_42, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_10_2"/></StgValue>
</operation>

<operation id="2616" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1078  %tmp_10_10_2_1 = fmul float %image_load_46, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_10_2_1"/></StgValue>
</operation>

<operation id="2617" st_id="43" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1080  %tmp_10_10_2_2 = fmul float %image_load_50, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_10_2_2"/></StgValue>
</operation>

<operation id="2618" st_id="43" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1083  %tmp_10_10_2_3 = fmul float %image_load_54, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_10_2_3"/></StgValue>
</operation>

<operation id="2619" st_id="43" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1119  %tmp_11_11_1_2 = fadd float %tmp_11_11_1_1, %tmp_10_11_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_1_2"/></StgValue>
</operation>

<operation id="2620" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1123  %tmp_10_11_2 = fmul float %image_load_46, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_11_2"/></StgValue>
</operation>

<operation id="2621" st_id="43" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1125  %tmp_10_11_2_1 = fmul float %image_load_50, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_11_2_1"/></StgValue>
</operation>

<operation id="2622" st_id="43" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1127  %tmp_10_11_2_2 = fmul float %image_load_54, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_11_2_2"/></StgValue>
</operation>

<operation id="2623" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1130  %tmp_10_11_2_3 = fmul float %image_load_58, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_11_2_3"/></StgValue>
</operation>

<operation id="2624" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1164  %tmp_11_12_1_1 = fadd float %tmp_11_12_1, %tmp_10_12_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_1_1"/></StgValue>
</operation>

<operation id="2625" st_id="43" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1170  %tmp_10_12_2 = fmul float %image_load_50, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_12_2"/></StgValue>
</operation>

<operation id="2626" st_id="43" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1172  %tmp_10_12_2_1 = fmul float %image_load_54, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_12_2_1"/></StgValue>
</operation>

<operation id="2627" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1174  %tmp_10_12_2_2 = fmul float %image_load_58, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_12_2_2"/></StgValue>
</operation>

<operation id="2628" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1177  %tmp_10_12_2_3 = fmul float %image_load_62, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_12_2_3"/></StgValue>
</operation>

<operation id="2629" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1211  %tmp_11_13_1_1 = fadd float %tmp_11_13_1, %tmp_10_13_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_1_1"/></StgValue>
</operation>

<operation id="2630" st_id="43" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1217  %tmp_10_13_2 = fmul float %image_load_54, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_13_2"/></StgValue>
</operation>

<operation id="2631" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1219  %tmp_10_13_2_1 = fmul float %image_load_58, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_13_2_1"/></StgValue>
</operation>

<operation id="2632" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1221  %tmp_10_13_2_2 = fmul float %image_load_62, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_13_2_2"/></StgValue>
</operation>

<operation id="2633" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1223  %image_load_66 = load float* %image_addr_66, align 4

]]></Node>
<StgValue><ssdm name="image_load_66"/></StgValue>
</operation>

<operation id="2634" st_id="43" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1258  %tmp_11_14_1_1 = fadd float %tmp_11_14_1, %tmp_10_14_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_1_1"/></StgValue>
</operation>

<operation id="2635" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1264  %tmp_10_14_2 = fmul float %image_load_58, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_14_2"/></StgValue>
</operation>

<operation id="2636" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1266  %tmp_10_14_2_1 = fmul float %image_load_62, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_14_2_1"/></StgValue>
</operation>

<operation id="2637" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1270  %image_load_70 = load float* %image_addr_70, align 4

]]></Node>
<StgValue><ssdm name="image_load_70"/></StgValue>
</operation>

<operation id="2638" st_id="43" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1305  %tmp_11_15_1_1 = fadd float %tmp_11_15_1, %tmp_10_15_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_1_1"/></StgValue>
</operation>

<operation id="2639" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1311  %tmp_10_15_2 = fmul float %image_load_62, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_15_2"/></StgValue>
</operation>

<operation id="2640" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1317  %image_load_74 = load float* %image_addr_74, align 4

]]></Node>
<StgValue><ssdm name="image_load_74"/></StgValue>
</operation>

<operation id="2641" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1352  %tmp_11_16_1_1 = fadd float %tmp_11_16_1, %tmp_10_16_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_1_1"/></StgValue>
</operation>

<operation id="2642" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1364  %image_load_78 = load float* %image_addr_78, align 4

]]></Node>
<StgValue><ssdm name="image_load_78"/></StgValue>
</operation>

<operation id="2643" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1399  %tmp_11_17_1_1 = fadd float %tmp_11_17_1, %tmp_10_17_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_1_1"/></StgValue>
</operation>

<operation id="2644" st_id="43" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1446  %tmp_11_18_1_1 = fadd float %tmp_11_18_1, %tmp_10_18_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_1_1"/></StgValue>
</operation>

<operation id="2645" st_id="43" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1493  %tmp_11_19_1_1 = fadd float %tmp_11_19_1, %tmp_10_19_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_1_1"/></StgValue>
</operation>

<operation id="2646" st_id="43" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1540  %tmp_11_20_1_1 = fadd float %tmp_11_20_1, %tmp_10_20_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_1_1"/></StgValue>
</operation>

<operation id="2647" st_id="43" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1587  %tmp_11_21_1_1 = fadd float %tmp_11_21_1, %tmp_10_21_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_1_1"/></StgValue>
</operation>

<operation id="2648" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1637  %tmp_11_22_1 = fadd float %tmp_11_22_0_3, %tmp_10_22_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_1"/></StgValue>
</operation>

<operation id="2649" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1689  %tmp_11_23_1 = fadd float %tmp_11_23_0_3, %tmp_10_23_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_1"/></StgValue>
</operation>

<operation id="2650" st_id="43" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1743  %tmp_11_24_1 = fadd float %tmp_11_24_0_3, %tmp_10_24_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_1"/></StgValue>
</operation>

<operation id="2651" st_id="43" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1790  %tmp_11_25_1 = fadd float %tmp_11_25_0_3, %tmp_10_25_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_1"/></StgValue>
</operation>

<operation id="2652" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1837  %tmp_11_26_1 = fadd float %tmp_11_26_0_3, %tmp_10_26_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_1"/></StgValue>
</operation>

<operation id="2653" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1884  %tmp_11_27_1 = fadd float %tmp_11_27_0_3, %tmp_10_27_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_1"/></StgValue>
</operation>

<operation id="2654" st_id="43" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1931  %tmp_11_28_1 = fadd float %tmp_11_28_0_3, %tmp_10_28_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="2655" st_id="44" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:395  %tmp_11_0_1_3 = fadd float %tmp_11_0_1_2, %tmp_10_0_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_1_3"/></StgValue>
</operation>

<operation id="2656" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:457  %tmp_358 = or i10 %tmp_318, 20

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="2657" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:458  %tmp_359 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_358)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="2658" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:459  %image_addr_82 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_359

]]></Node>
<StgValue><ssdm name="image_addr_82"/></StgValue>
</operation>

<operation id="2659" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:460  %tmp_360 = or i10 %tmp_318, 21

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="2660" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:461  %tmp_361 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_360)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="2661" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:462  %image_addr_86 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_361

]]></Node>
<StgValue><ssdm name="image_addr_86"/></StgValue>
</operation>

<operation id="2662" st_id="44" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:652  %tmp_11_1_1_3 = fadd float %tmp_11_1_1_2, %tmp_10_1_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_1_3"/></StgValue>
</operation>

<operation id="2663" st_id="44" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:699  %tmp_11_2_1_3 = fadd float %tmp_11_2_1_2, %tmp_10_2_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_1_3"/></StgValue>
</operation>

<operation id="2664" st_id="44" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:746  %tmp_11_3_1_3 = fadd float %tmp_11_3_1_2, %tmp_10_3_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_1_3"/></StgValue>
</operation>

<operation id="2665" st_id="44" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:790  %tmp_11_4_1_2 = fadd float %tmp_11_4_1_1, %tmp_10_4_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_1_2"/></StgValue>
</operation>

<operation id="2666" st_id="44" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:837  %tmp_11_5_1_2 = fadd float %tmp_11_5_1_1, %tmp_10_5_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_1_2"/></StgValue>
</operation>

<operation id="2667" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:884  %tmp_11_6_1_2 = fadd float %tmp_11_6_1_1, %tmp_10_6_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_1_2"/></StgValue>
</operation>

<operation id="2668" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:931  %tmp_11_7_1_2 = fadd float %tmp_11_7_1_1, %tmp_10_7_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_1_2"/></StgValue>
</operation>

<operation id="2669" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:942  %tmp_10_7_2_3 = fmul float %image_load_42, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_7_2_3"/></StgValue>
</operation>

<operation id="2670" st_id="44" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:978  %tmp_11_8_1_2 = fadd float %tmp_11_8_1_1, %tmp_10_8_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_1_2"/></StgValue>
</operation>

<operation id="2671" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:986  %tmp_10_8_2_2 = fmul float %image_load_42, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_8_2_2"/></StgValue>
</operation>

<operation id="2672" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:989  %tmp_10_8_2_3 = fmul float %image_load_46, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_8_2_3"/></StgValue>
</operation>

<operation id="2673" st_id="44" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1025  %tmp_11_9_1_2 = fadd float %tmp_11_9_1_1, %tmp_10_9_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_1_2"/></StgValue>
</operation>

<operation id="2674" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1031  %tmp_10_9_2_1 = fmul float %image_load_42, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_9_2_1"/></StgValue>
</operation>

<operation id="2675" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1033  %tmp_10_9_2_2 = fmul float %image_load_46, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_9_2_2"/></StgValue>
</operation>

<operation id="2676" st_id="44" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1036  %tmp_10_9_2_3 = fmul float %image_load_50, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_9_2_3"/></StgValue>
</operation>

<operation id="2677" st_id="44" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1072  %tmp_11_10_1_2 = fadd float %tmp_11_10_1_1, %tmp_10_10_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_1_2"/></StgValue>
</operation>

<operation id="2678" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1076  %tmp_10_10_2 = fmul float %image_load_42, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_10_2"/></StgValue>
</operation>

<operation id="2679" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1078  %tmp_10_10_2_1 = fmul float %image_load_46, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_10_2_1"/></StgValue>
</operation>

<operation id="2680" st_id="44" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1080  %tmp_10_10_2_2 = fmul float %image_load_50, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_10_2_2"/></StgValue>
</operation>

<operation id="2681" st_id="44" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1083  %tmp_10_10_2_3 = fmul float %image_load_54, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_10_2_3"/></StgValue>
</operation>

<operation id="2682" st_id="44" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1119  %tmp_11_11_1_2 = fadd float %tmp_11_11_1_1, %tmp_10_11_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_1_2"/></StgValue>
</operation>

<operation id="2683" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1123  %tmp_10_11_2 = fmul float %image_load_46, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_11_2"/></StgValue>
</operation>

<operation id="2684" st_id="44" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1125  %tmp_10_11_2_1 = fmul float %image_load_50, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_11_2_1"/></StgValue>
</operation>

<operation id="2685" st_id="44" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1127  %tmp_10_11_2_2 = fmul float %image_load_54, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_11_2_2"/></StgValue>
</operation>

<operation id="2686" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1130  %tmp_10_11_2_3 = fmul float %image_load_58, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_11_2_3"/></StgValue>
</operation>

<operation id="2687" st_id="44" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1166  %tmp_11_12_1_2 = fadd float %tmp_11_12_1_1, %tmp_10_12_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_1_2"/></StgValue>
</operation>

<operation id="2688" st_id="44" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1170  %tmp_10_12_2 = fmul float %image_load_50, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_12_2"/></StgValue>
</operation>

<operation id="2689" st_id="44" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1172  %tmp_10_12_2_1 = fmul float %image_load_54, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_12_2_1"/></StgValue>
</operation>

<operation id="2690" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1174  %tmp_10_12_2_2 = fmul float %image_load_58, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_12_2_2"/></StgValue>
</operation>

<operation id="2691" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1177  %tmp_10_12_2_3 = fmul float %image_load_62, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_12_2_3"/></StgValue>
</operation>

<operation id="2692" st_id="44" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1213  %tmp_11_13_1_2 = fadd float %tmp_11_13_1_1, %tmp_10_13_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_1_2"/></StgValue>
</operation>

<operation id="2693" st_id="44" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1217  %tmp_10_13_2 = fmul float %image_load_54, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_13_2"/></StgValue>
</operation>

<operation id="2694" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1219  %tmp_10_13_2_1 = fmul float %image_load_58, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_13_2_1"/></StgValue>
</operation>

<operation id="2695" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1221  %tmp_10_13_2_2 = fmul float %image_load_62, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_13_2_2"/></StgValue>
</operation>

<operation id="2696" st_id="44" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1224  %tmp_10_13_2_3 = fmul float %image_load_66, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_13_2_3"/></StgValue>
</operation>

<operation id="2697" st_id="44" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1258  %tmp_11_14_1_1 = fadd float %tmp_11_14_1, %tmp_10_14_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_1_1"/></StgValue>
</operation>

<operation id="2698" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1264  %tmp_10_14_2 = fmul float %image_load_58, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_14_2"/></StgValue>
</operation>

<operation id="2699" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1266  %tmp_10_14_2_1 = fmul float %image_load_62, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_14_2_1"/></StgValue>
</operation>

<operation id="2700" st_id="44" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1268  %tmp_10_14_2_2 = fmul float %image_load_66, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_14_2_2"/></StgValue>
</operation>

<operation id="2701" st_id="44" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1271  %tmp_10_14_2_3 = fmul float %image_load_70, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_14_2_3"/></StgValue>
</operation>

<operation id="2702" st_id="44" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1305  %tmp_11_15_1_1 = fadd float %tmp_11_15_1, %tmp_10_15_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_1_1"/></StgValue>
</operation>

<operation id="2703" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1311  %tmp_10_15_2 = fmul float %image_load_62, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_15_2"/></StgValue>
</operation>

<operation id="2704" st_id="44" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1313  %tmp_10_15_2_1 = fmul float %image_load_66, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_15_2_1"/></StgValue>
</operation>

<operation id="2705" st_id="44" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1315  %tmp_10_15_2_2 = fmul float %image_load_70, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_15_2_2"/></StgValue>
</operation>

<operation id="2706" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1317  %image_load_74 = load float* %image_addr_74, align 4

]]></Node>
<StgValue><ssdm name="image_load_74"/></StgValue>
</operation>

<operation id="2707" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1352  %tmp_11_16_1_1 = fadd float %tmp_11_16_1, %tmp_10_16_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_1_1"/></StgValue>
</operation>

<operation id="2708" st_id="44" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1358  %tmp_10_16_2 = fmul float %image_load_66, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_16_2"/></StgValue>
</operation>

<operation id="2709" st_id="44" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1360  %tmp_10_16_2_1 = fmul float %image_load_70, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_16_2_1"/></StgValue>
</operation>

<operation id="2710" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1364  %image_load_78 = load float* %image_addr_78, align 4

]]></Node>
<StgValue><ssdm name="image_load_78"/></StgValue>
</operation>

<operation id="2711" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1399  %tmp_11_17_1_1 = fadd float %tmp_11_17_1, %tmp_10_17_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_1_1"/></StgValue>
</operation>

<operation id="2712" st_id="44" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1405  %tmp_10_17_2 = fmul float %image_load_70, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_17_2"/></StgValue>
</operation>

<operation id="2713" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1411  %image_load_82 = load float* %image_addr_82, align 4

]]></Node>
<StgValue><ssdm name="image_load_82"/></StgValue>
</operation>

<operation id="2714" st_id="44" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1446  %tmp_11_18_1_1 = fadd float %tmp_11_18_1, %tmp_10_18_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_1_1"/></StgValue>
</operation>

<operation id="2715" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1458  %image_load_86 = load float* %image_addr_86, align 4

]]></Node>
<StgValue><ssdm name="image_load_86"/></StgValue>
</operation>

<operation id="2716" st_id="44" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1493  %tmp_11_19_1_1 = fadd float %tmp_11_19_1, %tmp_10_19_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_1_1"/></StgValue>
</operation>

<operation id="2717" st_id="44" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1540  %tmp_11_20_1_1 = fadd float %tmp_11_20_1, %tmp_10_20_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_1_1"/></StgValue>
</operation>

<operation id="2718" st_id="44" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1587  %tmp_11_21_1_1 = fadd float %tmp_11_21_1, %tmp_10_21_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_1_1"/></StgValue>
</operation>

<operation id="2719" st_id="44" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1640  %tmp_11_22_1_1 = fadd float %tmp_11_22_1, %tmp_10_22_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_1_1"/></StgValue>
</operation>

<operation id="2720" st_id="44" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1691  %tmp_11_23_1_1 = fadd float %tmp_11_23_1, %tmp_10_23_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_1_1"/></StgValue>
</operation>

<operation id="2721" st_id="44" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1743  %tmp_11_24_1 = fadd float %tmp_11_24_0_3, %tmp_10_24_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_1"/></StgValue>
</operation>

<operation id="2722" st_id="44" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1790  %tmp_11_25_1 = fadd float %tmp_11_25_0_3, %tmp_10_25_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_1"/></StgValue>
</operation>

<operation id="2723" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1837  %tmp_11_26_1 = fadd float %tmp_11_26_0_3, %tmp_10_26_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_1"/></StgValue>
</operation>

<operation id="2724" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1884  %tmp_11_27_1 = fadd float %tmp_11_27_0_3, %tmp_10_27_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_1"/></StgValue>
</operation>

<operation id="2725" st_id="44" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1931  %tmp_11_28_1 = fadd float %tmp_11_28_0_3, %tmp_10_28_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="2726" st_id="45" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:395  %tmp_11_0_1_3 = fadd float %tmp_11_0_1_2, %tmp_10_0_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_1_3"/></StgValue>
</operation>

<operation id="2727" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:463  %tmp_362 = or i10 %tmp_318, 22

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="2728" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:464  %tmp_363 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_362)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="2729" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:465  %image_addr_90 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_363

]]></Node>
<StgValue><ssdm name="image_addr_90"/></StgValue>
</operation>

<operation id="2730" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:466  %tmp_364 = or i10 %tmp_318, 23

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="2731" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:467  %tmp_365 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_364)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="2732" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:468  %image_addr_94 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_365

]]></Node>
<StgValue><ssdm name="image_addr_94"/></StgValue>
</operation>

<operation id="2733" st_id="45" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:652  %tmp_11_1_1_3 = fadd float %tmp_11_1_1_2, %tmp_10_1_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_1_3"/></StgValue>
</operation>

<operation id="2734" st_id="45" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:699  %tmp_11_2_1_3 = fadd float %tmp_11_2_1_2, %tmp_10_2_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_1_3"/></StgValue>
</operation>

<operation id="2735" st_id="45" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:746  %tmp_11_3_1_3 = fadd float %tmp_11_3_1_2, %tmp_10_3_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_1_3"/></StgValue>
</operation>

<operation id="2736" st_id="45" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:793  %tmp_11_4_1_3 = fadd float %tmp_11_4_1_2, %tmp_10_4_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_1_3"/></StgValue>
</operation>

<operation id="2737" st_id="45" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:840  %tmp_11_5_1_3 = fadd float %tmp_11_5_1_2, %tmp_10_5_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_1_3"/></StgValue>
</operation>

<operation id="2738" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:884  %tmp_11_6_1_2 = fadd float %tmp_11_6_1_1, %tmp_10_6_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_1_2"/></StgValue>
</operation>

<operation id="2739" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:931  %tmp_11_7_1_2 = fadd float %tmp_11_7_1_1, %tmp_10_7_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_1_2"/></StgValue>
</operation>

<operation id="2740" st_id="45" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:978  %tmp_11_8_1_2 = fadd float %tmp_11_8_1_1, %tmp_10_8_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_1_2"/></StgValue>
</operation>

<operation id="2741" st_id="45" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1025  %tmp_11_9_1_2 = fadd float %tmp_11_9_1_1, %tmp_10_9_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_1_2"/></StgValue>
</operation>

<operation id="2742" st_id="45" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1036  %tmp_10_9_2_3 = fmul float %image_load_50, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_9_2_3"/></StgValue>
</operation>

<operation id="2743" st_id="45" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1072  %tmp_11_10_1_2 = fadd float %tmp_11_10_1_1, %tmp_10_10_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_1_2"/></StgValue>
</operation>

<operation id="2744" st_id="45" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1080  %tmp_10_10_2_2 = fmul float %image_load_50, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_10_2_2"/></StgValue>
</operation>

<operation id="2745" st_id="45" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1083  %tmp_10_10_2_3 = fmul float %image_load_54, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_10_2_3"/></StgValue>
</operation>

<operation id="2746" st_id="45" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1119  %tmp_11_11_1_2 = fadd float %tmp_11_11_1_1, %tmp_10_11_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_1_2"/></StgValue>
</operation>

<operation id="2747" st_id="45" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1125  %tmp_10_11_2_1 = fmul float %image_load_50, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_11_2_1"/></StgValue>
</operation>

<operation id="2748" st_id="45" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1127  %tmp_10_11_2_2 = fmul float %image_load_54, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_11_2_2"/></StgValue>
</operation>

<operation id="2749" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1130  %tmp_10_11_2_3 = fmul float %image_load_58, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_11_2_3"/></StgValue>
</operation>

<operation id="2750" st_id="45" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1166  %tmp_11_12_1_2 = fadd float %tmp_11_12_1_1, %tmp_10_12_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_1_2"/></StgValue>
</operation>

<operation id="2751" st_id="45" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1170  %tmp_10_12_2 = fmul float %image_load_50, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_12_2"/></StgValue>
</operation>

<operation id="2752" st_id="45" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1172  %tmp_10_12_2_1 = fmul float %image_load_54, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_12_2_1"/></StgValue>
</operation>

<operation id="2753" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1174  %tmp_10_12_2_2 = fmul float %image_load_58, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_12_2_2"/></StgValue>
</operation>

<operation id="2754" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1177  %tmp_10_12_2_3 = fmul float %image_load_62, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_12_2_3"/></StgValue>
</operation>

<operation id="2755" st_id="45" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1213  %tmp_11_13_1_2 = fadd float %tmp_11_13_1_1, %tmp_10_13_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_1_2"/></StgValue>
</operation>

<operation id="2756" st_id="45" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1217  %tmp_10_13_2 = fmul float %image_load_54, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_13_2"/></StgValue>
</operation>

<operation id="2757" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1219  %tmp_10_13_2_1 = fmul float %image_load_58, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_13_2_1"/></StgValue>
</operation>

<operation id="2758" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1221  %tmp_10_13_2_2 = fmul float %image_load_62, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_13_2_2"/></StgValue>
</operation>

<operation id="2759" st_id="45" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1224  %tmp_10_13_2_3 = fmul float %image_load_66, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_13_2_3"/></StgValue>
</operation>

<operation id="2760" st_id="45" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1260  %tmp_11_14_1_2 = fadd float %tmp_11_14_1_1, %tmp_10_14_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_1_2"/></StgValue>
</operation>

<operation id="2761" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1264  %tmp_10_14_2 = fmul float %image_load_58, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_14_2"/></StgValue>
</operation>

<operation id="2762" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1266  %tmp_10_14_2_1 = fmul float %image_load_62, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_14_2_1"/></StgValue>
</operation>

<operation id="2763" st_id="45" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1268  %tmp_10_14_2_2 = fmul float %image_load_66, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_14_2_2"/></StgValue>
</operation>

<operation id="2764" st_id="45" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1271  %tmp_10_14_2_3 = fmul float %image_load_70, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_14_2_3"/></StgValue>
</operation>

<operation id="2765" st_id="45" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1307  %tmp_11_15_1_2 = fadd float %tmp_11_15_1_1, %tmp_10_15_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_1_2"/></StgValue>
</operation>

<operation id="2766" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1311  %tmp_10_15_2 = fmul float %image_load_62, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_15_2"/></StgValue>
</operation>

<operation id="2767" st_id="45" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1313  %tmp_10_15_2_1 = fmul float %image_load_66, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_15_2_1"/></StgValue>
</operation>

<operation id="2768" st_id="45" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1315  %tmp_10_15_2_2 = fmul float %image_load_70, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_15_2_2"/></StgValue>
</operation>

<operation id="2769" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1318  %tmp_10_15_2_3 = fmul float %image_load_74, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_15_2_3"/></StgValue>
</operation>

<operation id="2770" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1352  %tmp_11_16_1_1 = fadd float %tmp_11_16_1, %tmp_10_16_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_1_1"/></StgValue>
</operation>

<operation id="2771" st_id="45" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1358  %tmp_10_16_2 = fmul float %image_load_66, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_16_2"/></StgValue>
</operation>

<operation id="2772" st_id="45" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1360  %tmp_10_16_2_1 = fmul float %image_load_70, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_16_2_1"/></StgValue>
</operation>

<operation id="2773" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1362  %tmp_10_16_2_2 = fmul float %image_load_74, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_16_2_2"/></StgValue>
</operation>

<operation id="2774" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1365  %tmp_10_16_2_3 = fmul float %image_load_78, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_16_2_3"/></StgValue>
</operation>

<operation id="2775" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1399  %tmp_11_17_1_1 = fadd float %tmp_11_17_1, %tmp_10_17_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_1_1"/></StgValue>
</operation>

<operation id="2776" st_id="45" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1405  %tmp_10_17_2 = fmul float %image_load_70, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_17_2"/></StgValue>
</operation>

<operation id="2777" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1407  %tmp_10_17_2_1 = fmul float %image_load_74, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_17_2_1"/></StgValue>
</operation>

<operation id="2778" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1409  %tmp_10_17_2_2 = fmul float %image_load_78, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_17_2_2"/></StgValue>
</operation>

<operation id="2779" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1411  %image_load_82 = load float* %image_addr_82, align 4

]]></Node>
<StgValue><ssdm name="image_load_82"/></StgValue>
</operation>

<operation id="2780" st_id="45" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1446  %tmp_11_18_1_1 = fadd float %tmp_11_18_1, %tmp_10_18_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_1_1"/></StgValue>
</operation>

<operation id="2781" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1452  %tmp_10_18_2 = fmul float %image_load_74, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_18_2"/></StgValue>
</operation>

<operation id="2782" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1454  %tmp_10_18_2_1 = fmul float %image_load_78, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_18_2_1"/></StgValue>
</operation>

<operation id="2783" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1458  %image_load_86 = load float* %image_addr_86, align 4

]]></Node>
<StgValue><ssdm name="image_load_86"/></StgValue>
</operation>

<operation id="2784" st_id="45" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1493  %tmp_11_19_1_1 = fadd float %tmp_11_19_1, %tmp_10_19_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_1_1"/></StgValue>
</operation>

<operation id="2785" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1499  %tmp_10_19_2 = fmul float %image_load_78, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_19_2"/></StgValue>
</operation>

<operation id="2786" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1505  %image_load_90 = load float* %image_addr_90, align 4

]]></Node>
<StgValue><ssdm name="image_load_90"/></StgValue>
</operation>

<operation id="2787" st_id="45" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1540  %tmp_11_20_1_1 = fadd float %tmp_11_20_1, %tmp_10_20_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_1_1"/></StgValue>
</operation>

<operation id="2788" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1552  %image_load_94 = load float* %image_addr_94, align 4

]]></Node>
<StgValue><ssdm name="image_load_94"/></StgValue>
</operation>

<operation id="2789" st_id="45" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1587  %tmp_11_21_1_1 = fadd float %tmp_11_21_1, %tmp_10_21_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_1_1"/></StgValue>
</operation>

<operation id="2790" st_id="45" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1640  %tmp_11_22_1_1 = fadd float %tmp_11_22_1, %tmp_10_22_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_1_1"/></StgValue>
</operation>

<operation id="2791" st_id="45" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1691  %tmp_11_23_1_1 = fadd float %tmp_11_23_1, %tmp_10_23_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_1_1"/></StgValue>
</operation>

<operation id="2792" st_id="45" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1745  %tmp_11_24_1_1 = fadd float %tmp_11_24_1, %tmp_10_24_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_1_1"/></StgValue>
</operation>

<operation id="2793" st_id="45" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1792  %tmp_11_25_1_1 = fadd float %tmp_11_25_1, %tmp_10_25_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_1_1"/></StgValue>
</operation>

<operation id="2794" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1837  %tmp_11_26_1 = fadd float %tmp_11_26_0_3, %tmp_10_26_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_1"/></StgValue>
</operation>

<operation id="2795" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1884  %tmp_11_27_1 = fadd float %tmp_11_27_0_3, %tmp_10_27_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_1"/></StgValue>
</operation>

<operation id="2796" st_id="45" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1931  %tmp_11_28_1 = fadd float %tmp_11_28_0_3, %tmp_10_28_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="2797" st_id="46" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:395  %tmp_11_0_1_3 = fadd float %tmp_11_0_1_2, %tmp_10_0_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_1_3"/></StgValue>
</operation>

<operation id="2798" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:469  %tmp_366 = or i10 %tmp_318, 24

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="2799" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:470  %tmp_367 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_366)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="2800" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:471  %image_addr_98 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_367

]]></Node>
<StgValue><ssdm name="image_addr_98"/></StgValue>
</operation>

<operation id="2801" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:472  %tmp_368 = or i10 %tmp_318, 25

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="2802" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:473  %tmp_369 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_368)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="2803" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:474  %image_addr_102 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_369

]]></Node>
<StgValue><ssdm name="image_addr_102"/></StgValue>
</operation>

<operation id="2804" st_id="46" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:652  %tmp_11_1_1_3 = fadd float %tmp_11_1_1_2, %tmp_10_1_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_1_3"/></StgValue>
</operation>

<operation id="2805" st_id="46" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:699  %tmp_11_2_1_3 = fadd float %tmp_11_2_1_2, %tmp_10_2_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_1_3"/></StgValue>
</operation>

<operation id="2806" st_id="46" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:746  %tmp_11_3_1_3 = fadd float %tmp_11_3_1_2, %tmp_10_3_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_1_3"/></StgValue>
</operation>

<operation id="2807" st_id="46" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:793  %tmp_11_4_1_3 = fadd float %tmp_11_4_1_2, %tmp_10_4_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_1_3"/></StgValue>
</operation>

<operation id="2808" st_id="46" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:840  %tmp_11_5_1_3 = fadd float %tmp_11_5_1_2, %tmp_10_5_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_1_3"/></StgValue>
</operation>

<operation id="2809" st_id="46" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:887  %tmp_11_6_1_3 = fadd float %tmp_11_6_1_2, %tmp_10_6_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_1_3"/></StgValue>
</operation>

<operation id="2810" st_id="46" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:934  %tmp_11_7_1_3 = fadd float %tmp_11_7_1_2, %tmp_10_7_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_1_3"/></StgValue>
</operation>

<operation id="2811" st_id="46" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:978  %tmp_11_8_1_2 = fadd float %tmp_11_8_1_1, %tmp_10_8_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_1_2"/></StgValue>
</operation>

<operation id="2812" st_id="46" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1025  %tmp_11_9_1_2 = fadd float %tmp_11_9_1_1, %tmp_10_9_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_1_2"/></StgValue>
</operation>

<operation id="2813" st_id="46" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1072  %tmp_11_10_1_2 = fadd float %tmp_11_10_1_1, %tmp_10_10_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_1_2"/></StgValue>
</operation>

<operation id="2814" st_id="46" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1119  %tmp_11_11_1_2 = fadd float %tmp_11_11_1_1, %tmp_10_11_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_1_2"/></StgValue>
</operation>

<operation id="2815" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1130  %tmp_10_11_2_3 = fmul float %image_load_58, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_11_2_3"/></StgValue>
</operation>

<operation id="2816" st_id="46" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1166  %tmp_11_12_1_2 = fadd float %tmp_11_12_1_1, %tmp_10_12_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_1_2"/></StgValue>
</operation>

<operation id="2817" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1174  %tmp_10_12_2_2 = fmul float %image_load_58, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_12_2_2"/></StgValue>
</operation>

<operation id="2818" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1177  %tmp_10_12_2_3 = fmul float %image_load_62, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_12_2_3"/></StgValue>
</operation>

<operation id="2819" st_id="46" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1213  %tmp_11_13_1_2 = fadd float %tmp_11_13_1_1, %tmp_10_13_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_1_2"/></StgValue>
</operation>

<operation id="2820" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1219  %tmp_10_13_2_1 = fmul float %image_load_58, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_13_2_1"/></StgValue>
</operation>

<operation id="2821" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1221  %tmp_10_13_2_2 = fmul float %image_load_62, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_13_2_2"/></StgValue>
</operation>

<operation id="2822" st_id="46" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1224  %tmp_10_13_2_3 = fmul float %image_load_66, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_13_2_3"/></StgValue>
</operation>

<operation id="2823" st_id="46" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1260  %tmp_11_14_1_2 = fadd float %tmp_11_14_1_1, %tmp_10_14_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_1_2"/></StgValue>
</operation>

<operation id="2824" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1264  %tmp_10_14_2 = fmul float %image_load_58, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_14_2"/></StgValue>
</operation>

<operation id="2825" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1266  %tmp_10_14_2_1 = fmul float %image_load_62, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_14_2_1"/></StgValue>
</operation>

<operation id="2826" st_id="46" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1268  %tmp_10_14_2_2 = fmul float %image_load_66, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_14_2_2"/></StgValue>
</operation>

<operation id="2827" st_id="46" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1271  %tmp_10_14_2_3 = fmul float %image_load_70, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_14_2_3"/></StgValue>
</operation>

<operation id="2828" st_id="46" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1307  %tmp_11_15_1_2 = fadd float %tmp_11_15_1_1, %tmp_10_15_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_1_2"/></StgValue>
</operation>

<operation id="2829" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1311  %tmp_10_15_2 = fmul float %image_load_62, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_15_2"/></StgValue>
</operation>

<operation id="2830" st_id="46" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1313  %tmp_10_15_2_1 = fmul float %image_load_66, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_15_2_1"/></StgValue>
</operation>

<operation id="2831" st_id="46" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1315  %tmp_10_15_2_2 = fmul float %image_load_70, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_15_2_2"/></StgValue>
</operation>

<operation id="2832" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1318  %tmp_10_15_2_3 = fmul float %image_load_74, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_15_2_3"/></StgValue>
</operation>

<operation id="2833" st_id="46" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1354  %tmp_11_16_1_2 = fadd float %tmp_11_16_1_1, %tmp_10_16_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_1_2"/></StgValue>
</operation>

<operation id="2834" st_id="46" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1358  %tmp_10_16_2 = fmul float %image_load_66, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_16_2"/></StgValue>
</operation>

<operation id="2835" st_id="46" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1360  %tmp_10_16_2_1 = fmul float %image_load_70, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_16_2_1"/></StgValue>
</operation>

<operation id="2836" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1362  %tmp_10_16_2_2 = fmul float %image_load_74, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_16_2_2"/></StgValue>
</operation>

<operation id="2837" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1365  %tmp_10_16_2_3 = fmul float %image_load_78, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_16_2_3"/></StgValue>
</operation>

<operation id="2838" st_id="46" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1401  %tmp_11_17_1_2 = fadd float %tmp_11_17_1_1, %tmp_10_17_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_1_2"/></StgValue>
</operation>

<operation id="2839" st_id="46" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1405  %tmp_10_17_2 = fmul float %image_load_70, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_17_2"/></StgValue>
</operation>

<operation id="2840" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1407  %tmp_10_17_2_1 = fmul float %image_load_74, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_17_2_1"/></StgValue>
</operation>

<operation id="2841" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1409  %tmp_10_17_2_2 = fmul float %image_load_78, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_17_2_2"/></StgValue>
</operation>

<operation id="2842" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1412  %tmp_10_17_2_3 = fmul float %image_load_82, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_17_2_3"/></StgValue>
</operation>

<operation id="2843" st_id="46" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1446  %tmp_11_18_1_1 = fadd float %tmp_11_18_1, %tmp_10_18_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_1_1"/></StgValue>
</operation>

<operation id="2844" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1452  %tmp_10_18_2 = fmul float %image_load_74, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_18_2"/></StgValue>
</operation>

<operation id="2845" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1454  %tmp_10_18_2_1 = fmul float %image_load_78, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_18_2_1"/></StgValue>
</operation>

<operation id="2846" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1456  %tmp_10_18_2_2 = fmul float %image_load_82, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_18_2_2"/></StgValue>
</operation>

<operation id="2847" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1459  %tmp_10_18_2_3 = fmul float %image_load_86, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_18_2_3"/></StgValue>
</operation>

<operation id="2848" st_id="46" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1493  %tmp_11_19_1_1 = fadd float %tmp_11_19_1, %tmp_10_19_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_1_1"/></StgValue>
</operation>

<operation id="2849" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1499  %tmp_10_19_2 = fmul float %image_load_78, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_19_2"/></StgValue>
</operation>

<operation id="2850" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1501  %tmp_10_19_2_1 = fmul float %image_load_82, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_19_2_1"/></StgValue>
</operation>

<operation id="2851" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1503  %tmp_10_19_2_2 = fmul float %image_load_86, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_19_2_2"/></StgValue>
</operation>

<operation id="2852" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1505  %image_load_90 = load float* %image_addr_90, align 4

]]></Node>
<StgValue><ssdm name="image_load_90"/></StgValue>
</operation>

<operation id="2853" st_id="46" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1540  %tmp_11_20_1_1 = fadd float %tmp_11_20_1, %tmp_10_20_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_1_1"/></StgValue>
</operation>

<operation id="2854" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1546  %tmp_10_20_2 = fmul float %image_load_82, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_20_2"/></StgValue>
</operation>

<operation id="2855" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1548  %tmp_10_20_2_1 = fmul float %image_load_86, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_20_2_1"/></StgValue>
</operation>

<operation id="2856" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1552  %image_load_94 = load float* %image_addr_94, align 4

]]></Node>
<StgValue><ssdm name="image_load_94"/></StgValue>
</operation>

<operation id="2857" st_id="46" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1587  %tmp_11_21_1_1 = fadd float %tmp_11_21_1, %tmp_10_21_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_1_1"/></StgValue>
</operation>

<operation id="2858" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1593  %tmp_10_21_2 = fmul float %image_load_86, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_21_2"/></StgValue>
</operation>

<operation id="2859" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1599  %image_load_98 = load float* %image_addr_98, align 4

]]></Node>
<StgValue><ssdm name="image_load_98"/></StgValue>
</operation>

<operation id="2860" st_id="46" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1640  %tmp_11_22_1_1 = fadd float %tmp_11_22_1, %tmp_10_22_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_1_1"/></StgValue>
</operation>

<operation id="2861" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1656  %image_load_102 = load float* %image_addr_102, align 4

]]></Node>
<StgValue><ssdm name="image_load_102"/></StgValue>
</operation>

<operation id="2862" st_id="46" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1691  %tmp_11_23_1_1 = fadd float %tmp_11_23_1, %tmp_10_23_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_1_1"/></StgValue>
</operation>

<operation id="2863" st_id="46" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1745  %tmp_11_24_1_1 = fadd float %tmp_11_24_1, %tmp_10_24_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_1_1"/></StgValue>
</operation>

<operation id="2864" st_id="46" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1792  %tmp_11_25_1_1 = fadd float %tmp_11_25_1, %tmp_10_25_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_1_1"/></StgValue>
</operation>

<operation id="2865" st_id="46" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1839  %tmp_11_26_1_1 = fadd float %tmp_11_26_1, %tmp_10_26_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_1_1"/></StgValue>
</operation>

<operation id="2866" st_id="46" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1886  %tmp_11_27_1_1 = fadd float %tmp_11_27_1, %tmp_10_27_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_1_1"/></StgValue>
</operation>

<operation id="2867" st_id="46" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1931  %tmp_11_28_1 = fadd float %tmp_11_28_0_3, %tmp_10_28_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="2868" st_id="47" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:395  %tmp_11_0_1_3 = fadd float %tmp_11_0_1_2, %tmp_10_0_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_1_3"/></StgValue>
</operation>

<operation id="2869" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:475  %tmp_370 = or i10 %tmp_318, 26

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="2870" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:476  %tmp_371 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_370)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="2871" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:477  %image_addr_106 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_371

]]></Node>
<StgValue><ssdm name="image_addr_106"/></StgValue>
</operation>

<operation id="2872" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:478  %tmp_372 = or i10 %tmp_318, 27

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="2873" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:479  %tmp_373 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_372)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="2874" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:480  %image_addr_110 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_373

]]></Node>
<StgValue><ssdm name="image_addr_110"/></StgValue>
</operation>

<operation id="2875" st_id="47" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:652  %tmp_11_1_1_3 = fadd float %tmp_11_1_1_2, %tmp_10_1_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_1_3"/></StgValue>
</operation>

<operation id="2876" st_id="47" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:699  %tmp_11_2_1_3 = fadd float %tmp_11_2_1_2, %tmp_10_2_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_1_3"/></StgValue>
</operation>

<operation id="2877" st_id="47" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:746  %tmp_11_3_1_3 = fadd float %tmp_11_3_1_2, %tmp_10_3_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_1_3"/></StgValue>
</operation>

<operation id="2878" st_id="47" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:793  %tmp_11_4_1_3 = fadd float %tmp_11_4_1_2, %tmp_10_4_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_1_3"/></StgValue>
</operation>

<operation id="2879" st_id="47" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:840  %tmp_11_5_1_3 = fadd float %tmp_11_5_1_2, %tmp_10_5_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_1_3"/></StgValue>
</operation>

<operation id="2880" st_id="47" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:887  %tmp_11_6_1_3 = fadd float %tmp_11_6_1_2, %tmp_10_6_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_1_3"/></StgValue>
</operation>

<operation id="2881" st_id="47" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:934  %tmp_11_7_1_3 = fadd float %tmp_11_7_1_2, %tmp_10_7_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_1_3"/></StgValue>
</operation>

<operation id="2882" st_id="47" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:981  %tmp_11_8_1_3 = fadd float %tmp_11_8_1_2, %tmp_10_8_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_1_3"/></StgValue>
</operation>

<operation id="2883" st_id="47" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1028  %tmp_11_9_1_3 = fadd float %tmp_11_9_1_2, %tmp_10_9_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_1_3"/></StgValue>
</operation>

<operation id="2884" st_id="47" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1072  %tmp_11_10_1_2 = fadd float %tmp_11_10_1_1, %tmp_10_10_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_1_2"/></StgValue>
</operation>

<operation id="2885" st_id="47" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1119  %tmp_11_11_1_2 = fadd float %tmp_11_11_1_1, %tmp_10_11_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_1_2"/></StgValue>
</operation>

<operation id="2886" st_id="47" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1166  %tmp_11_12_1_2 = fadd float %tmp_11_12_1_1, %tmp_10_12_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_1_2"/></StgValue>
</operation>

<operation id="2887" st_id="47" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1213  %tmp_11_13_1_2 = fadd float %tmp_11_13_1_1, %tmp_10_13_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_1_2"/></StgValue>
</operation>

<operation id="2888" st_id="47" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1224  %tmp_10_13_2_3 = fmul float %image_load_66, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_13_2_3"/></StgValue>
</operation>

<operation id="2889" st_id="47" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1260  %tmp_11_14_1_2 = fadd float %tmp_11_14_1_1, %tmp_10_14_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_1_2"/></StgValue>
</operation>

<operation id="2890" st_id="47" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1268  %tmp_10_14_2_2 = fmul float %image_load_66, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_14_2_2"/></StgValue>
</operation>

<operation id="2891" st_id="47" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1271  %tmp_10_14_2_3 = fmul float %image_load_70, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_14_2_3"/></StgValue>
</operation>

<operation id="2892" st_id="47" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1307  %tmp_11_15_1_2 = fadd float %tmp_11_15_1_1, %tmp_10_15_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_1_2"/></StgValue>
</operation>

<operation id="2893" st_id="47" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1313  %tmp_10_15_2_1 = fmul float %image_load_66, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_15_2_1"/></StgValue>
</operation>

<operation id="2894" st_id="47" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1315  %tmp_10_15_2_2 = fmul float %image_load_70, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_15_2_2"/></StgValue>
</operation>

<operation id="2895" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1318  %tmp_10_15_2_3 = fmul float %image_load_74, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_15_2_3"/></StgValue>
</operation>

<operation id="2896" st_id="47" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1354  %tmp_11_16_1_2 = fadd float %tmp_11_16_1_1, %tmp_10_16_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_1_2"/></StgValue>
</operation>

<operation id="2897" st_id="47" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1358  %tmp_10_16_2 = fmul float %image_load_66, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_16_2"/></StgValue>
</operation>

<operation id="2898" st_id="47" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1360  %tmp_10_16_2_1 = fmul float %image_load_70, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_16_2_1"/></StgValue>
</operation>

<operation id="2899" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1362  %tmp_10_16_2_2 = fmul float %image_load_74, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_16_2_2"/></StgValue>
</operation>

<operation id="2900" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1365  %tmp_10_16_2_3 = fmul float %image_load_78, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_16_2_3"/></StgValue>
</operation>

<operation id="2901" st_id="47" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1401  %tmp_11_17_1_2 = fadd float %tmp_11_17_1_1, %tmp_10_17_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_1_2"/></StgValue>
</operation>

<operation id="2902" st_id="47" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1405  %tmp_10_17_2 = fmul float %image_load_70, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_17_2"/></StgValue>
</operation>

<operation id="2903" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1407  %tmp_10_17_2_1 = fmul float %image_load_74, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_17_2_1"/></StgValue>
</operation>

<operation id="2904" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1409  %tmp_10_17_2_2 = fmul float %image_load_78, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_17_2_2"/></StgValue>
</operation>

<operation id="2905" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1412  %tmp_10_17_2_3 = fmul float %image_load_82, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_17_2_3"/></StgValue>
</operation>

<operation id="2906" st_id="47" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1448  %tmp_11_18_1_2 = fadd float %tmp_11_18_1_1, %tmp_10_18_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_1_2"/></StgValue>
</operation>

<operation id="2907" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1452  %tmp_10_18_2 = fmul float %image_load_74, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_18_2"/></StgValue>
</operation>

<operation id="2908" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1454  %tmp_10_18_2_1 = fmul float %image_load_78, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_18_2_1"/></StgValue>
</operation>

<operation id="2909" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1456  %tmp_10_18_2_2 = fmul float %image_load_82, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_18_2_2"/></StgValue>
</operation>

<operation id="2910" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1459  %tmp_10_18_2_3 = fmul float %image_load_86, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_18_2_3"/></StgValue>
</operation>

<operation id="2911" st_id="47" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1495  %tmp_11_19_1_2 = fadd float %tmp_11_19_1_1, %tmp_10_19_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_1_2"/></StgValue>
</operation>

<operation id="2912" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1499  %tmp_10_19_2 = fmul float %image_load_78, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_19_2"/></StgValue>
</operation>

<operation id="2913" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1501  %tmp_10_19_2_1 = fmul float %image_load_82, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_19_2_1"/></StgValue>
</operation>

<operation id="2914" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1503  %tmp_10_19_2_2 = fmul float %image_load_86, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_19_2_2"/></StgValue>
</operation>

<operation id="2915" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1506  %tmp_10_19_2_3 = fmul float %image_load_90, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_19_2_3"/></StgValue>
</operation>

<operation id="2916" st_id="47" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1540  %tmp_11_20_1_1 = fadd float %tmp_11_20_1, %tmp_10_20_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_1_1"/></StgValue>
</operation>

<operation id="2917" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1546  %tmp_10_20_2 = fmul float %image_load_82, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_20_2"/></StgValue>
</operation>

<operation id="2918" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1548  %tmp_10_20_2_1 = fmul float %image_load_86, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_20_2_1"/></StgValue>
</operation>

<operation id="2919" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1550  %tmp_10_20_2_2 = fmul float %image_load_90, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_20_2_2"/></StgValue>
</operation>

<operation id="2920" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1553  %tmp_10_20_2_3 = fmul float %image_load_94, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_20_2_3"/></StgValue>
</operation>

<operation id="2921" st_id="47" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1587  %tmp_11_21_1_1 = fadd float %tmp_11_21_1, %tmp_10_21_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_1_1"/></StgValue>
</operation>

<operation id="2922" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1593  %tmp_10_21_2 = fmul float %image_load_86, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_21_2"/></StgValue>
</operation>

<operation id="2923" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1595  %tmp_10_21_2_1 = fmul float %image_load_90, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_21_2_1"/></StgValue>
</operation>

<operation id="2924" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1597  %tmp_10_21_2_2 = fmul float %image_load_94, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_21_2_2"/></StgValue>
</operation>

<operation id="2925" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1599  %image_load_98 = load float* %image_addr_98, align 4

]]></Node>
<StgValue><ssdm name="image_load_98"/></StgValue>
</operation>

<operation id="2926" st_id="47" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1640  %tmp_11_22_1_1 = fadd float %tmp_11_22_1, %tmp_10_22_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_1_1"/></StgValue>
</operation>

<operation id="2927" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1649  %tmp_10_22_2 = fmul float %image_load_90, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_22_2"/></StgValue>
</operation>

<operation id="2928" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1652  %tmp_10_22_2_1 = fmul float %image_load_94, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_22_2_1"/></StgValue>
</operation>

<operation id="2929" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1656  %image_load_102 = load float* %image_addr_102, align 4

]]></Node>
<StgValue><ssdm name="image_load_102"/></StgValue>
</operation>

<operation id="2930" st_id="47" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1691  %tmp_11_23_1_1 = fadd float %tmp_11_23_1, %tmp_10_23_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_1_1"/></StgValue>
</operation>

<operation id="2931" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1697  %tmp_10_23_2 = fmul float %image_load_94, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_23_2"/></StgValue>
</operation>

<operation id="2932" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1704  %image_load_106 = load float* %image_addr_106, align 4

]]></Node>
<StgValue><ssdm name="image_load_106"/></StgValue>
</operation>

<operation id="2933" st_id="47" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1745  %tmp_11_24_1_1 = fadd float %tmp_11_24_1, %tmp_10_24_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_1_1"/></StgValue>
</operation>

<operation id="2934" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1757  %image_load_110 = load float* %image_addr_110, align 4

]]></Node>
<StgValue><ssdm name="image_load_110"/></StgValue>
</operation>

<operation id="2935" st_id="47" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1792  %tmp_11_25_1_1 = fadd float %tmp_11_25_1, %tmp_10_25_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_1_1"/></StgValue>
</operation>

<operation id="2936" st_id="47" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1839  %tmp_11_26_1_1 = fadd float %tmp_11_26_1, %tmp_10_26_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_1_1"/></StgValue>
</operation>

<operation id="2937" st_id="47" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1886  %tmp_11_27_1_1 = fadd float %tmp_11_27_1, %tmp_10_27_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_1_1"/></StgValue>
</operation>

<operation id="2938" st_id="47" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1933  %tmp_11_28_1_1 = fadd float %tmp_11_28_1, %tmp_10_28_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_1_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="2939" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:481  %tmp_374 = or i10 %tmp_318, 28

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="2940" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:482  %tmp_375 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_374)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="2941" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:483  %image_addr_114 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_375

]]></Node>
<StgValue><ssdm name="image_addr_114"/></StgValue>
</operation>

<operation id="2942" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:484  %tmp_376 = or i10 %tmp_318, 29

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="2943" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:485  %tmp_377 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_376)

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="2944" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:486  %image_addr_118 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_377

]]></Node>
<StgValue><ssdm name="image_addr_118"/></StgValue>
</operation>

<operation id="2945" st_id="48" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:496  %tmp_11_0_2 = fadd float %tmp_11_0_1_3, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>

<operation id="2946" st_id="48" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:654  %tmp_11_1_2 = fadd float %tmp_11_1_1_3, %tmp_10_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>

<operation id="2947" st_id="48" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:699  %tmp_11_2_1_3 = fadd float %tmp_11_2_1_2, %tmp_10_2_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_1_3"/></StgValue>
</operation>

<operation id="2948" st_id="48" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:746  %tmp_11_3_1_3 = fadd float %tmp_11_3_1_2, %tmp_10_3_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_1_3"/></StgValue>
</operation>

<operation id="2949" st_id="48" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:793  %tmp_11_4_1_3 = fadd float %tmp_11_4_1_2, %tmp_10_4_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_1_3"/></StgValue>
</operation>

<operation id="2950" st_id="48" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:840  %tmp_11_5_1_3 = fadd float %tmp_11_5_1_2, %tmp_10_5_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_1_3"/></StgValue>
</operation>

<operation id="2951" st_id="48" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:887  %tmp_11_6_1_3 = fadd float %tmp_11_6_1_2, %tmp_10_6_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_1_3"/></StgValue>
</operation>

<operation id="2952" st_id="48" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:934  %tmp_11_7_1_3 = fadd float %tmp_11_7_1_2, %tmp_10_7_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_1_3"/></StgValue>
</operation>

<operation id="2953" st_id="48" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:981  %tmp_11_8_1_3 = fadd float %tmp_11_8_1_2, %tmp_10_8_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_1_3"/></StgValue>
</operation>

<operation id="2954" st_id="48" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1028  %tmp_11_9_1_3 = fadd float %tmp_11_9_1_2, %tmp_10_9_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_1_3"/></StgValue>
</operation>

<operation id="2955" st_id="48" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1075  %tmp_11_10_1_3 = fadd float %tmp_11_10_1_2, %tmp_10_10_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_1_3"/></StgValue>
</operation>

<operation id="2956" st_id="48" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1122  %tmp_11_11_1_3 = fadd float %tmp_11_11_1_2, %tmp_10_11_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_1_3"/></StgValue>
</operation>

<operation id="2957" st_id="48" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1166  %tmp_11_12_1_2 = fadd float %tmp_11_12_1_1, %tmp_10_12_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_1_2"/></StgValue>
</operation>

<operation id="2958" st_id="48" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1213  %tmp_11_13_1_2 = fadd float %tmp_11_13_1_1, %tmp_10_13_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_1_2"/></StgValue>
</operation>

<operation id="2959" st_id="48" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1260  %tmp_11_14_1_2 = fadd float %tmp_11_14_1_1, %tmp_10_14_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_1_2"/></StgValue>
</operation>

<operation id="2960" st_id="48" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1307  %tmp_11_15_1_2 = fadd float %tmp_11_15_1_1, %tmp_10_15_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_1_2"/></StgValue>
</operation>

<operation id="2961" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1318  %tmp_10_15_2_3 = fmul float %image_load_74, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_15_2_3"/></StgValue>
</operation>

<operation id="2962" st_id="48" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1354  %tmp_11_16_1_2 = fadd float %tmp_11_16_1_1, %tmp_10_16_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_1_2"/></StgValue>
</operation>

<operation id="2963" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1362  %tmp_10_16_2_2 = fmul float %image_load_74, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_16_2_2"/></StgValue>
</operation>

<operation id="2964" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1365  %tmp_10_16_2_3 = fmul float %image_load_78, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_16_2_3"/></StgValue>
</operation>

<operation id="2965" st_id="48" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1401  %tmp_11_17_1_2 = fadd float %tmp_11_17_1_1, %tmp_10_17_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_1_2"/></StgValue>
</operation>

<operation id="2966" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1407  %tmp_10_17_2_1 = fmul float %image_load_74, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_17_2_1"/></StgValue>
</operation>

<operation id="2967" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1409  %tmp_10_17_2_2 = fmul float %image_load_78, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_17_2_2"/></StgValue>
</operation>

<operation id="2968" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1412  %tmp_10_17_2_3 = fmul float %image_load_82, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_17_2_3"/></StgValue>
</operation>

<operation id="2969" st_id="48" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1448  %tmp_11_18_1_2 = fadd float %tmp_11_18_1_1, %tmp_10_18_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_1_2"/></StgValue>
</operation>

<operation id="2970" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1452  %tmp_10_18_2 = fmul float %image_load_74, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_18_2"/></StgValue>
</operation>

<operation id="2971" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1454  %tmp_10_18_2_1 = fmul float %image_load_78, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_18_2_1"/></StgValue>
</operation>

<operation id="2972" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1456  %tmp_10_18_2_2 = fmul float %image_load_82, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_18_2_2"/></StgValue>
</operation>

<operation id="2973" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1459  %tmp_10_18_2_3 = fmul float %image_load_86, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_18_2_3"/></StgValue>
</operation>

<operation id="2974" st_id="48" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1495  %tmp_11_19_1_2 = fadd float %tmp_11_19_1_1, %tmp_10_19_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_1_2"/></StgValue>
</operation>

<operation id="2975" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1499  %tmp_10_19_2 = fmul float %image_load_78, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_19_2"/></StgValue>
</operation>

<operation id="2976" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1501  %tmp_10_19_2_1 = fmul float %image_load_82, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_19_2_1"/></StgValue>
</operation>

<operation id="2977" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1503  %tmp_10_19_2_2 = fmul float %image_load_86, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_19_2_2"/></StgValue>
</operation>

<operation id="2978" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1506  %tmp_10_19_2_3 = fmul float %image_load_90, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_19_2_3"/></StgValue>
</operation>

<operation id="2979" st_id="48" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1542  %tmp_11_20_1_2 = fadd float %tmp_11_20_1_1, %tmp_10_20_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_1_2"/></StgValue>
</operation>

<operation id="2980" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1546  %tmp_10_20_2 = fmul float %image_load_82, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_20_2"/></StgValue>
</operation>

<operation id="2981" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1548  %tmp_10_20_2_1 = fmul float %image_load_86, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_20_2_1"/></StgValue>
</operation>

<operation id="2982" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1550  %tmp_10_20_2_2 = fmul float %image_load_90, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_20_2_2"/></StgValue>
</operation>

<operation id="2983" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1553  %tmp_10_20_2_3 = fmul float %image_load_94, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_20_2_3"/></StgValue>
</operation>

<operation id="2984" st_id="48" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1589  %tmp_11_21_1_2 = fadd float %tmp_11_21_1_1, %tmp_10_21_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_1_2"/></StgValue>
</operation>

<operation id="2985" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1593  %tmp_10_21_2 = fmul float %image_load_86, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_21_2"/></StgValue>
</operation>

<operation id="2986" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1595  %tmp_10_21_2_1 = fmul float %image_load_90, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_21_2_1"/></StgValue>
</operation>

<operation id="2987" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1597  %tmp_10_21_2_2 = fmul float %image_load_94, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_21_2_2"/></StgValue>
</operation>

<operation id="2988" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1600  %tmp_10_21_2_3 = fmul float %image_load_98, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_21_2_3"/></StgValue>
</operation>

<operation id="2989" st_id="48" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1640  %tmp_11_22_1_1 = fadd float %tmp_11_22_1, %tmp_10_22_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_1_1"/></StgValue>
</operation>

<operation id="2990" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1649  %tmp_10_22_2 = fmul float %image_load_90, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_22_2"/></StgValue>
</operation>

<operation id="2991" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1652  %tmp_10_22_2_1 = fmul float %image_load_94, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_22_2_1"/></StgValue>
</operation>

<operation id="2992" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1654  %tmp_10_22_2_2 = fmul float %image_load_98, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_22_2_2"/></StgValue>
</operation>

<operation id="2993" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1657  %tmp_10_22_2_3 = fmul float %image_load_102, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_22_2_3"/></StgValue>
</operation>

<operation id="2994" st_id="48" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1691  %tmp_11_23_1_1 = fadd float %tmp_11_23_1, %tmp_10_23_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_1_1"/></StgValue>
</operation>

<operation id="2995" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1697  %tmp_10_23_2 = fmul float %image_load_94, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_23_2"/></StgValue>
</operation>

<operation id="2996" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1699  %tmp_10_23_2_1 = fmul float %image_load_98, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_23_2_1"/></StgValue>
</operation>

<operation id="2997" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1702  %tmp_10_23_2_2 = fmul float %image_load_102, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_23_2_2"/></StgValue>
</operation>

<operation id="2998" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1704  %image_load_106 = load float* %image_addr_106, align 4

]]></Node>
<StgValue><ssdm name="image_load_106"/></StgValue>
</operation>

<operation id="2999" st_id="48" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1745  %tmp_11_24_1_1 = fadd float %tmp_11_24_1, %tmp_10_24_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_1_1"/></StgValue>
</operation>

<operation id="3000" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1751  %tmp_10_24_2 = fmul float %image_load_98, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_24_2"/></StgValue>
</operation>

<operation id="3001" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1753  %tmp_10_24_2_1 = fmul float %image_load_102, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_24_2_1"/></StgValue>
</operation>

<operation id="3002" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1757  %image_load_110 = load float* %image_addr_110, align 4

]]></Node>
<StgValue><ssdm name="image_load_110"/></StgValue>
</operation>

<operation id="3003" st_id="48" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1792  %tmp_11_25_1_1 = fadd float %tmp_11_25_1, %tmp_10_25_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_1_1"/></StgValue>
</operation>

<operation id="3004" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1798  %tmp_10_25_2 = fmul float %image_load_102, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_25_2"/></StgValue>
</operation>

<operation id="3005" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1804  %image_load_114 = load float* %image_addr_114, align 4

]]></Node>
<StgValue><ssdm name="image_load_114"/></StgValue>
</operation>

<operation id="3006" st_id="48" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1839  %tmp_11_26_1_1 = fadd float %tmp_11_26_1, %tmp_10_26_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_1_1"/></StgValue>
</operation>

<operation id="3007" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1851  %image_load_118 = load float* %image_addr_118, align 4

]]></Node>
<StgValue><ssdm name="image_load_118"/></StgValue>
</operation>

<operation id="3008" st_id="48" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1886  %tmp_11_27_1_1 = fadd float %tmp_11_27_1, %tmp_10_27_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_1_1"/></StgValue>
</operation>

<operation id="3009" st_id="48" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1933  %tmp_11_28_1_1 = fadd float %tmp_11_28_1, %tmp_10_28_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_1_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="3010" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:487  %tmp_378 = or i10 %tmp_318, 30

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="3011" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:488  %tmp_379 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_378)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="3012" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:489  %image_addr_122 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_379

]]></Node>
<StgValue><ssdm name="image_addr_122"/></StgValue>
</operation>

<operation id="3013" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:490  %tmp_380 = or i10 %tmp_318, 31

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="3014" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:491  %tmp_381 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_380)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="3015" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:492  %image_addr_126 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_381

]]></Node>
<StgValue><ssdm name="image_addr_126"/></StgValue>
</operation>

<operation id="3016" st_id="49" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:496  %tmp_11_0_2 = fadd float %tmp_11_0_1_3, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>

<operation id="3017" st_id="49" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:654  %tmp_11_1_2 = fadd float %tmp_11_1_1_3, %tmp_10_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>

<operation id="3018" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:701  %tmp_11_2_2 = fadd float %tmp_11_2_1_3, %tmp_10_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>

<operation id="3019" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:748  %tmp_11_3_2 = fadd float %tmp_11_3_1_3, %tmp_10_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>

<operation id="3020" st_id="49" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:793  %tmp_11_4_1_3 = fadd float %tmp_11_4_1_2, %tmp_10_4_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_1_3"/></StgValue>
</operation>

<operation id="3021" st_id="49" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:840  %tmp_11_5_1_3 = fadd float %tmp_11_5_1_2, %tmp_10_5_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_1_3"/></StgValue>
</operation>

<operation id="3022" st_id="49" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:887  %tmp_11_6_1_3 = fadd float %tmp_11_6_1_2, %tmp_10_6_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_1_3"/></StgValue>
</operation>

<operation id="3023" st_id="49" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:934  %tmp_11_7_1_3 = fadd float %tmp_11_7_1_2, %tmp_10_7_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_1_3"/></StgValue>
</operation>

<operation id="3024" st_id="49" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:981  %tmp_11_8_1_3 = fadd float %tmp_11_8_1_2, %tmp_10_8_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_1_3"/></StgValue>
</operation>

<operation id="3025" st_id="49" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1028  %tmp_11_9_1_3 = fadd float %tmp_11_9_1_2, %tmp_10_9_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_1_3"/></StgValue>
</operation>

<operation id="3026" st_id="49" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1075  %tmp_11_10_1_3 = fadd float %tmp_11_10_1_2, %tmp_10_10_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_1_3"/></StgValue>
</operation>

<operation id="3027" st_id="49" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1122  %tmp_11_11_1_3 = fadd float %tmp_11_11_1_2, %tmp_10_11_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_1_3"/></StgValue>
</operation>

<operation id="3028" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1169  %tmp_11_12_1_3 = fadd float %tmp_11_12_1_2, %tmp_10_12_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_1_3"/></StgValue>
</operation>

<operation id="3029" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1216  %tmp_11_13_1_3 = fadd float %tmp_11_13_1_2, %tmp_10_13_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_1_3"/></StgValue>
</operation>

<operation id="3030" st_id="49" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1260  %tmp_11_14_1_2 = fadd float %tmp_11_14_1_1, %tmp_10_14_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_1_2"/></StgValue>
</operation>

<operation id="3031" st_id="49" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1307  %tmp_11_15_1_2 = fadd float %tmp_11_15_1_1, %tmp_10_15_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_1_2"/></StgValue>
</operation>

<operation id="3032" st_id="49" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1354  %tmp_11_16_1_2 = fadd float %tmp_11_16_1_1, %tmp_10_16_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_1_2"/></StgValue>
</operation>

<operation id="3033" st_id="49" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1401  %tmp_11_17_1_2 = fadd float %tmp_11_17_1_1, %tmp_10_17_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_1_2"/></StgValue>
</operation>

<operation id="3034" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1412  %tmp_10_17_2_3 = fmul float %image_load_82, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_17_2_3"/></StgValue>
</operation>

<operation id="3035" st_id="49" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1448  %tmp_11_18_1_2 = fadd float %tmp_11_18_1_1, %tmp_10_18_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_1_2"/></StgValue>
</operation>

<operation id="3036" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1456  %tmp_10_18_2_2 = fmul float %image_load_82, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_18_2_2"/></StgValue>
</operation>

<operation id="3037" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1459  %tmp_10_18_2_3 = fmul float %image_load_86, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_18_2_3"/></StgValue>
</operation>

<operation id="3038" st_id="49" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1495  %tmp_11_19_1_2 = fadd float %tmp_11_19_1_1, %tmp_10_19_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_1_2"/></StgValue>
</operation>

<operation id="3039" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1501  %tmp_10_19_2_1 = fmul float %image_load_82, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_19_2_1"/></StgValue>
</operation>

<operation id="3040" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1503  %tmp_10_19_2_2 = fmul float %image_load_86, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_19_2_2"/></StgValue>
</operation>

<operation id="3041" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1506  %tmp_10_19_2_3 = fmul float %image_load_90, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_19_2_3"/></StgValue>
</operation>

<operation id="3042" st_id="49" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1542  %tmp_11_20_1_2 = fadd float %tmp_11_20_1_1, %tmp_10_20_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_1_2"/></StgValue>
</operation>

<operation id="3043" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1546  %tmp_10_20_2 = fmul float %image_load_82, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_20_2"/></StgValue>
</operation>

<operation id="3044" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1548  %tmp_10_20_2_1 = fmul float %image_load_86, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_20_2_1"/></StgValue>
</operation>

<operation id="3045" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1550  %tmp_10_20_2_2 = fmul float %image_load_90, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_20_2_2"/></StgValue>
</operation>

<operation id="3046" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1553  %tmp_10_20_2_3 = fmul float %image_load_94, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_20_2_3"/></StgValue>
</operation>

<operation id="3047" st_id="49" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1589  %tmp_11_21_1_2 = fadd float %tmp_11_21_1_1, %tmp_10_21_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_1_2"/></StgValue>
</operation>

<operation id="3048" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1593  %tmp_10_21_2 = fmul float %image_load_86, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_21_2"/></StgValue>
</operation>

<operation id="3049" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1595  %tmp_10_21_2_1 = fmul float %image_load_90, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_21_2_1"/></StgValue>
</operation>

<operation id="3050" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1597  %tmp_10_21_2_2 = fmul float %image_load_94, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_21_2_2"/></StgValue>
</operation>

<operation id="3051" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1600  %tmp_10_21_2_3 = fmul float %image_load_98, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_21_2_3"/></StgValue>
</operation>

<operation id="3052" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1643  %tmp_11_22_1_2 = fadd float %tmp_11_22_1_1, %tmp_10_22_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_1_2"/></StgValue>
</operation>

<operation id="3053" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1649  %tmp_10_22_2 = fmul float %image_load_90, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_22_2"/></StgValue>
</operation>

<operation id="3054" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1652  %tmp_10_22_2_1 = fmul float %image_load_94, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_22_2_1"/></StgValue>
</operation>

<operation id="3055" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1654  %tmp_10_22_2_2 = fmul float %image_load_98, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_22_2_2"/></StgValue>
</operation>

<operation id="3056" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1657  %tmp_10_22_2_3 = fmul float %image_load_102, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_22_2_3"/></StgValue>
</operation>

<operation id="3057" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1693  %tmp_11_23_1_2 = fadd float %tmp_11_23_1_1, %tmp_10_23_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_1_2"/></StgValue>
</operation>

<operation id="3058" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1697  %tmp_10_23_2 = fmul float %image_load_94, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_23_2"/></StgValue>
</operation>

<operation id="3059" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1699  %tmp_10_23_2_1 = fmul float %image_load_98, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_23_2_1"/></StgValue>
</operation>

<operation id="3060" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1702  %tmp_10_23_2_2 = fmul float %image_load_102, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_23_2_2"/></StgValue>
</operation>

<operation id="3061" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1706  %tmp_10_23_2_3 = fmul float %image_load_106, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_23_2_3"/></StgValue>
</operation>

<operation id="3062" st_id="49" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1745  %tmp_11_24_1_1 = fadd float %tmp_11_24_1, %tmp_10_24_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_1_1"/></StgValue>
</operation>

<operation id="3063" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1751  %tmp_10_24_2 = fmul float %image_load_98, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_24_2"/></StgValue>
</operation>

<operation id="3064" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1753  %tmp_10_24_2_1 = fmul float %image_load_102, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_24_2_1"/></StgValue>
</operation>

<operation id="3065" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1755  %tmp_10_24_2_2 = fmul float %image_load_106, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_24_2_2"/></StgValue>
</operation>

<operation id="3066" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1758  %tmp_10_24_2_3 = fmul float %image_load_110, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_24_2_3"/></StgValue>
</operation>

<operation id="3067" st_id="49" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1792  %tmp_11_25_1_1 = fadd float %tmp_11_25_1, %tmp_10_25_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_1_1"/></StgValue>
</operation>

<operation id="3068" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1798  %tmp_10_25_2 = fmul float %image_load_102, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_25_2"/></StgValue>
</operation>

<operation id="3069" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1800  %tmp_10_25_2_1 = fmul float %image_load_106, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_25_2_1"/></StgValue>
</operation>

<operation id="3070" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1802  %tmp_10_25_2_2 = fmul float %image_load_110, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_25_2_2"/></StgValue>
</operation>

<operation id="3071" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1804  %image_load_114 = load float* %image_addr_114, align 4

]]></Node>
<StgValue><ssdm name="image_load_114"/></StgValue>
</operation>

<operation id="3072" st_id="49" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1839  %tmp_11_26_1_1 = fadd float %tmp_11_26_1, %tmp_10_26_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_1_1"/></StgValue>
</operation>

<operation id="3073" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1845  %tmp_10_26_2 = fmul float %image_load_106, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_26_2"/></StgValue>
</operation>

<operation id="3074" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1847  %tmp_10_26_2_1 = fmul float %image_load_110, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_26_2_1"/></StgValue>
</operation>

<operation id="3075" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1851  %image_load_118 = load float* %image_addr_118, align 4

]]></Node>
<StgValue><ssdm name="image_load_118"/></StgValue>
</operation>

<operation id="3076" st_id="49" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1886  %tmp_11_27_1_1 = fadd float %tmp_11_27_1, %tmp_10_27_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_1_1"/></StgValue>
</operation>

<operation id="3077" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1892  %tmp_10_27_2 = fmul float %image_load_110, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_27_2"/></StgValue>
</operation>

<operation id="3078" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1898  %image_load_122 = load float* %image_addr_122, align 4

]]></Node>
<StgValue><ssdm name="image_load_122"/></StgValue>
</operation>

<operation id="3079" st_id="49" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1933  %tmp_11_28_1_1 = fadd float %tmp_11_28_1, %tmp_10_28_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_1_1"/></StgValue>
</operation>

<operation id="3080" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1945  %image_load_126 = load float* %image_addr_126, align 4

]]></Node>
<StgValue><ssdm name="image_load_126"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="3081" st_id="50" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:496  %tmp_11_0_2 = fadd float %tmp_11_0_1_3, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>

<operation id="3082" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:509  %tmp_9_0_3 = add i5 3, %i_mid2

]]></Node>
<StgValue><ssdm name="tmp_9_0_3"/></StgValue>
</operation>

<operation id="3083" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:510  %tmp_382 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_9_0_3, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="3084" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader:511  %tmp_383 = zext i10 %tmp_382 to i64

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="3085" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:512  %image_addr_12 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_383

]]></Node>
<StgValue><ssdm name="image_addr_12"/></StgValue>
</operation>

<operation id="3086" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:513  %tmp_384 = or i10 %tmp_382, 1

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="3087" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:514  %tmp_385 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_384)

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="3088" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:515  %image_addr_13 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_385

]]></Node>
<StgValue><ssdm name="image_addr_13"/></StgValue>
</operation>

<operation id="3089" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:606  %image_load_12 = load float* %image_addr_12, align 4

]]></Node>
<StgValue><ssdm name="image_load_12"/></StgValue>
</operation>

<operation id="3090" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:610  %image_load_13 = load float* %image_addr_13, align 4

]]></Node>
<StgValue><ssdm name="image_load_13"/></StgValue>
</operation>

<operation id="3091" st_id="50" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:654  %tmp_11_1_2 = fadd float %tmp_11_1_1_3, %tmp_10_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>

<operation id="3092" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:701  %tmp_11_2_2 = fadd float %tmp_11_2_1_3, %tmp_10_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>

<operation id="3093" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:748  %tmp_11_3_2 = fadd float %tmp_11_3_1_3, %tmp_10_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>

<operation id="3094" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:795  %tmp_11_4_2 = fadd float %tmp_11_4_1_3, %tmp_10_4_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_2"/></StgValue>
</operation>

<operation id="3095" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:842  %tmp_11_5_2 = fadd float %tmp_11_5_1_3, %tmp_10_5_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_2"/></StgValue>
</operation>

<operation id="3096" st_id="50" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:887  %tmp_11_6_1_3 = fadd float %tmp_11_6_1_2, %tmp_10_6_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_1_3"/></StgValue>
</operation>

<operation id="3097" st_id="50" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:934  %tmp_11_7_1_3 = fadd float %tmp_11_7_1_2, %tmp_10_7_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_1_3"/></StgValue>
</operation>

<operation id="3098" st_id="50" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:981  %tmp_11_8_1_3 = fadd float %tmp_11_8_1_2, %tmp_10_8_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_1_3"/></StgValue>
</operation>

<operation id="3099" st_id="50" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1028  %tmp_11_9_1_3 = fadd float %tmp_11_9_1_2, %tmp_10_9_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_1_3"/></StgValue>
</operation>

<operation id="3100" st_id="50" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1075  %tmp_11_10_1_3 = fadd float %tmp_11_10_1_2, %tmp_10_10_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_1_3"/></StgValue>
</operation>

<operation id="3101" st_id="50" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1122  %tmp_11_11_1_3 = fadd float %tmp_11_11_1_2, %tmp_10_11_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_1_3"/></StgValue>
</operation>

<operation id="3102" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1169  %tmp_11_12_1_3 = fadd float %tmp_11_12_1_2, %tmp_10_12_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_1_3"/></StgValue>
</operation>

<operation id="3103" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1216  %tmp_11_13_1_3 = fadd float %tmp_11_13_1_2, %tmp_10_13_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_1_3"/></StgValue>
</operation>

<operation id="3104" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1263  %tmp_11_14_1_3 = fadd float %tmp_11_14_1_2, %tmp_10_14_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_1_3"/></StgValue>
</operation>

<operation id="3105" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1310  %tmp_11_15_1_3 = fadd float %tmp_11_15_1_2, %tmp_10_15_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_1_3"/></StgValue>
</operation>

<operation id="3106" st_id="50" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1354  %tmp_11_16_1_2 = fadd float %tmp_11_16_1_1, %tmp_10_16_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_1_2"/></StgValue>
</operation>

<operation id="3107" st_id="50" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1401  %tmp_11_17_1_2 = fadd float %tmp_11_17_1_1, %tmp_10_17_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_1_2"/></StgValue>
</operation>

<operation id="3108" st_id="50" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1448  %tmp_11_18_1_2 = fadd float %tmp_11_18_1_1, %tmp_10_18_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_1_2"/></StgValue>
</operation>

<operation id="3109" st_id="50" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1495  %tmp_11_19_1_2 = fadd float %tmp_11_19_1_1, %tmp_10_19_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_1_2"/></StgValue>
</operation>

<operation id="3110" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1506  %tmp_10_19_2_3 = fmul float %image_load_90, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_19_2_3"/></StgValue>
</operation>

<operation id="3111" st_id="50" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1542  %tmp_11_20_1_2 = fadd float %tmp_11_20_1_1, %tmp_10_20_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_1_2"/></StgValue>
</operation>

<operation id="3112" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1550  %tmp_10_20_2_2 = fmul float %image_load_90, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_20_2_2"/></StgValue>
</operation>

<operation id="3113" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1553  %tmp_10_20_2_3 = fmul float %image_load_94, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_20_2_3"/></StgValue>
</operation>

<operation id="3114" st_id="50" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1589  %tmp_11_21_1_2 = fadd float %tmp_11_21_1_1, %tmp_10_21_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_1_2"/></StgValue>
</operation>

<operation id="3115" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1595  %tmp_10_21_2_1 = fmul float %image_load_90, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_21_2_1"/></StgValue>
</operation>

<operation id="3116" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1597  %tmp_10_21_2_2 = fmul float %image_load_94, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_21_2_2"/></StgValue>
</operation>

<operation id="3117" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1600  %tmp_10_21_2_3 = fmul float %image_load_98, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_21_2_3"/></StgValue>
</operation>

<operation id="3118" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1643  %tmp_11_22_1_2 = fadd float %tmp_11_22_1_1, %tmp_10_22_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_1_2"/></StgValue>
</operation>

<operation id="3119" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1649  %tmp_10_22_2 = fmul float %image_load_90, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_22_2"/></StgValue>
</operation>

<operation id="3120" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1652  %tmp_10_22_2_1 = fmul float %image_load_94, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_22_2_1"/></StgValue>
</operation>

<operation id="3121" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1654  %tmp_10_22_2_2 = fmul float %image_load_98, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_22_2_2"/></StgValue>
</operation>

<operation id="3122" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1657  %tmp_10_22_2_3 = fmul float %image_load_102, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_22_2_3"/></StgValue>
</operation>

<operation id="3123" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1693  %tmp_11_23_1_2 = fadd float %tmp_11_23_1_1, %tmp_10_23_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_1_2"/></StgValue>
</operation>

<operation id="3124" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1697  %tmp_10_23_2 = fmul float %image_load_94, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_23_2"/></StgValue>
</operation>

<operation id="3125" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1699  %tmp_10_23_2_1 = fmul float %image_load_98, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_23_2_1"/></StgValue>
</operation>

<operation id="3126" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1702  %tmp_10_23_2_2 = fmul float %image_load_102, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_23_2_2"/></StgValue>
</operation>

<operation id="3127" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1706  %tmp_10_23_2_3 = fmul float %image_load_106, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_23_2_3"/></StgValue>
</operation>

<operation id="3128" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1747  %tmp_11_24_1_2 = fadd float %tmp_11_24_1_1, %tmp_10_24_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_1_2"/></StgValue>
</operation>

<operation id="3129" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1751  %tmp_10_24_2 = fmul float %image_load_98, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_24_2"/></StgValue>
</operation>

<operation id="3130" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1753  %tmp_10_24_2_1 = fmul float %image_load_102, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_24_2_1"/></StgValue>
</operation>

<operation id="3131" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1755  %tmp_10_24_2_2 = fmul float %image_load_106, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_24_2_2"/></StgValue>
</operation>

<operation id="3132" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1758  %tmp_10_24_2_3 = fmul float %image_load_110, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_24_2_3"/></StgValue>
</operation>

<operation id="3133" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1794  %tmp_11_25_1_2 = fadd float %tmp_11_25_1_1, %tmp_10_25_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_1_2"/></StgValue>
</operation>

<operation id="3134" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1798  %tmp_10_25_2 = fmul float %image_load_102, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_25_2"/></StgValue>
</operation>

<operation id="3135" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1800  %tmp_10_25_2_1 = fmul float %image_load_106, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_25_2_1"/></StgValue>
</operation>

<operation id="3136" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1802  %tmp_10_25_2_2 = fmul float %image_load_110, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_25_2_2"/></StgValue>
</operation>

<operation id="3137" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1805  %tmp_10_25_2_3 = fmul float %image_load_114, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_25_2_3"/></StgValue>
</operation>

<operation id="3138" st_id="50" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1839  %tmp_11_26_1_1 = fadd float %tmp_11_26_1, %tmp_10_26_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_1_1"/></StgValue>
</operation>

<operation id="3139" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1845  %tmp_10_26_2 = fmul float %image_load_106, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_26_2"/></StgValue>
</operation>

<operation id="3140" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1847  %tmp_10_26_2_1 = fmul float %image_load_110, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_26_2_1"/></StgValue>
</operation>

<operation id="3141" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1849  %tmp_10_26_2_2 = fmul float %image_load_114, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_26_2_2"/></StgValue>
</operation>

<operation id="3142" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1852  %tmp_10_26_2_3 = fmul float %image_load_118, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_26_2_3"/></StgValue>
</operation>

<operation id="3143" st_id="50" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1886  %tmp_11_27_1_1 = fadd float %tmp_11_27_1, %tmp_10_27_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_1_1"/></StgValue>
</operation>

<operation id="3144" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1892  %tmp_10_27_2 = fmul float %image_load_110, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_27_2"/></StgValue>
</operation>

<operation id="3145" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1894  %tmp_10_27_2_1 = fmul float %image_load_114, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_27_2_1"/></StgValue>
</operation>

<operation id="3146" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1896  %tmp_10_27_2_2 = fmul float %image_load_118, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_27_2_2"/></StgValue>
</operation>

<operation id="3147" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1898  %image_load_122 = load float* %image_addr_122, align 4

]]></Node>
<StgValue><ssdm name="image_load_122"/></StgValue>
</operation>

<operation id="3148" st_id="50" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1933  %tmp_11_28_1_1 = fadd float %tmp_11_28_1, %tmp_10_28_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_1_1"/></StgValue>
</operation>

<operation id="3149" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1939  %tmp_10_28_2 = fmul float %image_load_114, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_28_2"/></StgValue>
</operation>

<operation id="3150" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1941  %tmp_10_28_2_1 = fmul float %image_load_118, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_28_2_1"/></StgValue>
</operation>

<operation id="3151" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1945  %image_load_126 = load float* %image_addr_126, align 4

]]></Node>
<StgValue><ssdm name="image_load_126"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="3152" st_id="51" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:496  %tmp_11_0_2 = fadd float %tmp_11_0_1_3, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>

<operation id="3153" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:516  %tmp_386 = or i10 %tmp_382, 2

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="3154" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:517  %tmp_387 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_386)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="3155" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:518  %image_addr_14 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_387

]]></Node>
<StgValue><ssdm name="image_addr_14"/></StgValue>
</operation>

<operation id="3156" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:519  %tmp_388 = or i10 %tmp_382, 3

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="3157" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:520  %tmp_389 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_388)

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="3158" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:521  %image_addr_15 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_389

]]></Node>
<StgValue><ssdm name="image_addr_15"/></StgValue>
</operation>

<operation id="3159" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:606  %image_load_12 = load float* %image_addr_12, align 4

]]></Node>
<StgValue><ssdm name="image_load_12"/></StgValue>
</operation>

<operation id="3160" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:610  %image_load_13 = load float* %image_addr_13, align 4

]]></Node>
<StgValue><ssdm name="image_load_13"/></StgValue>
</operation>

<operation id="3161" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:614  %image_load_14 = load float* %image_addr_14, align 4

]]></Node>
<StgValue><ssdm name="image_load_14"/></StgValue>
</operation>

<operation id="3162" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:618  %image_load_15 = load float* %image_addr_15, align 4

]]></Node>
<StgValue><ssdm name="image_load_15"/></StgValue>
</operation>

<operation id="3163" st_id="51" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:654  %tmp_11_1_2 = fadd float %tmp_11_1_1_3, %tmp_10_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>

<operation id="3164" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:701  %tmp_11_2_2 = fadd float %tmp_11_2_1_3, %tmp_10_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>

<operation id="3165" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:748  %tmp_11_3_2 = fadd float %tmp_11_3_1_3, %tmp_10_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>

<operation id="3166" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:795  %tmp_11_4_2 = fadd float %tmp_11_4_1_3, %tmp_10_4_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_2"/></StgValue>
</operation>

<operation id="3167" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:842  %tmp_11_5_2 = fadd float %tmp_11_5_1_3, %tmp_10_5_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_2"/></StgValue>
</operation>

<operation id="3168" st_id="51" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:889  %tmp_11_6_2 = fadd float %tmp_11_6_1_3, %tmp_10_6_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_2"/></StgValue>
</operation>

<operation id="3169" st_id="51" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:936  %tmp_11_7_2 = fadd float %tmp_11_7_1_3, %tmp_10_7_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_2"/></StgValue>
</operation>

<operation id="3170" st_id="51" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:981  %tmp_11_8_1_3 = fadd float %tmp_11_8_1_2, %tmp_10_8_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_1_3"/></StgValue>
</operation>

<operation id="3171" st_id="51" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1028  %tmp_11_9_1_3 = fadd float %tmp_11_9_1_2, %tmp_10_9_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_1_3"/></StgValue>
</operation>

<operation id="3172" st_id="51" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1075  %tmp_11_10_1_3 = fadd float %tmp_11_10_1_2, %tmp_10_10_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_1_3"/></StgValue>
</operation>

<operation id="3173" st_id="51" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1122  %tmp_11_11_1_3 = fadd float %tmp_11_11_1_2, %tmp_10_11_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_1_3"/></StgValue>
</operation>

<operation id="3174" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1169  %tmp_11_12_1_3 = fadd float %tmp_11_12_1_2, %tmp_10_12_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_1_3"/></StgValue>
</operation>

<operation id="3175" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1216  %tmp_11_13_1_3 = fadd float %tmp_11_13_1_2, %tmp_10_13_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_1_3"/></StgValue>
</operation>

<operation id="3176" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1263  %tmp_11_14_1_3 = fadd float %tmp_11_14_1_2, %tmp_10_14_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_1_3"/></StgValue>
</operation>

<operation id="3177" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1310  %tmp_11_15_1_3 = fadd float %tmp_11_15_1_2, %tmp_10_15_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_1_3"/></StgValue>
</operation>

<operation id="3178" st_id="51" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1357  %tmp_11_16_1_3 = fadd float %tmp_11_16_1_2, %tmp_10_16_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_1_3"/></StgValue>
</operation>

<operation id="3179" st_id="51" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1404  %tmp_11_17_1_3 = fadd float %tmp_11_17_1_2, %tmp_10_17_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_1_3"/></StgValue>
</operation>

<operation id="3180" st_id="51" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1448  %tmp_11_18_1_2 = fadd float %tmp_11_18_1_1, %tmp_10_18_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_1_2"/></StgValue>
</operation>

<operation id="3181" st_id="51" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1495  %tmp_11_19_1_2 = fadd float %tmp_11_19_1_1, %tmp_10_19_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_1_2"/></StgValue>
</operation>

<operation id="3182" st_id="51" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1542  %tmp_11_20_1_2 = fadd float %tmp_11_20_1_1, %tmp_10_20_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_1_2"/></StgValue>
</operation>

<operation id="3183" st_id="51" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1589  %tmp_11_21_1_2 = fadd float %tmp_11_21_1_1, %tmp_10_21_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_1_2"/></StgValue>
</operation>

<operation id="3184" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1600  %tmp_10_21_2_3 = fmul float %image_load_98, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_21_2_3"/></StgValue>
</operation>

<operation id="3185" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1643  %tmp_11_22_1_2 = fadd float %tmp_11_22_1_1, %tmp_10_22_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_1_2"/></StgValue>
</operation>

<operation id="3186" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1654  %tmp_10_22_2_2 = fmul float %image_load_98, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_22_2_2"/></StgValue>
</operation>

<operation id="3187" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1657  %tmp_10_22_2_3 = fmul float %image_load_102, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_22_2_3"/></StgValue>
</operation>

<operation id="3188" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1693  %tmp_11_23_1_2 = fadd float %tmp_11_23_1_1, %tmp_10_23_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_1_2"/></StgValue>
</operation>

<operation id="3189" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1699  %tmp_10_23_2_1 = fmul float %image_load_98, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_23_2_1"/></StgValue>
</operation>

<operation id="3190" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1702  %tmp_10_23_2_2 = fmul float %image_load_102, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_23_2_2"/></StgValue>
</operation>

<operation id="3191" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1706  %tmp_10_23_2_3 = fmul float %image_load_106, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_23_2_3"/></StgValue>
</operation>

<operation id="3192" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1747  %tmp_11_24_1_2 = fadd float %tmp_11_24_1_1, %tmp_10_24_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_1_2"/></StgValue>
</operation>

<operation id="3193" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1751  %tmp_10_24_2 = fmul float %image_load_98, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_24_2"/></StgValue>
</operation>

<operation id="3194" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1753  %tmp_10_24_2_1 = fmul float %image_load_102, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_24_2_1"/></StgValue>
</operation>

<operation id="3195" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1755  %tmp_10_24_2_2 = fmul float %image_load_106, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_24_2_2"/></StgValue>
</operation>

<operation id="3196" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1758  %tmp_10_24_2_3 = fmul float %image_load_110, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_24_2_3"/></StgValue>
</operation>

<operation id="3197" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1794  %tmp_11_25_1_2 = fadd float %tmp_11_25_1_1, %tmp_10_25_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_1_2"/></StgValue>
</operation>

<operation id="3198" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1798  %tmp_10_25_2 = fmul float %image_load_102, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_25_2"/></StgValue>
</operation>

<operation id="3199" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1800  %tmp_10_25_2_1 = fmul float %image_load_106, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_25_2_1"/></StgValue>
</operation>

<operation id="3200" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1802  %tmp_10_25_2_2 = fmul float %image_load_110, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_25_2_2"/></StgValue>
</operation>

<operation id="3201" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1805  %tmp_10_25_2_3 = fmul float %image_load_114, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_25_2_3"/></StgValue>
</operation>

<operation id="3202" st_id="51" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1841  %tmp_11_26_1_2 = fadd float %tmp_11_26_1_1, %tmp_10_26_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_1_2"/></StgValue>
</operation>

<operation id="3203" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1845  %tmp_10_26_2 = fmul float %image_load_106, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_26_2"/></StgValue>
</operation>

<operation id="3204" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1847  %tmp_10_26_2_1 = fmul float %image_load_110, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_26_2_1"/></StgValue>
</operation>

<operation id="3205" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1849  %tmp_10_26_2_2 = fmul float %image_load_114, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_26_2_2"/></StgValue>
</operation>

<operation id="3206" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1852  %tmp_10_26_2_3 = fmul float %image_load_118, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_26_2_3"/></StgValue>
</operation>

<operation id="3207" st_id="51" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1888  %tmp_11_27_1_2 = fadd float %tmp_11_27_1_1, %tmp_10_27_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_1_2"/></StgValue>
</operation>

<operation id="3208" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1892  %tmp_10_27_2 = fmul float %image_load_110, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_27_2"/></StgValue>
</operation>

<operation id="3209" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1894  %tmp_10_27_2_1 = fmul float %image_load_114, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_27_2_1"/></StgValue>
</operation>

<operation id="3210" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1896  %tmp_10_27_2_2 = fmul float %image_load_118, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_27_2_2"/></StgValue>
</operation>

<operation id="3211" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1899  %tmp_10_27_2_3 = fmul float %image_load_122, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_27_2_3"/></StgValue>
</operation>

<operation id="3212" st_id="51" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1933  %tmp_11_28_1_1 = fadd float %tmp_11_28_1, %tmp_10_28_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_1_1"/></StgValue>
</operation>

<operation id="3213" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1939  %tmp_10_28_2 = fmul float %image_load_114, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_28_2"/></StgValue>
</operation>

<operation id="3214" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1941  %tmp_10_28_2_1 = fmul float %image_load_118, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_28_2_1"/></StgValue>
</operation>

<operation id="3215" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1943  %tmp_10_28_2_2 = fmul float %image_load_122, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_28_2_2"/></StgValue>
</operation>

<operation id="3216" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1946  %tmp_10_28_2_3 = fmul float %image_load_126, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_28_2_3"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="3217" st_id="52" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:496  %tmp_11_0_2 = fadd float %tmp_11_0_1_3, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>

<operation id="3218" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:522  %tmp_390 = or i10 %tmp_382, 4

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="3219" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:523  %tmp_391 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_390)

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="3220" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:524  %image_addr_19 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_391

]]></Node>
<StgValue><ssdm name="image_addr_19"/></StgValue>
</operation>

<operation id="3221" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:525  %tmp_392 = or i10 %tmp_382, 5

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="3222" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:526  %tmp_393 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_392)

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="3223" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:527  %image_addr_23 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_393

]]></Node>
<StgValue><ssdm name="image_addr_23"/></StgValue>
</operation>

<operation id="3224" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:608  %tmp_10_0_3 = fmul float %image_load_12, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_0_3"/></StgValue>
</operation>

<operation id="3225" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:612  %tmp_10_0_3_1 = fmul float %image_load_13, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_0_3_1"/></StgValue>
</operation>

<operation id="3226" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:614  %image_load_14 = load float* %image_addr_14, align 4

]]></Node>
<StgValue><ssdm name="image_load_14"/></StgValue>
</operation>

<operation id="3227" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:618  %image_load_15 = load float* %image_addr_15, align 4

]]></Node>
<StgValue><ssdm name="image_load_15"/></StgValue>
</operation>

<operation id="3228" st_id="52" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:654  %tmp_11_1_2 = fadd float %tmp_11_1_1_3, %tmp_10_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>

<operation id="3229" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:662  %tmp_10_1_3 = fmul float %image_load_13, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_1_3"/></StgValue>
</operation>

<operation id="3230" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:668  %image_load_19 = load float* %image_addr_19, align 4

]]></Node>
<StgValue><ssdm name="image_load_19"/></StgValue>
</operation>

<operation id="3231" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:701  %tmp_11_2_2 = fadd float %tmp_11_2_1_3, %tmp_10_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>

<operation id="3232" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:715  %image_load_23 = load float* %image_addr_23, align 4

]]></Node>
<StgValue><ssdm name="image_load_23"/></StgValue>
</operation>

<operation id="3233" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:748  %tmp_11_3_2 = fadd float %tmp_11_3_1_3, %tmp_10_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>

<operation id="3234" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:795  %tmp_11_4_2 = fadd float %tmp_11_4_1_3, %tmp_10_4_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_2"/></StgValue>
</operation>

<operation id="3235" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:842  %tmp_11_5_2 = fadd float %tmp_11_5_1_3, %tmp_10_5_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_2"/></StgValue>
</operation>

<operation id="3236" st_id="52" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:889  %tmp_11_6_2 = fadd float %tmp_11_6_1_3, %tmp_10_6_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_2"/></StgValue>
</operation>

<operation id="3237" st_id="52" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:936  %tmp_11_7_2 = fadd float %tmp_11_7_1_3, %tmp_10_7_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_2"/></StgValue>
</operation>

<operation id="3238" st_id="52" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:983  %tmp_11_8_2 = fadd float %tmp_11_8_1_3, %tmp_10_8_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_2"/></StgValue>
</operation>

<operation id="3239" st_id="52" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1030  %tmp_11_9_2 = fadd float %tmp_11_9_1_3, %tmp_10_9_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_2"/></StgValue>
</operation>

<operation id="3240" st_id="52" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1075  %tmp_11_10_1_3 = fadd float %tmp_11_10_1_2, %tmp_10_10_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_1_3"/></StgValue>
</operation>

<operation id="3241" st_id="52" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1122  %tmp_11_11_1_3 = fadd float %tmp_11_11_1_2, %tmp_10_11_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_1_3"/></StgValue>
</operation>

<operation id="3242" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1169  %tmp_11_12_1_3 = fadd float %tmp_11_12_1_2, %tmp_10_12_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_1_3"/></StgValue>
</operation>

<operation id="3243" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1216  %tmp_11_13_1_3 = fadd float %tmp_11_13_1_2, %tmp_10_13_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_1_3"/></StgValue>
</operation>

<operation id="3244" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1263  %tmp_11_14_1_3 = fadd float %tmp_11_14_1_2, %tmp_10_14_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_1_3"/></StgValue>
</operation>

<operation id="3245" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1310  %tmp_11_15_1_3 = fadd float %tmp_11_15_1_2, %tmp_10_15_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_1_3"/></StgValue>
</operation>

<operation id="3246" st_id="52" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1357  %tmp_11_16_1_3 = fadd float %tmp_11_16_1_2, %tmp_10_16_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_1_3"/></StgValue>
</operation>

<operation id="3247" st_id="52" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1404  %tmp_11_17_1_3 = fadd float %tmp_11_17_1_2, %tmp_10_17_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_1_3"/></StgValue>
</operation>

<operation id="3248" st_id="52" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1451  %tmp_11_18_1_3 = fadd float %tmp_11_18_1_2, %tmp_10_18_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_1_3"/></StgValue>
</operation>

<operation id="3249" st_id="52" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1498  %tmp_11_19_1_3 = fadd float %tmp_11_19_1_2, %tmp_10_19_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_1_3"/></StgValue>
</operation>

<operation id="3250" st_id="52" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1542  %tmp_11_20_1_2 = fadd float %tmp_11_20_1_1, %tmp_10_20_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_1_2"/></StgValue>
</operation>

<operation id="3251" st_id="52" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1589  %tmp_11_21_1_2 = fadd float %tmp_11_21_1_1, %tmp_10_21_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_1_2"/></StgValue>
</operation>

<operation id="3252" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1643  %tmp_11_22_1_2 = fadd float %tmp_11_22_1_1, %tmp_10_22_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_1_2"/></StgValue>
</operation>

<operation id="3253" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1693  %tmp_11_23_1_2 = fadd float %tmp_11_23_1_1, %tmp_10_23_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_1_2"/></StgValue>
</operation>

<operation id="3254" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1706  %tmp_10_23_2_3 = fmul float %image_load_106, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_23_2_3"/></StgValue>
</operation>

<operation id="3255" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1747  %tmp_11_24_1_2 = fadd float %tmp_11_24_1_1, %tmp_10_24_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_1_2"/></StgValue>
</operation>

<operation id="3256" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1755  %tmp_10_24_2_2 = fmul float %image_load_106, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_24_2_2"/></StgValue>
</operation>

<operation id="3257" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1758  %tmp_10_24_2_3 = fmul float %image_load_110, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_24_2_3"/></StgValue>
</operation>

<operation id="3258" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1794  %tmp_11_25_1_2 = fadd float %tmp_11_25_1_1, %tmp_10_25_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_1_2"/></StgValue>
</operation>

<operation id="3259" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1800  %tmp_10_25_2_1 = fmul float %image_load_106, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_25_2_1"/></StgValue>
</operation>

<operation id="3260" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1802  %tmp_10_25_2_2 = fmul float %image_load_110, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_25_2_2"/></StgValue>
</operation>

<operation id="3261" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1805  %tmp_10_25_2_3 = fmul float %image_load_114, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_25_2_3"/></StgValue>
</operation>

<operation id="3262" st_id="52" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1841  %tmp_11_26_1_2 = fadd float %tmp_11_26_1_1, %tmp_10_26_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_1_2"/></StgValue>
</operation>

<operation id="3263" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1845  %tmp_10_26_2 = fmul float %image_load_106, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_26_2"/></StgValue>
</operation>

<operation id="3264" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1847  %tmp_10_26_2_1 = fmul float %image_load_110, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_26_2_1"/></StgValue>
</operation>

<operation id="3265" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1849  %tmp_10_26_2_2 = fmul float %image_load_114, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_26_2_2"/></StgValue>
</operation>

<operation id="3266" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1852  %tmp_10_26_2_3 = fmul float %image_load_118, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_26_2_3"/></StgValue>
</operation>

<operation id="3267" st_id="52" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1888  %tmp_11_27_1_2 = fadd float %tmp_11_27_1_1, %tmp_10_27_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_1_2"/></StgValue>
</operation>

<operation id="3268" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1892  %tmp_10_27_2 = fmul float %image_load_110, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_27_2"/></StgValue>
</operation>

<operation id="3269" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1894  %tmp_10_27_2_1 = fmul float %image_load_114, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_27_2_1"/></StgValue>
</operation>

<operation id="3270" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1896  %tmp_10_27_2_2 = fmul float %image_load_118, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_27_2_2"/></StgValue>
</operation>

<operation id="3271" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1899  %tmp_10_27_2_3 = fmul float %image_load_122, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_27_2_3"/></StgValue>
</operation>

<operation id="3272" st_id="52" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1935  %tmp_11_28_1_2 = fadd float %tmp_11_28_1_1, %tmp_10_28_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_1_2"/></StgValue>
</operation>

<operation id="3273" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1939  %tmp_10_28_2 = fmul float %image_load_114, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_28_2"/></StgValue>
</operation>

<operation id="3274" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1941  %tmp_10_28_2_1 = fmul float %image_load_118, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_28_2_1"/></StgValue>
</operation>

<operation id="3275" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1943  %tmp_10_28_2_2 = fmul float %image_load_122, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_28_2_2"/></StgValue>
</operation>

<operation id="3276" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1946  %tmp_10_28_2_3 = fmul float %image_load_126, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_28_2_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="3277" st_id="53" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:500  %tmp_11_0_2_1 = fadd float %tmp_11_0_2, %tmp_10_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_2_1"/></StgValue>
</operation>

<operation id="3278" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:528  %tmp_394 = or i10 %tmp_382, 6

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="3279" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:529  %tmp_395 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_394)

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="3280" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:530  %image_addr_27 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_395

]]></Node>
<StgValue><ssdm name="image_addr_27"/></StgValue>
</operation>

<operation id="3281" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:531  %tmp_396 = or i10 %tmp_382, 7

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="3282" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:532  %tmp_397 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_396)

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="3283" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:533  %image_addr_31 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_397

]]></Node>
<StgValue><ssdm name="image_addr_31"/></StgValue>
</operation>

<operation id="3284" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:608  %tmp_10_0_3 = fmul float %image_load_12, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_0_3"/></StgValue>
</operation>

<operation id="3285" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:612  %tmp_10_0_3_1 = fmul float %image_load_13, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_0_3_1"/></StgValue>
</operation>

<operation id="3286" st_id="53" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:616  %tmp_10_0_3_2 = fmul float %image_load_14, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_0_3_2"/></StgValue>
</operation>

<operation id="3287" st_id="53" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:620  %tmp_10_0_3_3 = fmul float %image_load_15, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_0_3_3"/></StgValue>
</operation>

<operation id="3288" st_id="53" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:656  %tmp_11_1_2_1 = fadd float %tmp_11_1_2, %tmp_10_1_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_2_1"/></StgValue>
</operation>

<operation id="3289" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:662  %tmp_10_1_3 = fmul float %image_load_13, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_1_3"/></StgValue>
</operation>

<operation id="3290" st_id="53" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:664  %tmp_10_1_3_1 = fmul float %image_load_14, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_1_3_1"/></StgValue>
</operation>

<operation id="3291" st_id="53" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:666  %tmp_10_1_3_2 = fmul float %image_load_15, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_1_3_2"/></StgValue>
</operation>

<operation id="3292" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:668  %image_load_19 = load float* %image_addr_19, align 4

]]></Node>
<StgValue><ssdm name="image_load_19"/></StgValue>
</operation>

<operation id="3293" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:701  %tmp_11_2_2 = fadd float %tmp_11_2_1_3, %tmp_10_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>

<operation id="3294" st_id="53" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:709  %tmp_10_2_3 = fmul float %image_load_14, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_2_3"/></StgValue>
</operation>

<operation id="3295" st_id="53" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:711  %tmp_10_2_3_1 = fmul float %image_load_15, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_2_3_1"/></StgValue>
</operation>

<operation id="3296" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:715  %image_load_23 = load float* %image_addr_23, align 4

]]></Node>
<StgValue><ssdm name="image_load_23"/></StgValue>
</operation>

<operation id="3297" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:748  %tmp_11_3_2 = fadd float %tmp_11_3_1_3, %tmp_10_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>

<operation id="3298" st_id="53" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:756  %tmp_10_3_3 = fmul float %image_load_15, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_3_3"/></StgValue>
</operation>

<operation id="3299" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:762  %image_load_27 = load float* %image_addr_27, align 4

]]></Node>
<StgValue><ssdm name="image_load_27"/></StgValue>
</operation>

<operation id="3300" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:795  %tmp_11_4_2 = fadd float %tmp_11_4_1_3, %tmp_10_4_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_2"/></StgValue>
</operation>

<operation id="3301" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:809  %image_load_31 = load float* %image_addr_31, align 4

]]></Node>
<StgValue><ssdm name="image_load_31"/></StgValue>
</operation>

<operation id="3302" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:842  %tmp_11_5_2 = fadd float %tmp_11_5_1_3, %tmp_10_5_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_2"/></StgValue>
</operation>

<operation id="3303" st_id="53" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:889  %tmp_11_6_2 = fadd float %tmp_11_6_1_3, %tmp_10_6_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_2"/></StgValue>
</operation>

<operation id="3304" st_id="53" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:936  %tmp_11_7_2 = fadd float %tmp_11_7_1_3, %tmp_10_7_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_2"/></StgValue>
</operation>

<operation id="3305" st_id="53" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:983  %tmp_11_8_2 = fadd float %tmp_11_8_1_3, %tmp_10_8_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_2"/></StgValue>
</operation>

<operation id="3306" st_id="53" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1030  %tmp_11_9_2 = fadd float %tmp_11_9_1_3, %tmp_10_9_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_2"/></StgValue>
</operation>

<operation id="3307" st_id="53" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1077  %tmp_11_10_2 = fadd float %tmp_11_10_1_3, %tmp_10_10_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_2"/></StgValue>
</operation>

<operation id="3308" st_id="53" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1124  %tmp_11_11_2 = fadd float %tmp_11_11_1_3, %tmp_10_11_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_2"/></StgValue>
</operation>

<operation id="3309" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1169  %tmp_11_12_1_3 = fadd float %tmp_11_12_1_2, %tmp_10_12_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_1_3"/></StgValue>
</operation>

<operation id="3310" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1216  %tmp_11_13_1_3 = fadd float %tmp_11_13_1_2, %tmp_10_13_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_1_3"/></StgValue>
</operation>

<operation id="3311" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1263  %tmp_11_14_1_3 = fadd float %tmp_11_14_1_2, %tmp_10_14_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_1_3"/></StgValue>
</operation>

<operation id="3312" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1310  %tmp_11_15_1_3 = fadd float %tmp_11_15_1_2, %tmp_10_15_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_1_3"/></StgValue>
</operation>

<operation id="3313" st_id="53" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1357  %tmp_11_16_1_3 = fadd float %tmp_11_16_1_2, %tmp_10_16_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_1_3"/></StgValue>
</operation>

<operation id="3314" st_id="53" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1404  %tmp_11_17_1_3 = fadd float %tmp_11_17_1_2, %tmp_10_17_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_1_3"/></StgValue>
</operation>

<operation id="3315" st_id="53" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1451  %tmp_11_18_1_3 = fadd float %tmp_11_18_1_2, %tmp_10_18_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_1_3"/></StgValue>
</operation>

<operation id="3316" st_id="53" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1498  %tmp_11_19_1_3 = fadd float %tmp_11_19_1_2, %tmp_10_19_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_1_3"/></StgValue>
</operation>

<operation id="3317" st_id="53" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1545  %tmp_11_20_1_3 = fadd float %tmp_11_20_1_2, %tmp_10_20_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_1_3"/></StgValue>
</operation>

<operation id="3318" st_id="53" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1592  %tmp_11_21_1_3 = fadd float %tmp_11_21_1_2, %tmp_10_21_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_1_3"/></StgValue>
</operation>

<operation id="3319" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1643  %tmp_11_22_1_2 = fadd float %tmp_11_22_1_1, %tmp_10_22_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_1_2"/></StgValue>
</operation>

<operation id="3320" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1693  %tmp_11_23_1_2 = fadd float %tmp_11_23_1_1, %tmp_10_23_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_1_2"/></StgValue>
</operation>

<operation id="3321" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1747  %tmp_11_24_1_2 = fadd float %tmp_11_24_1_1, %tmp_10_24_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_1_2"/></StgValue>
</operation>

<operation id="3322" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1794  %tmp_11_25_1_2 = fadd float %tmp_11_25_1_1, %tmp_10_25_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_1_2"/></StgValue>
</operation>

<operation id="3323" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1805  %tmp_10_25_2_3 = fmul float %image_load_114, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_25_2_3"/></StgValue>
</operation>

<operation id="3324" st_id="53" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1841  %tmp_11_26_1_2 = fadd float %tmp_11_26_1_1, %tmp_10_26_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_1_2"/></StgValue>
</operation>

<operation id="3325" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1849  %tmp_10_26_2_2 = fmul float %image_load_114, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_26_2_2"/></StgValue>
</operation>

<operation id="3326" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1852  %tmp_10_26_2_3 = fmul float %image_load_118, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_26_2_3"/></StgValue>
</operation>

<operation id="3327" st_id="53" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1888  %tmp_11_27_1_2 = fadd float %tmp_11_27_1_1, %tmp_10_27_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_1_2"/></StgValue>
</operation>

<operation id="3328" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1894  %tmp_10_27_2_1 = fmul float %image_load_114, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_27_2_1"/></StgValue>
</operation>

<operation id="3329" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1896  %tmp_10_27_2_2 = fmul float %image_load_118, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_27_2_2"/></StgValue>
</operation>

<operation id="3330" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1899  %tmp_10_27_2_3 = fmul float %image_load_122, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_27_2_3"/></StgValue>
</operation>

<operation id="3331" st_id="53" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1935  %tmp_11_28_1_2 = fadd float %tmp_11_28_1_1, %tmp_10_28_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_1_2"/></StgValue>
</operation>

<operation id="3332" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1939  %tmp_10_28_2 = fmul float %image_load_114, %weight_load_24

]]></Node>
<StgValue><ssdm name="tmp_10_28_2"/></StgValue>
</operation>

<operation id="3333" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1941  %tmp_10_28_2_1 = fmul float %image_load_118, %weight_load_25

]]></Node>
<StgValue><ssdm name="tmp_10_28_2_1"/></StgValue>
</operation>

<operation id="3334" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1943  %tmp_10_28_2_2 = fmul float %image_load_122, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_28_2_2"/></StgValue>
</operation>

<operation id="3335" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1946  %tmp_10_28_2_3 = fmul float %image_load_126, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_28_2_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="3336" st_id="54" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:500  %tmp_11_0_2_1 = fadd float %tmp_11_0_2, %tmp_10_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_2_1"/></StgValue>
</operation>

<operation id="3337" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:534  %tmp_398 = or i10 %tmp_382, 8

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="3338" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:535  %tmp_399 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_398)

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="3339" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:536  %image_addr_35 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_399

]]></Node>
<StgValue><ssdm name="image_addr_35"/></StgValue>
</operation>

<operation id="3340" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:537  %tmp_400 = or i10 %tmp_382, 9

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="3341" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:538  %tmp_401 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_400)

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="3342" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:539  %image_addr_39 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_401

]]></Node>
<StgValue><ssdm name="image_addr_39"/></StgValue>
</operation>

<operation id="3343" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:608  %tmp_10_0_3 = fmul float %image_load_12, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_0_3"/></StgValue>
</operation>

<operation id="3344" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:612  %tmp_10_0_3_1 = fmul float %image_load_13, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_0_3_1"/></StgValue>
</operation>

<operation id="3345" st_id="54" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:616  %tmp_10_0_3_2 = fmul float %image_load_14, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_0_3_2"/></StgValue>
</operation>

<operation id="3346" st_id="54" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:620  %tmp_10_0_3_3 = fmul float %image_load_15, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_0_3_3"/></StgValue>
</operation>

<operation id="3347" st_id="54" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:656  %tmp_11_1_2_1 = fadd float %tmp_11_1_2, %tmp_10_1_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_2_1"/></StgValue>
</operation>

<operation id="3348" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:662  %tmp_10_1_3 = fmul float %image_load_13, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_1_3"/></StgValue>
</operation>

<operation id="3349" st_id="54" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:664  %tmp_10_1_3_1 = fmul float %image_load_14, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_1_3_1"/></StgValue>
</operation>

<operation id="3350" st_id="54" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:666  %tmp_10_1_3_2 = fmul float %image_load_15, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_1_3_2"/></StgValue>
</operation>

<operation id="3351" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:669  %tmp_10_1_3_3 = fmul float %image_load_19, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_1_3_3"/></StgValue>
</operation>

<operation id="3352" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:703  %tmp_11_2_2_1 = fadd float %tmp_11_2_2, %tmp_10_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_2_1"/></StgValue>
</operation>

<operation id="3353" st_id="54" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:709  %tmp_10_2_3 = fmul float %image_load_14, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_2_3"/></StgValue>
</operation>

<operation id="3354" st_id="54" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:711  %tmp_10_2_3_1 = fmul float %image_load_15, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_2_3_1"/></StgValue>
</operation>

<operation id="3355" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:713  %tmp_10_2_3_2 = fmul float %image_load_19, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_2_3_2"/></StgValue>
</operation>

<operation id="3356" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:716  %tmp_10_2_3_3 = fmul float %image_load_23, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_2_3_3"/></StgValue>
</operation>

<operation id="3357" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:750  %tmp_11_3_2_1 = fadd float %tmp_11_3_2, %tmp_10_3_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_2_1"/></StgValue>
</operation>

<operation id="3358" st_id="54" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:756  %tmp_10_3_3 = fmul float %image_load_15, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_3_3"/></StgValue>
</operation>

<operation id="3359" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:758  %tmp_10_3_3_1 = fmul float %image_load_19, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_3_3_1"/></StgValue>
</operation>

<operation id="3360" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:760  %tmp_10_3_3_2 = fmul float %image_load_23, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_3_3_2"/></StgValue>
</operation>

<operation id="3361" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:762  %image_load_27 = load float* %image_addr_27, align 4

]]></Node>
<StgValue><ssdm name="image_load_27"/></StgValue>
</operation>

<operation id="3362" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:795  %tmp_11_4_2 = fadd float %tmp_11_4_1_3, %tmp_10_4_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_2"/></StgValue>
</operation>

<operation id="3363" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:803  %tmp_10_4_3 = fmul float %image_load_19, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_4_3"/></StgValue>
</operation>

<operation id="3364" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:805  %tmp_10_4_3_1 = fmul float %image_load_23, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_4_3_1"/></StgValue>
</operation>

<operation id="3365" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:809  %image_load_31 = load float* %image_addr_31, align 4

]]></Node>
<StgValue><ssdm name="image_load_31"/></StgValue>
</operation>

<operation id="3366" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:842  %tmp_11_5_2 = fadd float %tmp_11_5_1_3, %tmp_10_5_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_2"/></StgValue>
</operation>

<operation id="3367" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:850  %tmp_10_5_3 = fmul float %image_load_23, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_5_3"/></StgValue>
</operation>

<operation id="3368" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:856  %image_load_35 = load float* %image_addr_35, align 4

]]></Node>
<StgValue><ssdm name="image_load_35"/></StgValue>
</operation>

<operation id="3369" st_id="54" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:889  %tmp_11_6_2 = fadd float %tmp_11_6_1_3, %tmp_10_6_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_2"/></StgValue>
</operation>

<operation id="3370" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:903  %image_load_39 = load float* %image_addr_39, align 4

]]></Node>
<StgValue><ssdm name="image_load_39"/></StgValue>
</operation>

<operation id="3371" st_id="54" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:936  %tmp_11_7_2 = fadd float %tmp_11_7_1_3, %tmp_10_7_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_2"/></StgValue>
</operation>

<operation id="3372" st_id="54" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:983  %tmp_11_8_2 = fadd float %tmp_11_8_1_3, %tmp_10_8_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_2"/></StgValue>
</operation>

<operation id="3373" st_id="54" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1030  %tmp_11_9_2 = fadd float %tmp_11_9_1_3, %tmp_10_9_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_2"/></StgValue>
</operation>

<operation id="3374" st_id="54" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1077  %tmp_11_10_2 = fadd float %tmp_11_10_1_3, %tmp_10_10_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_2"/></StgValue>
</operation>

<operation id="3375" st_id="54" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1124  %tmp_11_11_2 = fadd float %tmp_11_11_1_3, %tmp_10_11_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_2"/></StgValue>
</operation>

<operation id="3376" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1171  %tmp_11_12_2 = fadd float %tmp_11_12_1_3, %tmp_10_12_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_2"/></StgValue>
</operation>

<operation id="3377" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1218  %tmp_11_13_2 = fadd float %tmp_11_13_1_3, %tmp_10_13_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_2"/></StgValue>
</operation>

<operation id="3378" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1263  %tmp_11_14_1_3 = fadd float %tmp_11_14_1_2, %tmp_10_14_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_1_3"/></StgValue>
</operation>

<operation id="3379" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1310  %tmp_11_15_1_3 = fadd float %tmp_11_15_1_2, %tmp_10_15_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_1_3"/></StgValue>
</operation>

<operation id="3380" st_id="54" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1357  %tmp_11_16_1_3 = fadd float %tmp_11_16_1_2, %tmp_10_16_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_1_3"/></StgValue>
</operation>

<operation id="3381" st_id="54" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1404  %tmp_11_17_1_3 = fadd float %tmp_11_17_1_2, %tmp_10_17_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_1_3"/></StgValue>
</operation>

<operation id="3382" st_id="54" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1451  %tmp_11_18_1_3 = fadd float %tmp_11_18_1_2, %tmp_10_18_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_1_3"/></StgValue>
</operation>

<operation id="3383" st_id="54" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1498  %tmp_11_19_1_3 = fadd float %tmp_11_19_1_2, %tmp_10_19_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_1_3"/></StgValue>
</operation>

<operation id="3384" st_id="54" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1545  %tmp_11_20_1_3 = fadd float %tmp_11_20_1_2, %tmp_10_20_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_1_3"/></StgValue>
</operation>

<operation id="3385" st_id="54" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1592  %tmp_11_21_1_3 = fadd float %tmp_11_21_1_2, %tmp_10_21_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_1_3"/></StgValue>
</operation>

<operation id="3386" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1647  %tmp_11_22_1_3 = fadd float %tmp_11_22_1_2, %tmp_10_22_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_1_3"/></StgValue>
</operation>

<operation id="3387" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1696  %tmp_11_23_1_3 = fadd float %tmp_11_23_1_2, %tmp_10_23_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_1_3"/></StgValue>
</operation>

<operation id="3388" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1747  %tmp_11_24_1_2 = fadd float %tmp_11_24_1_1, %tmp_10_24_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_1_2"/></StgValue>
</operation>

<operation id="3389" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1794  %tmp_11_25_1_2 = fadd float %tmp_11_25_1_1, %tmp_10_25_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_1_2"/></StgValue>
</operation>

<operation id="3390" st_id="54" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1841  %tmp_11_26_1_2 = fadd float %tmp_11_26_1_1, %tmp_10_26_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_1_2"/></StgValue>
</operation>

<operation id="3391" st_id="54" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1888  %tmp_11_27_1_2 = fadd float %tmp_11_27_1_1, %tmp_10_27_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_1_2"/></StgValue>
</operation>

<operation id="3392" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1899  %tmp_10_27_2_3 = fmul float %image_load_122, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_27_2_3"/></StgValue>
</operation>

<operation id="3393" st_id="54" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1935  %tmp_11_28_1_2 = fadd float %tmp_11_28_1_1, %tmp_10_28_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_1_2"/></StgValue>
</operation>

<operation id="3394" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1943  %tmp_10_28_2_2 = fmul float %image_load_122, %weight_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_28_2_2"/></StgValue>
</operation>

<operation id="3395" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1946  %tmp_10_28_2_3 = fmul float %image_load_126, %weight_load_27

]]></Node>
<StgValue><ssdm name="tmp_10_28_2_3"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="3396" st_id="55" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:500  %tmp_11_0_2_1 = fadd float %tmp_11_0_2, %tmp_10_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_2_1"/></StgValue>
</operation>

<operation id="3397" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:540  %tmp_402 = or i10 %tmp_382, 10

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="3398" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:541  %tmp_403 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_402)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="3399" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:542  %image_addr_43 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_403

]]></Node>
<StgValue><ssdm name="image_addr_43"/></StgValue>
</operation>

<operation id="3400" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:543  %tmp_404 = or i10 %tmp_382, 11

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="3401" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:544  %tmp_405 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_404)

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="3402" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:545  %image_addr_47 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_405

]]></Node>
<StgValue><ssdm name="image_addr_47"/></StgValue>
</operation>

<operation id="3403" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:608  %tmp_10_0_3 = fmul float %image_load_12, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_0_3"/></StgValue>
</operation>

<operation id="3404" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:612  %tmp_10_0_3_1 = fmul float %image_load_13, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_0_3_1"/></StgValue>
</operation>

<operation id="3405" st_id="55" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:616  %tmp_10_0_3_2 = fmul float %image_load_14, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_0_3_2"/></StgValue>
</operation>

<operation id="3406" st_id="55" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:620  %tmp_10_0_3_3 = fmul float %image_load_15, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_0_3_3"/></StgValue>
</operation>

<operation id="3407" st_id="55" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:656  %tmp_11_1_2_1 = fadd float %tmp_11_1_2, %tmp_10_1_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_2_1"/></StgValue>
</operation>

<operation id="3408" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:662  %tmp_10_1_3 = fmul float %image_load_13, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_1_3"/></StgValue>
</operation>

<operation id="3409" st_id="55" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:664  %tmp_10_1_3_1 = fmul float %image_load_14, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_1_3_1"/></StgValue>
</operation>

<operation id="3410" st_id="55" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:666  %tmp_10_1_3_2 = fmul float %image_load_15, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_1_3_2"/></StgValue>
</operation>

<operation id="3411" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:669  %tmp_10_1_3_3 = fmul float %image_load_19, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_1_3_3"/></StgValue>
</operation>

<operation id="3412" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:703  %tmp_11_2_2_1 = fadd float %tmp_11_2_2, %tmp_10_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_2_1"/></StgValue>
</operation>

<operation id="3413" st_id="55" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:709  %tmp_10_2_3 = fmul float %image_load_14, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_2_3"/></StgValue>
</operation>

<operation id="3414" st_id="55" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:711  %tmp_10_2_3_1 = fmul float %image_load_15, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_2_3_1"/></StgValue>
</operation>

<operation id="3415" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:713  %tmp_10_2_3_2 = fmul float %image_load_19, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_2_3_2"/></StgValue>
</operation>

<operation id="3416" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:716  %tmp_10_2_3_3 = fmul float %image_load_23, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_2_3_3"/></StgValue>
</operation>

<operation id="3417" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:750  %tmp_11_3_2_1 = fadd float %tmp_11_3_2, %tmp_10_3_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_2_1"/></StgValue>
</operation>

<operation id="3418" st_id="55" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:756  %tmp_10_3_3 = fmul float %image_load_15, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_3_3"/></StgValue>
</operation>

<operation id="3419" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:758  %tmp_10_3_3_1 = fmul float %image_load_19, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_3_3_1"/></StgValue>
</operation>

<operation id="3420" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:760  %tmp_10_3_3_2 = fmul float %image_load_23, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_3_3_2"/></StgValue>
</operation>

<operation id="3421" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:763  %tmp_10_3_3_3 = fmul float %image_load_27, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_3_3_3"/></StgValue>
</operation>

<operation id="3422" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:797  %tmp_11_4_2_1 = fadd float %tmp_11_4_2, %tmp_10_4_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_2_1"/></StgValue>
</operation>

<operation id="3423" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:803  %tmp_10_4_3 = fmul float %image_load_19, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_4_3"/></StgValue>
</operation>

<operation id="3424" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:805  %tmp_10_4_3_1 = fmul float %image_load_23, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_4_3_1"/></StgValue>
</operation>

<operation id="3425" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:807  %tmp_10_4_3_2 = fmul float %image_load_27, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_4_3_2"/></StgValue>
</operation>

<operation id="3426" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:810  %tmp_10_4_3_3 = fmul float %image_load_31, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_4_3_3"/></StgValue>
</operation>

<operation id="3427" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:844  %tmp_11_5_2_1 = fadd float %tmp_11_5_2, %tmp_10_5_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_2_1"/></StgValue>
</operation>

<operation id="3428" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:850  %tmp_10_5_3 = fmul float %image_load_23, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_5_3"/></StgValue>
</operation>

<operation id="3429" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:852  %tmp_10_5_3_1 = fmul float %image_load_27, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_5_3_1"/></StgValue>
</operation>

<operation id="3430" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:854  %tmp_10_5_3_2 = fmul float %image_load_31, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_5_3_2"/></StgValue>
</operation>

<operation id="3431" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:856  %image_load_35 = load float* %image_addr_35, align 4

]]></Node>
<StgValue><ssdm name="image_load_35"/></StgValue>
</operation>

<operation id="3432" st_id="55" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:889  %tmp_11_6_2 = fadd float %tmp_11_6_1_3, %tmp_10_6_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_2"/></StgValue>
</operation>

<operation id="3433" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:897  %tmp_10_6_3 = fmul float %image_load_27, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_6_3"/></StgValue>
</operation>

<operation id="3434" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:899  %tmp_10_6_3_1 = fmul float %image_load_31, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_6_3_1"/></StgValue>
</operation>

<operation id="3435" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:903  %image_load_39 = load float* %image_addr_39, align 4

]]></Node>
<StgValue><ssdm name="image_load_39"/></StgValue>
</operation>

<operation id="3436" st_id="55" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:936  %tmp_11_7_2 = fadd float %tmp_11_7_1_3, %tmp_10_7_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_2"/></StgValue>
</operation>

<operation id="3437" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:944  %tmp_10_7_3 = fmul float %image_load_31, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_7_3"/></StgValue>
</operation>

<operation id="3438" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:950  %image_load_43 = load float* %image_addr_43, align 4

]]></Node>
<StgValue><ssdm name="image_load_43"/></StgValue>
</operation>

<operation id="3439" st_id="55" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:983  %tmp_11_8_2 = fadd float %tmp_11_8_1_3, %tmp_10_8_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_2"/></StgValue>
</operation>

<operation id="3440" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:997  %image_load_47 = load float* %image_addr_47, align 4

]]></Node>
<StgValue><ssdm name="image_load_47"/></StgValue>
</operation>

<operation id="3441" st_id="55" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1030  %tmp_11_9_2 = fadd float %tmp_11_9_1_3, %tmp_10_9_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_2"/></StgValue>
</operation>

<operation id="3442" st_id="55" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1077  %tmp_11_10_2 = fadd float %tmp_11_10_1_3, %tmp_10_10_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_2"/></StgValue>
</operation>

<operation id="3443" st_id="55" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1124  %tmp_11_11_2 = fadd float %tmp_11_11_1_3, %tmp_10_11_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_2"/></StgValue>
</operation>

<operation id="3444" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1171  %tmp_11_12_2 = fadd float %tmp_11_12_1_3, %tmp_10_12_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_2"/></StgValue>
</operation>

<operation id="3445" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1218  %tmp_11_13_2 = fadd float %tmp_11_13_1_3, %tmp_10_13_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_2"/></StgValue>
</operation>

<operation id="3446" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1265  %tmp_11_14_2 = fadd float %tmp_11_14_1_3, %tmp_10_14_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_2"/></StgValue>
</operation>

<operation id="3447" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1312  %tmp_11_15_2 = fadd float %tmp_11_15_1_3, %tmp_10_15_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_2"/></StgValue>
</operation>

<operation id="3448" st_id="55" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1357  %tmp_11_16_1_3 = fadd float %tmp_11_16_1_2, %tmp_10_16_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_1_3"/></StgValue>
</operation>

<operation id="3449" st_id="55" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1404  %tmp_11_17_1_3 = fadd float %tmp_11_17_1_2, %tmp_10_17_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_1_3"/></StgValue>
</operation>

<operation id="3450" st_id="55" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1451  %tmp_11_18_1_3 = fadd float %tmp_11_18_1_2, %tmp_10_18_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_1_3"/></StgValue>
</operation>

<operation id="3451" st_id="55" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1498  %tmp_11_19_1_3 = fadd float %tmp_11_19_1_2, %tmp_10_19_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_1_3"/></StgValue>
</operation>

<operation id="3452" st_id="55" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1545  %tmp_11_20_1_3 = fadd float %tmp_11_20_1_2, %tmp_10_20_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_1_3"/></StgValue>
</operation>

<operation id="3453" st_id="55" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1592  %tmp_11_21_1_3 = fadd float %tmp_11_21_1_2, %tmp_10_21_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_1_3"/></StgValue>
</operation>

<operation id="3454" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1647  %tmp_11_22_1_3 = fadd float %tmp_11_22_1_2, %tmp_10_22_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_1_3"/></StgValue>
</operation>

<operation id="3455" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1696  %tmp_11_23_1_3 = fadd float %tmp_11_23_1_2, %tmp_10_23_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_1_3"/></StgValue>
</operation>

<operation id="3456" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1750  %tmp_11_24_1_3 = fadd float %tmp_11_24_1_2, %tmp_10_24_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_1_3"/></StgValue>
</operation>

<operation id="3457" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1797  %tmp_11_25_1_3 = fadd float %tmp_11_25_1_2, %tmp_10_25_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_1_3"/></StgValue>
</operation>

<operation id="3458" st_id="55" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1841  %tmp_11_26_1_2 = fadd float %tmp_11_26_1_1, %tmp_10_26_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_1_2"/></StgValue>
</operation>

<operation id="3459" st_id="55" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1888  %tmp_11_27_1_2 = fadd float %tmp_11_27_1_1, %tmp_10_27_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_1_2"/></StgValue>
</operation>

<operation id="3460" st_id="55" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1935  %tmp_11_28_1_2 = fadd float %tmp_11_28_1_1, %tmp_10_28_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_1_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="3461" st_id="56" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:500  %tmp_11_0_2_1 = fadd float %tmp_11_0_2, %tmp_10_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_2_1"/></StgValue>
</operation>

<operation id="3462" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:546  %tmp_406 = or i10 %tmp_382, 12

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="3463" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:547  %tmp_407 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_406)

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="3464" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:548  %image_addr_51 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_407

]]></Node>
<StgValue><ssdm name="image_addr_51"/></StgValue>
</operation>

<operation id="3465" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:549  %tmp_408 = or i10 %tmp_382, 13

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="3466" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:550  %tmp_409 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_408)

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="3467" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:551  %image_addr_55 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_409

]]></Node>
<StgValue><ssdm name="image_addr_55"/></StgValue>
</operation>

<operation id="3468" st_id="56" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:616  %tmp_10_0_3_2 = fmul float %image_load_14, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_0_3_2"/></StgValue>
</operation>

<operation id="3469" st_id="56" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:620  %tmp_10_0_3_3 = fmul float %image_load_15, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_0_3_3"/></StgValue>
</operation>

<operation id="3470" st_id="56" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:656  %tmp_11_1_2_1 = fadd float %tmp_11_1_2, %tmp_10_1_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_2_1"/></StgValue>
</operation>

<operation id="3471" st_id="56" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:664  %tmp_10_1_3_1 = fmul float %image_load_14, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_1_3_1"/></StgValue>
</operation>

<operation id="3472" st_id="56" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:666  %tmp_10_1_3_2 = fmul float %image_load_15, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_1_3_2"/></StgValue>
</operation>

<operation id="3473" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:669  %tmp_10_1_3_3 = fmul float %image_load_19, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_1_3_3"/></StgValue>
</operation>

<operation id="3474" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:703  %tmp_11_2_2_1 = fadd float %tmp_11_2_2, %tmp_10_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_2_1"/></StgValue>
</operation>

<operation id="3475" st_id="56" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:709  %tmp_10_2_3 = fmul float %image_load_14, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_2_3"/></StgValue>
</operation>

<operation id="3476" st_id="56" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:711  %tmp_10_2_3_1 = fmul float %image_load_15, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_2_3_1"/></StgValue>
</operation>

<operation id="3477" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:713  %tmp_10_2_3_2 = fmul float %image_load_19, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_2_3_2"/></StgValue>
</operation>

<operation id="3478" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:716  %tmp_10_2_3_3 = fmul float %image_load_23, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_2_3_3"/></StgValue>
</operation>

<operation id="3479" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:750  %tmp_11_3_2_1 = fadd float %tmp_11_3_2, %tmp_10_3_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_2_1"/></StgValue>
</operation>

<operation id="3480" st_id="56" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:756  %tmp_10_3_3 = fmul float %image_load_15, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_3_3"/></StgValue>
</operation>

<operation id="3481" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:758  %tmp_10_3_3_1 = fmul float %image_load_19, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_3_3_1"/></StgValue>
</operation>

<operation id="3482" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:760  %tmp_10_3_3_2 = fmul float %image_load_23, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_3_3_2"/></StgValue>
</operation>

<operation id="3483" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:763  %tmp_10_3_3_3 = fmul float %image_load_27, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_3_3_3"/></StgValue>
</operation>

<operation id="3484" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:797  %tmp_11_4_2_1 = fadd float %tmp_11_4_2, %tmp_10_4_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_2_1"/></StgValue>
</operation>

<operation id="3485" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:803  %tmp_10_4_3 = fmul float %image_load_19, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_4_3"/></StgValue>
</operation>

<operation id="3486" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:805  %tmp_10_4_3_1 = fmul float %image_load_23, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_4_3_1"/></StgValue>
</operation>

<operation id="3487" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:807  %tmp_10_4_3_2 = fmul float %image_load_27, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_4_3_2"/></StgValue>
</operation>

<operation id="3488" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:810  %tmp_10_4_3_3 = fmul float %image_load_31, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_4_3_3"/></StgValue>
</operation>

<operation id="3489" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:844  %tmp_11_5_2_1 = fadd float %tmp_11_5_2, %tmp_10_5_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_2_1"/></StgValue>
</operation>

<operation id="3490" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:850  %tmp_10_5_3 = fmul float %image_load_23, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_5_3"/></StgValue>
</operation>

<operation id="3491" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:852  %tmp_10_5_3_1 = fmul float %image_load_27, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_5_3_1"/></StgValue>
</operation>

<operation id="3492" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:854  %tmp_10_5_3_2 = fmul float %image_load_31, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_5_3_2"/></StgValue>
</operation>

<operation id="3493" st_id="56" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:857  %tmp_10_5_3_3 = fmul float %image_load_35, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_5_3_3"/></StgValue>
</operation>

<operation id="3494" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:891  %tmp_11_6_2_1 = fadd float %tmp_11_6_2, %tmp_10_6_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_2_1"/></StgValue>
</operation>

<operation id="3495" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:897  %tmp_10_6_3 = fmul float %image_load_27, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_6_3"/></StgValue>
</operation>

<operation id="3496" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:899  %tmp_10_6_3_1 = fmul float %image_load_31, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_6_3_1"/></StgValue>
</operation>

<operation id="3497" st_id="56" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:901  %tmp_10_6_3_2 = fmul float %image_load_35, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_6_3_2"/></StgValue>
</operation>

<operation id="3498" st_id="56" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:904  %tmp_10_6_3_3 = fmul float %image_load_39, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_6_3_3"/></StgValue>
</operation>

<operation id="3499" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:938  %tmp_11_7_2_1 = fadd float %tmp_11_7_2, %tmp_10_7_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_2_1"/></StgValue>
</operation>

<operation id="3500" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:944  %tmp_10_7_3 = fmul float %image_load_31, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_7_3"/></StgValue>
</operation>

<operation id="3501" st_id="56" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:946  %tmp_10_7_3_1 = fmul float %image_load_35, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_7_3_1"/></StgValue>
</operation>

<operation id="3502" st_id="56" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:948  %tmp_10_7_3_2 = fmul float %image_load_39, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_7_3_2"/></StgValue>
</operation>

<operation id="3503" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:950  %image_load_43 = load float* %image_addr_43, align 4

]]></Node>
<StgValue><ssdm name="image_load_43"/></StgValue>
</operation>

<operation id="3504" st_id="56" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:983  %tmp_11_8_2 = fadd float %tmp_11_8_1_3, %tmp_10_8_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_2"/></StgValue>
</operation>

<operation id="3505" st_id="56" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:991  %tmp_10_8_3 = fmul float %image_load_35, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_8_3"/></StgValue>
</operation>

<operation id="3506" st_id="56" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:993  %tmp_10_8_3_1 = fmul float %image_load_39, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_8_3_1"/></StgValue>
</operation>

<operation id="3507" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:997  %image_load_47 = load float* %image_addr_47, align 4

]]></Node>
<StgValue><ssdm name="image_load_47"/></StgValue>
</operation>

<operation id="3508" st_id="56" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1030  %tmp_11_9_2 = fadd float %tmp_11_9_1_3, %tmp_10_9_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_2"/></StgValue>
</operation>

<operation id="3509" st_id="56" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1038  %tmp_10_9_3 = fmul float %image_load_39, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_9_3"/></StgValue>
</operation>

<operation id="3510" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1044  %image_load_51 = load float* %image_addr_51, align 4

]]></Node>
<StgValue><ssdm name="image_load_51"/></StgValue>
</operation>

<operation id="3511" st_id="56" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1077  %tmp_11_10_2 = fadd float %tmp_11_10_1_3, %tmp_10_10_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_2"/></StgValue>
</operation>

<operation id="3512" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1091  %image_load_55 = load float* %image_addr_55, align 4

]]></Node>
<StgValue><ssdm name="image_load_55"/></StgValue>
</operation>

<operation id="3513" st_id="56" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1124  %tmp_11_11_2 = fadd float %tmp_11_11_1_3, %tmp_10_11_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_2"/></StgValue>
</operation>

<operation id="3514" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1171  %tmp_11_12_2 = fadd float %tmp_11_12_1_3, %tmp_10_12_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_2"/></StgValue>
</operation>

<operation id="3515" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1218  %tmp_11_13_2 = fadd float %tmp_11_13_1_3, %tmp_10_13_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_2"/></StgValue>
</operation>

<operation id="3516" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1265  %tmp_11_14_2 = fadd float %tmp_11_14_1_3, %tmp_10_14_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_2"/></StgValue>
</operation>

<operation id="3517" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1312  %tmp_11_15_2 = fadd float %tmp_11_15_1_3, %tmp_10_15_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_2"/></StgValue>
</operation>

<operation id="3518" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1359  %tmp_11_16_2 = fadd float %tmp_11_16_1_3, %tmp_10_16_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_2"/></StgValue>
</operation>

<operation id="3519" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1406  %tmp_11_17_2 = fadd float %tmp_11_17_1_3, %tmp_10_17_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_2"/></StgValue>
</operation>

<operation id="3520" st_id="56" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1451  %tmp_11_18_1_3 = fadd float %tmp_11_18_1_2, %tmp_10_18_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_1_3"/></StgValue>
</operation>

<operation id="3521" st_id="56" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1498  %tmp_11_19_1_3 = fadd float %tmp_11_19_1_2, %tmp_10_19_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_1_3"/></StgValue>
</operation>

<operation id="3522" st_id="56" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1545  %tmp_11_20_1_3 = fadd float %tmp_11_20_1_2, %tmp_10_20_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_1_3"/></StgValue>
</operation>

<operation id="3523" st_id="56" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1592  %tmp_11_21_1_3 = fadd float %tmp_11_21_1_2, %tmp_10_21_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_1_3"/></StgValue>
</operation>

<operation id="3524" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1647  %tmp_11_22_1_3 = fadd float %tmp_11_22_1_2, %tmp_10_22_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_1_3"/></StgValue>
</operation>

<operation id="3525" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1696  %tmp_11_23_1_3 = fadd float %tmp_11_23_1_2, %tmp_10_23_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_1_3"/></StgValue>
</operation>

<operation id="3526" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1750  %tmp_11_24_1_3 = fadd float %tmp_11_24_1_2, %tmp_10_24_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_1_3"/></StgValue>
</operation>

<operation id="3527" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1797  %tmp_11_25_1_3 = fadd float %tmp_11_25_1_2, %tmp_10_25_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_1_3"/></StgValue>
</operation>

<operation id="3528" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1844  %tmp_11_26_1_3 = fadd float %tmp_11_26_1_2, %tmp_10_26_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_1_3"/></StgValue>
</operation>

<operation id="3529" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1891  %tmp_11_27_1_3 = fadd float %tmp_11_27_1_2, %tmp_10_27_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_1_3"/></StgValue>
</operation>

<operation id="3530" st_id="56" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1935  %tmp_11_28_1_2 = fadd float %tmp_11_28_1_1, %tmp_10_28_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_1_2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="3531" st_id="57" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:500  %tmp_11_0_2_1 = fadd float %tmp_11_0_2, %tmp_10_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_2_1"/></StgValue>
</operation>

<operation id="3532" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:552  %tmp_410 = or i10 %tmp_382, 14

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="3533" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:553  %tmp_411 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_410)

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="3534" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:554  %image_addr_59 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_411

]]></Node>
<StgValue><ssdm name="image_addr_59"/></StgValue>
</operation>

<operation id="3535" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:555  %tmp_412 = or i10 %tmp_382, 15

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="3536" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:556  %tmp_413 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_412)

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="3537" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:557  %image_addr_63 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_413

]]></Node>
<StgValue><ssdm name="image_addr_63"/></StgValue>
</operation>

<operation id="3538" st_id="57" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:656  %tmp_11_1_2_1 = fadd float %tmp_11_1_2, %tmp_10_1_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_2_1"/></StgValue>
</operation>

<operation id="3539" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:669  %tmp_10_1_3_3 = fmul float %image_load_19, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_1_3_3"/></StgValue>
</operation>

<operation id="3540" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:703  %tmp_11_2_2_1 = fadd float %tmp_11_2_2, %tmp_10_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_2_1"/></StgValue>
</operation>

<operation id="3541" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:713  %tmp_10_2_3_2 = fmul float %image_load_19, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_2_3_2"/></StgValue>
</operation>

<operation id="3542" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:716  %tmp_10_2_3_3 = fmul float %image_load_23, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_2_3_3"/></StgValue>
</operation>

<operation id="3543" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:750  %tmp_11_3_2_1 = fadd float %tmp_11_3_2, %tmp_10_3_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_2_1"/></StgValue>
</operation>

<operation id="3544" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:758  %tmp_10_3_3_1 = fmul float %image_load_19, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_3_3_1"/></StgValue>
</operation>

<operation id="3545" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:760  %tmp_10_3_3_2 = fmul float %image_load_23, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_3_3_2"/></StgValue>
</operation>

<operation id="3546" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:763  %tmp_10_3_3_3 = fmul float %image_load_27, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_3_3_3"/></StgValue>
</operation>

<operation id="3547" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:797  %tmp_11_4_2_1 = fadd float %tmp_11_4_2, %tmp_10_4_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_2_1"/></StgValue>
</operation>

<operation id="3548" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:803  %tmp_10_4_3 = fmul float %image_load_19, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_4_3"/></StgValue>
</operation>

<operation id="3549" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:805  %tmp_10_4_3_1 = fmul float %image_load_23, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_4_3_1"/></StgValue>
</operation>

<operation id="3550" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:807  %tmp_10_4_3_2 = fmul float %image_load_27, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_4_3_2"/></StgValue>
</operation>

<operation id="3551" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:810  %tmp_10_4_3_3 = fmul float %image_load_31, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_4_3_3"/></StgValue>
</operation>

<operation id="3552" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:844  %tmp_11_5_2_1 = fadd float %tmp_11_5_2, %tmp_10_5_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_2_1"/></StgValue>
</operation>

<operation id="3553" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:850  %tmp_10_5_3 = fmul float %image_load_23, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_5_3"/></StgValue>
</operation>

<operation id="3554" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:852  %tmp_10_5_3_1 = fmul float %image_load_27, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_5_3_1"/></StgValue>
</operation>

<operation id="3555" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:854  %tmp_10_5_3_2 = fmul float %image_load_31, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_5_3_2"/></StgValue>
</operation>

<operation id="3556" st_id="57" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:857  %tmp_10_5_3_3 = fmul float %image_load_35, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_5_3_3"/></StgValue>
</operation>

<operation id="3557" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:891  %tmp_11_6_2_1 = fadd float %tmp_11_6_2, %tmp_10_6_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_2_1"/></StgValue>
</operation>

<operation id="3558" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:897  %tmp_10_6_3 = fmul float %image_load_27, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_6_3"/></StgValue>
</operation>

<operation id="3559" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:899  %tmp_10_6_3_1 = fmul float %image_load_31, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_6_3_1"/></StgValue>
</operation>

<operation id="3560" st_id="57" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:901  %tmp_10_6_3_2 = fmul float %image_load_35, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_6_3_2"/></StgValue>
</operation>

<operation id="3561" st_id="57" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:904  %tmp_10_6_3_3 = fmul float %image_load_39, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_6_3_3"/></StgValue>
</operation>

<operation id="3562" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:938  %tmp_11_7_2_1 = fadd float %tmp_11_7_2, %tmp_10_7_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_2_1"/></StgValue>
</operation>

<operation id="3563" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:944  %tmp_10_7_3 = fmul float %image_load_31, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_7_3"/></StgValue>
</operation>

<operation id="3564" st_id="57" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:946  %tmp_10_7_3_1 = fmul float %image_load_35, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_7_3_1"/></StgValue>
</operation>

<operation id="3565" st_id="57" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:948  %tmp_10_7_3_2 = fmul float %image_load_39, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_7_3_2"/></StgValue>
</operation>

<operation id="3566" st_id="57" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:951  %tmp_10_7_3_3 = fmul float %image_load_43, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_7_3_3"/></StgValue>
</operation>

<operation id="3567" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:985  %tmp_11_8_2_1 = fadd float %tmp_11_8_2, %tmp_10_8_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_2_1"/></StgValue>
</operation>

<operation id="3568" st_id="57" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:991  %tmp_10_8_3 = fmul float %image_load_35, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_8_3"/></StgValue>
</operation>

<operation id="3569" st_id="57" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:993  %tmp_10_8_3_1 = fmul float %image_load_39, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_8_3_1"/></StgValue>
</operation>

<operation id="3570" st_id="57" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:995  %tmp_10_8_3_2 = fmul float %image_load_43, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_8_3_2"/></StgValue>
</operation>

<operation id="3571" st_id="57" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:998  %tmp_10_8_3_3 = fmul float %image_load_47, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_8_3_3"/></StgValue>
</operation>

<operation id="3572" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1032  %tmp_11_9_2_1 = fadd float %tmp_11_9_2, %tmp_10_9_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_2_1"/></StgValue>
</operation>

<operation id="3573" st_id="57" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1038  %tmp_10_9_3 = fmul float %image_load_39, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_9_3"/></StgValue>
</operation>

<operation id="3574" st_id="57" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1040  %tmp_10_9_3_1 = fmul float %image_load_43, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_9_3_1"/></StgValue>
</operation>

<operation id="3575" st_id="57" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1042  %tmp_10_9_3_2 = fmul float %image_load_47, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_9_3_2"/></StgValue>
</operation>

<operation id="3576" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1044  %image_load_51 = load float* %image_addr_51, align 4

]]></Node>
<StgValue><ssdm name="image_load_51"/></StgValue>
</operation>

<operation id="3577" st_id="57" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1077  %tmp_11_10_2 = fadd float %tmp_11_10_1_3, %tmp_10_10_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_2"/></StgValue>
</operation>

<operation id="3578" st_id="57" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1085  %tmp_10_10_3 = fmul float %image_load_43, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_10_3"/></StgValue>
</operation>

<operation id="3579" st_id="57" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1087  %tmp_10_10_3_1 = fmul float %image_load_47, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_10_3_1"/></StgValue>
</operation>

<operation id="3580" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1091  %image_load_55 = load float* %image_addr_55, align 4

]]></Node>
<StgValue><ssdm name="image_load_55"/></StgValue>
</operation>

<operation id="3581" st_id="57" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1124  %tmp_11_11_2 = fadd float %tmp_11_11_1_3, %tmp_10_11_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_2"/></StgValue>
</operation>

<operation id="3582" st_id="57" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1132  %tmp_10_11_3 = fmul float %image_load_47, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_11_3"/></StgValue>
</operation>

<operation id="3583" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1138  %image_load_59 = load float* %image_addr_59, align 4

]]></Node>
<StgValue><ssdm name="image_load_59"/></StgValue>
</operation>

<operation id="3584" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1171  %tmp_11_12_2 = fadd float %tmp_11_12_1_3, %tmp_10_12_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_2"/></StgValue>
</operation>

<operation id="3585" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1185  %image_load_63 = load float* %image_addr_63, align 4

]]></Node>
<StgValue><ssdm name="image_load_63"/></StgValue>
</operation>

<operation id="3586" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1218  %tmp_11_13_2 = fadd float %tmp_11_13_1_3, %tmp_10_13_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_2"/></StgValue>
</operation>

<operation id="3587" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1265  %tmp_11_14_2 = fadd float %tmp_11_14_1_3, %tmp_10_14_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_2"/></StgValue>
</operation>

<operation id="3588" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1312  %tmp_11_15_2 = fadd float %tmp_11_15_1_3, %tmp_10_15_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_2"/></StgValue>
</operation>

<operation id="3589" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1359  %tmp_11_16_2 = fadd float %tmp_11_16_1_3, %tmp_10_16_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_2"/></StgValue>
</operation>

<operation id="3590" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1406  %tmp_11_17_2 = fadd float %tmp_11_17_1_3, %tmp_10_17_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_2"/></StgValue>
</operation>

<operation id="3591" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1453  %tmp_11_18_2 = fadd float %tmp_11_18_1_3, %tmp_10_18_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_2"/></StgValue>
</operation>

<operation id="3592" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1500  %tmp_11_19_2 = fadd float %tmp_11_19_1_3, %tmp_10_19_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_2"/></StgValue>
</operation>

<operation id="3593" st_id="57" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1545  %tmp_11_20_1_3 = fadd float %tmp_11_20_1_2, %tmp_10_20_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_1_3"/></StgValue>
</operation>

<operation id="3594" st_id="57" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1592  %tmp_11_21_1_3 = fadd float %tmp_11_21_1_2, %tmp_10_21_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_1_3"/></StgValue>
</operation>

<operation id="3595" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1647  %tmp_11_22_1_3 = fadd float %tmp_11_22_1_2, %tmp_10_22_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_1_3"/></StgValue>
</operation>

<operation id="3596" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1696  %tmp_11_23_1_3 = fadd float %tmp_11_23_1_2, %tmp_10_23_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_1_3"/></StgValue>
</operation>

<operation id="3597" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1750  %tmp_11_24_1_3 = fadd float %tmp_11_24_1_2, %tmp_10_24_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_1_3"/></StgValue>
</operation>

<operation id="3598" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1797  %tmp_11_25_1_3 = fadd float %tmp_11_25_1_2, %tmp_10_25_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_1_3"/></StgValue>
</operation>

<operation id="3599" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1844  %tmp_11_26_1_3 = fadd float %tmp_11_26_1_2, %tmp_10_26_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_1_3"/></StgValue>
</operation>

<operation id="3600" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1891  %tmp_11_27_1_3 = fadd float %tmp_11_27_1_2, %tmp_10_27_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_1_3"/></StgValue>
</operation>

<operation id="3601" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1938  %tmp_11_28_1_3 = fadd float %tmp_11_28_1_2, %tmp_10_28_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_1_3"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="3602" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:504  %tmp_11_0_2_2 = fadd float %tmp_11_0_2_1, %tmp_10_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_2_2"/></StgValue>
</operation>

<operation id="3603" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:558  %tmp_414 = or i10 %tmp_382, 16

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="3604" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:559  %tmp_415 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_414)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="3605" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:560  %image_addr_67 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_415

]]></Node>
<StgValue><ssdm name="image_addr_67"/></StgValue>
</operation>

<operation id="3606" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:561  %tmp_416 = or i10 %tmp_382, 17

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="3607" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:562  %tmp_417 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_416)

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="3608" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:563  %image_addr_71 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_417

]]></Node>
<StgValue><ssdm name="image_addr_71"/></StgValue>
</operation>

<operation id="3609" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:658  %tmp_11_1_2_2 = fadd float %tmp_11_1_2_1, %tmp_10_1_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_2_2"/></StgValue>
</operation>

<operation id="3610" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:703  %tmp_11_2_2_1 = fadd float %tmp_11_2_2, %tmp_10_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_2_1"/></StgValue>
</operation>

<operation id="3611" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:750  %tmp_11_3_2_1 = fadd float %tmp_11_3_2, %tmp_10_3_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_2_1"/></StgValue>
</operation>

<operation id="3612" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:763  %tmp_10_3_3_3 = fmul float %image_load_27, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_3_3_3"/></StgValue>
</operation>

<operation id="3613" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:797  %tmp_11_4_2_1 = fadd float %tmp_11_4_2, %tmp_10_4_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_2_1"/></StgValue>
</operation>

<operation id="3614" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:807  %tmp_10_4_3_2 = fmul float %image_load_27, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_4_3_2"/></StgValue>
</operation>

<operation id="3615" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:810  %tmp_10_4_3_3 = fmul float %image_load_31, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_4_3_3"/></StgValue>
</operation>

<operation id="3616" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:844  %tmp_11_5_2_1 = fadd float %tmp_11_5_2, %tmp_10_5_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_2_1"/></StgValue>
</operation>

<operation id="3617" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:852  %tmp_10_5_3_1 = fmul float %image_load_27, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_5_3_1"/></StgValue>
</operation>

<operation id="3618" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:854  %tmp_10_5_3_2 = fmul float %image_load_31, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_5_3_2"/></StgValue>
</operation>

<operation id="3619" st_id="58" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:857  %tmp_10_5_3_3 = fmul float %image_load_35, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_5_3_3"/></StgValue>
</operation>

<operation id="3620" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:891  %tmp_11_6_2_1 = fadd float %tmp_11_6_2, %tmp_10_6_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_2_1"/></StgValue>
</operation>

<operation id="3621" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:897  %tmp_10_6_3 = fmul float %image_load_27, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_6_3"/></StgValue>
</operation>

<operation id="3622" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:899  %tmp_10_6_3_1 = fmul float %image_load_31, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_6_3_1"/></StgValue>
</operation>

<operation id="3623" st_id="58" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:901  %tmp_10_6_3_2 = fmul float %image_load_35, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_6_3_2"/></StgValue>
</operation>

<operation id="3624" st_id="58" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:904  %tmp_10_6_3_3 = fmul float %image_load_39, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_6_3_3"/></StgValue>
</operation>

<operation id="3625" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:938  %tmp_11_7_2_1 = fadd float %tmp_11_7_2, %tmp_10_7_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_2_1"/></StgValue>
</operation>

<operation id="3626" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:944  %tmp_10_7_3 = fmul float %image_load_31, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_7_3"/></StgValue>
</operation>

<operation id="3627" st_id="58" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:946  %tmp_10_7_3_1 = fmul float %image_load_35, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_7_3_1"/></StgValue>
</operation>

<operation id="3628" st_id="58" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:948  %tmp_10_7_3_2 = fmul float %image_load_39, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_7_3_2"/></StgValue>
</operation>

<operation id="3629" st_id="58" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:951  %tmp_10_7_3_3 = fmul float %image_load_43, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_7_3_3"/></StgValue>
</operation>

<operation id="3630" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:985  %tmp_11_8_2_1 = fadd float %tmp_11_8_2, %tmp_10_8_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_2_1"/></StgValue>
</operation>

<operation id="3631" st_id="58" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:991  %tmp_10_8_3 = fmul float %image_load_35, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_8_3"/></StgValue>
</operation>

<operation id="3632" st_id="58" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:993  %tmp_10_8_3_1 = fmul float %image_load_39, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_8_3_1"/></StgValue>
</operation>

<operation id="3633" st_id="58" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:995  %tmp_10_8_3_2 = fmul float %image_load_43, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_8_3_2"/></StgValue>
</operation>

<operation id="3634" st_id="58" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:998  %tmp_10_8_3_3 = fmul float %image_load_47, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_8_3_3"/></StgValue>
</operation>

<operation id="3635" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1032  %tmp_11_9_2_1 = fadd float %tmp_11_9_2, %tmp_10_9_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_2_1"/></StgValue>
</operation>

<operation id="3636" st_id="58" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1038  %tmp_10_9_3 = fmul float %image_load_39, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_9_3"/></StgValue>
</operation>

<operation id="3637" st_id="58" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1040  %tmp_10_9_3_1 = fmul float %image_load_43, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_9_3_1"/></StgValue>
</operation>

<operation id="3638" st_id="58" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1042  %tmp_10_9_3_2 = fmul float %image_load_47, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_9_3_2"/></StgValue>
</operation>

<operation id="3639" st_id="58" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1045  %tmp_10_9_3_3 = fmul float %image_load_51, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_9_3_3"/></StgValue>
</operation>

<operation id="3640" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1079  %tmp_11_10_2_1 = fadd float %tmp_11_10_2, %tmp_10_10_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_2_1"/></StgValue>
</operation>

<operation id="3641" st_id="58" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1085  %tmp_10_10_3 = fmul float %image_load_43, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_10_3"/></StgValue>
</operation>

<operation id="3642" st_id="58" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1087  %tmp_10_10_3_1 = fmul float %image_load_47, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_10_3_1"/></StgValue>
</operation>

<operation id="3643" st_id="58" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1089  %tmp_10_10_3_2 = fmul float %image_load_51, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_10_3_2"/></StgValue>
</operation>

<operation id="3644" st_id="58" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1092  %tmp_10_10_3_3 = fmul float %image_load_55, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_10_3_3"/></StgValue>
</operation>

<operation id="3645" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1126  %tmp_11_11_2_1 = fadd float %tmp_11_11_2, %tmp_10_11_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_2_1"/></StgValue>
</operation>

<operation id="3646" st_id="58" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1132  %tmp_10_11_3 = fmul float %image_load_47, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_11_3"/></StgValue>
</operation>

<operation id="3647" st_id="58" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1134  %tmp_10_11_3_1 = fmul float %image_load_51, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_11_3_1"/></StgValue>
</operation>

<operation id="3648" st_id="58" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1136  %tmp_10_11_3_2 = fmul float %image_load_55, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_11_3_2"/></StgValue>
</operation>

<operation id="3649" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1138  %image_load_59 = load float* %image_addr_59, align 4

]]></Node>
<StgValue><ssdm name="image_load_59"/></StgValue>
</operation>

<operation id="3650" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1171  %tmp_11_12_2 = fadd float %tmp_11_12_1_3, %tmp_10_12_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_2"/></StgValue>
</operation>

<operation id="3651" st_id="58" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1179  %tmp_10_12_3 = fmul float %image_load_51, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_12_3"/></StgValue>
</operation>

<operation id="3652" st_id="58" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1181  %tmp_10_12_3_1 = fmul float %image_load_55, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_12_3_1"/></StgValue>
</operation>

<operation id="3653" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1185  %image_load_63 = load float* %image_addr_63, align 4

]]></Node>
<StgValue><ssdm name="image_load_63"/></StgValue>
</operation>

<operation id="3654" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1218  %tmp_11_13_2 = fadd float %tmp_11_13_1_3, %tmp_10_13_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_2"/></StgValue>
</operation>

<operation id="3655" st_id="58" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1226  %tmp_10_13_3 = fmul float %image_load_55, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_13_3"/></StgValue>
</operation>

<operation id="3656" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1232  %image_load_67 = load float* %image_addr_67, align 4

]]></Node>
<StgValue><ssdm name="image_load_67"/></StgValue>
</operation>

<operation id="3657" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1265  %tmp_11_14_2 = fadd float %tmp_11_14_1_3, %tmp_10_14_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_2"/></StgValue>
</operation>

<operation id="3658" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1279  %image_load_71 = load float* %image_addr_71, align 4

]]></Node>
<StgValue><ssdm name="image_load_71"/></StgValue>
</operation>

<operation id="3659" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1312  %tmp_11_15_2 = fadd float %tmp_11_15_1_3, %tmp_10_15_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_2"/></StgValue>
</operation>

<operation id="3660" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1359  %tmp_11_16_2 = fadd float %tmp_11_16_1_3, %tmp_10_16_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_2"/></StgValue>
</operation>

<operation id="3661" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1406  %tmp_11_17_2 = fadd float %tmp_11_17_1_3, %tmp_10_17_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_2"/></StgValue>
</operation>

<operation id="3662" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1453  %tmp_11_18_2 = fadd float %tmp_11_18_1_3, %tmp_10_18_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_2"/></StgValue>
</operation>

<operation id="3663" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1500  %tmp_11_19_2 = fadd float %tmp_11_19_1_3, %tmp_10_19_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_2"/></StgValue>
</operation>

<operation id="3664" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1547  %tmp_11_20_2 = fadd float %tmp_11_20_1_3, %tmp_10_20_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_2"/></StgValue>
</operation>

<operation id="3665" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1594  %tmp_11_21_2 = fadd float %tmp_11_21_1_3, %tmp_10_21_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_2"/></StgValue>
</operation>

<operation id="3666" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1647  %tmp_11_22_1_3 = fadd float %tmp_11_22_1_2, %tmp_10_22_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_1_3"/></StgValue>
</operation>

<operation id="3667" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1696  %tmp_11_23_1_3 = fadd float %tmp_11_23_1_2, %tmp_10_23_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_1_3"/></StgValue>
</operation>

<operation id="3668" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1750  %tmp_11_24_1_3 = fadd float %tmp_11_24_1_2, %tmp_10_24_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_1_3"/></StgValue>
</operation>

<operation id="3669" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1797  %tmp_11_25_1_3 = fadd float %tmp_11_25_1_2, %tmp_10_25_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_1_3"/></StgValue>
</operation>

<operation id="3670" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1844  %tmp_11_26_1_3 = fadd float %tmp_11_26_1_2, %tmp_10_26_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_1_3"/></StgValue>
</operation>

<operation id="3671" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1891  %tmp_11_27_1_3 = fadd float %tmp_11_27_1_2, %tmp_10_27_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_1_3"/></StgValue>
</operation>

<operation id="3672" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1938  %tmp_11_28_1_3 = fadd float %tmp_11_28_1_2, %tmp_10_28_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_1_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="3673" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:504  %tmp_11_0_2_2 = fadd float %tmp_11_0_2_1, %tmp_10_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_2_2"/></StgValue>
</operation>

<operation id="3674" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:564  %tmp_418 = or i10 %tmp_382, 18

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="3675" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:565  %tmp_419 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_418)

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="3676" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:566  %image_addr_75 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_419

]]></Node>
<StgValue><ssdm name="image_addr_75"/></StgValue>
</operation>

<operation id="3677" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:567  %tmp_420 = or i10 %tmp_382, 19

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="3678" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:568  %tmp_421 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_420)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="3679" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:569  %image_addr_79 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_421

]]></Node>
<StgValue><ssdm name="image_addr_79"/></StgValue>
</operation>

<operation id="3680" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:658  %tmp_11_1_2_2 = fadd float %tmp_11_1_2_1, %tmp_10_1_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_2_2"/></StgValue>
</operation>

<operation id="3681" st_id="59" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:705  %tmp_11_2_2_2 = fadd float %tmp_11_2_2_1, %tmp_10_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_2_2"/></StgValue>
</operation>

<operation id="3682" st_id="59" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:752  %tmp_11_3_2_2 = fadd float %tmp_11_3_2_1, %tmp_10_3_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_2_2"/></StgValue>
</operation>

<operation id="3683" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:797  %tmp_11_4_2_1 = fadd float %tmp_11_4_2, %tmp_10_4_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_2_1"/></StgValue>
</operation>

<operation id="3684" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:844  %tmp_11_5_2_1 = fadd float %tmp_11_5_2, %tmp_10_5_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_2_1"/></StgValue>
</operation>

<operation id="3685" st_id="59" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:857  %tmp_10_5_3_3 = fmul float %image_load_35, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_5_3_3"/></StgValue>
</operation>

<operation id="3686" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:891  %tmp_11_6_2_1 = fadd float %tmp_11_6_2, %tmp_10_6_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_2_1"/></StgValue>
</operation>

<operation id="3687" st_id="59" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:901  %tmp_10_6_3_2 = fmul float %image_load_35, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_6_3_2"/></StgValue>
</operation>

<operation id="3688" st_id="59" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:904  %tmp_10_6_3_3 = fmul float %image_load_39, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_6_3_3"/></StgValue>
</operation>

<operation id="3689" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:938  %tmp_11_7_2_1 = fadd float %tmp_11_7_2, %tmp_10_7_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_2_1"/></StgValue>
</operation>

<operation id="3690" st_id="59" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:946  %tmp_10_7_3_1 = fmul float %image_load_35, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_7_3_1"/></StgValue>
</operation>

<operation id="3691" st_id="59" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:948  %tmp_10_7_3_2 = fmul float %image_load_39, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_7_3_2"/></StgValue>
</operation>

<operation id="3692" st_id="59" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:951  %tmp_10_7_3_3 = fmul float %image_load_43, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_7_3_3"/></StgValue>
</operation>

<operation id="3693" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:985  %tmp_11_8_2_1 = fadd float %tmp_11_8_2, %tmp_10_8_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_2_1"/></StgValue>
</operation>

<operation id="3694" st_id="59" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:991  %tmp_10_8_3 = fmul float %image_load_35, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_8_3"/></StgValue>
</operation>

<operation id="3695" st_id="59" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:993  %tmp_10_8_3_1 = fmul float %image_load_39, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_8_3_1"/></StgValue>
</operation>

<operation id="3696" st_id="59" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:995  %tmp_10_8_3_2 = fmul float %image_load_43, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_8_3_2"/></StgValue>
</operation>

<operation id="3697" st_id="59" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:998  %tmp_10_8_3_3 = fmul float %image_load_47, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_8_3_3"/></StgValue>
</operation>

<operation id="3698" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1032  %tmp_11_9_2_1 = fadd float %tmp_11_9_2, %tmp_10_9_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_2_1"/></StgValue>
</operation>

<operation id="3699" st_id="59" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1038  %tmp_10_9_3 = fmul float %image_load_39, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_9_3"/></StgValue>
</operation>

<operation id="3700" st_id="59" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1040  %tmp_10_9_3_1 = fmul float %image_load_43, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_9_3_1"/></StgValue>
</operation>

<operation id="3701" st_id="59" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1042  %tmp_10_9_3_2 = fmul float %image_load_47, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_9_3_2"/></StgValue>
</operation>

<operation id="3702" st_id="59" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1045  %tmp_10_9_3_3 = fmul float %image_load_51, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_9_3_3"/></StgValue>
</operation>

<operation id="3703" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1079  %tmp_11_10_2_1 = fadd float %tmp_11_10_2, %tmp_10_10_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_2_1"/></StgValue>
</operation>

<operation id="3704" st_id="59" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1085  %tmp_10_10_3 = fmul float %image_load_43, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_10_3"/></StgValue>
</operation>

<operation id="3705" st_id="59" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1087  %tmp_10_10_3_1 = fmul float %image_load_47, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_10_3_1"/></StgValue>
</operation>

<operation id="3706" st_id="59" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1089  %tmp_10_10_3_2 = fmul float %image_load_51, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_10_3_2"/></StgValue>
</operation>

<operation id="3707" st_id="59" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1092  %tmp_10_10_3_3 = fmul float %image_load_55, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_10_3_3"/></StgValue>
</operation>

<operation id="3708" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1126  %tmp_11_11_2_1 = fadd float %tmp_11_11_2, %tmp_10_11_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_2_1"/></StgValue>
</operation>

<operation id="3709" st_id="59" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1132  %tmp_10_11_3 = fmul float %image_load_47, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_11_3"/></StgValue>
</operation>

<operation id="3710" st_id="59" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1134  %tmp_10_11_3_1 = fmul float %image_load_51, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_11_3_1"/></StgValue>
</operation>

<operation id="3711" st_id="59" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1136  %tmp_10_11_3_2 = fmul float %image_load_55, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_11_3_2"/></StgValue>
</operation>

<operation id="3712" st_id="59" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1139  %tmp_10_11_3_3 = fmul float %image_load_59, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_11_3_3"/></StgValue>
</operation>

<operation id="3713" st_id="59" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1173  %tmp_11_12_2_1 = fadd float %tmp_11_12_2, %tmp_10_12_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_2_1"/></StgValue>
</operation>

<operation id="3714" st_id="59" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1179  %tmp_10_12_3 = fmul float %image_load_51, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_12_3"/></StgValue>
</operation>

<operation id="3715" st_id="59" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1181  %tmp_10_12_3_1 = fmul float %image_load_55, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_12_3_1"/></StgValue>
</operation>

<operation id="3716" st_id="59" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1183  %tmp_10_12_3_2 = fmul float %image_load_59, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_12_3_2"/></StgValue>
</operation>

<operation id="3717" st_id="59" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1186  %tmp_10_12_3_3 = fmul float %image_load_63, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_12_3_3"/></StgValue>
</operation>

<operation id="3718" st_id="59" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1220  %tmp_11_13_2_1 = fadd float %tmp_11_13_2, %tmp_10_13_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_2_1"/></StgValue>
</operation>

<operation id="3719" st_id="59" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1226  %tmp_10_13_3 = fmul float %image_load_55, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_13_3"/></StgValue>
</operation>

<operation id="3720" st_id="59" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1228  %tmp_10_13_3_1 = fmul float %image_load_59, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_13_3_1"/></StgValue>
</operation>

<operation id="3721" st_id="59" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1230  %tmp_10_13_3_2 = fmul float %image_load_63, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_13_3_2"/></StgValue>
</operation>

<operation id="3722" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1232  %image_load_67 = load float* %image_addr_67, align 4

]]></Node>
<StgValue><ssdm name="image_load_67"/></StgValue>
</operation>

<operation id="3723" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1265  %tmp_11_14_2 = fadd float %tmp_11_14_1_3, %tmp_10_14_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_2"/></StgValue>
</operation>

<operation id="3724" st_id="59" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1273  %tmp_10_14_3 = fmul float %image_load_59, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_14_3"/></StgValue>
</operation>

<operation id="3725" st_id="59" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1275  %tmp_10_14_3_1 = fmul float %image_load_63, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_14_3_1"/></StgValue>
</operation>

<operation id="3726" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1279  %image_load_71 = load float* %image_addr_71, align 4

]]></Node>
<StgValue><ssdm name="image_load_71"/></StgValue>
</operation>

<operation id="3727" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1312  %tmp_11_15_2 = fadd float %tmp_11_15_1_3, %tmp_10_15_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_2"/></StgValue>
</operation>

<operation id="3728" st_id="59" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1320  %tmp_10_15_3 = fmul float %image_load_63, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_15_3"/></StgValue>
</operation>

<operation id="3729" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1326  %image_load_75 = load float* %image_addr_75, align 4

]]></Node>
<StgValue><ssdm name="image_load_75"/></StgValue>
</operation>

<operation id="3730" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1359  %tmp_11_16_2 = fadd float %tmp_11_16_1_3, %tmp_10_16_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_2"/></StgValue>
</operation>

<operation id="3731" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1373  %image_load_79 = load float* %image_addr_79, align 4

]]></Node>
<StgValue><ssdm name="image_load_79"/></StgValue>
</operation>

<operation id="3732" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1406  %tmp_11_17_2 = fadd float %tmp_11_17_1_3, %tmp_10_17_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_2"/></StgValue>
</operation>

<operation id="3733" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1453  %tmp_11_18_2 = fadd float %tmp_11_18_1_3, %tmp_10_18_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_2"/></StgValue>
</operation>

<operation id="3734" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1500  %tmp_11_19_2 = fadd float %tmp_11_19_1_3, %tmp_10_19_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_2"/></StgValue>
</operation>

<operation id="3735" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1547  %tmp_11_20_2 = fadd float %tmp_11_20_1_3, %tmp_10_20_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_2"/></StgValue>
</operation>

<operation id="3736" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1594  %tmp_11_21_2 = fadd float %tmp_11_21_1_3, %tmp_10_21_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_2"/></StgValue>
</operation>

<operation id="3737" st_id="59" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1650  %tmp_11_22_2 = fadd float %tmp_11_22_1_3, %tmp_10_22_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_2"/></StgValue>
</operation>

<operation id="3738" st_id="59" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1698  %tmp_11_23_2 = fadd float %tmp_11_23_1_3, %tmp_10_23_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_2"/></StgValue>
</operation>

<operation id="3739" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1750  %tmp_11_24_1_3 = fadd float %tmp_11_24_1_2, %tmp_10_24_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_1_3"/></StgValue>
</operation>

<operation id="3740" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1797  %tmp_11_25_1_3 = fadd float %tmp_11_25_1_2, %tmp_10_25_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_1_3"/></StgValue>
</operation>

<operation id="3741" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1844  %tmp_11_26_1_3 = fadd float %tmp_11_26_1_2, %tmp_10_26_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_1_3"/></StgValue>
</operation>

<operation id="3742" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1891  %tmp_11_27_1_3 = fadd float %tmp_11_27_1_2, %tmp_10_27_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_1_3"/></StgValue>
</operation>

<operation id="3743" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1938  %tmp_11_28_1_3 = fadd float %tmp_11_28_1_2, %tmp_10_28_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_1_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="3744" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:504  %tmp_11_0_2_2 = fadd float %tmp_11_0_2_1, %tmp_10_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_2_2"/></StgValue>
</operation>

<operation id="3745" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:570  %tmp_422 = or i10 %tmp_382, 20

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="3746" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:571  %tmp_423 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_422)

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="3747" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:572  %image_addr_83 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_423

]]></Node>
<StgValue><ssdm name="image_addr_83"/></StgValue>
</operation>

<operation id="3748" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:573  %tmp_424 = or i10 %tmp_382, 21

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="3749" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:574  %tmp_425 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_424)

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="3750" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:575  %image_addr_87 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_425

]]></Node>
<StgValue><ssdm name="image_addr_87"/></StgValue>
</operation>

<operation id="3751" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:658  %tmp_11_1_2_2 = fadd float %tmp_11_1_2_1, %tmp_10_1_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_2_2"/></StgValue>
</operation>

<operation id="3752" st_id="60" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:705  %tmp_11_2_2_2 = fadd float %tmp_11_2_2_1, %tmp_10_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_2_2"/></StgValue>
</operation>

<operation id="3753" st_id="60" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:752  %tmp_11_3_2_2 = fadd float %tmp_11_3_2_1, %tmp_10_3_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_2_2"/></StgValue>
</operation>

<operation id="3754" st_id="60" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:799  %tmp_11_4_2_2 = fadd float %tmp_11_4_2_1, %tmp_10_4_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_2_2"/></StgValue>
</operation>

<operation id="3755" st_id="60" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:846  %tmp_11_5_2_2 = fadd float %tmp_11_5_2_1, %tmp_10_5_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_2_2"/></StgValue>
</operation>

<operation id="3756" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:891  %tmp_11_6_2_1 = fadd float %tmp_11_6_2, %tmp_10_6_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_2_1"/></StgValue>
</operation>

<operation id="3757" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:938  %tmp_11_7_2_1 = fadd float %tmp_11_7_2, %tmp_10_7_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_2_1"/></StgValue>
</operation>

<operation id="3758" st_id="60" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:951  %tmp_10_7_3_3 = fmul float %image_load_43, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_7_3_3"/></StgValue>
</operation>

<operation id="3759" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:985  %tmp_11_8_2_1 = fadd float %tmp_11_8_2, %tmp_10_8_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_2_1"/></StgValue>
</operation>

<operation id="3760" st_id="60" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:995  %tmp_10_8_3_2 = fmul float %image_load_43, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_8_3_2"/></StgValue>
</operation>

<operation id="3761" st_id="60" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:998  %tmp_10_8_3_3 = fmul float %image_load_47, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_8_3_3"/></StgValue>
</operation>

<operation id="3762" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1032  %tmp_11_9_2_1 = fadd float %tmp_11_9_2, %tmp_10_9_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_2_1"/></StgValue>
</operation>

<operation id="3763" st_id="60" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1040  %tmp_10_9_3_1 = fmul float %image_load_43, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_9_3_1"/></StgValue>
</operation>

<operation id="3764" st_id="60" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1042  %tmp_10_9_3_2 = fmul float %image_load_47, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_9_3_2"/></StgValue>
</operation>

<operation id="3765" st_id="60" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1045  %tmp_10_9_3_3 = fmul float %image_load_51, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_9_3_3"/></StgValue>
</operation>

<operation id="3766" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1079  %tmp_11_10_2_1 = fadd float %tmp_11_10_2, %tmp_10_10_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_2_1"/></StgValue>
</operation>

<operation id="3767" st_id="60" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1085  %tmp_10_10_3 = fmul float %image_load_43, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_10_3"/></StgValue>
</operation>

<operation id="3768" st_id="60" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1087  %tmp_10_10_3_1 = fmul float %image_load_47, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_10_3_1"/></StgValue>
</operation>

<operation id="3769" st_id="60" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1089  %tmp_10_10_3_2 = fmul float %image_load_51, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_10_3_2"/></StgValue>
</operation>

<operation id="3770" st_id="60" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1092  %tmp_10_10_3_3 = fmul float %image_load_55, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_10_3_3"/></StgValue>
</operation>

<operation id="3771" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1126  %tmp_11_11_2_1 = fadd float %tmp_11_11_2, %tmp_10_11_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_2_1"/></StgValue>
</operation>

<operation id="3772" st_id="60" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1132  %tmp_10_11_3 = fmul float %image_load_47, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_11_3"/></StgValue>
</operation>

<operation id="3773" st_id="60" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1134  %tmp_10_11_3_1 = fmul float %image_load_51, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_11_3_1"/></StgValue>
</operation>

<operation id="3774" st_id="60" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1136  %tmp_10_11_3_2 = fmul float %image_load_55, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_11_3_2"/></StgValue>
</operation>

<operation id="3775" st_id="60" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1139  %tmp_10_11_3_3 = fmul float %image_load_59, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_11_3_3"/></StgValue>
</operation>

<operation id="3776" st_id="60" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1173  %tmp_11_12_2_1 = fadd float %tmp_11_12_2, %tmp_10_12_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_2_1"/></StgValue>
</operation>

<operation id="3777" st_id="60" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1179  %tmp_10_12_3 = fmul float %image_load_51, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_12_3"/></StgValue>
</operation>

<operation id="3778" st_id="60" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1181  %tmp_10_12_3_1 = fmul float %image_load_55, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_12_3_1"/></StgValue>
</operation>

<operation id="3779" st_id="60" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1183  %tmp_10_12_3_2 = fmul float %image_load_59, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_12_3_2"/></StgValue>
</operation>

<operation id="3780" st_id="60" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1186  %tmp_10_12_3_3 = fmul float %image_load_63, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_12_3_3"/></StgValue>
</operation>

<operation id="3781" st_id="60" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1220  %tmp_11_13_2_1 = fadd float %tmp_11_13_2, %tmp_10_13_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_2_1"/></StgValue>
</operation>

<operation id="3782" st_id="60" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1226  %tmp_10_13_3 = fmul float %image_load_55, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_13_3"/></StgValue>
</operation>

<operation id="3783" st_id="60" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1228  %tmp_10_13_3_1 = fmul float %image_load_59, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_13_3_1"/></StgValue>
</operation>

<operation id="3784" st_id="60" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1230  %tmp_10_13_3_2 = fmul float %image_load_63, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_13_3_2"/></StgValue>
</operation>

<operation id="3785" st_id="60" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1233  %tmp_10_13_3_3 = fmul float %image_load_67, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_13_3_3"/></StgValue>
</operation>

<operation id="3786" st_id="60" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1267  %tmp_11_14_2_1 = fadd float %tmp_11_14_2, %tmp_10_14_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_2_1"/></StgValue>
</operation>

<operation id="3787" st_id="60" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1273  %tmp_10_14_3 = fmul float %image_load_59, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_14_3"/></StgValue>
</operation>

<operation id="3788" st_id="60" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1275  %tmp_10_14_3_1 = fmul float %image_load_63, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_14_3_1"/></StgValue>
</operation>

<operation id="3789" st_id="60" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1277  %tmp_10_14_3_2 = fmul float %image_load_67, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_14_3_2"/></StgValue>
</operation>

<operation id="3790" st_id="60" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1280  %tmp_10_14_3_3 = fmul float %image_load_71, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_14_3_3"/></StgValue>
</operation>

<operation id="3791" st_id="60" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1314  %tmp_11_15_2_1 = fadd float %tmp_11_15_2, %tmp_10_15_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_2_1"/></StgValue>
</operation>

<operation id="3792" st_id="60" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1320  %tmp_10_15_3 = fmul float %image_load_63, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_15_3"/></StgValue>
</operation>

<operation id="3793" st_id="60" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1322  %tmp_10_15_3_1 = fmul float %image_load_67, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_15_3_1"/></StgValue>
</operation>

<operation id="3794" st_id="60" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1324  %tmp_10_15_3_2 = fmul float %image_load_71, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_15_3_2"/></StgValue>
</operation>

<operation id="3795" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1326  %image_load_75 = load float* %image_addr_75, align 4

]]></Node>
<StgValue><ssdm name="image_load_75"/></StgValue>
</operation>

<operation id="3796" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1359  %tmp_11_16_2 = fadd float %tmp_11_16_1_3, %tmp_10_16_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_2"/></StgValue>
</operation>

<operation id="3797" st_id="60" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1367  %tmp_10_16_3 = fmul float %image_load_67, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_16_3"/></StgValue>
</operation>

<operation id="3798" st_id="60" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1369  %tmp_10_16_3_1 = fmul float %image_load_71, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_16_3_1"/></StgValue>
</operation>

<operation id="3799" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1373  %image_load_79 = load float* %image_addr_79, align 4

]]></Node>
<StgValue><ssdm name="image_load_79"/></StgValue>
</operation>

<operation id="3800" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1406  %tmp_11_17_2 = fadd float %tmp_11_17_1_3, %tmp_10_17_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_2"/></StgValue>
</operation>

<operation id="3801" st_id="60" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1414  %tmp_10_17_3 = fmul float %image_load_71, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_17_3"/></StgValue>
</operation>

<operation id="3802" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1420  %image_load_83 = load float* %image_addr_83, align 4

]]></Node>
<StgValue><ssdm name="image_load_83"/></StgValue>
</operation>

<operation id="3803" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1453  %tmp_11_18_2 = fadd float %tmp_11_18_1_3, %tmp_10_18_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_2"/></StgValue>
</operation>

<operation id="3804" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1467  %image_load_87 = load float* %image_addr_87, align 4

]]></Node>
<StgValue><ssdm name="image_load_87"/></StgValue>
</operation>

<operation id="3805" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1500  %tmp_11_19_2 = fadd float %tmp_11_19_1_3, %tmp_10_19_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_2"/></StgValue>
</operation>

<operation id="3806" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1547  %tmp_11_20_2 = fadd float %tmp_11_20_1_3, %tmp_10_20_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_2"/></StgValue>
</operation>

<operation id="3807" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1594  %tmp_11_21_2 = fadd float %tmp_11_21_1_3, %tmp_10_21_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_2"/></StgValue>
</operation>

<operation id="3808" st_id="60" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1650  %tmp_11_22_2 = fadd float %tmp_11_22_1_3, %tmp_10_22_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_2"/></StgValue>
</operation>

<operation id="3809" st_id="60" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1698  %tmp_11_23_2 = fadd float %tmp_11_23_1_3, %tmp_10_23_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_2"/></StgValue>
</operation>

<operation id="3810" st_id="60" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1752  %tmp_11_24_2 = fadd float %tmp_11_24_1_3, %tmp_10_24_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_2"/></StgValue>
</operation>

<operation id="3811" st_id="60" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1799  %tmp_11_25_2 = fadd float %tmp_11_25_1_3, %tmp_10_25_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_2"/></StgValue>
</operation>

<operation id="3812" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1844  %tmp_11_26_1_3 = fadd float %tmp_11_26_1_2, %tmp_10_26_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_1_3"/></StgValue>
</operation>

<operation id="3813" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1891  %tmp_11_27_1_3 = fadd float %tmp_11_27_1_2, %tmp_10_27_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_1_3"/></StgValue>
</operation>

<operation id="3814" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1938  %tmp_11_28_1_3 = fadd float %tmp_11_28_1_2, %tmp_10_28_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_1_3"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="3815" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:504  %tmp_11_0_2_2 = fadd float %tmp_11_0_2_1, %tmp_10_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_2_2"/></StgValue>
</operation>

<operation id="3816" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:576  %tmp_426 = or i10 %tmp_382, 22

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="3817" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:577  %tmp_427 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_426)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="3818" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:578  %image_addr_91 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_427

]]></Node>
<StgValue><ssdm name="image_addr_91"/></StgValue>
</operation>

<operation id="3819" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:579  %tmp_428 = or i10 %tmp_382, 23

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="3820" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:580  %tmp_429 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_428)

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="3821" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:581  %image_addr_95 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_429

]]></Node>
<StgValue><ssdm name="image_addr_95"/></StgValue>
</operation>

<operation id="3822" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:658  %tmp_11_1_2_2 = fadd float %tmp_11_1_2_1, %tmp_10_1_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_2_2"/></StgValue>
</operation>

<operation id="3823" st_id="61" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:705  %tmp_11_2_2_2 = fadd float %tmp_11_2_2_1, %tmp_10_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_2_2"/></StgValue>
</operation>

<operation id="3824" st_id="61" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:752  %tmp_11_3_2_2 = fadd float %tmp_11_3_2_1, %tmp_10_3_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_2_2"/></StgValue>
</operation>

<operation id="3825" st_id="61" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:799  %tmp_11_4_2_2 = fadd float %tmp_11_4_2_1, %tmp_10_4_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_2_2"/></StgValue>
</operation>

<operation id="3826" st_id="61" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:846  %tmp_11_5_2_2 = fadd float %tmp_11_5_2_1, %tmp_10_5_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_2_2"/></StgValue>
</operation>

<operation id="3827" st_id="61" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:893  %tmp_11_6_2_2 = fadd float %tmp_11_6_2_1, %tmp_10_6_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_2_2"/></StgValue>
</operation>

<operation id="3828" st_id="61" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:940  %tmp_11_7_2_2 = fadd float %tmp_11_7_2_1, %tmp_10_7_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_2_2"/></StgValue>
</operation>

<operation id="3829" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:985  %tmp_11_8_2_1 = fadd float %tmp_11_8_2, %tmp_10_8_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_2_1"/></StgValue>
</operation>

<operation id="3830" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1032  %tmp_11_9_2_1 = fadd float %tmp_11_9_2, %tmp_10_9_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_2_1"/></StgValue>
</operation>

<operation id="3831" st_id="61" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1045  %tmp_10_9_3_3 = fmul float %image_load_51, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_9_3_3"/></StgValue>
</operation>

<operation id="3832" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1079  %tmp_11_10_2_1 = fadd float %tmp_11_10_2, %tmp_10_10_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_2_1"/></StgValue>
</operation>

<operation id="3833" st_id="61" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1089  %tmp_10_10_3_2 = fmul float %image_load_51, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_10_3_2"/></StgValue>
</operation>

<operation id="3834" st_id="61" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1092  %tmp_10_10_3_3 = fmul float %image_load_55, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_10_3_3"/></StgValue>
</operation>

<operation id="3835" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1126  %tmp_11_11_2_1 = fadd float %tmp_11_11_2, %tmp_10_11_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_2_1"/></StgValue>
</operation>

<operation id="3836" st_id="61" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1134  %tmp_10_11_3_1 = fmul float %image_load_51, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_11_3_1"/></StgValue>
</operation>

<operation id="3837" st_id="61" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1136  %tmp_10_11_3_2 = fmul float %image_load_55, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_11_3_2"/></StgValue>
</operation>

<operation id="3838" st_id="61" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1139  %tmp_10_11_3_3 = fmul float %image_load_59, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_11_3_3"/></StgValue>
</operation>

<operation id="3839" st_id="61" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1173  %tmp_11_12_2_1 = fadd float %tmp_11_12_2, %tmp_10_12_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_2_1"/></StgValue>
</operation>

<operation id="3840" st_id="61" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1179  %tmp_10_12_3 = fmul float %image_load_51, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_12_3"/></StgValue>
</operation>

<operation id="3841" st_id="61" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1181  %tmp_10_12_3_1 = fmul float %image_load_55, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_12_3_1"/></StgValue>
</operation>

<operation id="3842" st_id="61" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1183  %tmp_10_12_3_2 = fmul float %image_load_59, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_12_3_2"/></StgValue>
</operation>

<operation id="3843" st_id="61" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1186  %tmp_10_12_3_3 = fmul float %image_load_63, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_12_3_3"/></StgValue>
</operation>

<operation id="3844" st_id="61" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1220  %tmp_11_13_2_1 = fadd float %tmp_11_13_2, %tmp_10_13_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_2_1"/></StgValue>
</operation>

<operation id="3845" st_id="61" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1226  %tmp_10_13_3 = fmul float %image_load_55, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_13_3"/></StgValue>
</operation>

<operation id="3846" st_id="61" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1228  %tmp_10_13_3_1 = fmul float %image_load_59, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_13_3_1"/></StgValue>
</operation>

<operation id="3847" st_id="61" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1230  %tmp_10_13_3_2 = fmul float %image_load_63, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_13_3_2"/></StgValue>
</operation>

<operation id="3848" st_id="61" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1233  %tmp_10_13_3_3 = fmul float %image_load_67, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_13_3_3"/></StgValue>
</operation>

<operation id="3849" st_id="61" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1267  %tmp_11_14_2_1 = fadd float %tmp_11_14_2, %tmp_10_14_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_2_1"/></StgValue>
</operation>

<operation id="3850" st_id="61" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1273  %tmp_10_14_3 = fmul float %image_load_59, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_14_3"/></StgValue>
</operation>

<operation id="3851" st_id="61" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1275  %tmp_10_14_3_1 = fmul float %image_load_63, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_14_3_1"/></StgValue>
</operation>

<operation id="3852" st_id="61" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1277  %tmp_10_14_3_2 = fmul float %image_load_67, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_14_3_2"/></StgValue>
</operation>

<operation id="3853" st_id="61" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1280  %tmp_10_14_3_3 = fmul float %image_load_71, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_14_3_3"/></StgValue>
</operation>

<operation id="3854" st_id="61" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1314  %tmp_11_15_2_1 = fadd float %tmp_11_15_2, %tmp_10_15_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_2_1"/></StgValue>
</operation>

<operation id="3855" st_id="61" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1320  %tmp_10_15_3 = fmul float %image_load_63, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_15_3"/></StgValue>
</operation>

<operation id="3856" st_id="61" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1322  %tmp_10_15_3_1 = fmul float %image_load_67, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_15_3_1"/></StgValue>
</operation>

<operation id="3857" st_id="61" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1324  %tmp_10_15_3_2 = fmul float %image_load_71, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_15_3_2"/></StgValue>
</operation>

<operation id="3858" st_id="61" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1327  %tmp_10_15_3_3 = fmul float %image_load_75, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_15_3_3"/></StgValue>
</operation>

<operation id="3859" st_id="61" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1361  %tmp_11_16_2_1 = fadd float %tmp_11_16_2, %tmp_10_16_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_2_1"/></StgValue>
</operation>

<operation id="3860" st_id="61" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1367  %tmp_10_16_3 = fmul float %image_load_67, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_16_3"/></StgValue>
</operation>

<operation id="3861" st_id="61" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1369  %tmp_10_16_3_1 = fmul float %image_load_71, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_16_3_1"/></StgValue>
</operation>

<operation id="3862" st_id="61" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1371  %tmp_10_16_3_2 = fmul float %image_load_75, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_16_3_2"/></StgValue>
</operation>

<operation id="3863" st_id="61" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1374  %tmp_10_16_3_3 = fmul float %image_load_79, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_16_3_3"/></StgValue>
</operation>

<operation id="3864" st_id="61" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1408  %tmp_11_17_2_1 = fadd float %tmp_11_17_2, %tmp_10_17_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_2_1"/></StgValue>
</operation>

<operation id="3865" st_id="61" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1414  %tmp_10_17_3 = fmul float %image_load_71, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_17_3"/></StgValue>
</operation>

<operation id="3866" st_id="61" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1416  %tmp_10_17_3_1 = fmul float %image_load_75, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_17_3_1"/></StgValue>
</operation>

<operation id="3867" st_id="61" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1418  %tmp_10_17_3_2 = fmul float %image_load_79, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_17_3_2"/></StgValue>
</operation>

<operation id="3868" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1420  %image_load_83 = load float* %image_addr_83, align 4

]]></Node>
<StgValue><ssdm name="image_load_83"/></StgValue>
</operation>

<operation id="3869" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1453  %tmp_11_18_2 = fadd float %tmp_11_18_1_3, %tmp_10_18_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_2"/></StgValue>
</operation>

<operation id="3870" st_id="61" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1461  %tmp_10_18_3 = fmul float %image_load_75, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_18_3"/></StgValue>
</operation>

<operation id="3871" st_id="61" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1463  %tmp_10_18_3_1 = fmul float %image_load_79, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_18_3_1"/></StgValue>
</operation>

<operation id="3872" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1467  %image_load_87 = load float* %image_addr_87, align 4

]]></Node>
<StgValue><ssdm name="image_load_87"/></StgValue>
</operation>

<operation id="3873" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1500  %tmp_11_19_2 = fadd float %tmp_11_19_1_3, %tmp_10_19_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_2"/></StgValue>
</operation>

<operation id="3874" st_id="61" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1508  %tmp_10_19_3 = fmul float %image_load_79, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_19_3"/></StgValue>
</operation>

<operation id="3875" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1514  %image_load_91 = load float* %image_addr_91, align 4

]]></Node>
<StgValue><ssdm name="image_load_91"/></StgValue>
</operation>

<operation id="3876" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1547  %tmp_11_20_2 = fadd float %tmp_11_20_1_3, %tmp_10_20_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_2"/></StgValue>
</operation>

<operation id="3877" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1561  %image_load_95 = load float* %image_addr_95, align 4

]]></Node>
<StgValue><ssdm name="image_load_95"/></StgValue>
</operation>

<operation id="3878" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1594  %tmp_11_21_2 = fadd float %tmp_11_21_1_3, %tmp_10_21_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_2"/></StgValue>
</operation>

<operation id="3879" st_id="61" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1650  %tmp_11_22_2 = fadd float %tmp_11_22_1_3, %tmp_10_22_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_2"/></StgValue>
</operation>

<operation id="3880" st_id="61" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1698  %tmp_11_23_2 = fadd float %tmp_11_23_1_3, %tmp_10_23_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_2"/></StgValue>
</operation>

<operation id="3881" st_id="61" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1752  %tmp_11_24_2 = fadd float %tmp_11_24_1_3, %tmp_10_24_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_2"/></StgValue>
</operation>

<operation id="3882" st_id="61" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1799  %tmp_11_25_2 = fadd float %tmp_11_25_1_3, %tmp_10_25_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_2"/></StgValue>
</operation>

<operation id="3883" st_id="61" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1846  %tmp_11_26_2 = fadd float %tmp_11_26_1_3, %tmp_10_26_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_2"/></StgValue>
</operation>

<operation id="3884" st_id="61" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1893  %tmp_11_27_2 = fadd float %tmp_11_27_1_3, %tmp_10_27_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_2"/></StgValue>
</operation>

<operation id="3885" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1938  %tmp_11_28_1_3 = fadd float %tmp_11_28_1_2, %tmp_10_28_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_1_3"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="3886" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:504  %tmp_11_0_2_2 = fadd float %tmp_11_0_2_1, %tmp_10_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_2_2"/></StgValue>
</operation>

<operation id="3887" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:582  %tmp_430 = or i10 %tmp_382, 24

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="3888" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:583  %tmp_431 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_430)

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="3889" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:584  %image_addr_99 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_431

]]></Node>
<StgValue><ssdm name="image_addr_99"/></StgValue>
</operation>

<operation id="3890" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:585  %tmp_432 = or i10 %tmp_382, 25

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="3891" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:586  %tmp_433 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_432)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="3892" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:587  %image_addr_103 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_433

]]></Node>
<StgValue><ssdm name="image_addr_103"/></StgValue>
</operation>

<operation id="3893" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:658  %tmp_11_1_2_2 = fadd float %tmp_11_1_2_1, %tmp_10_1_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_2_2"/></StgValue>
</operation>

<operation id="3894" st_id="62" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:705  %tmp_11_2_2_2 = fadd float %tmp_11_2_2_1, %tmp_10_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_2_2"/></StgValue>
</operation>

<operation id="3895" st_id="62" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:752  %tmp_11_3_2_2 = fadd float %tmp_11_3_2_1, %tmp_10_3_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_2_2"/></StgValue>
</operation>

<operation id="3896" st_id="62" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:799  %tmp_11_4_2_2 = fadd float %tmp_11_4_2_1, %tmp_10_4_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_2_2"/></StgValue>
</operation>

<operation id="3897" st_id="62" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:846  %tmp_11_5_2_2 = fadd float %tmp_11_5_2_1, %tmp_10_5_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_2_2"/></StgValue>
</operation>

<operation id="3898" st_id="62" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:893  %tmp_11_6_2_2 = fadd float %tmp_11_6_2_1, %tmp_10_6_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_2_2"/></StgValue>
</operation>

<operation id="3899" st_id="62" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:940  %tmp_11_7_2_2 = fadd float %tmp_11_7_2_1, %tmp_10_7_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_2_2"/></StgValue>
</operation>

<operation id="3900" st_id="62" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:987  %tmp_11_8_2_2 = fadd float %tmp_11_8_2_1, %tmp_10_8_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_2_2"/></StgValue>
</operation>

<operation id="3901" st_id="62" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1034  %tmp_11_9_2_2 = fadd float %tmp_11_9_2_1, %tmp_10_9_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_2_2"/></StgValue>
</operation>

<operation id="3902" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1079  %tmp_11_10_2_1 = fadd float %tmp_11_10_2, %tmp_10_10_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_2_1"/></StgValue>
</operation>

<operation id="3903" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1126  %tmp_11_11_2_1 = fadd float %tmp_11_11_2, %tmp_10_11_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_2_1"/></StgValue>
</operation>

<operation id="3904" st_id="62" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1139  %tmp_10_11_3_3 = fmul float %image_load_59, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_11_3_3"/></StgValue>
</operation>

<operation id="3905" st_id="62" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1173  %tmp_11_12_2_1 = fadd float %tmp_11_12_2, %tmp_10_12_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_2_1"/></StgValue>
</operation>

<operation id="3906" st_id="62" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1183  %tmp_10_12_3_2 = fmul float %image_load_59, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_12_3_2"/></StgValue>
</operation>

<operation id="3907" st_id="62" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1186  %tmp_10_12_3_3 = fmul float %image_load_63, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_12_3_3"/></StgValue>
</operation>

<operation id="3908" st_id="62" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1220  %tmp_11_13_2_1 = fadd float %tmp_11_13_2, %tmp_10_13_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_2_1"/></StgValue>
</operation>

<operation id="3909" st_id="62" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1228  %tmp_10_13_3_1 = fmul float %image_load_59, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_13_3_1"/></StgValue>
</operation>

<operation id="3910" st_id="62" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1230  %tmp_10_13_3_2 = fmul float %image_load_63, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_13_3_2"/></StgValue>
</operation>

<operation id="3911" st_id="62" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1233  %tmp_10_13_3_3 = fmul float %image_load_67, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_13_3_3"/></StgValue>
</operation>

<operation id="3912" st_id="62" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1267  %tmp_11_14_2_1 = fadd float %tmp_11_14_2, %tmp_10_14_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_2_1"/></StgValue>
</operation>

<operation id="3913" st_id="62" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1273  %tmp_10_14_3 = fmul float %image_load_59, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_14_3"/></StgValue>
</operation>

<operation id="3914" st_id="62" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1275  %tmp_10_14_3_1 = fmul float %image_load_63, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_14_3_1"/></StgValue>
</operation>

<operation id="3915" st_id="62" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1277  %tmp_10_14_3_2 = fmul float %image_load_67, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_14_3_2"/></StgValue>
</operation>

<operation id="3916" st_id="62" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1280  %tmp_10_14_3_3 = fmul float %image_load_71, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_14_3_3"/></StgValue>
</operation>

<operation id="3917" st_id="62" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1314  %tmp_11_15_2_1 = fadd float %tmp_11_15_2, %tmp_10_15_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_2_1"/></StgValue>
</operation>

<operation id="3918" st_id="62" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1320  %tmp_10_15_3 = fmul float %image_load_63, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_15_3"/></StgValue>
</operation>

<operation id="3919" st_id="62" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1322  %tmp_10_15_3_1 = fmul float %image_load_67, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_15_3_1"/></StgValue>
</operation>

<operation id="3920" st_id="62" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1324  %tmp_10_15_3_2 = fmul float %image_load_71, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_15_3_2"/></StgValue>
</operation>

<operation id="3921" st_id="62" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1327  %tmp_10_15_3_3 = fmul float %image_load_75, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_15_3_3"/></StgValue>
</operation>

<operation id="3922" st_id="62" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1361  %tmp_11_16_2_1 = fadd float %tmp_11_16_2, %tmp_10_16_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_2_1"/></StgValue>
</operation>

<operation id="3923" st_id="62" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1367  %tmp_10_16_3 = fmul float %image_load_67, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_16_3"/></StgValue>
</operation>

<operation id="3924" st_id="62" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1369  %tmp_10_16_3_1 = fmul float %image_load_71, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_16_3_1"/></StgValue>
</operation>

<operation id="3925" st_id="62" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1371  %tmp_10_16_3_2 = fmul float %image_load_75, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_16_3_2"/></StgValue>
</operation>

<operation id="3926" st_id="62" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1374  %tmp_10_16_3_3 = fmul float %image_load_79, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_16_3_3"/></StgValue>
</operation>

<operation id="3927" st_id="62" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1408  %tmp_11_17_2_1 = fadd float %tmp_11_17_2, %tmp_10_17_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_2_1"/></StgValue>
</operation>

<operation id="3928" st_id="62" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1414  %tmp_10_17_3 = fmul float %image_load_71, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_17_3"/></StgValue>
</operation>

<operation id="3929" st_id="62" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1416  %tmp_10_17_3_1 = fmul float %image_load_75, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_17_3_1"/></StgValue>
</operation>

<operation id="3930" st_id="62" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1418  %tmp_10_17_3_2 = fmul float %image_load_79, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_17_3_2"/></StgValue>
</operation>

<operation id="3931" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1421  %tmp_10_17_3_3 = fmul float %image_load_83, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_17_3_3"/></StgValue>
</operation>

<operation id="3932" st_id="62" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1455  %tmp_11_18_2_1 = fadd float %tmp_11_18_2, %tmp_10_18_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_2_1"/></StgValue>
</operation>

<operation id="3933" st_id="62" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1461  %tmp_10_18_3 = fmul float %image_load_75, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_18_3"/></StgValue>
</operation>

<operation id="3934" st_id="62" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1463  %tmp_10_18_3_1 = fmul float %image_load_79, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_18_3_1"/></StgValue>
</operation>

<operation id="3935" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1465  %tmp_10_18_3_2 = fmul float %image_load_83, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_18_3_2"/></StgValue>
</operation>

<operation id="3936" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1468  %tmp_10_18_3_3 = fmul float %image_load_87, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_18_3_3"/></StgValue>
</operation>

<operation id="3937" st_id="62" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1502  %tmp_11_19_2_1 = fadd float %tmp_11_19_2, %tmp_10_19_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_2_1"/></StgValue>
</operation>

<operation id="3938" st_id="62" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1508  %tmp_10_19_3 = fmul float %image_load_79, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_19_3"/></StgValue>
</operation>

<operation id="3939" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1510  %tmp_10_19_3_1 = fmul float %image_load_83, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_19_3_1"/></StgValue>
</operation>

<operation id="3940" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1512  %tmp_10_19_3_2 = fmul float %image_load_87, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_19_3_2"/></StgValue>
</operation>

<operation id="3941" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1514  %image_load_91 = load float* %image_addr_91, align 4

]]></Node>
<StgValue><ssdm name="image_load_91"/></StgValue>
</operation>

<operation id="3942" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1547  %tmp_11_20_2 = fadd float %tmp_11_20_1_3, %tmp_10_20_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_2"/></StgValue>
</operation>

<operation id="3943" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1555  %tmp_10_20_3 = fmul float %image_load_83, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_20_3"/></StgValue>
</operation>

<operation id="3944" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1557  %tmp_10_20_3_1 = fmul float %image_load_87, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_20_3_1"/></StgValue>
</operation>

<operation id="3945" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1561  %image_load_95 = load float* %image_addr_95, align 4

]]></Node>
<StgValue><ssdm name="image_load_95"/></StgValue>
</operation>

<operation id="3946" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1594  %tmp_11_21_2 = fadd float %tmp_11_21_1_3, %tmp_10_21_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_2"/></StgValue>
</operation>

<operation id="3947" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1602  %tmp_10_21_3 = fmul float %image_load_87, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_21_3"/></StgValue>
</operation>

<operation id="3948" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1608  %image_load_99 = load float* %image_addr_99, align 4

]]></Node>
<StgValue><ssdm name="image_load_99"/></StgValue>
</operation>

<operation id="3949" st_id="62" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1650  %tmp_11_22_2 = fadd float %tmp_11_22_1_3, %tmp_10_22_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_2"/></StgValue>
</operation>

<operation id="3950" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1665  %image_load_103 = load float* %image_addr_103, align 4

]]></Node>
<StgValue><ssdm name="image_load_103"/></StgValue>
</operation>

<operation id="3951" st_id="62" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1698  %tmp_11_23_2 = fadd float %tmp_11_23_1_3, %tmp_10_23_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_2"/></StgValue>
</operation>

<operation id="3952" st_id="62" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1752  %tmp_11_24_2 = fadd float %tmp_11_24_1_3, %tmp_10_24_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_2"/></StgValue>
</operation>

<operation id="3953" st_id="62" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1799  %tmp_11_25_2 = fadd float %tmp_11_25_1_3, %tmp_10_25_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_2"/></StgValue>
</operation>

<operation id="3954" st_id="62" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1846  %tmp_11_26_2 = fadd float %tmp_11_26_1_3, %tmp_10_26_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_2"/></StgValue>
</operation>

<operation id="3955" st_id="62" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1893  %tmp_11_27_2 = fadd float %tmp_11_27_1_3, %tmp_10_27_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_2"/></StgValue>
</operation>

<operation id="3956" st_id="62" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1940  %tmp_11_28_2 = fadd float %tmp_11_28_1_3, %tmp_10_28_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="3957" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:508  %tmp_11_0_2_3 = fadd float %tmp_11_0_2_2, %tmp_10_0_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_2_3"/></StgValue>
</operation>

<operation id="3958" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:588  %tmp_434 = or i10 %tmp_382, 26

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="3959" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:589  %tmp_435 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_434)

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="3960" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:590  %image_addr_107 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_435

]]></Node>
<StgValue><ssdm name="image_addr_107"/></StgValue>
</operation>

<operation id="3961" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:591  %tmp_436 = or i10 %tmp_382, 27

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="3962" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:592  %tmp_437 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_436)

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="3963" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:593  %image_addr_111 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_437

]]></Node>
<StgValue><ssdm name="image_addr_111"/></StgValue>
</operation>

<operation id="3964" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:661  %tmp_11_1_2_3 = fadd float %tmp_11_1_2_2, %tmp_10_1_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_2_3"/></StgValue>
</operation>

<operation id="3965" st_id="63" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:705  %tmp_11_2_2_2 = fadd float %tmp_11_2_2_1, %tmp_10_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_2_2"/></StgValue>
</operation>

<operation id="3966" st_id="63" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:752  %tmp_11_3_2_2 = fadd float %tmp_11_3_2_1, %tmp_10_3_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_2_2"/></StgValue>
</operation>

<operation id="3967" st_id="63" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:799  %tmp_11_4_2_2 = fadd float %tmp_11_4_2_1, %tmp_10_4_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_2_2"/></StgValue>
</operation>

<operation id="3968" st_id="63" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:846  %tmp_11_5_2_2 = fadd float %tmp_11_5_2_1, %tmp_10_5_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_2_2"/></StgValue>
</operation>

<operation id="3969" st_id="63" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:893  %tmp_11_6_2_2 = fadd float %tmp_11_6_2_1, %tmp_10_6_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_2_2"/></StgValue>
</operation>

<operation id="3970" st_id="63" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:940  %tmp_11_7_2_2 = fadd float %tmp_11_7_2_1, %tmp_10_7_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_2_2"/></StgValue>
</operation>

<operation id="3971" st_id="63" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:987  %tmp_11_8_2_2 = fadd float %tmp_11_8_2_1, %tmp_10_8_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_2_2"/></StgValue>
</operation>

<operation id="3972" st_id="63" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1034  %tmp_11_9_2_2 = fadd float %tmp_11_9_2_1, %tmp_10_9_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_2_2"/></StgValue>
</operation>

<operation id="3973" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1081  %tmp_11_10_2_2 = fadd float %tmp_11_10_2_1, %tmp_10_10_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_2_2"/></StgValue>
</operation>

<operation id="3974" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1128  %tmp_11_11_2_2 = fadd float %tmp_11_11_2_1, %tmp_10_11_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_2_2"/></StgValue>
</operation>

<operation id="3975" st_id="63" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1173  %tmp_11_12_2_1 = fadd float %tmp_11_12_2, %tmp_10_12_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_2_1"/></StgValue>
</operation>

<operation id="3976" st_id="63" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1220  %tmp_11_13_2_1 = fadd float %tmp_11_13_2, %tmp_10_13_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_2_1"/></StgValue>
</operation>

<operation id="3977" st_id="63" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1233  %tmp_10_13_3_3 = fmul float %image_load_67, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_13_3_3"/></StgValue>
</operation>

<operation id="3978" st_id="63" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1267  %tmp_11_14_2_1 = fadd float %tmp_11_14_2, %tmp_10_14_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_2_1"/></StgValue>
</operation>

<operation id="3979" st_id="63" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1277  %tmp_10_14_3_2 = fmul float %image_load_67, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_14_3_2"/></StgValue>
</operation>

<operation id="3980" st_id="63" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1280  %tmp_10_14_3_3 = fmul float %image_load_71, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_14_3_3"/></StgValue>
</operation>

<operation id="3981" st_id="63" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1314  %tmp_11_15_2_1 = fadd float %tmp_11_15_2, %tmp_10_15_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_2_1"/></StgValue>
</operation>

<operation id="3982" st_id="63" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1322  %tmp_10_15_3_1 = fmul float %image_load_67, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_15_3_1"/></StgValue>
</operation>

<operation id="3983" st_id="63" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1324  %tmp_10_15_3_2 = fmul float %image_load_71, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_15_3_2"/></StgValue>
</operation>

<operation id="3984" st_id="63" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1327  %tmp_10_15_3_3 = fmul float %image_load_75, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_15_3_3"/></StgValue>
</operation>

<operation id="3985" st_id="63" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1361  %tmp_11_16_2_1 = fadd float %tmp_11_16_2, %tmp_10_16_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_2_1"/></StgValue>
</operation>

<operation id="3986" st_id="63" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1367  %tmp_10_16_3 = fmul float %image_load_67, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_16_3"/></StgValue>
</operation>

<operation id="3987" st_id="63" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1369  %tmp_10_16_3_1 = fmul float %image_load_71, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_16_3_1"/></StgValue>
</operation>

<operation id="3988" st_id="63" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1371  %tmp_10_16_3_2 = fmul float %image_load_75, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_16_3_2"/></StgValue>
</operation>

<operation id="3989" st_id="63" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1374  %tmp_10_16_3_3 = fmul float %image_load_79, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_16_3_3"/></StgValue>
</operation>

<operation id="3990" st_id="63" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1408  %tmp_11_17_2_1 = fadd float %tmp_11_17_2, %tmp_10_17_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_2_1"/></StgValue>
</operation>

<operation id="3991" st_id="63" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1414  %tmp_10_17_3 = fmul float %image_load_71, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_17_3"/></StgValue>
</operation>

<operation id="3992" st_id="63" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1416  %tmp_10_17_3_1 = fmul float %image_load_75, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_17_3_1"/></StgValue>
</operation>

<operation id="3993" st_id="63" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1418  %tmp_10_17_3_2 = fmul float %image_load_79, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_17_3_2"/></StgValue>
</operation>

<operation id="3994" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1421  %tmp_10_17_3_3 = fmul float %image_load_83, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_17_3_3"/></StgValue>
</operation>

<operation id="3995" st_id="63" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1455  %tmp_11_18_2_1 = fadd float %tmp_11_18_2, %tmp_10_18_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_2_1"/></StgValue>
</operation>

<operation id="3996" st_id="63" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1461  %tmp_10_18_3 = fmul float %image_load_75, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_18_3"/></StgValue>
</operation>

<operation id="3997" st_id="63" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1463  %tmp_10_18_3_1 = fmul float %image_load_79, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_18_3_1"/></StgValue>
</operation>

<operation id="3998" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1465  %tmp_10_18_3_2 = fmul float %image_load_83, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_18_3_2"/></StgValue>
</operation>

<operation id="3999" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1468  %tmp_10_18_3_3 = fmul float %image_load_87, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_18_3_3"/></StgValue>
</operation>

<operation id="4000" st_id="63" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1502  %tmp_11_19_2_1 = fadd float %tmp_11_19_2, %tmp_10_19_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_2_1"/></StgValue>
</operation>

<operation id="4001" st_id="63" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1508  %tmp_10_19_3 = fmul float %image_load_79, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_19_3"/></StgValue>
</operation>

<operation id="4002" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1510  %tmp_10_19_3_1 = fmul float %image_load_83, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_19_3_1"/></StgValue>
</operation>

<operation id="4003" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1512  %tmp_10_19_3_2 = fmul float %image_load_87, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_19_3_2"/></StgValue>
</operation>

<operation id="4004" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1515  %tmp_10_19_3_3 = fmul float %image_load_91, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_19_3_3"/></StgValue>
</operation>

<operation id="4005" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1549  %tmp_11_20_2_1 = fadd float %tmp_11_20_2, %tmp_10_20_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_2_1"/></StgValue>
</operation>

<operation id="4006" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1555  %tmp_10_20_3 = fmul float %image_load_83, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_20_3"/></StgValue>
</operation>

<operation id="4007" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1557  %tmp_10_20_3_1 = fmul float %image_load_87, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_20_3_1"/></StgValue>
</operation>

<operation id="4008" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1559  %tmp_10_20_3_2 = fmul float %image_load_91, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_20_3_2"/></StgValue>
</operation>

<operation id="4009" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1562  %tmp_10_20_3_3 = fmul float %image_load_95, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_20_3_3"/></StgValue>
</operation>

<operation id="4010" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1596  %tmp_11_21_2_1 = fadd float %tmp_11_21_2, %tmp_10_21_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_2_1"/></StgValue>
</operation>

<operation id="4011" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1602  %tmp_10_21_3 = fmul float %image_load_87, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_21_3"/></StgValue>
</operation>

<operation id="4012" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1604  %tmp_10_21_3_1 = fmul float %image_load_91, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_21_3_1"/></StgValue>
</operation>

<operation id="4013" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1606  %tmp_10_21_3_2 = fmul float %image_load_95, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_21_3_2"/></StgValue>
</operation>

<operation id="4014" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1608  %image_load_99 = load float* %image_addr_99, align 4

]]></Node>
<StgValue><ssdm name="image_load_99"/></StgValue>
</operation>

<operation id="4015" st_id="63" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1650  %tmp_11_22_2 = fadd float %tmp_11_22_1_3, %tmp_10_22_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_2"/></StgValue>
</operation>

<operation id="4016" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1659  %tmp_10_22_3 = fmul float %image_load_91, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_22_3"/></StgValue>
</operation>

<operation id="4017" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1661  %tmp_10_22_3_1 = fmul float %image_load_95, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_22_3_1"/></StgValue>
</operation>

<operation id="4018" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1665  %image_load_103 = load float* %image_addr_103, align 4

]]></Node>
<StgValue><ssdm name="image_load_103"/></StgValue>
</operation>

<operation id="4019" st_id="63" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1698  %tmp_11_23_2 = fadd float %tmp_11_23_1_3, %tmp_10_23_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_2"/></StgValue>
</operation>

<operation id="4020" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1709  %tmp_10_23_3 = fmul float %image_load_95, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_23_3"/></StgValue>
</operation>

<operation id="4021" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1717  %image_load_107 = load float* %image_addr_107, align 4

]]></Node>
<StgValue><ssdm name="image_load_107"/></StgValue>
</operation>

<operation id="4022" st_id="63" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1752  %tmp_11_24_2 = fadd float %tmp_11_24_1_3, %tmp_10_24_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_2"/></StgValue>
</operation>

<operation id="4023" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1766  %image_load_111 = load float* %image_addr_111, align 4

]]></Node>
<StgValue><ssdm name="image_load_111"/></StgValue>
</operation>

<operation id="4024" st_id="63" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1799  %tmp_11_25_2 = fadd float %tmp_11_25_1_3, %tmp_10_25_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_2"/></StgValue>
</operation>

<operation id="4025" st_id="63" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1846  %tmp_11_26_2 = fadd float %tmp_11_26_1_3, %tmp_10_26_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_2"/></StgValue>
</operation>

<operation id="4026" st_id="63" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1893  %tmp_11_27_2 = fadd float %tmp_11_27_1_3, %tmp_10_27_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_2"/></StgValue>
</operation>

<operation id="4027" st_id="63" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1940  %tmp_11_28_2 = fadd float %tmp_11_28_1_3, %tmp_10_28_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="4028" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:508  %tmp_11_0_2_3 = fadd float %tmp_11_0_2_2, %tmp_10_0_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_2_3"/></StgValue>
</operation>

<operation id="4029" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:594  %tmp_438 = or i10 %tmp_382, 28

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="4030" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:595  %tmp_439 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_438)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="4031" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:596  %image_addr_115 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_439

]]></Node>
<StgValue><ssdm name="image_addr_115"/></StgValue>
</operation>

<operation id="4032" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:597  %tmp_440 = or i10 %tmp_382, 29

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="4033" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:598  %tmp_441 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_440)

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="4034" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:599  %image_addr_119 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_441

]]></Node>
<StgValue><ssdm name="image_addr_119"/></StgValue>
</operation>

<operation id="4035" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:661  %tmp_11_1_2_3 = fadd float %tmp_11_1_2_2, %tmp_10_1_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_2_3"/></StgValue>
</operation>

<operation id="4036" st_id="64" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:708  %tmp_11_2_2_3 = fadd float %tmp_11_2_2_2, %tmp_10_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_2_3"/></StgValue>
</operation>

<operation id="4037" st_id="64" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:755  %tmp_11_3_2_3 = fadd float %tmp_11_3_2_2, %tmp_10_3_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_2_3"/></StgValue>
</operation>

<operation id="4038" st_id="64" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:799  %tmp_11_4_2_2 = fadd float %tmp_11_4_2_1, %tmp_10_4_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_2_2"/></StgValue>
</operation>

<operation id="4039" st_id="64" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:846  %tmp_11_5_2_2 = fadd float %tmp_11_5_2_1, %tmp_10_5_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_2_2"/></StgValue>
</operation>

<operation id="4040" st_id="64" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:893  %tmp_11_6_2_2 = fadd float %tmp_11_6_2_1, %tmp_10_6_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_2_2"/></StgValue>
</operation>

<operation id="4041" st_id="64" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:940  %tmp_11_7_2_2 = fadd float %tmp_11_7_2_1, %tmp_10_7_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_2_2"/></StgValue>
</operation>

<operation id="4042" st_id="64" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:987  %tmp_11_8_2_2 = fadd float %tmp_11_8_2_1, %tmp_10_8_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_2_2"/></StgValue>
</operation>

<operation id="4043" st_id="64" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1034  %tmp_11_9_2_2 = fadd float %tmp_11_9_2_1, %tmp_10_9_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_2_2"/></StgValue>
</operation>

<operation id="4044" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1081  %tmp_11_10_2_2 = fadd float %tmp_11_10_2_1, %tmp_10_10_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_2_2"/></StgValue>
</operation>

<operation id="4045" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1128  %tmp_11_11_2_2 = fadd float %tmp_11_11_2_1, %tmp_10_11_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_2_2"/></StgValue>
</operation>

<operation id="4046" st_id="64" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1175  %tmp_11_12_2_2 = fadd float %tmp_11_12_2_1, %tmp_10_12_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_2_2"/></StgValue>
</operation>

<operation id="4047" st_id="64" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1222  %tmp_11_13_2_2 = fadd float %tmp_11_13_2_1, %tmp_10_13_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_2_2"/></StgValue>
</operation>

<operation id="4048" st_id="64" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1267  %tmp_11_14_2_1 = fadd float %tmp_11_14_2, %tmp_10_14_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_2_1"/></StgValue>
</operation>

<operation id="4049" st_id="64" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1314  %tmp_11_15_2_1 = fadd float %tmp_11_15_2, %tmp_10_15_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_2_1"/></StgValue>
</operation>

<operation id="4050" st_id="64" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1327  %tmp_10_15_3_3 = fmul float %image_load_75, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_15_3_3"/></StgValue>
</operation>

<operation id="4051" st_id="64" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1361  %tmp_11_16_2_1 = fadd float %tmp_11_16_2, %tmp_10_16_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_2_1"/></StgValue>
</operation>

<operation id="4052" st_id="64" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1371  %tmp_10_16_3_2 = fmul float %image_load_75, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_16_3_2"/></StgValue>
</operation>

<operation id="4053" st_id="64" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1374  %tmp_10_16_3_3 = fmul float %image_load_79, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_16_3_3"/></StgValue>
</operation>

<operation id="4054" st_id="64" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1408  %tmp_11_17_2_1 = fadd float %tmp_11_17_2, %tmp_10_17_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_2_1"/></StgValue>
</operation>

<operation id="4055" st_id="64" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1416  %tmp_10_17_3_1 = fmul float %image_load_75, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_17_3_1"/></StgValue>
</operation>

<operation id="4056" st_id="64" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1418  %tmp_10_17_3_2 = fmul float %image_load_79, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_17_3_2"/></StgValue>
</operation>

<operation id="4057" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1421  %tmp_10_17_3_3 = fmul float %image_load_83, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_17_3_3"/></StgValue>
</operation>

<operation id="4058" st_id="64" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1455  %tmp_11_18_2_1 = fadd float %tmp_11_18_2, %tmp_10_18_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_2_1"/></StgValue>
</operation>

<operation id="4059" st_id="64" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1461  %tmp_10_18_3 = fmul float %image_load_75, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_18_3"/></StgValue>
</operation>

<operation id="4060" st_id="64" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1463  %tmp_10_18_3_1 = fmul float %image_load_79, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_18_3_1"/></StgValue>
</operation>

<operation id="4061" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1465  %tmp_10_18_3_2 = fmul float %image_load_83, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_18_3_2"/></StgValue>
</operation>

<operation id="4062" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1468  %tmp_10_18_3_3 = fmul float %image_load_87, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_18_3_3"/></StgValue>
</operation>

<operation id="4063" st_id="64" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1502  %tmp_11_19_2_1 = fadd float %tmp_11_19_2, %tmp_10_19_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_2_1"/></StgValue>
</operation>

<operation id="4064" st_id="64" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1508  %tmp_10_19_3 = fmul float %image_load_79, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_19_3"/></StgValue>
</operation>

<operation id="4065" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1510  %tmp_10_19_3_1 = fmul float %image_load_83, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_19_3_1"/></StgValue>
</operation>

<operation id="4066" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1512  %tmp_10_19_3_2 = fmul float %image_load_87, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_19_3_2"/></StgValue>
</operation>

<operation id="4067" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1515  %tmp_10_19_3_3 = fmul float %image_load_91, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_19_3_3"/></StgValue>
</operation>

<operation id="4068" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1549  %tmp_11_20_2_1 = fadd float %tmp_11_20_2, %tmp_10_20_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_2_1"/></StgValue>
</operation>

<operation id="4069" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1555  %tmp_10_20_3 = fmul float %image_load_83, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_20_3"/></StgValue>
</operation>

<operation id="4070" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1557  %tmp_10_20_3_1 = fmul float %image_load_87, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_20_3_1"/></StgValue>
</operation>

<operation id="4071" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1559  %tmp_10_20_3_2 = fmul float %image_load_91, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_20_3_2"/></StgValue>
</operation>

<operation id="4072" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1562  %tmp_10_20_3_3 = fmul float %image_load_95, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_20_3_3"/></StgValue>
</operation>

<operation id="4073" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1596  %tmp_11_21_2_1 = fadd float %tmp_11_21_2, %tmp_10_21_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_2_1"/></StgValue>
</operation>

<operation id="4074" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1602  %tmp_10_21_3 = fmul float %image_load_87, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_21_3"/></StgValue>
</operation>

<operation id="4075" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1604  %tmp_10_21_3_1 = fmul float %image_load_91, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_21_3_1"/></StgValue>
</operation>

<operation id="4076" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1606  %tmp_10_21_3_2 = fmul float %image_load_95, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_21_3_2"/></StgValue>
</operation>

<operation id="4077" st_id="64" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1609  %tmp_10_21_3_3 = fmul float %image_load_99, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_21_3_3"/></StgValue>
</operation>

<operation id="4078" st_id="64" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1653  %tmp_11_22_2_1 = fadd float %tmp_11_22_2, %tmp_10_22_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_2_1"/></StgValue>
</operation>

<operation id="4079" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1659  %tmp_10_22_3 = fmul float %image_load_91, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_22_3"/></StgValue>
</operation>

<operation id="4080" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1661  %tmp_10_22_3_1 = fmul float %image_load_95, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_22_3_1"/></StgValue>
</operation>

<operation id="4081" st_id="64" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1663  %tmp_10_22_3_2 = fmul float %image_load_99, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_22_3_2"/></StgValue>
</operation>

<operation id="4082" st_id="64" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1666  %tmp_10_22_3_3 = fmul float %image_load_103, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_22_3_3"/></StgValue>
</operation>

<operation id="4083" st_id="64" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1700  %tmp_11_23_2_1 = fadd float %tmp_11_23_2, %tmp_10_23_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_2_1"/></StgValue>
</operation>

<operation id="4084" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1709  %tmp_10_23_3 = fmul float %image_load_95, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_23_3"/></StgValue>
</operation>

<operation id="4085" st_id="64" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1712  %tmp_10_23_3_1 = fmul float %image_load_99, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_23_3_1"/></StgValue>
</operation>

<operation id="4086" st_id="64" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1715  %tmp_10_23_3_2 = fmul float %image_load_103, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_23_3_2"/></StgValue>
</operation>

<operation id="4087" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1717  %image_load_107 = load float* %image_addr_107, align 4

]]></Node>
<StgValue><ssdm name="image_load_107"/></StgValue>
</operation>

<operation id="4088" st_id="64" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1752  %tmp_11_24_2 = fadd float %tmp_11_24_1_3, %tmp_10_24_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_2"/></StgValue>
</operation>

<operation id="4089" st_id="64" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1760  %tmp_10_24_3 = fmul float %image_load_99, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_24_3"/></StgValue>
</operation>

<operation id="4090" st_id="64" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1762  %tmp_10_24_3_1 = fmul float %image_load_103, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_24_3_1"/></StgValue>
</operation>

<operation id="4091" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1766  %image_load_111 = load float* %image_addr_111, align 4

]]></Node>
<StgValue><ssdm name="image_load_111"/></StgValue>
</operation>

<operation id="4092" st_id="64" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1799  %tmp_11_25_2 = fadd float %tmp_11_25_1_3, %tmp_10_25_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_2"/></StgValue>
</operation>

<operation id="4093" st_id="64" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1807  %tmp_10_25_3 = fmul float %image_load_103, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_25_3"/></StgValue>
</operation>

<operation id="4094" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1813  %image_load_115 = load float* %image_addr_115, align 4

]]></Node>
<StgValue><ssdm name="image_load_115"/></StgValue>
</operation>

<operation id="4095" st_id="64" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1846  %tmp_11_26_2 = fadd float %tmp_11_26_1_3, %tmp_10_26_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_2"/></StgValue>
</operation>

<operation id="4096" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1860  %image_load_119 = load float* %image_addr_119, align 4

]]></Node>
<StgValue><ssdm name="image_load_119"/></StgValue>
</operation>

<operation id="4097" st_id="64" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1893  %tmp_11_27_2 = fadd float %tmp_11_27_1_3, %tmp_10_27_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_2"/></StgValue>
</operation>

<operation id="4098" st_id="64" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1940  %tmp_11_28_2 = fadd float %tmp_11_28_1_3, %tmp_10_28_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="4099" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:508  %tmp_11_0_2_3 = fadd float %tmp_11_0_2_2, %tmp_10_0_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_2_3"/></StgValue>
</operation>

<operation id="4100" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:600  %tmp_442 = or i10 %tmp_382, 30

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="4101" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:601  %tmp_443 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_442)

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="4102" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:602  %image_addr_123 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_443

]]></Node>
<StgValue><ssdm name="image_addr_123"/></StgValue>
</operation>

<operation id="4103" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:603  %tmp_444 = or i10 %tmp_382, 31

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="4104" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.preheader.preheader:604  %tmp_445 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_444)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="4105" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:605  %image_addr_127 = getelementptr [1024 x float]* %image_r, i64 0, i64 %tmp_445

]]></Node>
<StgValue><ssdm name="image_addr_127"/></StgValue>
</operation>

<operation id="4106" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:661  %tmp_11_1_2_3 = fadd float %tmp_11_1_2_2, %tmp_10_1_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_2_3"/></StgValue>
</operation>

<operation id="4107" st_id="65" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:708  %tmp_11_2_2_3 = fadd float %tmp_11_2_2_2, %tmp_10_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_2_3"/></StgValue>
</operation>

<operation id="4108" st_id="65" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:755  %tmp_11_3_2_3 = fadd float %tmp_11_3_2_2, %tmp_10_3_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_2_3"/></StgValue>
</operation>

<operation id="4109" st_id="65" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:802  %tmp_11_4_2_3 = fadd float %tmp_11_4_2_2, %tmp_10_4_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_2_3"/></StgValue>
</operation>

<operation id="4110" st_id="65" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:849  %tmp_11_5_2_3 = fadd float %tmp_11_5_2_2, %tmp_10_5_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_2_3"/></StgValue>
</operation>

<operation id="4111" st_id="65" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:893  %tmp_11_6_2_2 = fadd float %tmp_11_6_2_1, %tmp_10_6_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_2_2"/></StgValue>
</operation>

<operation id="4112" st_id="65" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:940  %tmp_11_7_2_2 = fadd float %tmp_11_7_2_1, %tmp_10_7_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_2_2"/></StgValue>
</operation>

<operation id="4113" st_id="65" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:987  %tmp_11_8_2_2 = fadd float %tmp_11_8_2_1, %tmp_10_8_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_2_2"/></StgValue>
</operation>

<operation id="4114" st_id="65" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1034  %tmp_11_9_2_2 = fadd float %tmp_11_9_2_1, %tmp_10_9_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_2_2"/></StgValue>
</operation>

<operation id="4115" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1081  %tmp_11_10_2_2 = fadd float %tmp_11_10_2_1, %tmp_10_10_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_2_2"/></StgValue>
</operation>

<operation id="4116" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1128  %tmp_11_11_2_2 = fadd float %tmp_11_11_2_1, %tmp_10_11_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_2_2"/></StgValue>
</operation>

<operation id="4117" st_id="65" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1175  %tmp_11_12_2_2 = fadd float %tmp_11_12_2_1, %tmp_10_12_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_2_2"/></StgValue>
</operation>

<operation id="4118" st_id="65" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1222  %tmp_11_13_2_2 = fadd float %tmp_11_13_2_1, %tmp_10_13_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_2_2"/></StgValue>
</operation>

<operation id="4119" st_id="65" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1269  %tmp_11_14_2_2 = fadd float %tmp_11_14_2_1, %tmp_10_14_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_2_2"/></StgValue>
</operation>

<operation id="4120" st_id="65" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1316  %tmp_11_15_2_2 = fadd float %tmp_11_15_2_1, %tmp_10_15_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_2_2"/></StgValue>
</operation>

<operation id="4121" st_id="65" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1361  %tmp_11_16_2_1 = fadd float %tmp_11_16_2, %tmp_10_16_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_2_1"/></StgValue>
</operation>

<operation id="4122" st_id="65" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1408  %tmp_11_17_2_1 = fadd float %tmp_11_17_2, %tmp_10_17_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_2_1"/></StgValue>
</operation>

<operation id="4123" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1421  %tmp_10_17_3_3 = fmul float %image_load_83, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_17_3_3"/></StgValue>
</operation>

<operation id="4124" st_id="65" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1455  %tmp_11_18_2_1 = fadd float %tmp_11_18_2, %tmp_10_18_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_2_1"/></StgValue>
</operation>

<operation id="4125" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1465  %tmp_10_18_3_2 = fmul float %image_load_83, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_18_3_2"/></StgValue>
</operation>

<operation id="4126" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1468  %tmp_10_18_3_3 = fmul float %image_load_87, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_18_3_3"/></StgValue>
</operation>

<operation id="4127" st_id="65" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1502  %tmp_11_19_2_1 = fadd float %tmp_11_19_2, %tmp_10_19_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_2_1"/></StgValue>
</operation>

<operation id="4128" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1510  %tmp_10_19_3_1 = fmul float %image_load_83, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_19_3_1"/></StgValue>
</operation>

<operation id="4129" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1512  %tmp_10_19_3_2 = fmul float %image_load_87, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_19_3_2"/></StgValue>
</operation>

<operation id="4130" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1515  %tmp_10_19_3_3 = fmul float %image_load_91, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_19_3_3"/></StgValue>
</operation>

<operation id="4131" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1549  %tmp_11_20_2_1 = fadd float %tmp_11_20_2, %tmp_10_20_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_2_1"/></StgValue>
</operation>

<operation id="4132" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1555  %tmp_10_20_3 = fmul float %image_load_83, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_20_3"/></StgValue>
</operation>

<operation id="4133" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1557  %tmp_10_20_3_1 = fmul float %image_load_87, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_20_3_1"/></StgValue>
</operation>

<operation id="4134" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1559  %tmp_10_20_3_2 = fmul float %image_load_91, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_20_3_2"/></StgValue>
</operation>

<operation id="4135" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1562  %tmp_10_20_3_3 = fmul float %image_load_95, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_20_3_3"/></StgValue>
</operation>

<operation id="4136" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1596  %tmp_11_21_2_1 = fadd float %tmp_11_21_2, %tmp_10_21_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_2_1"/></StgValue>
</operation>

<operation id="4137" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1602  %tmp_10_21_3 = fmul float %image_load_87, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_21_3"/></StgValue>
</operation>

<operation id="4138" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1604  %tmp_10_21_3_1 = fmul float %image_load_91, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_21_3_1"/></StgValue>
</operation>

<operation id="4139" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1606  %tmp_10_21_3_2 = fmul float %image_load_95, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_21_3_2"/></StgValue>
</operation>

<operation id="4140" st_id="65" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1609  %tmp_10_21_3_3 = fmul float %image_load_99, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_21_3_3"/></StgValue>
</operation>

<operation id="4141" st_id="65" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1653  %tmp_11_22_2_1 = fadd float %tmp_11_22_2, %tmp_10_22_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_2_1"/></StgValue>
</operation>

<operation id="4142" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1659  %tmp_10_22_3 = fmul float %image_load_91, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_22_3"/></StgValue>
</operation>

<operation id="4143" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1661  %tmp_10_22_3_1 = fmul float %image_load_95, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_22_3_1"/></StgValue>
</operation>

<operation id="4144" st_id="65" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1663  %tmp_10_22_3_2 = fmul float %image_load_99, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_22_3_2"/></StgValue>
</operation>

<operation id="4145" st_id="65" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1666  %tmp_10_22_3_3 = fmul float %image_load_103, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_22_3_3"/></StgValue>
</operation>

<operation id="4146" st_id="65" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1700  %tmp_11_23_2_1 = fadd float %tmp_11_23_2, %tmp_10_23_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_2_1"/></StgValue>
</operation>

<operation id="4147" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1709  %tmp_10_23_3 = fmul float %image_load_95, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_23_3"/></StgValue>
</operation>

<operation id="4148" st_id="65" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1712  %tmp_10_23_3_1 = fmul float %image_load_99, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_23_3_1"/></StgValue>
</operation>

<operation id="4149" st_id="65" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1715  %tmp_10_23_3_2 = fmul float %image_load_103, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_23_3_2"/></StgValue>
</operation>

<operation id="4150" st_id="65" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1719  %tmp_10_23_3_3 = fmul float %image_load_107, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_23_3_3"/></StgValue>
</operation>

<operation id="4151" st_id="65" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1754  %tmp_11_24_2_1 = fadd float %tmp_11_24_2, %tmp_10_24_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_2_1"/></StgValue>
</operation>

<operation id="4152" st_id="65" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1760  %tmp_10_24_3 = fmul float %image_load_99, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_24_3"/></StgValue>
</operation>

<operation id="4153" st_id="65" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1762  %tmp_10_24_3_1 = fmul float %image_load_103, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_24_3_1"/></StgValue>
</operation>

<operation id="4154" st_id="65" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1764  %tmp_10_24_3_2 = fmul float %image_load_107, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_24_3_2"/></StgValue>
</operation>

<operation id="4155" st_id="65" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1767  %tmp_10_24_3_3 = fmul float %image_load_111, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_24_3_3"/></StgValue>
</operation>

<operation id="4156" st_id="65" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1801  %tmp_11_25_2_1 = fadd float %tmp_11_25_2, %tmp_10_25_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_2_1"/></StgValue>
</operation>

<operation id="4157" st_id="65" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1807  %tmp_10_25_3 = fmul float %image_load_103, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_25_3"/></StgValue>
</operation>

<operation id="4158" st_id="65" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1809  %tmp_10_25_3_1 = fmul float %image_load_107, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_25_3_1"/></StgValue>
</operation>

<operation id="4159" st_id="65" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1811  %tmp_10_25_3_2 = fmul float %image_load_111, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_25_3_2"/></StgValue>
</operation>

<operation id="4160" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1813  %image_load_115 = load float* %image_addr_115, align 4

]]></Node>
<StgValue><ssdm name="image_load_115"/></StgValue>
</operation>

<operation id="4161" st_id="65" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1846  %tmp_11_26_2 = fadd float %tmp_11_26_1_3, %tmp_10_26_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_2"/></StgValue>
</operation>

<operation id="4162" st_id="65" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1854  %tmp_10_26_3 = fmul float %image_load_107, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_26_3"/></StgValue>
</operation>

<operation id="4163" st_id="65" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1856  %tmp_10_26_3_1 = fmul float %image_load_111, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_26_3_1"/></StgValue>
</operation>

<operation id="4164" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1860  %image_load_119 = load float* %image_addr_119, align 4

]]></Node>
<StgValue><ssdm name="image_load_119"/></StgValue>
</operation>

<operation id="4165" st_id="65" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1893  %tmp_11_27_2 = fadd float %tmp_11_27_1_3, %tmp_10_27_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_2"/></StgValue>
</operation>

<operation id="4166" st_id="65" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1901  %tmp_10_27_3 = fmul float %image_load_111, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_27_3"/></StgValue>
</operation>

<operation id="4167" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1907  %image_load_123 = load float* %image_addr_123, align 4

]]></Node>
<StgValue><ssdm name="image_load_123"/></StgValue>
</operation>

<operation id="4168" st_id="65" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1940  %tmp_11_28_2 = fadd float %tmp_11_28_1_3, %tmp_10_28_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_2"/></StgValue>
</operation>

<operation id="4169" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1954  %image_load_127 = load float* %image_addr_127, align 4

]]></Node>
<StgValue><ssdm name="image_load_127"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="4170" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:508  %tmp_11_0_2_3 = fadd float %tmp_11_0_2_2, %tmp_10_0_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_2_3"/></StgValue>
</operation>

<operation id="4171" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:661  %tmp_11_1_2_3 = fadd float %tmp_11_1_2_2, %tmp_10_1_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_2_3"/></StgValue>
</operation>

<operation id="4172" st_id="66" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:708  %tmp_11_2_2_3 = fadd float %tmp_11_2_2_2, %tmp_10_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_2_3"/></StgValue>
</operation>

<operation id="4173" st_id="66" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:755  %tmp_11_3_2_3 = fadd float %tmp_11_3_2_2, %tmp_10_3_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_2_3"/></StgValue>
</operation>

<operation id="4174" st_id="66" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:802  %tmp_11_4_2_3 = fadd float %tmp_11_4_2_2, %tmp_10_4_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_2_3"/></StgValue>
</operation>

<operation id="4175" st_id="66" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:849  %tmp_11_5_2_3 = fadd float %tmp_11_5_2_2, %tmp_10_5_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_2_3"/></StgValue>
</operation>

<operation id="4176" st_id="66" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:896  %tmp_11_6_2_3 = fadd float %tmp_11_6_2_2, %tmp_10_6_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_2_3"/></StgValue>
</operation>

<operation id="4177" st_id="66" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:943  %tmp_11_7_2_3 = fadd float %tmp_11_7_2_2, %tmp_10_7_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_2_3"/></StgValue>
</operation>

<operation id="4178" st_id="66" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:987  %tmp_11_8_2_2 = fadd float %tmp_11_8_2_1, %tmp_10_8_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_2_2"/></StgValue>
</operation>

<operation id="4179" st_id="66" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1034  %tmp_11_9_2_2 = fadd float %tmp_11_9_2_1, %tmp_10_9_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_2_2"/></StgValue>
</operation>

<operation id="4180" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1081  %tmp_11_10_2_2 = fadd float %tmp_11_10_2_1, %tmp_10_10_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_2_2"/></StgValue>
</operation>

<operation id="4181" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1128  %tmp_11_11_2_2 = fadd float %tmp_11_11_2_1, %tmp_10_11_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_2_2"/></StgValue>
</operation>

<operation id="4182" st_id="66" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1175  %tmp_11_12_2_2 = fadd float %tmp_11_12_2_1, %tmp_10_12_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_2_2"/></StgValue>
</operation>

<operation id="4183" st_id="66" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1222  %tmp_11_13_2_2 = fadd float %tmp_11_13_2_1, %tmp_10_13_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_2_2"/></StgValue>
</operation>

<operation id="4184" st_id="66" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1269  %tmp_11_14_2_2 = fadd float %tmp_11_14_2_1, %tmp_10_14_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_2_2"/></StgValue>
</operation>

<operation id="4185" st_id="66" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1316  %tmp_11_15_2_2 = fadd float %tmp_11_15_2_1, %tmp_10_15_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_2_2"/></StgValue>
</operation>

<operation id="4186" st_id="66" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1363  %tmp_11_16_2_2 = fadd float %tmp_11_16_2_1, %tmp_10_16_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_2_2"/></StgValue>
</operation>

<operation id="4187" st_id="66" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1410  %tmp_11_17_2_2 = fadd float %tmp_11_17_2_1, %tmp_10_17_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_2_2"/></StgValue>
</operation>

<operation id="4188" st_id="66" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1455  %tmp_11_18_2_1 = fadd float %tmp_11_18_2, %tmp_10_18_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_2_1"/></StgValue>
</operation>

<operation id="4189" st_id="66" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1502  %tmp_11_19_2_1 = fadd float %tmp_11_19_2, %tmp_10_19_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_2_1"/></StgValue>
</operation>

<operation id="4190" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1515  %tmp_10_19_3_3 = fmul float %image_load_91, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_19_3_3"/></StgValue>
</operation>

<operation id="4191" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1549  %tmp_11_20_2_1 = fadd float %tmp_11_20_2, %tmp_10_20_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_2_1"/></StgValue>
</operation>

<operation id="4192" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1559  %tmp_10_20_3_2 = fmul float %image_load_91, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_20_3_2"/></StgValue>
</operation>

<operation id="4193" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1562  %tmp_10_20_3_3 = fmul float %image_load_95, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_20_3_3"/></StgValue>
</operation>

<operation id="4194" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1596  %tmp_11_21_2_1 = fadd float %tmp_11_21_2, %tmp_10_21_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_2_1"/></StgValue>
</operation>

<operation id="4195" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1604  %tmp_10_21_3_1 = fmul float %image_load_91, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_21_3_1"/></StgValue>
</operation>

<operation id="4196" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1606  %tmp_10_21_3_2 = fmul float %image_load_95, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_21_3_2"/></StgValue>
</operation>

<operation id="4197" st_id="66" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1609  %tmp_10_21_3_3 = fmul float %image_load_99, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_21_3_3"/></StgValue>
</operation>

<operation id="4198" st_id="66" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1653  %tmp_11_22_2_1 = fadd float %tmp_11_22_2, %tmp_10_22_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_2_1"/></StgValue>
</operation>

<operation id="4199" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1659  %tmp_10_22_3 = fmul float %image_load_91, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_22_3"/></StgValue>
</operation>

<operation id="4200" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1661  %tmp_10_22_3_1 = fmul float %image_load_95, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_22_3_1"/></StgValue>
</operation>

<operation id="4201" st_id="66" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1663  %tmp_10_22_3_2 = fmul float %image_load_99, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_22_3_2"/></StgValue>
</operation>

<operation id="4202" st_id="66" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1666  %tmp_10_22_3_3 = fmul float %image_load_103, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_22_3_3"/></StgValue>
</operation>

<operation id="4203" st_id="66" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1700  %tmp_11_23_2_1 = fadd float %tmp_11_23_2, %tmp_10_23_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_2_1"/></StgValue>
</operation>

<operation id="4204" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1709  %tmp_10_23_3 = fmul float %image_load_95, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_23_3"/></StgValue>
</operation>

<operation id="4205" st_id="66" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1712  %tmp_10_23_3_1 = fmul float %image_load_99, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_23_3_1"/></StgValue>
</operation>

<operation id="4206" st_id="66" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1715  %tmp_10_23_3_2 = fmul float %image_load_103, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_23_3_2"/></StgValue>
</operation>

<operation id="4207" st_id="66" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1719  %tmp_10_23_3_3 = fmul float %image_load_107, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_23_3_3"/></StgValue>
</operation>

<operation id="4208" st_id="66" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1754  %tmp_11_24_2_1 = fadd float %tmp_11_24_2, %tmp_10_24_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_2_1"/></StgValue>
</operation>

<operation id="4209" st_id="66" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1760  %tmp_10_24_3 = fmul float %image_load_99, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_24_3"/></StgValue>
</operation>

<operation id="4210" st_id="66" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1762  %tmp_10_24_3_1 = fmul float %image_load_103, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_24_3_1"/></StgValue>
</operation>

<operation id="4211" st_id="66" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1764  %tmp_10_24_3_2 = fmul float %image_load_107, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_24_3_2"/></StgValue>
</operation>

<operation id="4212" st_id="66" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1767  %tmp_10_24_3_3 = fmul float %image_load_111, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_24_3_3"/></StgValue>
</operation>

<operation id="4213" st_id="66" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1801  %tmp_11_25_2_1 = fadd float %tmp_11_25_2, %tmp_10_25_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_2_1"/></StgValue>
</operation>

<operation id="4214" st_id="66" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1807  %tmp_10_25_3 = fmul float %image_load_103, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_25_3"/></StgValue>
</operation>

<operation id="4215" st_id="66" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1809  %tmp_10_25_3_1 = fmul float %image_load_107, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_25_3_1"/></StgValue>
</operation>

<operation id="4216" st_id="66" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1811  %tmp_10_25_3_2 = fmul float %image_load_111, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_25_3_2"/></StgValue>
</operation>

<operation id="4217" st_id="66" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1814  %tmp_10_25_3_3 = fmul float %image_load_115, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_25_3_3"/></StgValue>
</operation>

<operation id="4218" st_id="66" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1848  %tmp_11_26_2_1 = fadd float %tmp_11_26_2, %tmp_10_26_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_2_1"/></StgValue>
</operation>

<operation id="4219" st_id="66" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1854  %tmp_10_26_3 = fmul float %image_load_107, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_26_3"/></StgValue>
</operation>

<operation id="4220" st_id="66" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1856  %tmp_10_26_3_1 = fmul float %image_load_111, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_26_3_1"/></StgValue>
</operation>

<operation id="4221" st_id="66" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1858  %tmp_10_26_3_2 = fmul float %image_load_115, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_26_3_2"/></StgValue>
</operation>

<operation id="4222" st_id="66" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1861  %tmp_10_26_3_3 = fmul float %image_load_119, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_26_3_3"/></StgValue>
</operation>

<operation id="4223" st_id="66" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1895  %tmp_11_27_2_1 = fadd float %tmp_11_27_2, %tmp_10_27_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_2_1"/></StgValue>
</operation>

<operation id="4224" st_id="66" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1901  %tmp_10_27_3 = fmul float %image_load_111, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_27_3"/></StgValue>
</operation>

<operation id="4225" st_id="66" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1903  %tmp_10_27_3_1 = fmul float %image_load_115, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_27_3_1"/></StgValue>
</operation>

<operation id="4226" st_id="66" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1905  %tmp_10_27_3_2 = fmul float %image_load_119, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_27_3_2"/></StgValue>
</operation>

<operation id="4227" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1907  %image_load_123 = load float* %image_addr_123, align 4

]]></Node>
<StgValue><ssdm name="image_load_123"/></StgValue>
</operation>

<operation id="4228" st_id="66" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1940  %tmp_11_28_2 = fadd float %tmp_11_28_1_3, %tmp_10_28_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_2"/></StgValue>
</operation>

<operation id="4229" st_id="66" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1948  %tmp_10_28_3 = fmul float %image_load_115, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_28_3"/></StgValue>
</operation>

<operation id="4230" st_id="66" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1950  %tmp_10_28_3_1 = fmul float %image_load_119, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_28_3_1"/></StgValue>
</operation>

<operation id="4231" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:1954  %image_load_127 = load float* %image_addr_127, align 4

]]></Node>
<StgValue><ssdm name="image_load_127"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="4232" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:508  %tmp_11_0_2_3 = fadd float %tmp_11_0_2_2, %tmp_10_0_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_2_3"/></StgValue>
</operation>

<operation id="4233" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:661  %tmp_11_1_2_3 = fadd float %tmp_11_1_2_2, %tmp_10_1_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_2_3"/></StgValue>
</operation>

<operation id="4234" st_id="67" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:708  %tmp_11_2_2_3 = fadd float %tmp_11_2_2_2, %tmp_10_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_2_3"/></StgValue>
</operation>

<operation id="4235" st_id="67" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:755  %tmp_11_3_2_3 = fadd float %tmp_11_3_2_2, %tmp_10_3_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_2_3"/></StgValue>
</operation>

<operation id="4236" st_id="67" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:802  %tmp_11_4_2_3 = fadd float %tmp_11_4_2_2, %tmp_10_4_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_2_3"/></StgValue>
</operation>

<operation id="4237" st_id="67" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:849  %tmp_11_5_2_3 = fadd float %tmp_11_5_2_2, %tmp_10_5_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_2_3"/></StgValue>
</operation>

<operation id="4238" st_id="67" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:896  %tmp_11_6_2_3 = fadd float %tmp_11_6_2_2, %tmp_10_6_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_2_3"/></StgValue>
</operation>

<operation id="4239" st_id="67" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:943  %tmp_11_7_2_3 = fadd float %tmp_11_7_2_2, %tmp_10_7_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_2_3"/></StgValue>
</operation>

<operation id="4240" st_id="67" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:990  %tmp_11_8_2_3 = fadd float %tmp_11_8_2_2, %tmp_10_8_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_2_3"/></StgValue>
</operation>

<operation id="4241" st_id="67" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1037  %tmp_11_9_2_3 = fadd float %tmp_11_9_2_2, %tmp_10_9_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_2_3"/></StgValue>
</operation>

<operation id="4242" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1081  %tmp_11_10_2_2 = fadd float %tmp_11_10_2_1, %tmp_10_10_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_2_2"/></StgValue>
</operation>

<operation id="4243" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1128  %tmp_11_11_2_2 = fadd float %tmp_11_11_2_1, %tmp_10_11_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_2_2"/></StgValue>
</operation>

<operation id="4244" st_id="67" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1175  %tmp_11_12_2_2 = fadd float %tmp_11_12_2_1, %tmp_10_12_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_2_2"/></StgValue>
</operation>

<operation id="4245" st_id="67" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1222  %tmp_11_13_2_2 = fadd float %tmp_11_13_2_1, %tmp_10_13_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_2_2"/></StgValue>
</operation>

<operation id="4246" st_id="67" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1269  %tmp_11_14_2_2 = fadd float %tmp_11_14_2_1, %tmp_10_14_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_2_2"/></StgValue>
</operation>

<operation id="4247" st_id="67" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1316  %tmp_11_15_2_2 = fadd float %tmp_11_15_2_1, %tmp_10_15_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_2_2"/></StgValue>
</operation>

<operation id="4248" st_id="67" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1363  %tmp_11_16_2_2 = fadd float %tmp_11_16_2_1, %tmp_10_16_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_2_2"/></StgValue>
</operation>

<operation id="4249" st_id="67" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1410  %tmp_11_17_2_2 = fadd float %tmp_11_17_2_1, %tmp_10_17_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_2_2"/></StgValue>
</operation>

<operation id="4250" st_id="67" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1457  %tmp_11_18_2_2 = fadd float %tmp_11_18_2_1, %tmp_10_18_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_2_2"/></StgValue>
</operation>

<operation id="4251" st_id="67" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1504  %tmp_11_19_2_2 = fadd float %tmp_11_19_2_1, %tmp_10_19_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_2_2"/></StgValue>
</operation>

<operation id="4252" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1549  %tmp_11_20_2_1 = fadd float %tmp_11_20_2, %tmp_10_20_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_2_1"/></StgValue>
</operation>

<operation id="4253" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1596  %tmp_11_21_2_1 = fadd float %tmp_11_21_2, %tmp_10_21_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_2_1"/></StgValue>
</operation>

<operation id="4254" st_id="67" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1609  %tmp_10_21_3_3 = fmul float %image_load_99, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_21_3_3"/></StgValue>
</operation>

<operation id="4255" st_id="67" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1653  %tmp_11_22_2_1 = fadd float %tmp_11_22_2, %tmp_10_22_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_2_1"/></StgValue>
</operation>

<operation id="4256" st_id="67" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1663  %tmp_10_22_3_2 = fmul float %image_load_99, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_22_3_2"/></StgValue>
</operation>

<operation id="4257" st_id="67" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1666  %tmp_10_22_3_3 = fmul float %image_load_103, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_22_3_3"/></StgValue>
</operation>

<operation id="4258" st_id="67" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1700  %tmp_11_23_2_1 = fadd float %tmp_11_23_2, %tmp_10_23_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_2_1"/></StgValue>
</operation>

<operation id="4259" st_id="67" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1712  %tmp_10_23_3_1 = fmul float %image_load_99, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_23_3_1"/></StgValue>
</operation>

<operation id="4260" st_id="67" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1715  %tmp_10_23_3_2 = fmul float %image_load_103, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_23_3_2"/></StgValue>
</operation>

<operation id="4261" st_id="67" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1719  %tmp_10_23_3_3 = fmul float %image_load_107, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_23_3_3"/></StgValue>
</operation>

<operation id="4262" st_id="67" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1754  %tmp_11_24_2_1 = fadd float %tmp_11_24_2, %tmp_10_24_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_2_1"/></StgValue>
</operation>

<operation id="4263" st_id="67" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1760  %tmp_10_24_3 = fmul float %image_load_99, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_24_3"/></StgValue>
</operation>

<operation id="4264" st_id="67" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1762  %tmp_10_24_3_1 = fmul float %image_load_103, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_24_3_1"/></StgValue>
</operation>

<operation id="4265" st_id="67" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1764  %tmp_10_24_3_2 = fmul float %image_load_107, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_24_3_2"/></StgValue>
</operation>

<operation id="4266" st_id="67" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1767  %tmp_10_24_3_3 = fmul float %image_load_111, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_24_3_3"/></StgValue>
</operation>

<operation id="4267" st_id="67" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1801  %tmp_11_25_2_1 = fadd float %tmp_11_25_2, %tmp_10_25_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_2_1"/></StgValue>
</operation>

<operation id="4268" st_id="67" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1807  %tmp_10_25_3 = fmul float %image_load_103, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_25_3"/></StgValue>
</operation>

<operation id="4269" st_id="67" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1809  %tmp_10_25_3_1 = fmul float %image_load_107, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_25_3_1"/></StgValue>
</operation>

<operation id="4270" st_id="67" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1811  %tmp_10_25_3_2 = fmul float %image_load_111, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_25_3_2"/></StgValue>
</operation>

<operation id="4271" st_id="67" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1814  %tmp_10_25_3_3 = fmul float %image_load_115, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_25_3_3"/></StgValue>
</operation>

<operation id="4272" st_id="67" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1848  %tmp_11_26_2_1 = fadd float %tmp_11_26_2, %tmp_10_26_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_2_1"/></StgValue>
</operation>

<operation id="4273" st_id="67" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1854  %tmp_10_26_3 = fmul float %image_load_107, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_26_3"/></StgValue>
</operation>

<operation id="4274" st_id="67" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1856  %tmp_10_26_3_1 = fmul float %image_load_111, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_26_3_1"/></StgValue>
</operation>

<operation id="4275" st_id="67" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1858  %tmp_10_26_3_2 = fmul float %image_load_115, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_26_3_2"/></StgValue>
</operation>

<operation id="4276" st_id="67" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1861  %tmp_10_26_3_3 = fmul float %image_load_119, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_26_3_3"/></StgValue>
</operation>

<operation id="4277" st_id="67" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1895  %tmp_11_27_2_1 = fadd float %tmp_11_27_2, %tmp_10_27_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_2_1"/></StgValue>
</operation>

<operation id="4278" st_id="67" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1901  %tmp_10_27_3 = fmul float %image_load_111, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_27_3"/></StgValue>
</operation>

<operation id="4279" st_id="67" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1903  %tmp_10_27_3_1 = fmul float %image_load_115, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_27_3_1"/></StgValue>
</operation>

<operation id="4280" st_id="67" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1905  %tmp_10_27_3_2 = fmul float %image_load_119, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_27_3_2"/></StgValue>
</operation>

<operation id="4281" st_id="67" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1908  %tmp_10_27_3_3 = fmul float %image_load_123, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_27_3_3"/></StgValue>
</operation>

<operation id="4282" st_id="67" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1942  %tmp_11_28_2_1 = fadd float %tmp_11_28_2, %tmp_10_28_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_2_1"/></StgValue>
</operation>

<operation id="4283" st_id="67" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1948  %tmp_10_28_3 = fmul float %image_load_115, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_28_3"/></StgValue>
</operation>

<operation id="4284" st_id="67" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1950  %tmp_10_28_3_1 = fmul float %image_load_119, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_28_3_1"/></StgValue>
</operation>

<operation id="4285" st_id="67" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1952  %tmp_10_28_3_2 = fmul float %image_load_123, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_28_3_2"/></StgValue>
</operation>

<operation id="4286" st_id="67" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1955  %tmp_10_28_3_3 = fmul float %image_load_127, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_28_3_3"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="4287" st_id="68" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:609  %tmp_11_0_3 = fadd float %tmp_11_0_2_3, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_3"/></StgValue>
</operation>

<operation id="4288" st_id="68" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:663  %tmp_11_1_3 = fadd float %tmp_11_1_2_3, %tmp_10_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_3"/></StgValue>
</operation>

<operation id="4289" st_id="68" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:708  %tmp_11_2_2_3 = fadd float %tmp_11_2_2_2, %tmp_10_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_2_3"/></StgValue>
</operation>

<operation id="4290" st_id="68" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:755  %tmp_11_3_2_3 = fadd float %tmp_11_3_2_2, %tmp_10_3_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_2_3"/></StgValue>
</operation>

<operation id="4291" st_id="68" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:802  %tmp_11_4_2_3 = fadd float %tmp_11_4_2_2, %tmp_10_4_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_2_3"/></StgValue>
</operation>

<operation id="4292" st_id="68" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:849  %tmp_11_5_2_3 = fadd float %tmp_11_5_2_2, %tmp_10_5_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_2_3"/></StgValue>
</operation>

<operation id="4293" st_id="68" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:896  %tmp_11_6_2_3 = fadd float %tmp_11_6_2_2, %tmp_10_6_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_2_3"/></StgValue>
</operation>

<operation id="4294" st_id="68" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:943  %tmp_11_7_2_3 = fadd float %tmp_11_7_2_2, %tmp_10_7_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_2_3"/></StgValue>
</operation>

<operation id="4295" st_id="68" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:990  %tmp_11_8_2_3 = fadd float %tmp_11_8_2_2, %tmp_10_8_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_2_3"/></StgValue>
</operation>

<operation id="4296" st_id="68" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1037  %tmp_11_9_2_3 = fadd float %tmp_11_9_2_2, %tmp_10_9_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_2_3"/></StgValue>
</operation>

<operation id="4297" st_id="68" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1084  %tmp_11_10_2_3 = fadd float %tmp_11_10_2_2, %tmp_10_10_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_2_3"/></StgValue>
</operation>

<operation id="4298" st_id="68" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1131  %tmp_11_11_2_3 = fadd float %tmp_11_11_2_2, %tmp_10_11_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_2_3"/></StgValue>
</operation>

<operation id="4299" st_id="68" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1175  %tmp_11_12_2_2 = fadd float %tmp_11_12_2_1, %tmp_10_12_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_2_2"/></StgValue>
</operation>

<operation id="4300" st_id="68" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1222  %tmp_11_13_2_2 = fadd float %tmp_11_13_2_1, %tmp_10_13_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_2_2"/></StgValue>
</operation>

<operation id="4301" st_id="68" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1269  %tmp_11_14_2_2 = fadd float %tmp_11_14_2_1, %tmp_10_14_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_2_2"/></StgValue>
</operation>

<operation id="4302" st_id="68" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1316  %tmp_11_15_2_2 = fadd float %tmp_11_15_2_1, %tmp_10_15_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_2_2"/></StgValue>
</operation>

<operation id="4303" st_id="68" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1363  %tmp_11_16_2_2 = fadd float %tmp_11_16_2_1, %tmp_10_16_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_2_2"/></StgValue>
</operation>

<operation id="4304" st_id="68" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1410  %tmp_11_17_2_2 = fadd float %tmp_11_17_2_1, %tmp_10_17_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_2_2"/></StgValue>
</operation>

<operation id="4305" st_id="68" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1457  %tmp_11_18_2_2 = fadd float %tmp_11_18_2_1, %tmp_10_18_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_2_2"/></StgValue>
</operation>

<operation id="4306" st_id="68" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1504  %tmp_11_19_2_2 = fadd float %tmp_11_19_2_1, %tmp_10_19_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_2_2"/></StgValue>
</operation>

<operation id="4307" st_id="68" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1551  %tmp_11_20_2_2 = fadd float %tmp_11_20_2_1, %tmp_10_20_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_2_2"/></StgValue>
</operation>

<operation id="4308" st_id="68" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1598  %tmp_11_21_2_2 = fadd float %tmp_11_21_2_1, %tmp_10_21_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_2_2"/></StgValue>
</operation>

<operation id="4309" st_id="68" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1653  %tmp_11_22_2_1 = fadd float %tmp_11_22_2, %tmp_10_22_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_2_1"/></StgValue>
</operation>

<operation id="4310" st_id="68" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1700  %tmp_11_23_2_1 = fadd float %tmp_11_23_2, %tmp_10_23_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_2_1"/></StgValue>
</operation>

<operation id="4311" st_id="68" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1719  %tmp_10_23_3_3 = fmul float %image_load_107, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_23_3_3"/></StgValue>
</operation>

<operation id="4312" st_id="68" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1754  %tmp_11_24_2_1 = fadd float %tmp_11_24_2, %tmp_10_24_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_2_1"/></StgValue>
</operation>

<operation id="4313" st_id="68" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1764  %tmp_10_24_3_2 = fmul float %image_load_107, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_24_3_2"/></StgValue>
</operation>

<operation id="4314" st_id="68" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1767  %tmp_10_24_3_3 = fmul float %image_load_111, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_24_3_3"/></StgValue>
</operation>

<operation id="4315" st_id="68" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1801  %tmp_11_25_2_1 = fadd float %tmp_11_25_2, %tmp_10_25_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_2_1"/></StgValue>
</operation>

<operation id="4316" st_id="68" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1809  %tmp_10_25_3_1 = fmul float %image_load_107, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_25_3_1"/></StgValue>
</operation>

<operation id="4317" st_id="68" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1811  %tmp_10_25_3_2 = fmul float %image_load_111, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_25_3_2"/></StgValue>
</operation>

<operation id="4318" st_id="68" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1814  %tmp_10_25_3_3 = fmul float %image_load_115, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_25_3_3"/></StgValue>
</operation>

<operation id="4319" st_id="68" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1848  %tmp_11_26_2_1 = fadd float %tmp_11_26_2, %tmp_10_26_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_2_1"/></StgValue>
</operation>

<operation id="4320" st_id="68" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1854  %tmp_10_26_3 = fmul float %image_load_107, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_26_3"/></StgValue>
</operation>

<operation id="4321" st_id="68" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1856  %tmp_10_26_3_1 = fmul float %image_load_111, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_26_3_1"/></StgValue>
</operation>

<operation id="4322" st_id="68" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1858  %tmp_10_26_3_2 = fmul float %image_load_115, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_26_3_2"/></StgValue>
</operation>

<operation id="4323" st_id="68" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1861  %tmp_10_26_3_3 = fmul float %image_load_119, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_26_3_3"/></StgValue>
</operation>

<operation id="4324" st_id="68" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1895  %tmp_11_27_2_1 = fadd float %tmp_11_27_2, %tmp_10_27_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_2_1"/></StgValue>
</operation>

<operation id="4325" st_id="68" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1901  %tmp_10_27_3 = fmul float %image_load_111, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_27_3"/></StgValue>
</operation>

<operation id="4326" st_id="68" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1903  %tmp_10_27_3_1 = fmul float %image_load_115, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_27_3_1"/></StgValue>
</operation>

<operation id="4327" st_id="68" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1905  %tmp_10_27_3_2 = fmul float %image_load_119, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_27_3_2"/></StgValue>
</operation>

<operation id="4328" st_id="68" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1908  %tmp_10_27_3_3 = fmul float %image_load_123, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_27_3_3"/></StgValue>
</operation>

<operation id="4329" st_id="68" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1942  %tmp_11_28_2_1 = fadd float %tmp_11_28_2, %tmp_10_28_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_2_1"/></StgValue>
</operation>

<operation id="4330" st_id="68" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1948  %tmp_10_28_3 = fmul float %image_load_115, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_28_3"/></StgValue>
</operation>

<operation id="4331" st_id="68" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1950  %tmp_10_28_3_1 = fmul float %image_load_119, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_28_3_1"/></StgValue>
</operation>

<operation id="4332" st_id="68" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1952  %tmp_10_28_3_2 = fmul float %image_load_123, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_28_3_2"/></StgValue>
</operation>

<operation id="4333" st_id="68" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1955  %tmp_10_28_3_3 = fmul float %image_load_127, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_28_3_3"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="4334" st_id="69" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:609  %tmp_11_0_3 = fadd float %tmp_11_0_2_3, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_3"/></StgValue>
</operation>

<operation id="4335" st_id="69" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:663  %tmp_11_1_3 = fadd float %tmp_11_1_2_3, %tmp_10_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_3"/></StgValue>
</operation>

<operation id="4336" st_id="69" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:710  %tmp_11_2_3 = fadd float %tmp_11_2_2_3, %tmp_10_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_3"/></StgValue>
</operation>

<operation id="4337" st_id="69" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:757  %tmp_11_3_3 = fadd float %tmp_11_3_2_3, %tmp_10_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_3"/></StgValue>
</operation>

<operation id="4338" st_id="69" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:802  %tmp_11_4_2_3 = fadd float %tmp_11_4_2_2, %tmp_10_4_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_2_3"/></StgValue>
</operation>

<operation id="4339" st_id="69" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:849  %tmp_11_5_2_3 = fadd float %tmp_11_5_2_2, %tmp_10_5_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_2_3"/></StgValue>
</operation>

<operation id="4340" st_id="69" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:896  %tmp_11_6_2_3 = fadd float %tmp_11_6_2_2, %tmp_10_6_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_2_3"/></StgValue>
</operation>

<operation id="4341" st_id="69" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:943  %tmp_11_7_2_3 = fadd float %tmp_11_7_2_2, %tmp_10_7_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_2_3"/></StgValue>
</operation>

<operation id="4342" st_id="69" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:990  %tmp_11_8_2_3 = fadd float %tmp_11_8_2_2, %tmp_10_8_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_2_3"/></StgValue>
</operation>

<operation id="4343" st_id="69" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1037  %tmp_11_9_2_3 = fadd float %tmp_11_9_2_2, %tmp_10_9_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_2_3"/></StgValue>
</operation>

<operation id="4344" st_id="69" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1084  %tmp_11_10_2_3 = fadd float %tmp_11_10_2_2, %tmp_10_10_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_2_3"/></StgValue>
</operation>

<operation id="4345" st_id="69" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1131  %tmp_11_11_2_3 = fadd float %tmp_11_11_2_2, %tmp_10_11_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_2_3"/></StgValue>
</operation>

<operation id="4346" st_id="69" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1178  %tmp_11_12_2_3 = fadd float %tmp_11_12_2_2, %tmp_10_12_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_2_3"/></StgValue>
</operation>

<operation id="4347" st_id="69" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1225  %tmp_11_13_2_3 = fadd float %tmp_11_13_2_2, %tmp_10_13_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_2_3"/></StgValue>
</operation>

<operation id="4348" st_id="69" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1269  %tmp_11_14_2_2 = fadd float %tmp_11_14_2_1, %tmp_10_14_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_2_2"/></StgValue>
</operation>

<operation id="4349" st_id="69" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1316  %tmp_11_15_2_2 = fadd float %tmp_11_15_2_1, %tmp_10_15_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_2_2"/></StgValue>
</operation>

<operation id="4350" st_id="69" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1363  %tmp_11_16_2_2 = fadd float %tmp_11_16_2_1, %tmp_10_16_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_2_2"/></StgValue>
</operation>

<operation id="4351" st_id="69" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1410  %tmp_11_17_2_2 = fadd float %tmp_11_17_2_1, %tmp_10_17_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_2_2"/></StgValue>
</operation>

<operation id="4352" st_id="69" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1457  %tmp_11_18_2_2 = fadd float %tmp_11_18_2_1, %tmp_10_18_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_2_2"/></StgValue>
</operation>

<operation id="4353" st_id="69" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1504  %tmp_11_19_2_2 = fadd float %tmp_11_19_2_1, %tmp_10_19_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_2_2"/></StgValue>
</operation>

<operation id="4354" st_id="69" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1551  %tmp_11_20_2_2 = fadd float %tmp_11_20_2_1, %tmp_10_20_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_2_2"/></StgValue>
</operation>

<operation id="4355" st_id="69" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1598  %tmp_11_21_2_2 = fadd float %tmp_11_21_2_1, %tmp_10_21_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_2_2"/></StgValue>
</operation>

<operation id="4356" st_id="69" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1655  %tmp_11_22_2_2 = fadd float %tmp_11_22_2_1, %tmp_10_22_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_2_2"/></StgValue>
</operation>

<operation id="4357" st_id="69" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1703  %tmp_11_23_2_2 = fadd float %tmp_11_23_2_1, %tmp_10_23_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_2_2"/></StgValue>
</operation>

<operation id="4358" st_id="69" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1754  %tmp_11_24_2_1 = fadd float %tmp_11_24_2, %tmp_10_24_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_2_1"/></StgValue>
</operation>

<operation id="4359" st_id="69" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1801  %tmp_11_25_2_1 = fadd float %tmp_11_25_2, %tmp_10_25_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_2_1"/></StgValue>
</operation>

<operation id="4360" st_id="69" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1814  %tmp_10_25_3_3 = fmul float %image_load_115, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_25_3_3"/></StgValue>
</operation>

<operation id="4361" st_id="69" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1848  %tmp_11_26_2_1 = fadd float %tmp_11_26_2, %tmp_10_26_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_2_1"/></StgValue>
</operation>

<operation id="4362" st_id="69" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1858  %tmp_10_26_3_2 = fmul float %image_load_115, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_26_3_2"/></StgValue>
</operation>

<operation id="4363" st_id="69" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1861  %tmp_10_26_3_3 = fmul float %image_load_119, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_26_3_3"/></StgValue>
</operation>

<operation id="4364" st_id="69" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1895  %tmp_11_27_2_1 = fadd float %tmp_11_27_2, %tmp_10_27_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_2_1"/></StgValue>
</operation>

<operation id="4365" st_id="69" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1903  %tmp_10_27_3_1 = fmul float %image_load_115, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_27_3_1"/></StgValue>
</operation>

<operation id="4366" st_id="69" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1905  %tmp_10_27_3_2 = fmul float %image_load_119, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_27_3_2"/></StgValue>
</operation>

<operation id="4367" st_id="69" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1908  %tmp_10_27_3_3 = fmul float %image_load_123, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_27_3_3"/></StgValue>
</operation>

<operation id="4368" st_id="69" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1942  %tmp_11_28_2_1 = fadd float %tmp_11_28_2, %tmp_10_28_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_2_1"/></StgValue>
</operation>

<operation id="4369" st_id="69" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1948  %tmp_10_28_3 = fmul float %image_load_115, %weight_load_28

]]></Node>
<StgValue><ssdm name="tmp_10_28_3"/></StgValue>
</operation>

<operation id="4370" st_id="69" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1950  %tmp_10_28_3_1 = fmul float %image_load_119, %weight_load_29

]]></Node>
<StgValue><ssdm name="tmp_10_28_3_1"/></StgValue>
</operation>

<operation id="4371" st_id="69" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1952  %tmp_10_28_3_2 = fmul float %image_load_123, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_28_3_2"/></StgValue>
</operation>

<operation id="4372" st_id="69" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1955  %tmp_10_28_3_3 = fmul float %image_load_127, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_28_3_3"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="4373" st_id="70" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:609  %tmp_11_0_3 = fadd float %tmp_11_0_2_3, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_3"/></StgValue>
</operation>

<operation id="4374" st_id="70" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:663  %tmp_11_1_3 = fadd float %tmp_11_1_2_3, %tmp_10_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_3"/></StgValue>
</operation>

<operation id="4375" st_id="70" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:710  %tmp_11_2_3 = fadd float %tmp_11_2_2_3, %tmp_10_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_3"/></StgValue>
</operation>

<operation id="4376" st_id="70" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:757  %tmp_11_3_3 = fadd float %tmp_11_3_2_3, %tmp_10_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_3"/></StgValue>
</operation>

<operation id="4377" st_id="70" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:804  %tmp_11_4_3 = fadd float %tmp_11_4_2_3, %tmp_10_4_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_3"/></StgValue>
</operation>

<operation id="4378" st_id="70" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:851  %tmp_11_5_3 = fadd float %tmp_11_5_2_3, %tmp_10_5_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_3"/></StgValue>
</operation>

<operation id="4379" st_id="70" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:896  %tmp_11_6_2_3 = fadd float %tmp_11_6_2_2, %tmp_10_6_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_2_3"/></StgValue>
</operation>

<operation id="4380" st_id="70" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:943  %tmp_11_7_2_3 = fadd float %tmp_11_7_2_2, %tmp_10_7_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_2_3"/></StgValue>
</operation>

<operation id="4381" st_id="70" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:990  %tmp_11_8_2_3 = fadd float %tmp_11_8_2_2, %tmp_10_8_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_2_3"/></StgValue>
</operation>

<operation id="4382" st_id="70" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1037  %tmp_11_9_2_3 = fadd float %tmp_11_9_2_2, %tmp_10_9_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_2_3"/></StgValue>
</operation>

<operation id="4383" st_id="70" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1084  %tmp_11_10_2_3 = fadd float %tmp_11_10_2_2, %tmp_10_10_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_2_3"/></StgValue>
</operation>

<operation id="4384" st_id="70" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1131  %tmp_11_11_2_3 = fadd float %tmp_11_11_2_2, %tmp_10_11_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_2_3"/></StgValue>
</operation>

<operation id="4385" st_id="70" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1178  %tmp_11_12_2_3 = fadd float %tmp_11_12_2_2, %tmp_10_12_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_2_3"/></StgValue>
</operation>

<operation id="4386" st_id="70" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1225  %tmp_11_13_2_3 = fadd float %tmp_11_13_2_2, %tmp_10_13_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_2_3"/></StgValue>
</operation>

<operation id="4387" st_id="70" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1272  %tmp_11_14_2_3 = fadd float %tmp_11_14_2_2, %tmp_10_14_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_2_3"/></StgValue>
</operation>

<operation id="4388" st_id="70" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1319  %tmp_11_15_2_3 = fadd float %tmp_11_15_2_2, %tmp_10_15_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_2_3"/></StgValue>
</operation>

<operation id="4389" st_id="70" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1363  %tmp_11_16_2_2 = fadd float %tmp_11_16_2_1, %tmp_10_16_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_2_2"/></StgValue>
</operation>

<operation id="4390" st_id="70" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1410  %tmp_11_17_2_2 = fadd float %tmp_11_17_2_1, %tmp_10_17_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_2_2"/></StgValue>
</operation>

<operation id="4391" st_id="70" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1457  %tmp_11_18_2_2 = fadd float %tmp_11_18_2_1, %tmp_10_18_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_2_2"/></StgValue>
</operation>

<operation id="4392" st_id="70" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1504  %tmp_11_19_2_2 = fadd float %tmp_11_19_2_1, %tmp_10_19_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_2_2"/></StgValue>
</operation>

<operation id="4393" st_id="70" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1551  %tmp_11_20_2_2 = fadd float %tmp_11_20_2_1, %tmp_10_20_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_2_2"/></StgValue>
</operation>

<operation id="4394" st_id="70" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1598  %tmp_11_21_2_2 = fadd float %tmp_11_21_2_1, %tmp_10_21_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_2_2"/></StgValue>
</operation>

<operation id="4395" st_id="70" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1655  %tmp_11_22_2_2 = fadd float %tmp_11_22_2_1, %tmp_10_22_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_2_2"/></StgValue>
</operation>

<operation id="4396" st_id="70" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1703  %tmp_11_23_2_2 = fadd float %tmp_11_23_2_1, %tmp_10_23_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_2_2"/></StgValue>
</operation>

<operation id="4397" st_id="70" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1756  %tmp_11_24_2_2 = fadd float %tmp_11_24_2_1, %tmp_10_24_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_2_2"/></StgValue>
</operation>

<operation id="4398" st_id="70" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1803  %tmp_11_25_2_2 = fadd float %tmp_11_25_2_1, %tmp_10_25_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_2_2"/></StgValue>
</operation>

<operation id="4399" st_id="70" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1848  %tmp_11_26_2_1 = fadd float %tmp_11_26_2, %tmp_10_26_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_2_1"/></StgValue>
</operation>

<operation id="4400" st_id="70" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1895  %tmp_11_27_2_1 = fadd float %tmp_11_27_2, %tmp_10_27_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_2_1"/></StgValue>
</operation>

<operation id="4401" st_id="70" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1908  %tmp_10_27_3_3 = fmul float %image_load_123, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_27_3_3"/></StgValue>
</operation>

<operation id="4402" st_id="70" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1942  %tmp_11_28_2_1 = fadd float %tmp_11_28_2, %tmp_10_28_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_2_1"/></StgValue>
</operation>

<operation id="4403" st_id="70" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1952  %tmp_10_28_3_2 = fmul float %image_load_123, %weight_load_30

]]></Node>
<StgValue><ssdm name="tmp_10_28_3_2"/></StgValue>
</operation>

<operation id="4404" st_id="70" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1955  %tmp_10_28_3_3 = fmul float %image_load_127, %weight_load_31

]]></Node>
<StgValue><ssdm name="tmp_10_28_3_3"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="4405" st_id="71" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:609  %tmp_11_0_3 = fadd float %tmp_11_0_2_3, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_3"/></StgValue>
</operation>

<operation id="4406" st_id="71" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:663  %tmp_11_1_3 = fadd float %tmp_11_1_2_3, %tmp_10_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_3"/></StgValue>
</operation>

<operation id="4407" st_id="71" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:710  %tmp_11_2_3 = fadd float %tmp_11_2_2_3, %tmp_10_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_3"/></StgValue>
</operation>

<operation id="4408" st_id="71" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:757  %tmp_11_3_3 = fadd float %tmp_11_3_2_3, %tmp_10_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_3"/></StgValue>
</operation>

<operation id="4409" st_id="71" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:804  %tmp_11_4_3 = fadd float %tmp_11_4_2_3, %tmp_10_4_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_3"/></StgValue>
</operation>

<operation id="4410" st_id="71" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:851  %tmp_11_5_3 = fadd float %tmp_11_5_2_3, %tmp_10_5_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_3"/></StgValue>
</operation>

<operation id="4411" st_id="71" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:898  %tmp_11_6_3 = fadd float %tmp_11_6_2_3, %tmp_10_6_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_3"/></StgValue>
</operation>

<operation id="4412" st_id="71" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:945  %tmp_11_7_3 = fadd float %tmp_11_7_2_3, %tmp_10_7_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_3"/></StgValue>
</operation>

<operation id="4413" st_id="71" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:990  %tmp_11_8_2_3 = fadd float %tmp_11_8_2_2, %tmp_10_8_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_2_3"/></StgValue>
</operation>

<operation id="4414" st_id="71" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1037  %tmp_11_9_2_3 = fadd float %tmp_11_9_2_2, %tmp_10_9_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_2_3"/></StgValue>
</operation>

<operation id="4415" st_id="71" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1084  %tmp_11_10_2_3 = fadd float %tmp_11_10_2_2, %tmp_10_10_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_2_3"/></StgValue>
</operation>

<operation id="4416" st_id="71" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1131  %tmp_11_11_2_3 = fadd float %tmp_11_11_2_2, %tmp_10_11_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_2_3"/></StgValue>
</operation>

<operation id="4417" st_id="71" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1178  %tmp_11_12_2_3 = fadd float %tmp_11_12_2_2, %tmp_10_12_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_2_3"/></StgValue>
</operation>

<operation id="4418" st_id="71" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1225  %tmp_11_13_2_3 = fadd float %tmp_11_13_2_2, %tmp_10_13_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_2_3"/></StgValue>
</operation>

<operation id="4419" st_id="71" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1272  %tmp_11_14_2_3 = fadd float %tmp_11_14_2_2, %tmp_10_14_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_2_3"/></StgValue>
</operation>

<operation id="4420" st_id="71" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1319  %tmp_11_15_2_3 = fadd float %tmp_11_15_2_2, %tmp_10_15_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_2_3"/></StgValue>
</operation>

<operation id="4421" st_id="71" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1366  %tmp_11_16_2_3 = fadd float %tmp_11_16_2_2, %tmp_10_16_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_2_3"/></StgValue>
</operation>

<operation id="4422" st_id="71" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1413  %tmp_11_17_2_3 = fadd float %tmp_11_17_2_2, %tmp_10_17_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_2_3"/></StgValue>
</operation>

<operation id="4423" st_id="71" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1457  %tmp_11_18_2_2 = fadd float %tmp_11_18_2_1, %tmp_10_18_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_2_2"/></StgValue>
</operation>

<operation id="4424" st_id="71" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1504  %tmp_11_19_2_2 = fadd float %tmp_11_19_2_1, %tmp_10_19_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_2_2"/></StgValue>
</operation>

<operation id="4425" st_id="71" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1551  %tmp_11_20_2_2 = fadd float %tmp_11_20_2_1, %tmp_10_20_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_2_2"/></StgValue>
</operation>

<operation id="4426" st_id="71" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1598  %tmp_11_21_2_2 = fadd float %tmp_11_21_2_1, %tmp_10_21_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_2_2"/></StgValue>
</operation>

<operation id="4427" st_id="71" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1655  %tmp_11_22_2_2 = fadd float %tmp_11_22_2_1, %tmp_10_22_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_2_2"/></StgValue>
</operation>

<operation id="4428" st_id="71" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1703  %tmp_11_23_2_2 = fadd float %tmp_11_23_2_1, %tmp_10_23_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_2_2"/></StgValue>
</operation>

<operation id="4429" st_id="71" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1756  %tmp_11_24_2_2 = fadd float %tmp_11_24_2_1, %tmp_10_24_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_2_2"/></StgValue>
</operation>

<operation id="4430" st_id="71" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1803  %tmp_11_25_2_2 = fadd float %tmp_11_25_2_1, %tmp_10_25_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_2_2"/></StgValue>
</operation>

<operation id="4431" st_id="71" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1850  %tmp_11_26_2_2 = fadd float %tmp_11_26_2_1, %tmp_10_26_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_2_2"/></StgValue>
</operation>

<operation id="4432" st_id="71" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1897  %tmp_11_27_2_2 = fadd float %tmp_11_27_2_1, %tmp_10_27_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_2_2"/></StgValue>
</operation>

<operation id="4433" st_id="71" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1942  %tmp_11_28_2_1 = fadd float %tmp_11_28_2, %tmp_10_28_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_2_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="4434" st_id="72" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:609  %tmp_11_0_3 = fadd float %tmp_11_0_2_3, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_3"/></StgValue>
</operation>

<operation id="4435" st_id="72" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:663  %tmp_11_1_3 = fadd float %tmp_11_1_2_3, %tmp_10_1_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_3"/></StgValue>
</operation>

<operation id="4436" st_id="72" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:710  %tmp_11_2_3 = fadd float %tmp_11_2_2_3, %tmp_10_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_3"/></StgValue>
</operation>

<operation id="4437" st_id="72" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:757  %tmp_11_3_3 = fadd float %tmp_11_3_2_3, %tmp_10_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_3"/></StgValue>
</operation>

<operation id="4438" st_id="72" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:804  %tmp_11_4_3 = fadd float %tmp_11_4_2_3, %tmp_10_4_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_3"/></StgValue>
</operation>

<operation id="4439" st_id="72" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:851  %tmp_11_5_3 = fadd float %tmp_11_5_2_3, %tmp_10_5_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_3"/></StgValue>
</operation>

<operation id="4440" st_id="72" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:898  %tmp_11_6_3 = fadd float %tmp_11_6_2_3, %tmp_10_6_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_3"/></StgValue>
</operation>

<operation id="4441" st_id="72" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:945  %tmp_11_7_3 = fadd float %tmp_11_7_2_3, %tmp_10_7_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_3"/></StgValue>
</operation>

<operation id="4442" st_id="72" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:992  %tmp_11_8_3 = fadd float %tmp_11_8_2_3, %tmp_10_8_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_3"/></StgValue>
</operation>

<operation id="4443" st_id="72" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1039  %tmp_11_9_3 = fadd float %tmp_11_9_2_3, %tmp_10_9_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_3"/></StgValue>
</operation>

<operation id="4444" st_id="72" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1084  %tmp_11_10_2_3 = fadd float %tmp_11_10_2_2, %tmp_10_10_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_2_3"/></StgValue>
</operation>

<operation id="4445" st_id="72" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1131  %tmp_11_11_2_3 = fadd float %tmp_11_11_2_2, %tmp_10_11_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_2_3"/></StgValue>
</operation>

<operation id="4446" st_id="72" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1178  %tmp_11_12_2_3 = fadd float %tmp_11_12_2_2, %tmp_10_12_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_2_3"/></StgValue>
</operation>

<operation id="4447" st_id="72" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1225  %tmp_11_13_2_3 = fadd float %tmp_11_13_2_2, %tmp_10_13_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_2_3"/></StgValue>
</operation>

<operation id="4448" st_id="72" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1272  %tmp_11_14_2_3 = fadd float %tmp_11_14_2_2, %tmp_10_14_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_2_3"/></StgValue>
</operation>

<operation id="4449" st_id="72" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1319  %tmp_11_15_2_3 = fadd float %tmp_11_15_2_2, %tmp_10_15_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_2_3"/></StgValue>
</operation>

<operation id="4450" st_id="72" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1366  %tmp_11_16_2_3 = fadd float %tmp_11_16_2_2, %tmp_10_16_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_2_3"/></StgValue>
</operation>

<operation id="4451" st_id="72" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1413  %tmp_11_17_2_3 = fadd float %tmp_11_17_2_2, %tmp_10_17_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_2_3"/></StgValue>
</operation>

<operation id="4452" st_id="72" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1460  %tmp_11_18_2_3 = fadd float %tmp_11_18_2_2, %tmp_10_18_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_2_3"/></StgValue>
</operation>

<operation id="4453" st_id="72" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1507  %tmp_11_19_2_3 = fadd float %tmp_11_19_2_2, %tmp_10_19_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_2_3"/></StgValue>
</operation>

<operation id="4454" st_id="72" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1551  %tmp_11_20_2_2 = fadd float %tmp_11_20_2_1, %tmp_10_20_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_2_2"/></StgValue>
</operation>

<operation id="4455" st_id="72" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1598  %tmp_11_21_2_2 = fadd float %tmp_11_21_2_1, %tmp_10_21_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_2_2"/></StgValue>
</operation>

<operation id="4456" st_id="72" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1655  %tmp_11_22_2_2 = fadd float %tmp_11_22_2_1, %tmp_10_22_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_2_2"/></StgValue>
</operation>

<operation id="4457" st_id="72" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1703  %tmp_11_23_2_2 = fadd float %tmp_11_23_2_1, %tmp_10_23_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_2_2"/></StgValue>
</operation>

<operation id="4458" st_id="72" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1756  %tmp_11_24_2_2 = fadd float %tmp_11_24_2_1, %tmp_10_24_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_2_2"/></StgValue>
</operation>

<operation id="4459" st_id="72" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1803  %tmp_11_25_2_2 = fadd float %tmp_11_25_2_1, %tmp_10_25_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_2_2"/></StgValue>
</operation>

<operation id="4460" st_id="72" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1850  %tmp_11_26_2_2 = fadd float %tmp_11_26_2_1, %tmp_10_26_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_2_2"/></StgValue>
</operation>

<operation id="4461" st_id="72" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1897  %tmp_11_27_2_2 = fadd float %tmp_11_27_2_1, %tmp_10_27_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_2_2"/></StgValue>
</operation>

<operation id="4462" st_id="72" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1944  %tmp_11_28_2_2 = fadd float %tmp_11_28_2_1, %tmp_10_28_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_2_2"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="4463" st_id="73" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:613  %tmp_11_0_3_1 = fadd float %tmp_11_0_3, %tmp_10_0_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_3_1"/></StgValue>
</operation>

<operation id="4464" st_id="73" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:665  %tmp_11_1_3_1 = fadd float %tmp_11_1_3, %tmp_10_1_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_3_1"/></StgValue>
</operation>

<operation id="4465" st_id="73" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:710  %tmp_11_2_3 = fadd float %tmp_11_2_2_3, %tmp_10_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_3"/></StgValue>
</operation>

<operation id="4466" st_id="73" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:757  %tmp_11_3_3 = fadd float %tmp_11_3_2_3, %tmp_10_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_3"/></StgValue>
</operation>

<operation id="4467" st_id="73" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:804  %tmp_11_4_3 = fadd float %tmp_11_4_2_3, %tmp_10_4_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_3"/></StgValue>
</operation>

<operation id="4468" st_id="73" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:851  %tmp_11_5_3 = fadd float %tmp_11_5_2_3, %tmp_10_5_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_3"/></StgValue>
</operation>

<operation id="4469" st_id="73" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:898  %tmp_11_6_3 = fadd float %tmp_11_6_2_3, %tmp_10_6_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_3"/></StgValue>
</operation>

<operation id="4470" st_id="73" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:945  %tmp_11_7_3 = fadd float %tmp_11_7_2_3, %tmp_10_7_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_3"/></StgValue>
</operation>

<operation id="4471" st_id="73" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:992  %tmp_11_8_3 = fadd float %tmp_11_8_2_3, %tmp_10_8_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_3"/></StgValue>
</operation>

<operation id="4472" st_id="73" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1039  %tmp_11_9_3 = fadd float %tmp_11_9_2_3, %tmp_10_9_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_3"/></StgValue>
</operation>

<operation id="4473" st_id="73" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1086  %tmp_11_10_3 = fadd float %tmp_11_10_2_3, %tmp_10_10_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_3"/></StgValue>
</operation>

<operation id="4474" st_id="73" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1133  %tmp_11_11_3 = fadd float %tmp_11_11_2_3, %tmp_10_11_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_3"/></StgValue>
</operation>

<operation id="4475" st_id="73" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1178  %tmp_11_12_2_3 = fadd float %tmp_11_12_2_2, %tmp_10_12_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_2_3"/></StgValue>
</operation>

<operation id="4476" st_id="73" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1225  %tmp_11_13_2_3 = fadd float %tmp_11_13_2_2, %tmp_10_13_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_2_3"/></StgValue>
</operation>

<operation id="4477" st_id="73" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1272  %tmp_11_14_2_3 = fadd float %tmp_11_14_2_2, %tmp_10_14_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_2_3"/></StgValue>
</operation>

<operation id="4478" st_id="73" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1319  %tmp_11_15_2_3 = fadd float %tmp_11_15_2_2, %tmp_10_15_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_2_3"/></StgValue>
</operation>

<operation id="4479" st_id="73" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1366  %tmp_11_16_2_3 = fadd float %tmp_11_16_2_2, %tmp_10_16_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_2_3"/></StgValue>
</operation>

<operation id="4480" st_id="73" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1413  %tmp_11_17_2_3 = fadd float %tmp_11_17_2_2, %tmp_10_17_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_2_3"/></StgValue>
</operation>

<operation id="4481" st_id="73" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1460  %tmp_11_18_2_3 = fadd float %tmp_11_18_2_2, %tmp_10_18_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_2_3"/></StgValue>
</operation>

<operation id="4482" st_id="73" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1507  %tmp_11_19_2_3 = fadd float %tmp_11_19_2_2, %tmp_10_19_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_2_3"/></StgValue>
</operation>

<operation id="4483" st_id="73" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1554  %tmp_11_20_2_3 = fadd float %tmp_11_20_2_2, %tmp_10_20_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_2_3"/></StgValue>
</operation>

<operation id="4484" st_id="73" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1601  %tmp_11_21_2_3 = fadd float %tmp_11_21_2_2, %tmp_10_21_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_2_3"/></StgValue>
</operation>

<operation id="4485" st_id="73" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1655  %tmp_11_22_2_2 = fadd float %tmp_11_22_2_1, %tmp_10_22_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_2_2"/></StgValue>
</operation>

<operation id="4486" st_id="73" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1703  %tmp_11_23_2_2 = fadd float %tmp_11_23_2_1, %tmp_10_23_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_2_2"/></StgValue>
</operation>

<operation id="4487" st_id="73" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1756  %tmp_11_24_2_2 = fadd float %tmp_11_24_2_1, %tmp_10_24_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_2_2"/></StgValue>
</operation>

<operation id="4488" st_id="73" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1803  %tmp_11_25_2_2 = fadd float %tmp_11_25_2_1, %tmp_10_25_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_2_2"/></StgValue>
</operation>

<operation id="4489" st_id="73" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1850  %tmp_11_26_2_2 = fadd float %tmp_11_26_2_1, %tmp_10_26_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_2_2"/></StgValue>
</operation>

<operation id="4490" st_id="73" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1897  %tmp_11_27_2_2 = fadd float %tmp_11_27_2_1, %tmp_10_27_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_2_2"/></StgValue>
</operation>

<operation id="4491" st_id="73" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1944  %tmp_11_28_2_2 = fadd float %tmp_11_28_2_1, %tmp_10_28_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_2_2"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="4492" st_id="74" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:613  %tmp_11_0_3_1 = fadd float %tmp_11_0_3, %tmp_10_0_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_3_1"/></StgValue>
</operation>

<operation id="4493" st_id="74" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:665  %tmp_11_1_3_1 = fadd float %tmp_11_1_3, %tmp_10_1_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_3_1"/></StgValue>
</operation>

<operation id="4494" st_id="74" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:712  %tmp_11_2_3_1 = fadd float %tmp_11_2_3, %tmp_10_2_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_3_1"/></StgValue>
</operation>

<operation id="4495" st_id="74" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:759  %tmp_11_3_3_1 = fadd float %tmp_11_3_3, %tmp_10_3_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_3_1"/></StgValue>
</operation>

<operation id="4496" st_id="74" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:804  %tmp_11_4_3 = fadd float %tmp_11_4_2_3, %tmp_10_4_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_3"/></StgValue>
</operation>

<operation id="4497" st_id="74" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:851  %tmp_11_5_3 = fadd float %tmp_11_5_2_3, %tmp_10_5_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_3"/></StgValue>
</operation>

<operation id="4498" st_id="74" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:898  %tmp_11_6_3 = fadd float %tmp_11_6_2_3, %tmp_10_6_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_3"/></StgValue>
</operation>

<operation id="4499" st_id="74" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:945  %tmp_11_7_3 = fadd float %tmp_11_7_2_3, %tmp_10_7_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_3"/></StgValue>
</operation>

<operation id="4500" st_id="74" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:992  %tmp_11_8_3 = fadd float %tmp_11_8_2_3, %tmp_10_8_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_3"/></StgValue>
</operation>

<operation id="4501" st_id="74" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1039  %tmp_11_9_3 = fadd float %tmp_11_9_2_3, %tmp_10_9_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_3"/></StgValue>
</operation>

<operation id="4502" st_id="74" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1086  %tmp_11_10_3 = fadd float %tmp_11_10_2_3, %tmp_10_10_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_3"/></StgValue>
</operation>

<operation id="4503" st_id="74" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1133  %tmp_11_11_3 = fadd float %tmp_11_11_2_3, %tmp_10_11_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_3"/></StgValue>
</operation>

<operation id="4504" st_id="74" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1180  %tmp_11_12_3 = fadd float %tmp_11_12_2_3, %tmp_10_12_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_3"/></StgValue>
</operation>

<operation id="4505" st_id="74" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1227  %tmp_11_13_3 = fadd float %tmp_11_13_2_3, %tmp_10_13_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_3"/></StgValue>
</operation>

<operation id="4506" st_id="74" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1272  %tmp_11_14_2_3 = fadd float %tmp_11_14_2_2, %tmp_10_14_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_2_3"/></StgValue>
</operation>

<operation id="4507" st_id="74" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1319  %tmp_11_15_2_3 = fadd float %tmp_11_15_2_2, %tmp_10_15_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_2_3"/></StgValue>
</operation>

<operation id="4508" st_id="74" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1366  %tmp_11_16_2_3 = fadd float %tmp_11_16_2_2, %tmp_10_16_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_2_3"/></StgValue>
</operation>

<operation id="4509" st_id="74" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1413  %tmp_11_17_2_3 = fadd float %tmp_11_17_2_2, %tmp_10_17_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_2_3"/></StgValue>
</operation>

<operation id="4510" st_id="74" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1460  %tmp_11_18_2_3 = fadd float %tmp_11_18_2_2, %tmp_10_18_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_2_3"/></StgValue>
</operation>

<operation id="4511" st_id="74" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1507  %tmp_11_19_2_3 = fadd float %tmp_11_19_2_2, %tmp_10_19_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_2_3"/></StgValue>
</operation>

<operation id="4512" st_id="74" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1554  %tmp_11_20_2_3 = fadd float %tmp_11_20_2_2, %tmp_10_20_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_2_3"/></StgValue>
</operation>

<operation id="4513" st_id="74" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1601  %tmp_11_21_2_3 = fadd float %tmp_11_21_2_2, %tmp_10_21_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_2_3"/></StgValue>
</operation>

<operation id="4514" st_id="74" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1658  %tmp_11_22_2_3 = fadd float %tmp_11_22_2_2, %tmp_10_22_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_2_3"/></StgValue>
</operation>

<operation id="4515" st_id="74" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1707  %tmp_11_23_2_3 = fadd float %tmp_11_23_2_2, %tmp_10_23_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_2_3"/></StgValue>
</operation>

<operation id="4516" st_id="74" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1756  %tmp_11_24_2_2 = fadd float %tmp_11_24_2_1, %tmp_10_24_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_2_2"/></StgValue>
</operation>

<operation id="4517" st_id="74" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1803  %tmp_11_25_2_2 = fadd float %tmp_11_25_2_1, %tmp_10_25_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_2_2"/></StgValue>
</operation>

<operation id="4518" st_id="74" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1850  %tmp_11_26_2_2 = fadd float %tmp_11_26_2_1, %tmp_10_26_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_2_2"/></StgValue>
</operation>

<operation id="4519" st_id="74" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1897  %tmp_11_27_2_2 = fadd float %tmp_11_27_2_1, %tmp_10_27_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_2_2"/></StgValue>
</operation>

<operation id="4520" st_id="74" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1944  %tmp_11_28_2_2 = fadd float %tmp_11_28_2_1, %tmp_10_28_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_2_2"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="4521" st_id="75" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:613  %tmp_11_0_3_1 = fadd float %tmp_11_0_3, %tmp_10_0_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_3_1"/></StgValue>
</operation>

<operation id="4522" st_id="75" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:665  %tmp_11_1_3_1 = fadd float %tmp_11_1_3, %tmp_10_1_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_3_1"/></StgValue>
</operation>

<operation id="4523" st_id="75" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:712  %tmp_11_2_3_1 = fadd float %tmp_11_2_3, %tmp_10_2_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_3_1"/></StgValue>
</operation>

<operation id="4524" st_id="75" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:759  %tmp_11_3_3_1 = fadd float %tmp_11_3_3, %tmp_10_3_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_3_1"/></StgValue>
</operation>

<operation id="4525" st_id="75" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:806  %tmp_11_4_3_1 = fadd float %tmp_11_4_3, %tmp_10_4_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_3_1"/></StgValue>
</operation>

<operation id="4526" st_id="75" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:853  %tmp_11_5_3_1 = fadd float %tmp_11_5_3, %tmp_10_5_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_3_1"/></StgValue>
</operation>

<operation id="4527" st_id="75" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:898  %tmp_11_6_3 = fadd float %tmp_11_6_2_3, %tmp_10_6_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_3"/></StgValue>
</operation>

<operation id="4528" st_id="75" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:945  %tmp_11_7_3 = fadd float %tmp_11_7_2_3, %tmp_10_7_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_3"/></StgValue>
</operation>

<operation id="4529" st_id="75" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:992  %tmp_11_8_3 = fadd float %tmp_11_8_2_3, %tmp_10_8_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_3"/></StgValue>
</operation>

<operation id="4530" st_id="75" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1039  %tmp_11_9_3 = fadd float %tmp_11_9_2_3, %tmp_10_9_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_3"/></StgValue>
</operation>

<operation id="4531" st_id="75" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1086  %tmp_11_10_3 = fadd float %tmp_11_10_2_3, %tmp_10_10_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_3"/></StgValue>
</operation>

<operation id="4532" st_id="75" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1133  %tmp_11_11_3 = fadd float %tmp_11_11_2_3, %tmp_10_11_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_3"/></StgValue>
</operation>

<operation id="4533" st_id="75" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1180  %tmp_11_12_3 = fadd float %tmp_11_12_2_3, %tmp_10_12_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_3"/></StgValue>
</operation>

<operation id="4534" st_id="75" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1227  %tmp_11_13_3 = fadd float %tmp_11_13_2_3, %tmp_10_13_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_3"/></StgValue>
</operation>

<operation id="4535" st_id="75" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1274  %tmp_11_14_3 = fadd float %tmp_11_14_2_3, %tmp_10_14_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_3"/></StgValue>
</operation>

<operation id="4536" st_id="75" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1321  %tmp_11_15_3 = fadd float %tmp_11_15_2_3, %tmp_10_15_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_3"/></StgValue>
</operation>

<operation id="4537" st_id="75" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1366  %tmp_11_16_2_3 = fadd float %tmp_11_16_2_2, %tmp_10_16_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_2_3"/></StgValue>
</operation>

<operation id="4538" st_id="75" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1413  %tmp_11_17_2_3 = fadd float %tmp_11_17_2_2, %tmp_10_17_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_2_3"/></StgValue>
</operation>

<operation id="4539" st_id="75" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1460  %tmp_11_18_2_3 = fadd float %tmp_11_18_2_2, %tmp_10_18_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_2_3"/></StgValue>
</operation>

<operation id="4540" st_id="75" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1507  %tmp_11_19_2_3 = fadd float %tmp_11_19_2_2, %tmp_10_19_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_2_3"/></StgValue>
</operation>

<operation id="4541" st_id="75" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1554  %tmp_11_20_2_3 = fadd float %tmp_11_20_2_2, %tmp_10_20_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_2_3"/></StgValue>
</operation>

<operation id="4542" st_id="75" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1601  %tmp_11_21_2_3 = fadd float %tmp_11_21_2_2, %tmp_10_21_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_2_3"/></StgValue>
</operation>

<operation id="4543" st_id="75" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1658  %tmp_11_22_2_3 = fadd float %tmp_11_22_2_2, %tmp_10_22_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_2_3"/></StgValue>
</operation>

<operation id="4544" st_id="75" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1707  %tmp_11_23_2_3 = fadd float %tmp_11_23_2_2, %tmp_10_23_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_2_3"/></StgValue>
</operation>

<operation id="4545" st_id="75" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1759  %tmp_11_24_2_3 = fadd float %tmp_11_24_2_2, %tmp_10_24_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_2_3"/></StgValue>
</operation>

<operation id="4546" st_id="75" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1806  %tmp_11_25_2_3 = fadd float %tmp_11_25_2_2, %tmp_10_25_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_2_3"/></StgValue>
</operation>

<operation id="4547" st_id="75" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1850  %tmp_11_26_2_2 = fadd float %tmp_11_26_2_1, %tmp_10_26_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_2_2"/></StgValue>
</operation>

<operation id="4548" st_id="75" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1897  %tmp_11_27_2_2 = fadd float %tmp_11_27_2_1, %tmp_10_27_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_2_2"/></StgValue>
</operation>

<operation id="4549" st_id="75" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1944  %tmp_11_28_2_2 = fadd float %tmp_11_28_2_1, %tmp_10_28_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_2_2"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="4550" st_id="76" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:613  %tmp_11_0_3_1 = fadd float %tmp_11_0_3, %tmp_10_0_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_3_1"/></StgValue>
</operation>

<operation id="4551" st_id="76" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:665  %tmp_11_1_3_1 = fadd float %tmp_11_1_3, %tmp_10_1_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_3_1"/></StgValue>
</operation>

<operation id="4552" st_id="76" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:712  %tmp_11_2_3_1 = fadd float %tmp_11_2_3, %tmp_10_2_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_3_1"/></StgValue>
</operation>

<operation id="4553" st_id="76" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:759  %tmp_11_3_3_1 = fadd float %tmp_11_3_3, %tmp_10_3_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_3_1"/></StgValue>
</operation>

<operation id="4554" st_id="76" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:806  %tmp_11_4_3_1 = fadd float %tmp_11_4_3, %tmp_10_4_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_3_1"/></StgValue>
</operation>

<operation id="4555" st_id="76" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:853  %tmp_11_5_3_1 = fadd float %tmp_11_5_3, %tmp_10_5_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_3_1"/></StgValue>
</operation>

<operation id="4556" st_id="76" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:900  %tmp_11_6_3_1 = fadd float %tmp_11_6_3, %tmp_10_6_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_3_1"/></StgValue>
</operation>

<operation id="4557" st_id="76" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:947  %tmp_11_7_3_1 = fadd float %tmp_11_7_3, %tmp_10_7_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_3_1"/></StgValue>
</operation>

<operation id="4558" st_id="76" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:992  %tmp_11_8_3 = fadd float %tmp_11_8_2_3, %tmp_10_8_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_3"/></StgValue>
</operation>

<operation id="4559" st_id="76" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1039  %tmp_11_9_3 = fadd float %tmp_11_9_2_3, %tmp_10_9_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_3"/></StgValue>
</operation>

<operation id="4560" st_id="76" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1086  %tmp_11_10_3 = fadd float %tmp_11_10_2_3, %tmp_10_10_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_3"/></StgValue>
</operation>

<operation id="4561" st_id="76" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1133  %tmp_11_11_3 = fadd float %tmp_11_11_2_3, %tmp_10_11_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_3"/></StgValue>
</operation>

<operation id="4562" st_id="76" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1180  %tmp_11_12_3 = fadd float %tmp_11_12_2_3, %tmp_10_12_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_3"/></StgValue>
</operation>

<operation id="4563" st_id="76" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1227  %tmp_11_13_3 = fadd float %tmp_11_13_2_3, %tmp_10_13_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_3"/></StgValue>
</operation>

<operation id="4564" st_id="76" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1274  %tmp_11_14_3 = fadd float %tmp_11_14_2_3, %tmp_10_14_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_3"/></StgValue>
</operation>

<operation id="4565" st_id="76" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1321  %tmp_11_15_3 = fadd float %tmp_11_15_2_3, %tmp_10_15_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_3"/></StgValue>
</operation>

<operation id="4566" st_id="76" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1368  %tmp_11_16_3 = fadd float %tmp_11_16_2_3, %tmp_10_16_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_3"/></StgValue>
</operation>

<operation id="4567" st_id="76" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1415  %tmp_11_17_3 = fadd float %tmp_11_17_2_3, %tmp_10_17_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_3"/></StgValue>
</operation>

<operation id="4568" st_id="76" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1460  %tmp_11_18_2_3 = fadd float %tmp_11_18_2_2, %tmp_10_18_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_2_3"/></StgValue>
</operation>

<operation id="4569" st_id="76" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1507  %tmp_11_19_2_3 = fadd float %tmp_11_19_2_2, %tmp_10_19_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_2_3"/></StgValue>
</operation>

<operation id="4570" st_id="76" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1554  %tmp_11_20_2_3 = fadd float %tmp_11_20_2_2, %tmp_10_20_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_2_3"/></StgValue>
</operation>

<operation id="4571" st_id="76" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1601  %tmp_11_21_2_3 = fadd float %tmp_11_21_2_2, %tmp_10_21_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_2_3"/></StgValue>
</operation>

<operation id="4572" st_id="76" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1658  %tmp_11_22_2_3 = fadd float %tmp_11_22_2_2, %tmp_10_22_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_2_3"/></StgValue>
</operation>

<operation id="4573" st_id="76" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1707  %tmp_11_23_2_3 = fadd float %tmp_11_23_2_2, %tmp_10_23_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_2_3"/></StgValue>
</operation>

<operation id="4574" st_id="76" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1759  %tmp_11_24_2_3 = fadd float %tmp_11_24_2_2, %tmp_10_24_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_2_3"/></StgValue>
</operation>

<operation id="4575" st_id="76" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1806  %tmp_11_25_2_3 = fadd float %tmp_11_25_2_2, %tmp_10_25_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_2_3"/></StgValue>
</operation>

<operation id="4576" st_id="76" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1853  %tmp_11_26_2_3 = fadd float %tmp_11_26_2_2, %tmp_10_26_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_2_3"/></StgValue>
</operation>

<operation id="4577" st_id="76" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1900  %tmp_11_27_2_3 = fadd float %tmp_11_27_2_2, %tmp_10_27_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_2_3"/></StgValue>
</operation>

<operation id="4578" st_id="76" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1944  %tmp_11_28_2_2 = fadd float %tmp_11_28_2_1, %tmp_10_28_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_2_2"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="4579" st_id="77" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:613  %tmp_11_0_3_1 = fadd float %tmp_11_0_3, %tmp_10_0_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_3_1"/></StgValue>
</operation>

<operation id="4580" st_id="77" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:665  %tmp_11_1_3_1 = fadd float %tmp_11_1_3, %tmp_10_1_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_3_1"/></StgValue>
</operation>

<operation id="4581" st_id="77" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:712  %tmp_11_2_3_1 = fadd float %tmp_11_2_3, %tmp_10_2_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_3_1"/></StgValue>
</operation>

<operation id="4582" st_id="77" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:759  %tmp_11_3_3_1 = fadd float %tmp_11_3_3, %tmp_10_3_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_3_1"/></StgValue>
</operation>

<operation id="4583" st_id="77" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:806  %tmp_11_4_3_1 = fadd float %tmp_11_4_3, %tmp_10_4_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_3_1"/></StgValue>
</operation>

<operation id="4584" st_id="77" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:853  %tmp_11_5_3_1 = fadd float %tmp_11_5_3, %tmp_10_5_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_3_1"/></StgValue>
</operation>

<operation id="4585" st_id="77" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:900  %tmp_11_6_3_1 = fadd float %tmp_11_6_3, %tmp_10_6_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_3_1"/></StgValue>
</operation>

<operation id="4586" st_id="77" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:947  %tmp_11_7_3_1 = fadd float %tmp_11_7_3, %tmp_10_7_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_3_1"/></StgValue>
</operation>

<operation id="4587" st_id="77" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:994  %tmp_11_8_3_1 = fadd float %tmp_11_8_3, %tmp_10_8_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_3_1"/></StgValue>
</operation>

<operation id="4588" st_id="77" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1086  %tmp_11_10_3 = fadd float %tmp_11_10_2_3, %tmp_10_10_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_3"/></StgValue>
</operation>

<operation id="4589" st_id="77" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1133  %tmp_11_11_3 = fadd float %tmp_11_11_2_3, %tmp_10_11_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_3"/></StgValue>
</operation>

<operation id="4590" st_id="77" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1180  %tmp_11_12_3 = fadd float %tmp_11_12_2_3, %tmp_10_12_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_3"/></StgValue>
</operation>

<operation id="4591" st_id="77" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1227  %tmp_11_13_3 = fadd float %tmp_11_13_2_3, %tmp_10_13_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_3"/></StgValue>
</operation>

<operation id="4592" st_id="77" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1274  %tmp_11_14_3 = fadd float %tmp_11_14_2_3, %tmp_10_14_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_3"/></StgValue>
</operation>

<operation id="4593" st_id="77" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1321  %tmp_11_15_3 = fadd float %tmp_11_15_2_3, %tmp_10_15_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_3"/></StgValue>
</operation>

<operation id="4594" st_id="77" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1368  %tmp_11_16_3 = fadd float %tmp_11_16_2_3, %tmp_10_16_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_3"/></StgValue>
</operation>

<operation id="4595" st_id="77" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1415  %tmp_11_17_3 = fadd float %tmp_11_17_2_3, %tmp_10_17_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_3"/></StgValue>
</operation>

<operation id="4596" st_id="77" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1462  %tmp_11_18_3 = fadd float %tmp_11_18_2_3, %tmp_10_18_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_3"/></StgValue>
</operation>

<operation id="4597" st_id="77" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1509  %tmp_11_19_3 = fadd float %tmp_11_19_2_3, %tmp_10_19_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_3"/></StgValue>
</operation>

<operation id="4598" st_id="77" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1554  %tmp_11_20_2_3 = fadd float %tmp_11_20_2_2, %tmp_10_20_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_2_3"/></StgValue>
</operation>

<operation id="4599" st_id="77" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1601  %tmp_11_21_2_3 = fadd float %tmp_11_21_2_2, %tmp_10_21_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_2_3"/></StgValue>
</operation>

<operation id="4600" st_id="77" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1658  %tmp_11_22_2_3 = fadd float %tmp_11_22_2_2, %tmp_10_22_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_2_3"/></StgValue>
</operation>

<operation id="4601" st_id="77" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1707  %tmp_11_23_2_3 = fadd float %tmp_11_23_2_2, %tmp_10_23_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_2_3"/></StgValue>
</operation>

<operation id="4602" st_id="77" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1759  %tmp_11_24_2_3 = fadd float %tmp_11_24_2_2, %tmp_10_24_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_2_3"/></StgValue>
</operation>

<operation id="4603" st_id="77" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1806  %tmp_11_25_2_3 = fadd float %tmp_11_25_2_2, %tmp_10_25_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_2_3"/></StgValue>
</operation>

<operation id="4604" st_id="77" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1853  %tmp_11_26_2_3 = fadd float %tmp_11_26_2_2, %tmp_10_26_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_2_3"/></StgValue>
</operation>

<operation id="4605" st_id="77" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1900  %tmp_11_27_2_3 = fadd float %tmp_11_27_2_2, %tmp_10_27_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_2_3"/></StgValue>
</operation>

<operation id="4606" st_id="77" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1947  %tmp_11_28_2_3 = fadd float %tmp_11_28_2_2, %tmp_10_28_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_2_3"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="4607" st_id="78" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:712  %tmp_11_2_3_1 = fadd float %tmp_11_2_3, %tmp_10_2_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_3_1"/></StgValue>
</operation>

<operation id="4608" st_id="78" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:759  %tmp_11_3_3_1 = fadd float %tmp_11_3_3, %tmp_10_3_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_3_1"/></StgValue>
</operation>

<operation id="4609" st_id="78" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:806  %tmp_11_4_3_1 = fadd float %tmp_11_4_3, %tmp_10_4_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_3_1"/></StgValue>
</operation>

<operation id="4610" st_id="78" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:853  %tmp_11_5_3_1 = fadd float %tmp_11_5_3, %tmp_10_5_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_3_1"/></StgValue>
</operation>

<operation id="4611" st_id="78" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:900  %tmp_11_6_3_1 = fadd float %tmp_11_6_3, %tmp_10_6_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_3_1"/></StgValue>
</operation>

<operation id="4612" st_id="78" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:947  %tmp_11_7_3_1 = fadd float %tmp_11_7_3, %tmp_10_7_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_3_1"/></StgValue>
</operation>

<operation id="4613" st_id="78" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:994  %tmp_11_8_3_1 = fadd float %tmp_11_8_3, %tmp_10_8_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_3_1"/></StgValue>
</operation>

<operation id="4614" st_id="78" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1041  %tmp_11_9_3_1 = fadd float %tmp_11_9_3, %tmp_10_9_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_3_1"/></StgValue>
</operation>

<operation id="4615" st_id="78" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1088  %tmp_11_10_3_1 = fadd float %tmp_11_10_3, %tmp_10_10_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_3_1"/></StgValue>
</operation>

<operation id="4616" st_id="78" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1180  %tmp_11_12_3 = fadd float %tmp_11_12_2_3, %tmp_10_12_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_3"/></StgValue>
</operation>

<operation id="4617" st_id="78" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1227  %tmp_11_13_3 = fadd float %tmp_11_13_2_3, %tmp_10_13_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_3"/></StgValue>
</operation>

<operation id="4618" st_id="78" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1274  %tmp_11_14_3 = fadd float %tmp_11_14_2_3, %tmp_10_14_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_3"/></StgValue>
</operation>

<operation id="4619" st_id="78" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1321  %tmp_11_15_3 = fadd float %tmp_11_15_2_3, %tmp_10_15_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_3"/></StgValue>
</operation>

<operation id="4620" st_id="78" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1368  %tmp_11_16_3 = fadd float %tmp_11_16_2_3, %tmp_10_16_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_3"/></StgValue>
</operation>

<operation id="4621" st_id="78" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1415  %tmp_11_17_3 = fadd float %tmp_11_17_2_3, %tmp_10_17_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_3"/></StgValue>
</operation>

<operation id="4622" st_id="78" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1462  %tmp_11_18_3 = fadd float %tmp_11_18_2_3, %tmp_10_18_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_3"/></StgValue>
</operation>

<operation id="4623" st_id="78" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1509  %tmp_11_19_3 = fadd float %tmp_11_19_2_3, %tmp_10_19_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_3"/></StgValue>
</operation>

<operation id="4624" st_id="78" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1556  %tmp_11_20_3 = fadd float %tmp_11_20_2_3, %tmp_10_20_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_3"/></StgValue>
</operation>

<operation id="4625" st_id="78" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1603  %tmp_11_21_3 = fadd float %tmp_11_21_2_3, %tmp_10_21_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_3"/></StgValue>
</operation>

<operation id="4626" st_id="78" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1658  %tmp_11_22_2_3 = fadd float %tmp_11_22_2_2, %tmp_10_22_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_2_3"/></StgValue>
</operation>

<operation id="4627" st_id="78" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1707  %tmp_11_23_2_3 = fadd float %tmp_11_23_2_2, %tmp_10_23_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_2_3"/></StgValue>
</operation>

<operation id="4628" st_id="78" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1759  %tmp_11_24_2_3 = fadd float %tmp_11_24_2_2, %tmp_10_24_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_2_3"/></StgValue>
</operation>

<operation id="4629" st_id="78" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1806  %tmp_11_25_2_3 = fadd float %tmp_11_25_2_2, %tmp_10_25_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_2_3"/></StgValue>
</operation>

<operation id="4630" st_id="78" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1853  %tmp_11_26_2_3 = fadd float %tmp_11_26_2_2, %tmp_10_26_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_2_3"/></StgValue>
</operation>

<operation id="4631" st_id="78" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1900  %tmp_11_27_2_3 = fadd float %tmp_11_27_2_2, %tmp_10_27_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_2_3"/></StgValue>
</operation>

<operation id="4632" st_id="78" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1947  %tmp_11_28_2_3 = fadd float %tmp_11_28_2_2, %tmp_10_28_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_2_3"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="4633" st_id="79" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:806  %tmp_11_4_3_1 = fadd float %tmp_11_4_3, %tmp_10_4_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_4_3_1"/></StgValue>
</operation>

<operation id="4634" st_id="79" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:853  %tmp_11_5_3_1 = fadd float %tmp_11_5_3, %tmp_10_5_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_5_3_1"/></StgValue>
</operation>

<operation id="4635" st_id="79" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:900  %tmp_11_6_3_1 = fadd float %tmp_11_6_3, %tmp_10_6_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_3_1"/></StgValue>
</operation>

<operation id="4636" st_id="79" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:947  %tmp_11_7_3_1 = fadd float %tmp_11_7_3, %tmp_10_7_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_3_1"/></StgValue>
</operation>

<operation id="4637" st_id="79" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:994  %tmp_11_8_3_1 = fadd float %tmp_11_8_3, %tmp_10_8_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_3_1"/></StgValue>
</operation>

<operation id="4638" st_id="79" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1041  %tmp_11_9_3_1 = fadd float %tmp_11_9_3, %tmp_10_9_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_3_1"/></StgValue>
</operation>

<operation id="4639" st_id="79" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1088  %tmp_11_10_3_1 = fadd float %tmp_11_10_3, %tmp_10_10_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_3_1"/></StgValue>
</operation>

<operation id="4640" st_id="79" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1135  %tmp_11_11_3_1 = fadd float %tmp_11_11_3, %tmp_10_11_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_3_1"/></StgValue>
</operation>

<operation id="4641" st_id="79" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1182  %tmp_11_12_3_1 = fadd float %tmp_11_12_3, %tmp_10_12_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_3_1"/></StgValue>
</operation>

<operation id="4642" st_id="79" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1274  %tmp_11_14_3 = fadd float %tmp_11_14_2_3, %tmp_10_14_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_3"/></StgValue>
</operation>

<operation id="4643" st_id="79" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1321  %tmp_11_15_3 = fadd float %tmp_11_15_2_3, %tmp_10_15_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_3"/></StgValue>
</operation>

<operation id="4644" st_id="79" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1368  %tmp_11_16_3 = fadd float %tmp_11_16_2_3, %tmp_10_16_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_3"/></StgValue>
</operation>

<operation id="4645" st_id="79" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1415  %tmp_11_17_3 = fadd float %tmp_11_17_2_3, %tmp_10_17_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_3"/></StgValue>
</operation>

<operation id="4646" st_id="79" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1462  %tmp_11_18_3 = fadd float %tmp_11_18_2_3, %tmp_10_18_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_3"/></StgValue>
</operation>

<operation id="4647" st_id="79" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1509  %tmp_11_19_3 = fadd float %tmp_11_19_2_3, %tmp_10_19_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_3"/></StgValue>
</operation>

<operation id="4648" st_id="79" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1556  %tmp_11_20_3 = fadd float %tmp_11_20_2_3, %tmp_10_20_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_3"/></StgValue>
</operation>

<operation id="4649" st_id="79" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1603  %tmp_11_21_3 = fadd float %tmp_11_21_2_3, %tmp_10_21_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_3"/></StgValue>
</operation>

<operation id="4650" st_id="79" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1660  %tmp_11_22_3 = fadd float %tmp_11_22_2_3, %tmp_10_22_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_3"/></StgValue>
</operation>

<operation id="4651" st_id="79" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1710  %tmp_11_23_3 = fadd float %tmp_11_23_2_3, %tmp_10_23_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_3"/></StgValue>
</operation>

<operation id="4652" st_id="79" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1759  %tmp_11_24_2_3 = fadd float %tmp_11_24_2_2, %tmp_10_24_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_2_3"/></StgValue>
</operation>

<operation id="4653" st_id="79" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1806  %tmp_11_25_2_3 = fadd float %tmp_11_25_2_2, %tmp_10_25_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_2_3"/></StgValue>
</operation>

<operation id="4654" st_id="79" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1853  %tmp_11_26_2_3 = fadd float %tmp_11_26_2_2, %tmp_10_26_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_2_3"/></StgValue>
</operation>

<operation id="4655" st_id="79" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1900  %tmp_11_27_2_3 = fadd float %tmp_11_27_2_2, %tmp_10_27_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_2_3"/></StgValue>
</operation>

<operation id="4656" st_id="79" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1947  %tmp_11_28_2_3 = fadd float %tmp_11_28_2_2, %tmp_10_28_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_2_3"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="4657" st_id="80" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:900  %tmp_11_6_3_1 = fadd float %tmp_11_6_3, %tmp_10_6_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_6_3_1"/></StgValue>
</operation>

<operation id="4658" st_id="80" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:947  %tmp_11_7_3_1 = fadd float %tmp_11_7_3, %tmp_10_7_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_7_3_1"/></StgValue>
</operation>

<operation id="4659" st_id="80" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:994  %tmp_11_8_3_1 = fadd float %tmp_11_8_3, %tmp_10_8_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_3_1"/></StgValue>
</operation>

<operation id="4660" st_id="80" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1041  %tmp_11_9_3_1 = fadd float %tmp_11_9_3, %tmp_10_9_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_3_1"/></StgValue>
</operation>

<operation id="4661" st_id="80" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1088  %tmp_11_10_3_1 = fadd float %tmp_11_10_3, %tmp_10_10_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_3_1"/></StgValue>
</operation>

<operation id="4662" st_id="80" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1135  %tmp_11_11_3_1 = fadd float %tmp_11_11_3, %tmp_10_11_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_3_1"/></StgValue>
</operation>

<operation id="4663" st_id="80" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1182  %tmp_11_12_3_1 = fadd float %tmp_11_12_3, %tmp_10_12_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_3_1"/></StgValue>
</operation>

<operation id="4664" st_id="80" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1229  %tmp_11_13_3_1 = fadd float %tmp_11_13_3, %tmp_10_13_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_3_1"/></StgValue>
</operation>

<operation id="4665" st_id="80" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1276  %tmp_11_14_3_1 = fadd float %tmp_11_14_3, %tmp_10_14_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_3_1"/></StgValue>
</operation>

<operation id="4666" st_id="80" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1368  %tmp_11_16_3 = fadd float %tmp_11_16_2_3, %tmp_10_16_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_3"/></StgValue>
</operation>

<operation id="4667" st_id="80" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1415  %tmp_11_17_3 = fadd float %tmp_11_17_2_3, %tmp_10_17_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_3"/></StgValue>
</operation>

<operation id="4668" st_id="80" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1462  %tmp_11_18_3 = fadd float %tmp_11_18_2_3, %tmp_10_18_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_3"/></StgValue>
</operation>

<operation id="4669" st_id="80" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1509  %tmp_11_19_3 = fadd float %tmp_11_19_2_3, %tmp_10_19_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_3"/></StgValue>
</operation>

<operation id="4670" st_id="80" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1556  %tmp_11_20_3 = fadd float %tmp_11_20_2_3, %tmp_10_20_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_3"/></StgValue>
</operation>

<operation id="4671" st_id="80" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1603  %tmp_11_21_3 = fadd float %tmp_11_21_2_3, %tmp_10_21_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_3"/></StgValue>
</operation>

<operation id="4672" st_id="80" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1660  %tmp_11_22_3 = fadd float %tmp_11_22_2_3, %tmp_10_22_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_3"/></StgValue>
</operation>

<operation id="4673" st_id="80" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1710  %tmp_11_23_3 = fadd float %tmp_11_23_2_3, %tmp_10_23_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_3"/></StgValue>
</operation>

<operation id="4674" st_id="80" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1761  %tmp_11_24_3 = fadd float %tmp_11_24_2_3, %tmp_10_24_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_3"/></StgValue>
</operation>

<operation id="4675" st_id="80" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1808  %tmp_11_25_3 = fadd float %tmp_11_25_2_3, %tmp_10_25_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_3"/></StgValue>
</operation>

<operation id="4676" st_id="80" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1853  %tmp_11_26_2_3 = fadd float %tmp_11_26_2_2, %tmp_10_26_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_2_3"/></StgValue>
</operation>

<operation id="4677" st_id="80" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1900  %tmp_11_27_2_3 = fadd float %tmp_11_27_2_2, %tmp_10_27_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_2_3"/></StgValue>
</operation>

<operation id="4678" st_id="80" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1947  %tmp_11_28_2_3 = fadd float %tmp_11_28_2_2, %tmp_10_28_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_2_3"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="4679" st_id="81" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:994  %tmp_11_8_3_1 = fadd float %tmp_11_8_3, %tmp_10_8_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_8_3_1"/></StgValue>
</operation>

<operation id="4680" st_id="81" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1041  %tmp_11_9_3_1 = fadd float %tmp_11_9_3, %tmp_10_9_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_3_1"/></StgValue>
</operation>

<operation id="4681" st_id="81" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1088  %tmp_11_10_3_1 = fadd float %tmp_11_10_3, %tmp_10_10_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_3_1"/></StgValue>
</operation>

<operation id="4682" st_id="81" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1135  %tmp_11_11_3_1 = fadd float %tmp_11_11_3, %tmp_10_11_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_3_1"/></StgValue>
</operation>

<operation id="4683" st_id="81" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1182  %tmp_11_12_3_1 = fadd float %tmp_11_12_3, %tmp_10_12_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_3_1"/></StgValue>
</operation>

<operation id="4684" st_id="81" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1229  %tmp_11_13_3_1 = fadd float %tmp_11_13_3, %tmp_10_13_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_3_1"/></StgValue>
</operation>

<operation id="4685" st_id="81" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1276  %tmp_11_14_3_1 = fadd float %tmp_11_14_3, %tmp_10_14_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_3_1"/></StgValue>
</operation>

<operation id="4686" st_id="81" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1323  %tmp_11_15_3_1 = fadd float %tmp_11_15_3, %tmp_10_15_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_3_1"/></StgValue>
</operation>

<operation id="4687" st_id="81" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1370  %tmp_11_16_3_1 = fadd float %tmp_11_16_3, %tmp_10_16_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_3_1"/></StgValue>
</operation>

<operation id="4688" st_id="81" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1462  %tmp_11_18_3 = fadd float %tmp_11_18_2_3, %tmp_10_18_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_3"/></StgValue>
</operation>

<operation id="4689" st_id="81" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1509  %tmp_11_19_3 = fadd float %tmp_11_19_2_3, %tmp_10_19_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_3"/></StgValue>
</operation>

<operation id="4690" st_id="81" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1556  %tmp_11_20_3 = fadd float %tmp_11_20_2_3, %tmp_10_20_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_3"/></StgValue>
</operation>

<operation id="4691" st_id="81" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1603  %tmp_11_21_3 = fadd float %tmp_11_21_2_3, %tmp_10_21_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_3"/></StgValue>
</operation>

<operation id="4692" st_id="81" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1660  %tmp_11_22_3 = fadd float %tmp_11_22_2_3, %tmp_10_22_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_3"/></StgValue>
</operation>

<operation id="4693" st_id="81" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1710  %tmp_11_23_3 = fadd float %tmp_11_23_2_3, %tmp_10_23_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_3"/></StgValue>
</operation>

<operation id="4694" st_id="81" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1761  %tmp_11_24_3 = fadd float %tmp_11_24_2_3, %tmp_10_24_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_3"/></StgValue>
</operation>

<operation id="4695" st_id="81" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1808  %tmp_11_25_3 = fadd float %tmp_11_25_2_3, %tmp_10_25_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_3"/></StgValue>
</operation>

<operation id="4696" st_id="81" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1855  %tmp_11_26_3 = fadd float %tmp_11_26_2_3, %tmp_10_26_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_3"/></StgValue>
</operation>

<operation id="4697" st_id="81" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1902  %tmp_11_27_3 = fadd float %tmp_11_27_2_3, %tmp_10_27_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_3"/></StgValue>
</operation>

<operation id="4698" st_id="81" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1947  %tmp_11_28_2_3 = fadd float %tmp_11_28_2_2, %tmp_10_28_2_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_2_3"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="4699" st_id="82" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1041  %tmp_11_9_3_1 = fadd float %tmp_11_9_3, %tmp_10_9_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_9_3_1"/></StgValue>
</operation>

<operation id="4700" st_id="82" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1088  %tmp_11_10_3_1 = fadd float %tmp_11_10_3, %tmp_10_10_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_10_3_1"/></StgValue>
</operation>

<operation id="4701" st_id="82" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1135  %tmp_11_11_3_1 = fadd float %tmp_11_11_3, %tmp_10_11_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_3_1"/></StgValue>
</operation>

<operation id="4702" st_id="82" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1182  %tmp_11_12_3_1 = fadd float %tmp_11_12_3, %tmp_10_12_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_3_1"/></StgValue>
</operation>

<operation id="4703" st_id="82" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1229  %tmp_11_13_3_1 = fadd float %tmp_11_13_3, %tmp_10_13_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_3_1"/></StgValue>
</operation>

<operation id="4704" st_id="82" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1276  %tmp_11_14_3_1 = fadd float %tmp_11_14_3, %tmp_10_14_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_3_1"/></StgValue>
</operation>

<operation id="4705" st_id="82" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1323  %tmp_11_15_3_1 = fadd float %tmp_11_15_3, %tmp_10_15_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_3_1"/></StgValue>
</operation>

<operation id="4706" st_id="82" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1370  %tmp_11_16_3_1 = fadd float %tmp_11_16_3, %tmp_10_16_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_3_1"/></StgValue>
</operation>

<operation id="4707" st_id="82" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1417  %tmp_11_17_3_1 = fadd float %tmp_11_17_3, %tmp_10_17_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_3_1"/></StgValue>
</operation>

<operation id="4708" st_id="82" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1556  %tmp_11_20_3 = fadd float %tmp_11_20_2_3, %tmp_10_20_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_3"/></StgValue>
</operation>

<operation id="4709" st_id="82" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1603  %tmp_11_21_3 = fadd float %tmp_11_21_2_3, %tmp_10_21_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_3"/></StgValue>
</operation>

<operation id="4710" st_id="82" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1660  %tmp_11_22_3 = fadd float %tmp_11_22_2_3, %tmp_10_22_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_3"/></StgValue>
</operation>

<operation id="4711" st_id="82" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1710  %tmp_11_23_3 = fadd float %tmp_11_23_2_3, %tmp_10_23_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_3"/></StgValue>
</operation>

<operation id="4712" st_id="82" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1761  %tmp_11_24_3 = fadd float %tmp_11_24_2_3, %tmp_10_24_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_3"/></StgValue>
</operation>

<operation id="4713" st_id="82" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1808  %tmp_11_25_3 = fadd float %tmp_11_25_2_3, %tmp_10_25_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_3"/></StgValue>
</operation>

<operation id="4714" st_id="82" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1855  %tmp_11_26_3 = fadd float %tmp_11_26_2_3, %tmp_10_26_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_3"/></StgValue>
</operation>

<operation id="4715" st_id="82" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1902  %tmp_11_27_3 = fadd float %tmp_11_27_2_3, %tmp_10_27_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_3"/></StgValue>
</operation>

<operation id="4716" st_id="82" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1949  %tmp_11_28_3 = fadd float %tmp_11_28_2_3, %tmp_10_28_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_3"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="4717" st_id="83" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1135  %tmp_11_11_3_1 = fadd float %tmp_11_11_3, %tmp_10_11_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_11_3_1"/></StgValue>
</operation>

<operation id="4718" st_id="83" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1182  %tmp_11_12_3_1 = fadd float %tmp_11_12_3, %tmp_10_12_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_12_3_1"/></StgValue>
</operation>

<operation id="4719" st_id="83" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1229  %tmp_11_13_3_1 = fadd float %tmp_11_13_3, %tmp_10_13_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_3_1"/></StgValue>
</operation>

<operation id="4720" st_id="83" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1276  %tmp_11_14_3_1 = fadd float %tmp_11_14_3, %tmp_10_14_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_3_1"/></StgValue>
</operation>

<operation id="4721" st_id="83" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1323  %tmp_11_15_3_1 = fadd float %tmp_11_15_3, %tmp_10_15_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_3_1"/></StgValue>
</operation>

<operation id="4722" st_id="83" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1370  %tmp_11_16_3_1 = fadd float %tmp_11_16_3, %tmp_10_16_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_3_1"/></StgValue>
</operation>

<operation id="4723" st_id="83" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1417  %tmp_11_17_3_1 = fadd float %tmp_11_17_3, %tmp_10_17_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_3_1"/></StgValue>
</operation>

<operation id="4724" st_id="83" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1464  %tmp_11_18_3_1 = fadd float %tmp_11_18_3, %tmp_10_18_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_3_1"/></StgValue>
</operation>

<operation id="4725" st_id="83" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1511  %tmp_11_19_3_1 = fadd float %tmp_11_19_3, %tmp_10_19_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_3_1"/></StgValue>
</operation>

<operation id="4726" st_id="83" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1660  %tmp_11_22_3 = fadd float %tmp_11_22_2_3, %tmp_10_22_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_3"/></StgValue>
</operation>

<operation id="4727" st_id="83" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1710  %tmp_11_23_3 = fadd float %tmp_11_23_2_3, %tmp_10_23_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_3"/></StgValue>
</operation>

<operation id="4728" st_id="83" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1761  %tmp_11_24_3 = fadd float %tmp_11_24_2_3, %tmp_10_24_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_3"/></StgValue>
</operation>

<operation id="4729" st_id="83" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1808  %tmp_11_25_3 = fadd float %tmp_11_25_2_3, %tmp_10_25_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_3"/></StgValue>
</operation>

<operation id="4730" st_id="83" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1855  %tmp_11_26_3 = fadd float %tmp_11_26_2_3, %tmp_10_26_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_3"/></StgValue>
</operation>

<operation id="4731" st_id="83" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1902  %tmp_11_27_3 = fadd float %tmp_11_27_2_3, %tmp_10_27_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_3"/></StgValue>
</operation>

<operation id="4732" st_id="83" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1949  %tmp_11_28_3 = fadd float %tmp_11_28_2_3, %tmp_10_28_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_3"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="4733" st_id="84" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1229  %tmp_11_13_3_1 = fadd float %tmp_11_13_3, %tmp_10_13_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_13_3_1"/></StgValue>
</operation>

<operation id="4734" st_id="84" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1276  %tmp_11_14_3_1 = fadd float %tmp_11_14_3, %tmp_10_14_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_14_3_1"/></StgValue>
</operation>

<operation id="4735" st_id="84" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1323  %tmp_11_15_3_1 = fadd float %tmp_11_15_3, %tmp_10_15_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_3_1"/></StgValue>
</operation>

<operation id="4736" st_id="84" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1370  %tmp_11_16_3_1 = fadd float %tmp_11_16_3, %tmp_10_16_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_3_1"/></StgValue>
</operation>

<operation id="4737" st_id="84" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1417  %tmp_11_17_3_1 = fadd float %tmp_11_17_3, %tmp_10_17_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_3_1"/></StgValue>
</operation>

<operation id="4738" st_id="84" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1464  %tmp_11_18_3_1 = fadd float %tmp_11_18_3, %tmp_10_18_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_3_1"/></StgValue>
</operation>

<operation id="4739" st_id="84" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1511  %tmp_11_19_3_1 = fadd float %tmp_11_19_3, %tmp_10_19_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_3_1"/></StgValue>
</operation>

<operation id="4740" st_id="84" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1558  %tmp_11_20_3_1 = fadd float %tmp_11_20_3, %tmp_10_20_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_3_1"/></StgValue>
</operation>

<operation id="4741" st_id="84" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1605  %tmp_11_21_3_1 = fadd float %tmp_11_21_3, %tmp_10_21_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_3_1"/></StgValue>
</operation>

<operation id="4742" st_id="84" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1761  %tmp_11_24_3 = fadd float %tmp_11_24_2_3, %tmp_10_24_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_3"/></StgValue>
</operation>

<operation id="4743" st_id="84" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1808  %tmp_11_25_3 = fadd float %tmp_11_25_2_3, %tmp_10_25_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_3"/></StgValue>
</operation>

<operation id="4744" st_id="84" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1855  %tmp_11_26_3 = fadd float %tmp_11_26_2_3, %tmp_10_26_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_3"/></StgValue>
</operation>

<operation id="4745" st_id="84" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1902  %tmp_11_27_3 = fadd float %tmp_11_27_2_3, %tmp_10_27_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_3"/></StgValue>
</operation>

<operation id="4746" st_id="84" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1949  %tmp_11_28_3 = fadd float %tmp_11_28_2_3, %tmp_10_28_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_3"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="4747" st_id="85" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1323  %tmp_11_15_3_1 = fadd float %tmp_11_15_3, %tmp_10_15_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_15_3_1"/></StgValue>
</operation>

<operation id="4748" st_id="85" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1370  %tmp_11_16_3_1 = fadd float %tmp_11_16_3, %tmp_10_16_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_16_3_1"/></StgValue>
</operation>

<operation id="4749" st_id="85" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1417  %tmp_11_17_3_1 = fadd float %tmp_11_17_3, %tmp_10_17_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_3_1"/></StgValue>
</operation>

<operation id="4750" st_id="85" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1464  %tmp_11_18_3_1 = fadd float %tmp_11_18_3, %tmp_10_18_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_3_1"/></StgValue>
</operation>

<operation id="4751" st_id="85" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1511  %tmp_11_19_3_1 = fadd float %tmp_11_19_3, %tmp_10_19_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_3_1"/></StgValue>
</operation>

<operation id="4752" st_id="85" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1558  %tmp_11_20_3_1 = fadd float %tmp_11_20_3, %tmp_10_20_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_3_1"/></StgValue>
</operation>

<operation id="4753" st_id="85" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1605  %tmp_11_21_3_1 = fadd float %tmp_11_21_3, %tmp_10_21_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_3_1"/></StgValue>
</operation>

<operation id="4754" st_id="85" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1662  %tmp_11_22_3_1 = fadd float %tmp_11_22_3, %tmp_10_22_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_3_1"/></StgValue>
</operation>

<operation id="4755" st_id="85" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1713  %tmp_11_23_3_1 = fadd float %tmp_11_23_3, %tmp_10_23_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_3_1"/></StgValue>
</operation>

<operation id="4756" st_id="85" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1855  %tmp_11_26_3 = fadd float %tmp_11_26_2_3, %tmp_10_26_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_3"/></StgValue>
</operation>

<operation id="4757" st_id="85" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1902  %tmp_11_27_3 = fadd float %tmp_11_27_2_3, %tmp_10_27_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_3"/></StgValue>
</operation>

<operation id="4758" st_id="85" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1949  %tmp_11_28_3 = fadd float %tmp_11_28_2_3, %tmp_10_28_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_3"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="4759" st_id="86" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1417  %tmp_11_17_3_1 = fadd float %tmp_11_17_3, %tmp_10_17_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_17_3_1"/></StgValue>
</operation>

<operation id="4760" st_id="86" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1464  %tmp_11_18_3_1 = fadd float %tmp_11_18_3, %tmp_10_18_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_3_1"/></StgValue>
</operation>

<operation id="4761" st_id="86" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1511  %tmp_11_19_3_1 = fadd float %tmp_11_19_3, %tmp_10_19_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_3_1"/></StgValue>
</operation>

<operation id="4762" st_id="86" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1558  %tmp_11_20_3_1 = fadd float %tmp_11_20_3, %tmp_10_20_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_3_1"/></StgValue>
</operation>

<operation id="4763" st_id="86" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1605  %tmp_11_21_3_1 = fadd float %tmp_11_21_3, %tmp_10_21_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_3_1"/></StgValue>
</operation>

<operation id="4764" st_id="86" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1662  %tmp_11_22_3_1 = fadd float %tmp_11_22_3, %tmp_10_22_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_3_1"/></StgValue>
</operation>

<operation id="4765" st_id="86" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1713  %tmp_11_23_3_1 = fadd float %tmp_11_23_3, %tmp_10_23_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_3_1"/></StgValue>
</operation>

<operation id="4766" st_id="86" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1763  %tmp_11_24_3_1 = fadd float %tmp_11_24_3, %tmp_10_24_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_3_1"/></StgValue>
</operation>

<operation id="4767" st_id="86" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1810  %tmp_11_25_3_1 = fadd float %tmp_11_25_3, %tmp_10_25_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_3_1"/></StgValue>
</operation>

<operation id="4768" st_id="86" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1857  %tmp_11_26_3_1 = fadd float %tmp_11_26_3, %tmp_10_26_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_3_1"/></StgValue>
</operation>

<operation id="4769" st_id="86" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1949  %tmp_11_28_3 = fadd float %tmp_11_28_2_3, %tmp_10_28_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_3"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="4770" st_id="87" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1464  %tmp_11_18_3_1 = fadd float %tmp_11_18_3, %tmp_10_18_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_18_3_1"/></StgValue>
</operation>

<operation id="4771" st_id="87" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1511  %tmp_11_19_3_1 = fadd float %tmp_11_19_3, %tmp_10_19_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_19_3_1"/></StgValue>
</operation>

<operation id="4772" st_id="87" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1558  %tmp_11_20_3_1 = fadd float %tmp_11_20_3, %tmp_10_20_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_3_1"/></StgValue>
</operation>

<operation id="4773" st_id="87" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1605  %tmp_11_21_3_1 = fadd float %tmp_11_21_3, %tmp_10_21_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_3_1"/></StgValue>
</operation>

<operation id="4774" st_id="87" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1662  %tmp_11_22_3_1 = fadd float %tmp_11_22_3, %tmp_10_22_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_3_1"/></StgValue>
</operation>

<operation id="4775" st_id="87" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1713  %tmp_11_23_3_1 = fadd float %tmp_11_23_3, %tmp_10_23_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_3_1"/></StgValue>
</operation>

<operation id="4776" st_id="87" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1763  %tmp_11_24_3_1 = fadd float %tmp_11_24_3, %tmp_10_24_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_3_1"/></StgValue>
</operation>

<operation id="4777" st_id="87" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1810  %tmp_11_25_3_1 = fadd float %tmp_11_25_3, %tmp_10_25_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_3_1"/></StgValue>
</operation>

<operation id="4778" st_id="87" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1857  %tmp_11_26_3_1 = fadd float %tmp_11_26_3, %tmp_10_26_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_3_1"/></StgValue>
</operation>

<operation id="4779" st_id="87" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1904  %tmp_11_27_3_1 = fadd float %tmp_11_27_3, %tmp_10_27_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_3_1"/></StgValue>
</operation>

<operation id="4780" st_id="87" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1951  %tmp_11_28_3_1 = fadd float %tmp_11_28_3, %tmp_10_28_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_3_1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="4781" st_id="88" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:617  %tmp_11_0_3_2 = fadd float %tmp_11_0_3_1, %tmp_10_0_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_3_2"/></StgValue>
</operation>

<operation id="4782" st_id="88" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:667  %tmp_11_1_3_2 = fadd float %tmp_11_1_3_1, %tmp_10_1_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_3_2"/></StgValue>
</operation>

<operation id="4783" st_id="88" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1558  %tmp_11_20_3_1 = fadd float %tmp_11_20_3, %tmp_10_20_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_20_3_1"/></StgValue>
</operation>

<operation id="4784" st_id="88" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1605  %tmp_11_21_3_1 = fadd float %tmp_11_21_3, %tmp_10_21_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_21_3_1"/></StgValue>
</operation>

<operation id="4785" st_id="88" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1662  %tmp_11_22_3_1 = fadd float %tmp_11_22_3, %tmp_10_22_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_3_1"/></StgValue>
</operation>

<operation id="4786" st_id="88" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1713  %tmp_11_23_3_1 = fadd float %tmp_11_23_3, %tmp_10_23_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_3_1"/></StgValue>
</operation>

<operation id="4787" st_id="88" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1763  %tmp_11_24_3_1 = fadd float %tmp_11_24_3, %tmp_10_24_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_3_1"/></StgValue>
</operation>

<operation id="4788" st_id="88" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1810  %tmp_11_25_3_1 = fadd float %tmp_11_25_3, %tmp_10_25_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_3_1"/></StgValue>
</operation>

<operation id="4789" st_id="88" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1857  %tmp_11_26_3_1 = fadd float %tmp_11_26_3, %tmp_10_26_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_3_1"/></StgValue>
</operation>

<operation id="4790" st_id="88" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1904  %tmp_11_27_3_1 = fadd float %tmp_11_27_3, %tmp_10_27_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_3_1"/></StgValue>
</operation>

<operation id="4791" st_id="88" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1951  %tmp_11_28_3_1 = fadd float %tmp_11_28_3, %tmp_10_28_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_3_1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="4792" st_id="89" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:617  %tmp_11_0_3_2 = fadd float %tmp_11_0_3_1, %tmp_10_0_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_3_2"/></StgValue>
</operation>

<operation id="4793" st_id="89" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:667  %tmp_11_1_3_2 = fadd float %tmp_11_1_3_1, %tmp_10_1_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_3_2"/></StgValue>
</operation>

<operation id="4794" st_id="89" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:714  %tmp_11_2_3_2 = fadd float %tmp_11_2_3_1, %tmp_10_2_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_3_2"/></StgValue>
</operation>

<operation id="4795" st_id="89" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:761  %tmp_11_3_3_2 = fadd float %tmp_11_3_3_1, %tmp_10_3_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_3_2"/></StgValue>
</operation>

<operation id="4796" st_id="89" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1662  %tmp_11_22_3_1 = fadd float %tmp_11_22_3, %tmp_10_22_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_22_3_1"/></StgValue>
</operation>

<operation id="4797" st_id="89" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1713  %tmp_11_23_3_1 = fadd float %tmp_11_23_3, %tmp_10_23_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_23_3_1"/></StgValue>
</operation>

<operation id="4798" st_id="89" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1763  %tmp_11_24_3_1 = fadd float %tmp_11_24_3, %tmp_10_24_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_3_1"/></StgValue>
</operation>

<operation id="4799" st_id="89" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1810  %tmp_11_25_3_1 = fadd float %tmp_11_25_3, %tmp_10_25_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_3_1"/></StgValue>
</operation>

<operation id="4800" st_id="89" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1857  %tmp_11_26_3_1 = fadd float %tmp_11_26_3, %tmp_10_26_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_3_1"/></StgValue>
</operation>

<operation id="4801" st_id="89" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1904  %tmp_11_27_3_1 = fadd float %tmp_11_27_3, %tmp_10_27_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_3_1"/></StgValue>
</operation>

<operation id="4802" st_id="89" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1951  %tmp_11_28_3_1 = fadd float %tmp_11_28_3, %tmp_10_28_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_3_1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="4803" st_id="90" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:617  %tmp_11_0_3_2 = fadd float %tmp_11_0_3_1, %tmp_10_0_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_3_2"/></StgValue>
</operation>

<operation id="4804" st_id="90" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:667  %tmp_11_1_3_2 = fadd float %tmp_11_1_3_1, %tmp_10_1_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_3_2"/></StgValue>
</operation>

<operation id="4805" st_id="90" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:714  %tmp_11_2_3_2 = fadd float %tmp_11_2_3_1, %tmp_10_2_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_3_2"/></StgValue>
</operation>

<operation id="4806" st_id="90" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:761  %tmp_11_3_3_2 = fadd float %tmp_11_3_3_1, %tmp_10_3_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_3_2"/></StgValue>
</operation>

<operation id="4807" st_id="90" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:808  %tmp_11_4_3_2 = fadd float %tmp_11_4_3_1, %tmp_10_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_3_2"/></StgValue>
</operation>

<operation id="4808" st_id="90" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:855  %tmp_11_5_3_2 = fadd float %tmp_11_5_3_1, %tmp_10_5_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_3_2"/></StgValue>
</operation>

<operation id="4809" st_id="90" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1763  %tmp_11_24_3_1 = fadd float %tmp_11_24_3, %tmp_10_24_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_24_3_1"/></StgValue>
</operation>

<operation id="4810" st_id="90" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1810  %tmp_11_25_3_1 = fadd float %tmp_11_25_3, %tmp_10_25_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_25_3_1"/></StgValue>
</operation>

<operation id="4811" st_id="90" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1857  %tmp_11_26_3_1 = fadd float %tmp_11_26_3, %tmp_10_26_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_26_3_1"/></StgValue>
</operation>

<operation id="4812" st_id="90" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1904  %tmp_11_27_3_1 = fadd float %tmp_11_27_3, %tmp_10_27_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_3_1"/></StgValue>
</operation>

<operation id="4813" st_id="90" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1951  %tmp_11_28_3_1 = fadd float %tmp_11_28_3, %tmp_10_28_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_3_1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="4814" st_id="91" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:617  %tmp_11_0_3_2 = fadd float %tmp_11_0_3_1, %tmp_10_0_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_3_2"/></StgValue>
</operation>

<operation id="4815" st_id="91" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:667  %tmp_11_1_3_2 = fadd float %tmp_11_1_3_1, %tmp_10_1_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_3_2"/></StgValue>
</operation>

<operation id="4816" st_id="91" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:714  %tmp_11_2_3_2 = fadd float %tmp_11_2_3_1, %tmp_10_2_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_3_2"/></StgValue>
</operation>

<operation id="4817" st_id="91" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:761  %tmp_11_3_3_2 = fadd float %tmp_11_3_3_1, %tmp_10_3_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_3_2"/></StgValue>
</operation>

<operation id="4818" st_id="91" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:808  %tmp_11_4_3_2 = fadd float %tmp_11_4_3_1, %tmp_10_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_3_2"/></StgValue>
</operation>

<operation id="4819" st_id="91" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:855  %tmp_11_5_3_2 = fadd float %tmp_11_5_3_1, %tmp_10_5_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_3_2"/></StgValue>
</operation>

<operation id="4820" st_id="91" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:902  %tmp_11_6_3_2 = fadd float %tmp_11_6_3_1, %tmp_10_6_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_3_2"/></StgValue>
</operation>

<operation id="4821" st_id="91" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:949  %tmp_11_7_3_2 = fadd float %tmp_11_7_3_1, %tmp_10_7_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_3_2"/></StgValue>
</operation>

<operation id="4822" st_id="91" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:996  %tmp_11_8_3_2 = fadd float %tmp_11_8_3_1, %tmp_10_8_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_3_2"/></StgValue>
</operation>

<operation id="4823" st_id="91" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1904  %tmp_11_27_3_1 = fadd float %tmp_11_27_3, %tmp_10_27_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_27_3_1"/></StgValue>
</operation>

<operation id="4824" st_id="91" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1951  %tmp_11_28_3_1 = fadd float %tmp_11_28_3, %tmp_10_28_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_28_3_1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="4825" st_id="92" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:617  %tmp_11_0_3_2 = fadd float %tmp_11_0_3_1, %tmp_10_0_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_3_2"/></StgValue>
</operation>

<operation id="4826" st_id="92" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:667  %tmp_11_1_3_2 = fadd float %tmp_11_1_3_1, %tmp_10_1_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_3_2"/></StgValue>
</operation>

<operation id="4827" st_id="92" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:714  %tmp_11_2_3_2 = fadd float %tmp_11_2_3_1, %tmp_10_2_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_3_2"/></StgValue>
</operation>

<operation id="4828" st_id="92" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:761  %tmp_11_3_3_2 = fadd float %tmp_11_3_3_1, %tmp_10_3_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_3_2"/></StgValue>
</operation>

<operation id="4829" st_id="92" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:808  %tmp_11_4_3_2 = fadd float %tmp_11_4_3_1, %tmp_10_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_3_2"/></StgValue>
</operation>

<operation id="4830" st_id="92" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:855  %tmp_11_5_3_2 = fadd float %tmp_11_5_3_1, %tmp_10_5_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_3_2"/></StgValue>
</operation>

<operation id="4831" st_id="92" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:902  %tmp_11_6_3_2 = fadd float %tmp_11_6_3_1, %tmp_10_6_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_3_2"/></StgValue>
</operation>

<operation id="4832" st_id="92" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:949  %tmp_11_7_3_2 = fadd float %tmp_11_7_3_1, %tmp_10_7_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_3_2"/></StgValue>
</operation>

<operation id="4833" st_id="92" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:996  %tmp_11_8_3_2 = fadd float %tmp_11_8_3_1, %tmp_10_8_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_3_2"/></StgValue>
</operation>

<operation id="4834" st_id="92" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1043  %tmp_11_9_3_2 = fadd float %tmp_11_9_3_1, %tmp_10_9_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_3_2"/></StgValue>
</operation>

<operation id="4835" st_id="92" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1090  %tmp_11_10_3_2 = fadd float %tmp_11_10_3_1, %tmp_10_10_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_3_2"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="4836" st_id="93" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:714  %tmp_11_2_3_2 = fadd float %tmp_11_2_3_1, %tmp_10_2_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_3_2"/></StgValue>
</operation>

<operation id="4837" st_id="93" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:761  %tmp_11_3_3_2 = fadd float %tmp_11_3_3_1, %tmp_10_3_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_3_2"/></StgValue>
</operation>

<operation id="4838" st_id="93" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:808  %tmp_11_4_3_2 = fadd float %tmp_11_4_3_1, %tmp_10_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_3_2"/></StgValue>
</operation>

<operation id="4839" st_id="93" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:855  %tmp_11_5_3_2 = fadd float %tmp_11_5_3_1, %tmp_10_5_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_3_2"/></StgValue>
</operation>

<operation id="4840" st_id="93" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:902  %tmp_11_6_3_2 = fadd float %tmp_11_6_3_1, %tmp_10_6_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_3_2"/></StgValue>
</operation>

<operation id="4841" st_id="93" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:949  %tmp_11_7_3_2 = fadd float %tmp_11_7_3_1, %tmp_10_7_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_3_2"/></StgValue>
</operation>

<operation id="4842" st_id="93" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:996  %tmp_11_8_3_2 = fadd float %tmp_11_8_3_1, %tmp_10_8_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_3_2"/></StgValue>
</operation>

<operation id="4843" st_id="93" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1043  %tmp_11_9_3_2 = fadd float %tmp_11_9_3_1, %tmp_10_9_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_3_2"/></StgValue>
</operation>

<operation id="4844" st_id="93" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1090  %tmp_11_10_3_2 = fadd float %tmp_11_10_3_1, %tmp_10_10_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_3_2"/></StgValue>
</operation>

<operation id="4845" st_id="93" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1137  %tmp_11_11_3_2 = fadd float %tmp_11_11_3_1, %tmp_10_11_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_3_2"/></StgValue>
</operation>

<operation id="4846" st_id="93" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1184  %tmp_11_12_3_2 = fadd float %tmp_11_12_3_1, %tmp_10_12_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_3_2"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="4847" st_id="94" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:808  %tmp_11_4_3_2 = fadd float %tmp_11_4_3_1, %tmp_10_4_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_4_3_2"/></StgValue>
</operation>

<operation id="4848" st_id="94" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:855  %tmp_11_5_3_2 = fadd float %tmp_11_5_3_1, %tmp_10_5_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_5_3_2"/></StgValue>
</operation>

<operation id="4849" st_id="94" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:902  %tmp_11_6_3_2 = fadd float %tmp_11_6_3_1, %tmp_10_6_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_3_2"/></StgValue>
</operation>

<operation id="4850" st_id="94" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:949  %tmp_11_7_3_2 = fadd float %tmp_11_7_3_1, %tmp_10_7_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_3_2"/></StgValue>
</operation>

<operation id="4851" st_id="94" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:996  %tmp_11_8_3_2 = fadd float %tmp_11_8_3_1, %tmp_10_8_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_3_2"/></StgValue>
</operation>

<operation id="4852" st_id="94" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1043  %tmp_11_9_3_2 = fadd float %tmp_11_9_3_1, %tmp_10_9_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_3_2"/></StgValue>
</operation>

<operation id="4853" st_id="94" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1090  %tmp_11_10_3_2 = fadd float %tmp_11_10_3_1, %tmp_10_10_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_3_2"/></StgValue>
</operation>

<operation id="4854" st_id="94" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1137  %tmp_11_11_3_2 = fadd float %tmp_11_11_3_1, %tmp_10_11_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_3_2"/></StgValue>
</operation>

<operation id="4855" st_id="94" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1184  %tmp_11_12_3_2 = fadd float %tmp_11_12_3_1, %tmp_10_12_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_3_2"/></StgValue>
</operation>

<operation id="4856" st_id="94" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1231  %tmp_11_13_3_2 = fadd float %tmp_11_13_3_1, %tmp_10_13_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_3_2"/></StgValue>
</operation>

<operation id="4857" st_id="94" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1278  %tmp_11_14_3_2 = fadd float %tmp_11_14_3_1, %tmp_10_14_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_3_2"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="4858" st_id="95" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:902  %tmp_11_6_3_2 = fadd float %tmp_11_6_3_1, %tmp_10_6_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_6_3_2"/></StgValue>
</operation>

<operation id="4859" st_id="95" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:949  %tmp_11_7_3_2 = fadd float %tmp_11_7_3_1, %tmp_10_7_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_7_3_2"/></StgValue>
</operation>

<operation id="4860" st_id="95" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:996  %tmp_11_8_3_2 = fadd float %tmp_11_8_3_1, %tmp_10_8_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_8_3_2"/></StgValue>
</operation>

<operation id="4861" st_id="95" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1043  %tmp_11_9_3_2 = fadd float %tmp_11_9_3_1, %tmp_10_9_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_3_2"/></StgValue>
</operation>

<operation id="4862" st_id="95" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1090  %tmp_11_10_3_2 = fadd float %tmp_11_10_3_1, %tmp_10_10_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_3_2"/></StgValue>
</operation>

<operation id="4863" st_id="95" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1137  %tmp_11_11_3_2 = fadd float %tmp_11_11_3_1, %tmp_10_11_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_3_2"/></StgValue>
</operation>

<operation id="4864" st_id="95" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1184  %tmp_11_12_3_2 = fadd float %tmp_11_12_3_1, %tmp_10_12_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_3_2"/></StgValue>
</operation>

<operation id="4865" st_id="95" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1231  %tmp_11_13_3_2 = fadd float %tmp_11_13_3_1, %tmp_10_13_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_3_2"/></StgValue>
</operation>

<operation id="4866" st_id="95" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1278  %tmp_11_14_3_2 = fadd float %tmp_11_14_3_1, %tmp_10_14_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_3_2"/></StgValue>
</operation>

<operation id="4867" st_id="95" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1325  %tmp_11_15_3_2 = fadd float %tmp_11_15_3_1, %tmp_10_15_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_3_2"/></StgValue>
</operation>

<operation id="4868" st_id="95" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1372  %tmp_11_16_3_2 = fadd float %tmp_11_16_3_1, %tmp_10_16_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_3_2"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="4869" st_id="96" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1043  %tmp_11_9_3_2 = fadd float %tmp_11_9_3_1, %tmp_10_9_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_9_3_2"/></StgValue>
</operation>

<operation id="4870" st_id="96" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1090  %tmp_11_10_3_2 = fadd float %tmp_11_10_3_1, %tmp_10_10_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_10_3_2"/></StgValue>
</operation>

<operation id="4871" st_id="96" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1137  %tmp_11_11_3_2 = fadd float %tmp_11_11_3_1, %tmp_10_11_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_3_2"/></StgValue>
</operation>

<operation id="4872" st_id="96" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1184  %tmp_11_12_3_2 = fadd float %tmp_11_12_3_1, %tmp_10_12_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_3_2"/></StgValue>
</operation>

<operation id="4873" st_id="96" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1231  %tmp_11_13_3_2 = fadd float %tmp_11_13_3_1, %tmp_10_13_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_3_2"/></StgValue>
</operation>

<operation id="4874" st_id="96" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1278  %tmp_11_14_3_2 = fadd float %tmp_11_14_3_1, %tmp_10_14_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_3_2"/></StgValue>
</operation>

<operation id="4875" st_id="96" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1325  %tmp_11_15_3_2 = fadd float %tmp_11_15_3_1, %tmp_10_15_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_3_2"/></StgValue>
</operation>

<operation id="4876" st_id="96" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1372  %tmp_11_16_3_2 = fadd float %tmp_11_16_3_1, %tmp_10_16_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_3_2"/></StgValue>
</operation>

<operation id="4877" st_id="96" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1419  %tmp_11_17_3_2 = fadd float %tmp_11_17_3_1, %tmp_10_17_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_3_2"/></StgValue>
</operation>

<operation id="4878" st_id="96" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1466  %tmp_11_18_3_2 = fadd float %tmp_11_18_3_1, %tmp_10_18_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_3_2"/></StgValue>
</operation>

<operation id="4879" st_id="96" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1513  %tmp_11_19_3_2 = fadd float %tmp_11_19_3_1, %tmp_10_19_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_3_2"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="4880" st_id="97" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1137  %tmp_11_11_3_2 = fadd float %tmp_11_11_3_1, %tmp_10_11_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_11_3_2"/></StgValue>
</operation>

<operation id="4881" st_id="97" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1184  %tmp_11_12_3_2 = fadd float %tmp_11_12_3_1, %tmp_10_12_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_12_3_2"/></StgValue>
</operation>

<operation id="4882" st_id="97" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1231  %tmp_11_13_3_2 = fadd float %tmp_11_13_3_1, %tmp_10_13_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_3_2"/></StgValue>
</operation>

<operation id="4883" st_id="97" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1278  %tmp_11_14_3_2 = fadd float %tmp_11_14_3_1, %tmp_10_14_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_3_2"/></StgValue>
</operation>

<operation id="4884" st_id="97" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1325  %tmp_11_15_3_2 = fadd float %tmp_11_15_3_1, %tmp_10_15_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_3_2"/></StgValue>
</operation>

<operation id="4885" st_id="97" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1372  %tmp_11_16_3_2 = fadd float %tmp_11_16_3_1, %tmp_10_16_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_3_2"/></StgValue>
</operation>

<operation id="4886" st_id="97" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1419  %tmp_11_17_3_2 = fadd float %tmp_11_17_3_1, %tmp_10_17_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_3_2"/></StgValue>
</operation>

<operation id="4887" st_id="97" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1466  %tmp_11_18_3_2 = fadd float %tmp_11_18_3_1, %tmp_10_18_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_3_2"/></StgValue>
</operation>

<operation id="4888" st_id="97" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1513  %tmp_11_19_3_2 = fadd float %tmp_11_19_3_1, %tmp_10_19_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_3_2"/></StgValue>
</operation>

<operation id="4889" st_id="97" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1560  %tmp_11_20_3_2 = fadd float %tmp_11_20_3_1, %tmp_10_20_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_3_2"/></StgValue>
</operation>

<operation id="4890" st_id="97" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1607  %tmp_11_21_3_2 = fadd float %tmp_11_21_3_1, %tmp_10_21_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_3_2"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="4891" st_id="98" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1231  %tmp_11_13_3_2 = fadd float %tmp_11_13_3_1, %tmp_10_13_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_13_3_2"/></StgValue>
</operation>

<operation id="4892" st_id="98" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1278  %tmp_11_14_3_2 = fadd float %tmp_11_14_3_1, %tmp_10_14_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_14_3_2"/></StgValue>
</operation>

<operation id="4893" st_id="98" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1325  %tmp_11_15_3_2 = fadd float %tmp_11_15_3_1, %tmp_10_15_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_3_2"/></StgValue>
</operation>

<operation id="4894" st_id="98" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1372  %tmp_11_16_3_2 = fadd float %tmp_11_16_3_1, %tmp_10_16_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_3_2"/></StgValue>
</operation>

<operation id="4895" st_id="98" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1419  %tmp_11_17_3_2 = fadd float %tmp_11_17_3_1, %tmp_10_17_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_3_2"/></StgValue>
</operation>

<operation id="4896" st_id="98" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1466  %tmp_11_18_3_2 = fadd float %tmp_11_18_3_1, %tmp_10_18_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_3_2"/></StgValue>
</operation>

<operation id="4897" st_id="98" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1513  %tmp_11_19_3_2 = fadd float %tmp_11_19_3_1, %tmp_10_19_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_3_2"/></StgValue>
</operation>

<operation id="4898" st_id="98" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1560  %tmp_11_20_3_2 = fadd float %tmp_11_20_3_1, %tmp_10_20_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_3_2"/></StgValue>
</operation>

<operation id="4899" st_id="98" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1607  %tmp_11_21_3_2 = fadd float %tmp_11_21_3_1, %tmp_10_21_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_3_2"/></StgValue>
</operation>

<operation id="4900" st_id="98" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1664  %tmp_11_22_3_2 = fadd float %tmp_11_22_3_1, %tmp_10_22_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_3_2"/></StgValue>
</operation>

<operation id="4901" st_id="98" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1716  %tmp_11_23_3_2 = fadd float %tmp_11_23_3_1, %tmp_10_23_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_3_2"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="4902" st_id="99" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1325  %tmp_11_15_3_2 = fadd float %tmp_11_15_3_1, %tmp_10_15_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_15_3_2"/></StgValue>
</operation>

<operation id="4903" st_id="99" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1372  %tmp_11_16_3_2 = fadd float %tmp_11_16_3_1, %tmp_10_16_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_16_3_2"/></StgValue>
</operation>

<operation id="4904" st_id="99" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1419  %tmp_11_17_3_2 = fadd float %tmp_11_17_3_1, %tmp_10_17_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_3_2"/></StgValue>
</operation>

<operation id="4905" st_id="99" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1466  %tmp_11_18_3_2 = fadd float %tmp_11_18_3_1, %tmp_10_18_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_3_2"/></StgValue>
</operation>

<operation id="4906" st_id="99" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1513  %tmp_11_19_3_2 = fadd float %tmp_11_19_3_1, %tmp_10_19_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_3_2"/></StgValue>
</operation>

<operation id="4907" st_id="99" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1560  %tmp_11_20_3_2 = fadd float %tmp_11_20_3_1, %tmp_10_20_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_3_2"/></StgValue>
</operation>

<operation id="4908" st_id="99" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1607  %tmp_11_21_3_2 = fadd float %tmp_11_21_3_1, %tmp_10_21_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_3_2"/></StgValue>
</operation>

<operation id="4909" st_id="99" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1664  %tmp_11_22_3_2 = fadd float %tmp_11_22_3_1, %tmp_10_22_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_3_2"/></StgValue>
</operation>

<operation id="4910" st_id="99" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1716  %tmp_11_23_3_2 = fadd float %tmp_11_23_3_1, %tmp_10_23_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_3_2"/></StgValue>
</operation>

<operation id="4911" st_id="99" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1765  %tmp_11_24_3_2 = fadd float %tmp_11_24_3_1, %tmp_10_24_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_3_2"/></StgValue>
</operation>

<operation id="4912" st_id="99" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1812  %tmp_11_25_3_2 = fadd float %tmp_11_25_3_1, %tmp_10_25_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_3_2"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="4913" st_id="100" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1419  %tmp_11_17_3_2 = fadd float %tmp_11_17_3_1, %tmp_10_17_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_17_3_2"/></StgValue>
</operation>

<operation id="4914" st_id="100" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1466  %tmp_11_18_3_2 = fadd float %tmp_11_18_3_1, %tmp_10_18_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_18_3_2"/></StgValue>
</operation>

<operation id="4915" st_id="100" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1513  %tmp_11_19_3_2 = fadd float %tmp_11_19_3_1, %tmp_10_19_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_19_3_2"/></StgValue>
</operation>

<operation id="4916" st_id="100" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1560  %tmp_11_20_3_2 = fadd float %tmp_11_20_3_1, %tmp_10_20_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_3_2"/></StgValue>
</operation>

<operation id="4917" st_id="100" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1607  %tmp_11_21_3_2 = fadd float %tmp_11_21_3_1, %tmp_10_21_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_3_2"/></StgValue>
</operation>

<operation id="4918" st_id="100" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1664  %tmp_11_22_3_2 = fadd float %tmp_11_22_3_1, %tmp_10_22_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_3_2"/></StgValue>
</operation>

<operation id="4919" st_id="100" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1716  %tmp_11_23_3_2 = fadd float %tmp_11_23_3_1, %tmp_10_23_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_3_2"/></StgValue>
</operation>

<operation id="4920" st_id="100" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1765  %tmp_11_24_3_2 = fadd float %tmp_11_24_3_1, %tmp_10_24_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_3_2"/></StgValue>
</operation>

<operation id="4921" st_id="100" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1812  %tmp_11_25_3_2 = fadd float %tmp_11_25_3_1, %tmp_10_25_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_3_2"/></StgValue>
</operation>

<operation id="4922" st_id="100" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1859  %tmp_11_26_3_2 = fadd float %tmp_11_26_3_1, %tmp_10_26_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_3_2"/></StgValue>
</operation>

<operation id="4923" st_id="100" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1906  %tmp_11_27_3_2 = fadd float %tmp_11_27_3_1, %tmp_10_27_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_3_2"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="4924" st_id="101" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:621  %tmp_11_0_3_3 = fadd float %tmp_11_0_3_2, %tmp_10_0_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_3_3"/></StgValue>
</operation>

<operation id="4925" st_id="101" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:670  %tmp_11_1_3_3 = fadd float %tmp_11_1_3_2, %tmp_10_1_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_3_3"/></StgValue>
</operation>

<operation id="4926" st_id="101" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1560  %tmp_11_20_3_2 = fadd float %tmp_11_20_3_1, %tmp_10_20_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_20_3_2"/></StgValue>
</operation>

<operation id="4927" st_id="101" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1607  %tmp_11_21_3_2 = fadd float %tmp_11_21_3_1, %tmp_10_21_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_21_3_2"/></StgValue>
</operation>

<operation id="4928" st_id="101" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1664  %tmp_11_22_3_2 = fadd float %tmp_11_22_3_1, %tmp_10_22_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_3_2"/></StgValue>
</operation>

<operation id="4929" st_id="101" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1716  %tmp_11_23_3_2 = fadd float %tmp_11_23_3_1, %tmp_10_23_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_3_2"/></StgValue>
</operation>

<operation id="4930" st_id="101" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1765  %tmp_11_24_3_2 = fadd float %tmp_11_24_3_1, %tmp_10_24_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_3_2"/></StgValue>
</operation>

<operation id="4931" st_id="101" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1812  %tmp_11_25_3_2 = fadd float %tmp_11_25_3_1, %tmp_10_25_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_3_2"/></StgValue>
</operation>

<operation id="4932" st_id="101" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1859  %tmp_11_26_3_2 = fadd float %tmp_11_26_3_1, %tmp_10_26_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_3_2"/></StgValue>
</operation>

<operation id="4933" st_id="101" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1906  %tmp_11_27_3_2 = fadd float %tmp_11_27_3_1, %tmp_10_27_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_3_2"/></StgValue>
</operation>

<operation id="4934" st_id="101" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1953  %tmp_11_28_3_2 = fadd float %tmp_11_28_3_1, %tmp_10_28_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_3_2"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="4935" st_id="102" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:621  %tmp_11_0_3_3 = fadd float %tmp_11_0_3_2, %tmp_10_0_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_3_3"/></StgValue>
</operation>

<operation id="4936" st_id="102" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:670  %tmp_11_1_3_3 = fadd float %tmp_11_1_3_2, %tmp_10_1_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_3_3"/></StgValue>
</operation>

<operation id="4937" st_id="102" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:717  %tmp_11_2_3_3 = fadd float %tmp_11_2_3_2, %tmp_10_2_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_3_3"/></StgValue>
</operation>

<operation id="4938" st_id="102" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:764  %tmp_11_3_3_3 = fadd float %tmp_11_3_3_2, %tmp_10_3_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_3_3"/></StgValue>
</operation>

<operation id="4939" st_id="102" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1664  %tmp_11_22_3_2 = fadd float %tmp_11_22_3_1, %tmp_10_22_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_22_3_2"/></StgValue>
</operation>

<operation id="4940" st_id="102" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1716  %tmp_11_23_3_2 = fadd float %tmp_11_23_3_1, %tmp_10_23_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_23_3_2"/></StgValue>
</operation>

<operation id="4941" st_id="102" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1765  %tmp_11_24_3_2 = fadd float %tmp_11_24_3_1, %tmp_10_24_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_3_2"/></StgValue>
</operation>

<operation id="4942" st_id="102" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1812  %tmp_11_25_3_2 = fadd float %tmp_11_25_3_1, %tmp_10_25_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_3_2"/></StgValue>
</operation>

<operation id="4943" st_id="102" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1859  %tmp_11_26_3_2 = fadd float %tmp_11_26_3_1, %tmp_10_26_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_3_2"/></StgValue>
</operation>

<operation id="4944" st_id="102" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1906  %tmp_11_27_3_2 = fadd float %tmp_11_27_3_1, %tmp_10_27_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_3_2"/></StgValue>
</operation>

<operation id="4945" st_id="102" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1953  %tmp_11_28_3_2 = fadd float %tmp_11_28_3_1, %tmp_10_28_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_3_2"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="4946" st_id="103" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:621  %tmp_11_0_3_3 = fadd float %tmp_11_0_3_2, %tmp_10_0_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_3_3"/></StgValue>
</operation>

<operation id="4947" st_id="103" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:670  %tmp_11_1_3_3 = fadd float %tmp_11_1_3_2, %tmp_10_1_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_3_3"/></StgValue>
</operation>

<operation id="4948" st_id="103" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:717  %tmp_11_2_3_3 = fadd float %tmp_11_2_3_2, %tmp_10_2_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_3_3"/></StgValue>
</operation>

<operation id="4949" st_id="103" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:764  %tmp_11_3_3_3 = fadd float %tmp_11_3_3_2, %tmp_10_3_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_3_3"/></StgValue>
</operation>

<operation id="4950" st_id="103" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:811  %tmp_11_4_3_3 = fadd float %tmp_11_4_3_2, %tmp_10_4_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_3_3"/></StgValue>
</operation>

<operation id="4951" st_id="103" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:858  %tmp_11_5_3_3 = fadd float %tmp_11_5_3_2, %tmp_10_5_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_3_3"/></StgValue>
</operation>

<operation id="4952" st_id="103" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1765  %tmp_11_24_3_2 = fadd float %tmp_11_24_3_1, %tmp_10_24_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_24_3_2"/></StgValue>
</operation>

<operation id="4953" st_id="103" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1812  %tmp_11_25_3_2 = fadd float %tmp_11_25_3_1, %tmp_10_25_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_25_3_2"/></StgValue>
</operation>

<operation id="4954" st_id="103" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1859  %tmp_11_26_3_2 = fadd float %tmp_11_26_3_1, %tmp_10_26_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_3_2"/></StgValue>
</operation>

<operation id="4955" st_id="103" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1906  %tmp_11_27_3_2 = fadd float %tmp_11_27_3_1, %tmp_10_27_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_3_2"/></StgValue>
</operation>

<operation id="4956" st_id="103" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1953  %tmp_11_28_3_2 = fadd float %tmp_11_28_3_1, %tmp_10_28_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_3_2"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="4957" st_id="104" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:621  %tmp_11_0_3_3 = fadd float %tmp_11_0_3_2, %tmp_10_0_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_3_3"/></StgValue>
</operation>

<operation id="4958" st_id="104" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:670  %tmp_11_1_3_3 = fadd float %tmp_11_1_3_2, %tmp_10_1_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_3_3"/></StgValue>
</operation>

<operation id="4959" st_id="104" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:717  %tmp_11_2_3_3 = fadd float %tmp_11_2_3_2, %tmp_10_2_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_3_3"/></StgValue>
</operation>

<operation id="4960" st_id="104" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:764  %tmp_11_3_3_3 = fadd float %tmp_11_3_3_2, %tmp_10_3_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_3_3"/></StgValue>
</operation>

<operation id="4961" st_id="104" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:811  %tmp_11_4_3_3 = fadd float %tmp_11_4_3_2, %tmp_10_4_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_3_3"/></StgValue>
</operation>

<operation id="4962" st_id="104" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:858  %tmp_11_5_3_3 = fadd float %tmp_11_5_3_2, %tmp_10_5_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_3_3"/></StgValue>
</operation>

<operation id="4963" st_id="104" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:905  %tmp_11_6_3_3 = fadd float %tmp_11_6_3_2, %tmp_10_6_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_3_3"/></StgValue>
</operation>

<operation id="4964" st_id="104" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:952  %tmp_11_7_3_3 = fadd float %tmp_11_7_3_2, %tmp_10_7_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_3_3"/></StgValue>
</operation>

<operation id="4965" st_id="104" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1859  %tmp_11_26_3_2 = fadd float %tmp_11_26_3_1, %tmp_10_26_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_26_3_2"/></StgValue>
</operation>

<operation id="4966" st_id="104" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1906  %tmp_11_27_3_2 = fadd float %tmp_11_27_3_1, %tmp_10_27_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_27_3_2"/></StgValue>
</operation>

<operation id="4967" st_id="104" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1953  %tmp_11_28_3_2 = fadd float %tmp_11_28_3_1, %tmp_10_28_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_3_2"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="4968" st_id="105" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:621  %tmp_11_0_3_3 = fadd float %tmp_11_0_3_2, %tmp_10_0_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_0_3_3"/></StgValue>
</operation>

<operation id="4969" st_id="105" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:670  %tmp_11_1_3_3 = fadd float %tmp_11_1_3_2, %tmp_10_1_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_1_3_3"/></StgValue>
</operation>

<operation id="4970" st_id="105" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:717  %tmp_11_2_3_3 = fadd float %tmp_11_2_3_2, %tmp_10_2_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_3_3"/></StgValue>
</operation>

<operation id="4971" st_id="105" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:764  %tmp_11_3_3_3 = fadd float %tmp_11_3_3_2, %tmp_10_3_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_3_3"/></StgValue>
</operation>

<operation id="4972" st_id="105" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:811  %tmp_11_4_3_3 = fadd float %tmp_11_4_3_2, %tmp_10_4_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_3_3"/></StgValue>
</operation>

<operation id="4973" st_id="105" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:858  %tmp_11_5_3_3 = fadd float %tmp_11_5_3_2, %tmp_10_5_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_3_3"/></StgValue>
</operation>

<operation id="4974" st_id="105" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:905  %tmp_11_6_3_3 = fadd float %tmp_11_6_3_2, %tmp_10_6_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_3_3"/></StgValue>
</operation>

<operation id="4975" st_id="105" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:952  %tmp_11_7_3_3 = fadd float %tmp_11_7_3_2, %tmp_10_7_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_3_3"/></StgValue>
</operation>

<operation id="4976" st_id="105" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:999  %tmp_11_8_3_3 = fadd float %tmp_11_8_3_2, %tmp_10_8_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_3_3"/></StgValue>
</operation>

<operation id="4977" st_id="105" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1046  %tmp_11_9_3_3 = fadd float %tmp_11_9_3_2, %tmp_10_9_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_3_3"/></StgValue>
</operation>

<operation id="4978" st_id="105" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1953  %tmp_11_28_3_2 = fadd float %tmp_11_28_3_1, %tmp_10_28_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_28_3_2"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="4979" st_id="106" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:717  %tmp_11_2_3_3 = fadd float %tmp_11_2_3_2, %tmp_10_2_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_2_3_3"/></StgValue>
</operation>

<operation id="4980" st_id="106" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:764  %tmp_11_3_3_3 = fadd float %tmp_11_3_3_2, %tmp_10_3_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_3_3_3"/></StgValue>
</operation>

<operation id="4981" st_id="106" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:811  %tmp_11_4_3_3 = fadd float %tmp_11_4_3_2, %tmp_10_4_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_3_3"/></StgValue>
</operation>

<operation id="4982" st_id="106" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:858  %tmp_11_5_3_3 = fadd float %tmp_11_5_3_2, %tmp_10_5_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_3_3"/></StgValue>
</operation>

<operation id="4983" st_id="106" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:905  %tmp_11_6_3_3 = fadd float %tmp_11_6_3_2, %tmp_10_6_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_3_3"/></StgValue>
</operation>

<operation id="4984" st_id="106" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:952  %tmp_11_7_3_3 = fadd float %tmp_11_7_3_2, %tmp_10_7_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_3_3"/></StgValue>
</operation>

<operation id="4985" st_id="106" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:999  %tmp_11_8_3_3 = fadd float %tmp_11_8_3_2, %tmp_10_8_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_3_3"/></StgValue>
</operation>

<operation id="4986" st_id="106" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1046  %tmp_11_9_3_3 = fadd float %tmp_11_9_3_2, %tmp_10_9_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_3_3"/></StgValue>
</operation>

<operation id="4987" st_id="106" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1093  %tmp_11_10_3_3 = fadd float %tmp_11_10_3_2, %tmp_10_10_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_3_3"/></StgValue>
</operation>

<operation id="4988" st_id="106" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1140  %tmp_11_11_3_3 = fadd float %tmp_11_11_3_2, %tmp_10_11_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_3_3"/></StgValue>
</operation>

<operation id="4989" st_id="106" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1187  %tmp_11_12_3_3 = fadd float %tmp_11_12_3_2, %tmp_10_12_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_3_3"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="4990" st_id="107" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:811  %tmp_11_4_3_3 = fadd float %tmp_11_4_3_2, %tmp_10_4_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_4_3_3"/></StgValue>
</operation>

<operation id="4991" st_id="107" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:858  %tmp_11_5_3_3 = fadd float %tmp_11_5_3_2, %tmp_10_5_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_5_3_3"/></StgValue>
</operation>

<operation id="4992" st_id="107" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:905  %tmp_11_6_3_3 = fadd float %tmp_11_6_3_2, %tmp_10_6_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_3_3"/></StgValue>
</operation>

<operation id="4993" st_id="107" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:952  %tmp_11_7_3_3 = fadd float %tmp_11_7_3_2, %tmp_10_7_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_3_3"/></StgValue>
</operation>

<operation id="4994" st_id="107" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:999  %tmp_11_8_3_3 = fadd float %tmp_11_8_3_2, %tmp_10_8_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_3_3"/></StgValue>
</operation>

<operation id="4995" st_id="107" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1046  %tmp_11_9_3_3 = fadd float %tmp_11_9_3_2, %tmp_10_9_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_3_3"/></StgValue>
</operation>

<operation id="4996" st_id="107" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1093  %tmp_11_10_3_3 = fadd float %tmp_11_10_3_2, %tmp_10_10_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_3_3"/></StgValue>
</operation>

<operation id="4997" st_id="107" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1140  %tmp_11_11_3_3 = fadd float %tmp_11_11_3_2, %tmp_10_11_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_3_3"/></StgValue>
</operation>

<operation id="4998" st_id="107" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1187  %tmp_11_12_3_3 = fadd float %tmp_11_12_3_2, %tmp_10_12_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_3_3"/></StgValue>
</operation>

<operation id="4999" st_id="107" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1234  %tmp_11_13_3_3 = fadd float %tmp_11_13_3_2, %tmp_10_13_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_3_3"/></StgValue>
</operation>

<operation id="5000" st_id="107" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1281  %tmp_11_14_3_3 = fadd float %tmp_11_14_3_2, %tmp_10_14_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_3_3"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="5001" st_id="108" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:905  %tmp_11_6_3_3 = fadd float %tmp_11_6_3_2, %tmp_10_6_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_6_3_3"/></StgValue>
</operation>

<operation id="5002" st_id="108" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:952  %tmp_11_7_3_3 = fadd float %tmp_11_7_3_2, %tmp_10_7_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_7_3_3"/></StgValue>
</operation>

<operation id="5003" st_id="108" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:999  %tmp_11_8_3_3 = fadd float %tmp_11_8_3_2, %tmp_10_8_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_3_3"/></StgValue>
</operation>

<operation id="5004" st_id="108" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1046  %tmp_11_9_3_3 = fadd float %tmp_11_9_3_2, %tmp_10_9_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_3_3"/></StgValue>
</operation>

<operation id="5005" st_id="108" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1093  %tmp_11_10_3_3 = fadd float %tmp_11_10_3_2, %tmp_10_10_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_3_3"/></StgValue>
</operation>

<operation id="5006" st_id="108" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1140  %tmp_11_11_3_3 = fadd float %tmp_11_11_3_2, %tmp_10_11_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_3_3"/></StgValue>
</operation>

<operation id="5007" st_id="108" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1187  %tmp_11_12_3_3 = fadd float %tmp_11_12_3_2, %tmp_10_12_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_3_3"/></StgValue>
</operation>

<operation id="5008" st_id="108" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1234  %tmp_11_13_3_3 = fadd float %tmp_11_13_3_2, %tmp_10_13_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_3_3"/></StgValue>
</operation>

<operation id="5009" st_id="108" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1281  %tmp_11_14_3_3 = fadd float %tmp_11_14_3_2, %tmp_10_14_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_3_3"/></StgValue>
</operation>

<operation id="5010" st_id="108" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1328  %tmp_11_15_3_3 = fadd float %tmp_11_15_3_2, %tmp_10_15_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_3_3"/></StgValue>
</operation>

<operation id="5011" st_id="108" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1375  %tmp_11_16_3_3 = fadd float %tmp_11_16_3_2, %tmp_10_16_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_3_3"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="5012" st_id="109" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:999  %tmp_11_8_3_3 = fadd float %tmp_11_8_3_2, %tmp_10_8_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_8_3_3"/></StgValue>
</operation>

<operation id="5013" st_id="109" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1046  %tmp_11_9_3_3 = fadd float %tmp_11_9_3_2, %tmp_10_9_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_9_3_3"/></StgValue>
</operation>

<operation id="5014" st_id="109" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1093  %tmp_11_10_3_3 = fadd float %tmp_11_10_3_2, %tmp_10_10_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_3_3"/></StgValue>
</operation>

<operation id="5015" st_id="109" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1140  %tmp_11_11_3_3 = fadd float %tmp_11_11_3_2, %tmp_10_11_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_3_3"/></StgValue>
</operation>

<operation id="5016" st_id="109" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1187  %tmp_11_12_3_3 = fadd float %tmp_11_12_3_2, %tmp_10_12_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_3_3"/></StgValue>
</operation>

<operation id="5017" st_id="109" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1234  %tmp_11_13_3_3 = fadd float %tmp_11_13_3_2, %tmp_10_13_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_3_3"/></StgValue>
</operation>

<operation id="5018" st_id="109" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1281  %tmp_11_14_3_3 = fadd float %tmp_11_14_3_2, %tmp_10_14_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_3_3"/></StgValue>
</operation>

<operation id="5019" st_id="109" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1328  %tmp_11_15_3_3 = fadd float %tmp_11_15_3_2, %tmp_10_15_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_3_3"/></StgValue>
</operation>

<operation id="5020" st_id="109" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1375  %tmp_11_16_3_3 = fadd float %tmp_11_16_3_2, %tmp_10_16_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_3_3"/></StgValue>
</operation>

<operation id="5021" st_id="109" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1422  %tmp_11_17_3_3 = fadd float %tmp_11_17_3_2, %tmp_10_17_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_3_3"/></StgValue>
</operation>

<operation id="5022" st_id="109" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1469  %tmp_11_18_3_3 = fadd float %tmp_11_18_3_2, %tmp_10_18_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_3_3"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="5023" st_id="110" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1093  %tmp_11_10_3_3 = fadd float %tmp_11_10_3_2, %tmp_10_10_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_10_3_3"/></StgValue>
</operation>

<operation id="5024" st_id="110" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1140  %tmp_11_11_3_3 = fadd float %tmp_11_11_3_2, %tmp_10_11_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_11_3_3"/></StgValue>
</operation>

<operation id="5025" st_id="110" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1187  %tmp_11_12_3_3 = fadd float %tmp_11_12_3_2, %tmp_10_12_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_12_3_3"/></StgValue>
</operation>

<operation id="5026" st_id="110" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1234  %tmp_11_13_3_3 = fadd float %tmp_11_13_3_2, %tmp_10_13_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_3_3"/></StgValue>
</operation>

<operation id="5027" st_id="110" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1281  %tmp_11_14_3_3 = fadd float %tmp_11_14_3_2, %tmp_10_14_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_3_3"/></StgValue>
</operation>

<operation id="5028" st_id="110" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1328  %tmp_11_15_3_3 = fadd float %tmp_11_15_3_2, %tmp_10_15_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_3_3"/></StgValue>
</operation>

<operation id="5029" st_id="110" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1375  %tmp_11_16_3_3 = fadd float %tmp_11_16_3_2, %tmp_10_16_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_3_3"/></StgValue>
</operation>

<operation id="5030" st_id="110" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1422  %tmp_11_17_3_3 = fadd float %tmp_11_17_3_2, %tmp_10_17_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_3_3"/></StgValue>
</operation>

<operation id="5031" st_id="110" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1469  %tmp_11_18_3_3 = fadd float %tmp_11_18_3_2, %tmp_10_18_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_3_3"/></StgValue>
</operation>

<operation id="5032" st_id="110" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1516  %tmp_11_19_3_3 = fadd float %tmp_11_19_3_2, %tmp_10_19_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_3_3"/></StgValue>
</operation>

<operation id="5033" st_id="110" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1563  %tmp_11_20_3_3 = fadd float %tmp_11_20_3_2, %tmp_10_20_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_3_3"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="5034" st_id="111" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1234  %tmp_11_13_3_3 = fadd float %tmp_11_13_3_2, %tmp_10_13_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_13_3_3"/></StgValue>
</operation>

<operation id="5035" st_id="111" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1281  %tmp_11_14_3_3 = fadd float %tmp_11_14_3_2, %tmp_10_14_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_14_3_3"/></StgValue>
</operation>

<operation id="5036" st_id="111" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1328  %tmp_11_15_3_3 = fadd float %tmp_11_15_3_2, %tmp_10_15_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_3_3"/></StgValue>
</operation>

<operation id="5037" st_id="111" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1375  %tmp_11_16_3_3 = fadd float %tmp_11_16_3_2, %tmp_10_16_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_3_3"/></StgValue>
</operation>

<operation id="5038" st_id="111" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1422  %tmp_11_17_3_3 = fadd float %tmp_11_17_3_2, %tmp_10_17_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_3_3"/></StgValue>
</operation>

<operation id="5039" st_id="111" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1469  %tmp_11_18_3_3 = fadd float %tmp_11_18_3_2, %tmp_10_18_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_3_3"/></StgValue>
</operation>

<operation id="5040" st_id="111" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1516  %tmp_11_19_3_3 = fadd float %tmp_11_19_3_2, %tmp_10_19_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_3_3"/></StgValue>
</operation>

<operation id="5041" st_id="111" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1563  %tmp_11_20_3_3 = fadd float %tmp_11_20_3_2, %tmp_10_20_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_3_3"/></StgValue>
</operation>

<operation id="5042" st_id="111" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1610  %tmp_11_21_3_3 = fadd float %tmp_11_21_3_2, %tmp_10_21_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_3_3"/></StgValue>
</operation>

<operation id="5043" st_id="111" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1667  %tmp_11_22_3_3 = fadd float %tmp_11_22_3_2, %tmp_10_22_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_3_3"/></StgValue>
</operation>

<operation id="5044" st_id="111" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1720  %tmp_11_23_3_3 = fadd float %tmp_11_23_3_2, %tmp_10_23_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_3_3"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="5045" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="3">
<![CDATA[
.preheader.preheader:623  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="5046" st_id="112" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1328  %tmp_11_15_3_3 = fadd float %tmp_11_15_3_2, %tmp_10_15_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_15_3_3"/></StgValue>
</operation>

<operation id="5047" st_id="112" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1375  %tmp_11_16_3_3 = fadd float %tmp_11_16_3_2, %tmp_10_16_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_16_3_3"/></StgValue>
</operation>

<operation id="5048" st_id="112" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1422  %tmp_11_17_3_3 = fadd float %tmp_11_17_3_2, %tmp_10_17_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_3_3"/></StgValue>
</operation>

<operation id="5049" st_id="112" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1469  %tmp_11_18_3_3 = fadd float %tmp_11_18_3_2, %tmp_10_18_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_3_3"/></StgValue>
</operation>

<operation id="5050" st_id="112" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1516  %tmp_11_19_3_3 = fadd float %tmp_11_19_3_2, %tmp_10_19_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_3_3"/></StgValue>
</operation>

<operation id="5051" st_id="112" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1563  %tmp_11_20_3_3 = fadd float %tmp_11_20_3_2, %tmp_10_20_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_3_3"/></StgValue>
</operation>

<operation id="5052" st_id="112" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1610  %tmp_11_21_3_3 = fadd float %tmp_11_21_3_2, %tmp_10_21_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_3_3"/></StgValue>
</operation>

<operation id="5053" st_id="112" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1667  %tmp_11_22_3_3 = fadd float %tmp_11_22_3_2, %tmp_10_22_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_3_3"/></StgValue>
</operation>

<operation id="5054" st_id="112" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1720  %tmp_11_23_3_3 = fadd float %tmp_11_23_3_2, %tmp_10_23_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_3_3"/></StgValue>
</operation>

<operation id="5055" st_id="112" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1768  %tmp_11_24_3_3 = fadd float %tmp_11_24_3_2, %tmp_10_24_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_3_3"/></StgValue>
</operation>

<operation id="5056" st_id="112" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1815  %tmp_11_25_3_3 = fadd float %tmp_11_25_3_2, %tmp_10_25_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_3_3"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="5057" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="3">
<![CDATA[
.preheader.preheader:623  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="5058" st_id="113" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1422  %tmp_11_17_3_3 = fadd float %tmp_11_17_3_2, %tmp_10_17_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_17_3_3"/></StgValue>
</operation>

<operation id="5059" st_id="113" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1469  %tmp_11_18_3_3 = fadd float %tmp_11_18_3_2, %tmp_10_18_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_18_3_3"/></StgValue>
</operation>

<operation id="5060" st_id="113" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1516  %tmp_11_19_3_3 = fadd float %tmp_11_19_3_2, %tmp_10_19_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_3_3"/></StgValue>
</operation>

<operation id="5061" st_id="113" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1563  %tmp_11_20_3_3 = fadd float %tmp_11_20_3_2, %tmp_10_20_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_3_3"/></StgValue>
</operation>

<operation id="5062" st_id="113" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1610  %tmp_11_21_3_3 = fadd float %tmp_11_21_3_2, %tmp_10_21_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_3_3"/></StgValue>
</operation>

<operation id="5063" st_id="113" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1667  %tmp_11_22_3_3 = fadd float %tmp_11_22_3_2, %tmp_10_22_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_3_3"/></StgValue>
</operation>

<operation id="5064" st_id="113" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1720  %tmp_11_23_3_3 = fadd float %tmp_11_23_3_2, %tmp_10_23_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_3_3"/></StgValue>
</operation>

<operation id="5065" st_id="113" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1768  %tmp_11_24_3_3 = fadd float %tmp_11_24_3_2, %tmp_10_24_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_3_3"/></StgValue>
</operation>

<operation id="5066" st_id="113" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1815  %tmp_11_25_3_3 = fadd float %tmp_11_25_3_2, %tmp_10_25_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_3_3"/></StgValue>
</operation>

<operation id="5067" st_id="113" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1862  %tmp_11_26_3_3 = fadd float %tmp_11_26_3_2, %tmp_10_26_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_3_3"/></StgValue>
</operation>

<operation id="5068" st_id="113" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1909  %tmp_11_27_3_3 = fadd float %tmp_11_27_3_2, %tmp_10_27_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_3_3"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="5069" st_id="114" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:624  %a_assign = fadd float %tmp_11_0_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="5070" st_id="114" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1516  %tmp_11_19_3_3 = fadd float %tmp_11_19_3_2, %tmp_10_19_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_19_3_3"/></StgValue>
</operation>

<operation id="5071" st_id="114" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1563  %tmp_11_20_3_3 = fadd float %tmp_11_20_3_2, %tmp_10_20_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_20_3_3"/></StgValue>
</operation>

<operation id="5072" st_id="114" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1610  %tmp_11_21_3_3 = fadd float %tmp_11_21_3_2, %tmp_10_21_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_3_3"/></StgValue>
</operation>

<operation id="5073" st_id="114" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1667  %tmp_11_22_3_3 = fadd float %tmp_11_22_3_2, %tmp_10_22_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_3_3"/></StgValue>
</operation>

<operation id="5074" st_id="114" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1720  %tmp_11_23_3_3 = fadd float %tmp_11_23_3_2, %tmp_10_23_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_3_3"/></StgValue>
</operation>

<operation id="5075" st_id="114" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1768  %tmp_11_24_3_3 = fadd float %tmp_11_24_3_2, %tmp_10_24_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_3_3"/></StgValue>
</operation>

<operation id="5076" st_id="114" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1815  %tmp_11_25_3_3 = fadd float %tmp_11_25_3_2, %tmp_10_25_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_3_3"/></StgValue>
</operation>

<operation id="5077" st_id="114" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1862  %tmp_11_26_3_3 = fadd float %tmp_11_26_3_2, %tmp_10_26_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_3_3"/></StgValue>
</operation>

<operation id="5078" st_id="114" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1909  %tmp_11_27_3_3 = fadd float %tmp_11_27_3_2, %tmp_10_27_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_3_3"/></StgValue>
</operation>

<operation id="5079" st_id="114" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1956  %tmp_11_28_3_3 = fadd float %tmp_11_28_3_2, %tmp_10_28_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_3_3"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="5080" st_id="115" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:624  %a_assign = fadd float %tmp_11_0_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="5081" st_id="115" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:671  %a_assign_2 = fadd float %tmp_11_1_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_2"/></StgValue>
</operation>

<operation id="5082" st_id="115" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:718  %a_assign_4 = fadd float %tmp_11_2_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_4"/></StgValue>
</operation>

<operation id="5083" st_id="115" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1610  %tmp_11_21_3_3 = fadd float %tmp_11_21_3_2, %tmp_10_21_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_21_3_3"/></StgValue>
</operation>

<operation id="5084" st_id="115" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1667  %tmp_11_22_3_3 = fadd float %tmp_11_22_3_2, %tmp_10_22_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_22_3_3"/></StgValue>
</operation>

<operation id="5085" st_id="115" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1720  %tmp_11_23_3_3 = fadd float %tmp_11_23_3_2, %tmp_10_23_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_23_3_3"/></StgValue>
</operation>

<operation id="5086" st_id="115" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1768  %tmp_11_24_3_3 = fadd float %tmp_11_24_3_2, %tmp_10_24_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_3_3"/></StgValue>
</operation>

<operation id="5087" st_id="115" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1815  %tmp_11_25_3_3 = fadd float %tmp_11_25_3_2, %tmp_10_25_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_3_3"/></StgValue>
</operation>

<operation id="5088" st_id="115" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1862  %tmp_11_26_3_3 = fadd float %tmp_11_26_3_2, %tmp_10_26_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_3_3"/></StgValue>
</operation>

<operation id="5089" st_id="115" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1909  %tmp_11_27_3_3 = fadd float %tmp_11_27_3_2, %tmp_10_27_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_3_3"/></StgValue>
</operation>

<operation id="5090" st_id="115" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1956  %tmp_11_28_3_3 = fadd float %tmp_11_28_3_2, %tmp_10_28_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_3_3"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="5091" st_id="116" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:624  %a_assign = fadd float %tmp_11_0_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="5092" st_id="116" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:671  %a_assign_2 = fadd float %tmp_11_1_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_2"/></StgValue>
</operation>

<operation id="5093" st_id="116" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:718  %a_assign_4 = fadd float %tmp_11_2_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_4"/></StgValue>
</operation>

<operation id="5094" st_id="116" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:765  %a_assign_6 = fadd float %tmp_11_3_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_6"/></StgValue>
</operation>

<operation id="5095" st_id="116" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:812  %a_assign_8 = fadd float %tmp_11_4_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_8"/></StgValue>
</operation>

<operation id="5096" st_id="116" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:859  %a_assign_s = fadd float %tmp_11_5_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_s"/></StgValue>
</operation>

<operation id="5097" st_id="116" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1768  %tmp_11_24_3_3 = fadd float %tmp_11_24_3_2, %tmp_10_24_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_24_3_3"/></StgValue>
</operation>

<operation id="5098" st_id="116" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1815  %tmp_11_25_3_3 = fadd float %tmp_11_25_3_2, %tmp_10_25_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_25_3_3"/></StgValue>
</operation>

<operation id="5099" st_id="116" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1862  %tmp_11_26_3_3 = fadd float %tmp_11_26_3_2, %tmp_10_26_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_3_3"/></StgValue>
</operation>

<operation id="5100" st_id="116" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1909  %tmp_11_27_3_3 = fadd float %tmp_11_27_3_2, %tmp_10_27_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_3_3"/></StgValue>
</operation>

<operation id="5101" st_id="116" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1956  %tmp_11_28_3_3 = fadd float %tmp_11_28_3_2, %tmp_10_28_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_3_3"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="5102" st_id="117" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:624  %a_assign = fadd float %tmp_11_0_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="5103" st_id="117" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:671  %a_assign_2 = fadd float %tmp_11_1_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_2"/></StgValue>
</operation>

<operation id="5104" st_id="117" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:718  %a_assign_4 = fadd float %tmp_11_2_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_4"/></StgValue>
</operation>

<operation id="5105" st_id="117" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:765  %a_assign_6 = fadd float %tmp_11_3_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_6"/></StgValue>
</operation>

<operation id="5106" st_id="117" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:812  %a_assign_8 = fadd float %tmp_11_4_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_8"/></StgValue>
</operation>

<operation id="5107" st_id="117" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:859  %a_assign_s = fadd float %tmp_11_5_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_s"/></StgValue>
</operation>

<operation id="5108" st_id="117" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:906  %a_assign_11 = fadd float %tmp_11_6_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_11"/></StgValue>
</operation>

<operation id="5109" st_id="117" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:953  %a_assign_13 = fadd float %tmp_11_7_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_13"/></StgValue>
</operation>

<operation id="5110" st_id="117" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1862  %tmp_11_26_3_3 = fadd float %tmp_11_26_3_2, %tmp_10_26_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_26_3_3"/></StgValue>
</operation>

<operation id="5111" st_id="117" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1909  %tmp_11_27_3_3 = fadd float %tmp_11_27_3_2, %tmp_10_27_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_27_3_3"/></StgValue>
</operation>

<operation id="5112" st_id="117" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1956  %tmp_11_28_3_3 = fadd float %tmp_11_28_3_2, %tmp_10_28_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_3_3"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="5113" st_id="118" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:624  %a_assign = fadd float %tmp_11_0_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="5114" st_id="118" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:671  %a_assign_2 = fadd float %tmp_11_1_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_2"/></StgValue>
</operation>

<operation id="5115" st_id="118" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:718  %a_assign_4 = fadd float %tmp_11_2_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_4"/></StgValue>
</operation>

<operation id="5116" st_id="118" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:765  %a_assign_6 = fadd float %tmp_11_3_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_6"/></StgValue>
</operation>

<operation id="5117" st_id="118" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:812  %a_assign_8 = fadd float %tmp_11_4_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_8"/></StgValue>
</operation>

<operation id="5118" st_id="118" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:859  %a_assign_s = fadd float %tmp_11_5_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_s"/></StgValue>
</operation>

<operation id="5119" st_id="118" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:906  %a_assign_11 = fadd float %tmp_11_6_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_11"/></StgValue>
</operation>

<operation id="5120" st_id="118" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:953  %a_assign_13 = fadd float %tmp_11_7_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_13"/></StgValue>
</operation>

<operation id="5121" st_id="118" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1000  %a_assign_15 = fadd float %tmp_11_8_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_15"/></StgValue>
</operation>

<operation id="5122" st_id="118" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1047  %a_assign_17 = fadd float %tmp_11_9_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_17"/></StgValue>
</operation>

<operation id="5123" st_id="118" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1956  %tmp_11_28_3_3 = fadd float %tmp_11_28_3_2, %tmp_10_28_3_3

]]></Node>
<StgValue><ssdm name="tmp_11_28_3_3"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="5124" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="5">
<![CDATA[
.preheader.preheader:54  %tmp_3_cast = zext i5 %i_mid2 to i13

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="5125" st_id="119" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:55  %tmp_65 = mul i13 232, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="5126" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:625  %a_assign_to_int = bitcast float %a_assign to i32

]]></Node>
<StgValue><ssdm name="a_assign_to_int"/></StgValue>
</operation>

<operation id="5127" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:626  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="5128" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:627  %tmp_446 = trunc i32 %a_assign_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="5129" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:628  %notlhs = icmp ne i8 %tmp_2, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="5130" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:629  %notrhs = icmp eq i23 %tmp_446, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="5131" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:630  %tmp_5 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="5132" st_id="119" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:631  %tmp_6 = fcmp ogt float %a_assign, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="5133" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:632  %tmp_7 = and i1 %tmp_5, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="5134" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:633  %a_assign_1 = select i1 %tmp_7, float %a_assign, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_1"/></StgValue>
</operation>

<operation id="5135" st_id="119" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:671  %a_assign_2 = fadd float %tmp_11_1_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_2"/></StgValue>
</operation>

<operation id="5136" st_id="119" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:718  %a_assign_4 = fadd float %tmp_11_2_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_4"/></StgValue>
</operation>

<operation id="5137" st_id="119" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:765  %a_assign_6 = fadd float %tmp_11_3_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_6"/></StgValue>
</operation>

<operation id="5138" st_id="119" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:812  %a_assign_8 = fadd float %tmp_11_4_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_8"/></StgValue>
</operation>

<operation id="5139" st_id="119" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:859  %a_assign_s = fadd float %tmp_11_5_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_s"/></StgValue>
</operation>

<operation id="5140" st_id="119" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:906  %a_assign_11 = fadd float %tmp_11_6_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_11"/></StgValue>
</operation>

<operation id="5141" st_id="119" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:953  %a_assign_13 = fadd float %tmp_11_7_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_13"/></StgValue>
</operation>

<operation id="5142" st_id="119" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1000  %a_assign_15 = fadd float %tmp_11_8_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_15"/></StgValue>
</operation>

<operation id="5143" st_id="119" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1047  %a_assign_17 = fadd float %tmp_11_9_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_17"/></StgValue>
</operation>

<operation id="5144" st_id="119" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1094  %a_assign_19 = fadd float %tmp_11_10_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_19"/></StgValue>
</operation>

<operation id="5145" st_id="119" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1141  %a_assign_21 = fadd float %tmp_11_11_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_21"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="5146" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="4">
<![CDATA[
.preheader.preheader:7  %tmp_mid2_cast6 = zext i4 %tmp_mid2_v to i13

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast6"/></StgValue>
</operation>

<operation id="5147" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:56  %tmp_70 = add i13 %tmp_mid2_cast6, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="5148" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:57  %tmp_165_cast = zext i13 %tmp_70 to i64

]]></Node>
<StgValue><ssdm name="tmp_165_cast"/></StgValue>
</operation>

<operation id="5149" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:58  %output_addr = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_165_cast

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="5150" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:634  store float %a_assign_1, float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5151" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:672  %a_assign_2_to_int = bitcast float %a_assign_2 to i32

]]></Node>
<StgValue><ssdm name="a_assign_2_to_int"/></StgValue>
</operation>

<operation id="5152" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:673  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_2_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="5153" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:674  %tmp_447 = trunc i32 %a_assign_2_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="5154" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:675  %notlhs1 = icmp ne i8 %tmp_8, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="5155" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:676  %notrhs1 = icmp eq i23 %tmp_447, 0

]]></Node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="5156" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:677  %tmp_11 = or i1 %notrhs1, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="5157" st_id="120" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:678  %tmp_12 = fcmp ogt float %a_assign_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="5158" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:679  %tmp_13 = and i1 %tmp_11, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="5159" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:680  %a_assign_3 = select i1 %tmp_13, float %a_assign_2, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_3"/></StgValue>
</operation>

<operation id="5160" st_id="120" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:765  %a_assign_6 = fadd float %tmp_11_3_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_6"/></StgValue>
</operation>

<operation id="5161" st_id="120" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:812  %a_assign_8 = fadd float %tmp_11_4_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_8"/></StgValue>
</operation>

<operation id="5162" st_id="120" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:859  %a_assign_s = fadd float %tmp_11_5_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_s"/></StgValue>
</operation>

<operation id="5163" st_id="120" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:906  %a_assign_11 = fadd float %tmp_11_6_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_11"/></StgValue>
</operation>

<operation id="5164" st_id="120" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:953  %a_assign_13 = fadd float %tmp_11_7_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_13"/></StgValue>
</operation>

<operation id="5165" st_id="120" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1000  %a_assign_15 = fadd float %tmp_11_8_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_15"/></StgValue>
</operation>

<operation id="5166" st_id="120" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1047  %a_assign_17 = fadd float %tmp_11_9_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_17"/></StgValue>
</operation>

<operation id="5167" st_id="120" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1094  %a_assign_19 = fadd float %tmp_11_10_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_19"/></StgValue>
</operation>

<operation id="5168" st_id="120" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1141  %a_assign_21 = fadd float %tmp_11_11_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_21"/></StgValue>
</operation>

<operation id="5169" st_id="120" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1188  %a_assign_23 = fadd float %tmp_11_12_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_23"/></StgValue>
</operation>

<operation id="5170" st_id="120" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1235  %a_assign_25 = fadd float %tmp_11_13_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_25"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="5171" st_id="121" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:59  %tmp_75 = add i13 8, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="5172" st_id="121" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:60  %tmp_80 = add i13 %tmp_mid2_cast6, %tmp_75

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="5173" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:61  %tmp_167_cast = zext i13 %tmp_80 to i64

]]></Node>
<StgValue><ssdm name="tmp_167_cast"/></StgValue>
</operation>

<operation id="5174" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:62  %output_addr_1 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_167_cast

]]></Node>
<StgValue><ssdm name="output_addr_1"/></StgValue>
</operation>

<operation id="5175" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:681  store float %a_assign_3, float* %output_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5176" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:719  %a_assign_4_to_int = bitcast float %a_assign_4 to i32

]]></Node>
<StgValue><ssdm name="a_assign_4_to_int"/></StgValue>
</operation>

<operation id="5177" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:720  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_4_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="5178" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:721  %tmp_448 = trunc i32 %a_assign_4_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="5179" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:722  %notlhs2 = icmp ne i8 %tmp_14, -1

]]></Node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="5180" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:723  %notrhs2 = icmp eq i23 %tmp_448, 0

]]></Node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="5181" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:724  %tmp_16 = or i1 %notrhs2, %notlhs2

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="5182" st_id="121" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:725  %tmp_17 = fcmp ogt float %a_assign_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="5183" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:726  %tmp_18 = and i1 %tmp_16, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="5184" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:727  %a_assign_5 = select i1 %tmp_18, float %a_assign_4, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_5"/></StgValue>
</operation>

<operation id="5185" st_id="121" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:906  %a_assign_11 = fadd float %tmp_11_6_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_11"/></StgValue>
</operation>

<operation id="5186" st_id="121" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:953  %a_assign_13 = fadd float %tmp_11_7_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_13"/></StgValue>
</operation>

<operation id="5187" st_id="121" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1000  %a_assign_15 = fadd float %tmp_11_8_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_15"/></StgValue>
</operation>

<operation id="5188" st_id="121" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1047  %a_assign_17 = fadd float %tmp_11_9_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_17"/></StgValue>
</operation>

<operation id="5189" st_id="121" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1094  %a_assign_19 = fadd float %tmp_11_10_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_19"/></StgValue>
</operation>

<operation id="5190" st_id="121" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1141  %a_assign_21 = fadd float %tmp_11_11_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_21"/></StgValue>
</operation>

<operation id="5191" st_id="121" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1188  %a_assign_23 = fadd float %tmp_11_12_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_23"/></StgValue>
</operation>

<operation id="5192" st_id="121" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1235  %a_assign_25 = fadd float %tmp_11_13_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_25"/></StgValue>
</operation>

<operation id="5193" st_id="121" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1282  %a_assign_27 = fadd float %tmp_11_14_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_27"/></StgValue>
</operation>

<operation id="5194" st_id="121" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1329  %a_assign_29 = fadd float %tmp_11_15_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_29"/></StgValue>
</operation>

<operation id="5195" st_id="121" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1376  %a_assign_31 = fadd float %tmp_11_16_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_31"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="5196" st_id="122" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:63  %tmp_85 = add i13 16, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="5197" st_id="122" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:64  %tmp_90 = add i13 %tmp_mid2_cast6, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="5198" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:65  %tmp_169_cast = zext i13 %tmp_90 to i64

]]></Node>
<StgValue><ssdm name="tmp_169_cast"/></StgValue>
</operation>

<operation id="5199" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:66  %output_addr_2 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_169_cast

]]></Node>
<StgValue><ssdm name="output_addr_2"/></StgValue>
</operation>

<operation id="5200" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:728  store float %a_assign_5, float* %output_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5201" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:766  %a_assign_6_to_int = bitcast float %a_assign_6 to i32

]]></Node>
<StgValue><ssdm name="a_assign_6_to_int"/></StgValue>
</operation>

<operation id="5202" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:767  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_6_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="5203" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:768  %tmp_449 = trunc i32 %a_assign_6_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="5204" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:769  %notlhs3 = icmp ne i8 %tmp_19, -1

]]></Node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="5205" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:770  %notrhs3 = icmp eq i23 %tmp_449, 0

]]></Node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="5206" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:771  %tmp_21 = or i1 %notrhs3, %notlhs3

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="5207" st_id="122" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:772  %tmp_22 = fcmp ogt float %a_assign_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="5208" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:773  %tmp_23 = and i1 %tmp_21, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="5209" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:774  %a_assign_7 = select i1 %tmp_23, float %a_assign_6, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_7"/></StgValue>
</operation>

<operation id="5210" st_id="122" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1000  %a_assign_15 = fadd float %tmp_11_8_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_15"/></StgValue>
</operation>

<operation id="5211" st_id="122" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1047  %a_assign_17 = fadd float %tmp_11_9_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_17"/></StgValue>
</operation>

<operation id="5212" st_id="122" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1094  %a_assign_19 = fadd float %tmp_11_10_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_19"/></StgValue>
</operation>

<operation id="5213" st_id="122" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1141  %a_assign_21 = fadd float %tmp_11_11_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_21"/></StgValue>
</operation>

<operation id="5214" st_id="122" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1188  %a_assign_23 = fadd float %tmp_11_12_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_23"/></StgValue>
</operation>

<operation id="5215" st_id="122" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1235  %a_assign_25 = fadd float %tmp_11_13_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_25"/></StgValue>
</operation>

<operation id="5216" st_id="122" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1282  %a_assign_27 = fadd float %tmp_11_14_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_27"/></StgValue>
</operation>

<operation id="5217" st_id="122" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1329  %a_assign_29 = fadd float %tmp_11_15_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_29"/></StgValue>
</operation>

<operation id="5218" st_id="122" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1376  %a_assign_31 = fadd float %tmp_11_16_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_31"/></StgValue>
</operation>

<operation id="5219" st_id="122" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1423  %a_assign_33 = fadd float %tmp_11_17_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_33"/></StgValue>
</operation>

<operation id="5220" st_id="122" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1470  %a_assign_35 = fadd float %tmp_11_18_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_35"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="5221" st_id="123" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:67  %tmp_95 = add i13 24, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="5222" st_id="123" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:68  %tmp_100 = add i13 %tmp_mid2_cast6, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="5223" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:69  %tmp_171_cast = zext i13 %tmp_100 to i64

]]></Node>
<StgValue><ssdm name="tmp_171_cast"/></StgValue>
</operation>

<operation id="5224" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:70  %output_addr_3 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_171_cast

]]></Node>
<StgValue><ssdm name="output_addr_3"/></StgValue>
</operation>

<operation id="5225" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:775  store float %a_assign_7, float* %output_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5226" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:813  %a_assign_8_to_int = bitcast float %a_assign_8 to i32

]]></Node>
<StgValue><ssdm name="a_assign_8_to_int"/></StgValue>
</operation>

<operation id="5227" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:814  %tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_8_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="5228" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:815  %tmp_450 = trunc i32 %a_assign_8_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="5229" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:816  %notlhs4 = icmp ne i8 %tmp_24, -1

]]></Node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="5230" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:817  %notrhs4 = icmp eq i23 %tmp_450, 0

]]></Node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="5231" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:818  %tmp_26 = or i1 %notrhs4, %notlhs4

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="5232" st_id="123" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:819  %tmp_27 = fcmp ogt float %a_assign_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="5233" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:820  %tmp_28 = and i1 %tmp_26, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="5234" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:821  %a_assign_9 = select i1 %tmp_28, float %a_assign_8, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_9"/></StgValue>
</operation>

<operation id="5235" st_id="123" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1094  %a_assign_19 = fadd float %tmp_11_10_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_19"/></StgValue>
</operation>

<operation id="5236" st_id="123" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1141  %a_assign_21 = fadd float %tmp_11_11_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_21"/></StgValue>
</operation>

<operation id="5237" st_id="123" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1188  %a_assign_23 = fadd float %tmp_11_12_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_23"/></StgValue>
</operation>

<operation id="5238" st_id="123" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1235  %a_assign_25 = fadd float %tmp_11_13_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_25"/></StgValue>
</operation>

<operation id="5239" st_id="123" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1282  %a_assign_27 = fadd float %tmp_11_14_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_27"/></StgValue>
</operation>

<operation id="5240" st_id="123" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1329  %a_assign_29 = fadd float %tmp_11_15_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_29"/></StgValue>
</operation>

<operation id="5241" st_id="123" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1376  %a_assign_31 = fadd float %tmp_11_16_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_31"/></StgValue>
</operation>

<operation id="5242" st_id="123" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1423  %a_assign_33 = fadd float %tmp_11_17_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_33"/></StgValue>
</operation>

<operation id="5243" st_id="123" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1470  %a_assign_35 = fadd float %tmp_11_18_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_35"/></StgValue>
</operation>

<operation id="5244" st_id="123" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1517  %a_assign_37 = fadd float %tmp_11_19_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_37"/></StgValue>
</operation>

<operation id="5245" st_id="123" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1564  %a_assign_39 = fadd float %tmp_11_20_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_39"/></StgValue>
</operation>

<operation id="5246" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="3">
<![CDATA[
.preheader.preheader:1721  %bias_load_1 = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load_1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="5247" st_id="124" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:71  %tmp_105 = add i13 32, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="5248" st_id="124" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:72  %tmp_110 = add i13 %tmp_mid2_cast6, %tmp_105

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="5249" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:73  %tmp_173_cast = zext i13 %tmp_110 to i64

]]></Node>
<StgValue><ssdm name="tmp_173_cast"/></StgValue>
</operation>

<operation id="5250" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:74  %output_addr_4 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_173_cast

]]></Node>
<StgValue><ssdm name="output_addr_4"/></StgValue>
</operation>

<operation id="5251" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:822  store float %a_assign_9, float* %output_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5252" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:860  %a_assign_10_to_int = bitcast float %a_assign_s to i32

]]></Node>
<StgValue><ssdm name="a_assign_10_to_int"/></StgValue>
</operation>

<operation id="5253" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:861  %tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_10_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="5254" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:862  %tmp_451 = trunc i32 %a_assign_10_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="5255" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:863  %notlhs5 = icmp ne i8 %tmp_29, -1

]]></Node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="5256" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:864  %notrhs5 = icmp eq i23 %tmp_451, 0

]]></Node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="5257" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:865  %tmp_31 = or i1 %notrhs5, %notlhs5

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="5258" st_id="124" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:866  %tmp_32 = fcmp ogt float %a_assign_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="5259" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:867  %tmp_33 = and i1 %tmp_31, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="5260" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:868  %a_assign_10 = select i1 %tmp_33, float %a_assign_s, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_10"/></StgValue>
</operation>

<operation id="5261" st_id="124" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1188  %a_assign_23 = fadd float %tmp_11_12_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_23"/></StgValue>
</operation>

<operation id="5262" st_id="124" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1235  %a_assign_25 = fadd float %tmp_11_13_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_25"/></StgValue>
</operation>

<operation id="5263" st_id="124" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1282  %a_assign_27 = fadd float %tmp_11_14_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_27"/></StgValue>
</operation>

<operation id="5264" st_id="124" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1329  %a_assign_29 = fadd float %tmp_11_15_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_29"/></StgValue>
</operation>

<operation id="5265" st_id="124" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1376  %a_assign_31 = fadd float %tmp_11_16_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_31"/></StgValue>
</operation>

<operation id="5266" st_id="124" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1423  %a_assign_33 = fadd float %tmp_11_17_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_33"/></StgValue>
</operation>

<operation id="5267" st_id="124" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1470  %a_assign_35 = fadd float %tmp_11_18_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_35"/></StgValue>
</operation>

<operation id="5268" st_id="124" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1517  %a_assign_37 = fadd float %tmp_11_19_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_37"/></StgValue>
</operation>

<operation id="5269" st_id="124" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1564  %a_assign_39 = fadd float %tmp_11_20_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_39"/></StgValue>
</operation>

<operation id="5270" st_id="124" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1611  %a_assign_41 = fadd float %tmp_11_21_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_41"/></StgValue>
</operation>

<operation id="5271" st_id="124" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1668  %a_assign_43 = fadd float %tmp_11_22_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_43"/></StgValue>
</operation>

<operation id="5272" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="3">
<![CDATA[
.preheader.preheader:1721  %bias_load_1 = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load_1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="5273" st_id="125" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:75  %tmp_115 = add i13 40, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="5274" st_id="125" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:76  %tmp_120 = add i13 %tmp_mid2_cast6, %tmp_115

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="5275" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:77  %tmp_175_cast = zext i13 %tmp_120 to i64

]]></Node>
<StgValue><ssdm name="tmp_175_cast"/></StgValue>
</operation>

<operation id="5276" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:78  %output_addr_5 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_175_cast

]]></Node>
<StgValue><ssdm name="output_addr_5"/></StgValue>
</operation>

<operation id="5277" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:869  store float %a_assign_10, float* %output_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5278" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:907  %a_assign_12_to_int = bitcast float %a_assign_11 to i32

]]></Node>
<StgValue><ssdm name="a_assign_12_to_int"/></StgValue>
</operation>

<operation id="5279" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:908  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_12_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="5280" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:909  %tmp_452 = trunc i32 %a_assign_12_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="5281" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:910  %notlhs6 = icmp ne i8 %tmp_34, -1

]]></Node>
<StgValue><ssdm name="notlhs6"/></StgValue>
</operation>

<operation id="5282" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:911  %notrhs6 = icmp eq i23 %tmp_452, 0

]]></Node>
<StgValue><ssdm name="notrhs6"/></StgValue>
</operation>

<operation id="5283" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:912  %tmp_36 = or i1 %notrhs6, %notlhs6

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="5284" st_id="125" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:913  %tmp_37 = fcmp ogt float %a_assign_11, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="5285" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:914  %tmp_38 = and i1 %tmp_36, %tmp_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="5286" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:915  %a_assign_12 = select i1 %tmp_38, float %a_assign_11, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_12"/></StgValue>
</operation>

<operation id="5287" st_id="125" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1282  %a_assign_27 = fadd float %tmp_11_14_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_27"/></StgValue>
</operation>

<operation id="5288" st_id="125" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1329  %a_assign_29 = fadd float %tmp_11_15_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_29"/></StgValue>
</operation>

<operation id="5289" st_id="125" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1376  %a_assign_31 = fadd float %tmp_11_16_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_31"/></StgValue>
</operation>

<operation id="5290" st_id="125" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1423  %a_assign_33 = fadd float %tmp_11_17_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_33"/></StgValue>
</operation>

<operation id="5291" st_id="125" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1470  %a_assign_35 = fadd float %tmp_11_18_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_35"/></StgValue>
</operation>

<operation id="5292" st_id="125" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1517  %a_assign_37 = fadd float %tmp_11_19_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_37"/></StgValue>
</operation>

<operation id="5293" st_id="125" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1564  %a_assign_39 = fadd float %tmp_11_20_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_39"/></StgValue>
</operation>

<operation id="5294" st_id="125" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1611  %a_assign_41 = fadd float %tmp_11_21_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_41"/></StgValue>
</operation>

<operation id="5295" st_id="125" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1668  %a_assign_43 = fadd float %tmp_11_22_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_43"/></StgValue>
</operation>

<operation id="5296" st_id="125" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1722  %a_assign_45 = fadd float %tmp_11_23_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_45"/></StgValue>
</operation>

<operation id="5297" st_id="125" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1769  %a_assign_47 = fadd float %tmp_11_24_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_47"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="5298" st_id="126" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:79  %tmp_125 = add i13 48, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="5299" st_id="126" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:80  %tmp_130 = add i13 %tmp_mid2_cast6, %tmp_125

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="5300" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:81  %tmp_177_cast = zext i13 %tmp_130 to i64

]]></Node>
<StgValue><ssdm name="tmp_177_cast"/></StgValue>
</operation>

<operation id="5301" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:82  %output_addr_6 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_177_cast

]]></Node>
<StgValue><ssdm name="output_addr_6"/></StgValue>
</operation>

<operation id="5302" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:916  store float %a_assign_12, float* %output_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5303" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:954  %a_assign_14_to_int = bitcast float %a_assign_13 to i32

]]></Node>
<StgValue><ssdm name="a_assign_14_to_int"/></StgValue>
</operation>

<operation id="5304" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:955  %tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_14_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="5305" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:956  %tmp_453 = trunc i32 %a_assign_14_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="5306" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:957  %notlhs7 = icmp ne i8 %tmp_39, -1

]]></Node>
<StgValue><ssdm name="notlhs7"/></StgValue>
</operation>

<operation id="5307" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:958  %notrhs7 = icmp eq i23 %tmp_453, 0

]]></Node>
<StgValue><ssdm name="notrhs7"/></StgValue>
</operation>

<operation id="5308" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:959  %tmp_41 = or i1 %notrhs7, %notlhs7

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="5309" st_id="126" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:960  %tmp_42 = fcmp ogt float %a_assign_13, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="5310" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:961  %tmp_43 = and i1 %tmp_41, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="5311" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:962  %a_assign_14 = select i1 %tmp_43, float %a_assign_13, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_14"/></StgValue>
</operation>

<operation id="5312" st_id="126" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1423  %a_assign_33 = fadd float %tmp_11_17_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_33"/></StgValue>
</operation>

<operation id="5313" st_id="126" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1470  %a_assign_35 = fadd float %tmp_11_18_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_35"/></StgValue>
</operation>

<operation id="5314" st_id="126" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1517  %a_assign_37 = fadd float %tmp_11_19_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_37"/></StgValue>
</operation>

<operation id="5315" st_id="126" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1564  %a_assign_39 = fadd float %tmp_11_20_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_39"/></StgValue>
</operation>

<operation id="5316" st_id="126" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1611  %a_assign_41 = fadd float %tmp_11_21_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_41"/></StgValue>
</operation>

<operation id="5317" st_id="126" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1668  %a_assign_43 = fadd float %tmp_11_22_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_43"/></StgValue>
</operation>

<operation id="5318" st_id="126" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1722  %a_assign_45 = fadd float %tmp_11_23_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_45"/></StgValue>
</operation>

<operation id="5319" st_id="126" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1769  %a_assign_47 = fadd float %tmp_11_24_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_47"/></StgValue>
</operation>

<operation id="5320" st_id="126" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1816  %a_assign_49 = fadd float %tmp_11_25_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_49"/></StgValue>
</operation>

<operation id="5321" st_id="126" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1863  %a_assign_51 = fadd float %tmp_11_26_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_51"/></StgValue>
</operation>

<operation id="5322" st_id="126" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1910  %a_assign_53 = fadd float %tmp_11_27_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_53"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="5323" st_id="127" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:83  %tmp_135 = add i13 56, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="5324" st_id="127" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:84  %tmp_140 = add i13 %tmp_mid2_cast6, %tmp_135

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="5325" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:85  %tmp_179_cast = zext i13 %tmp_140 to i64

]]></Node>
<StgValue><ssdm name="tmp_179_cast"/></StgValue>
</operation>

<operation id="5326" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:86  %output_addr_7 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_179_cast

]]></Node>
<StgValue><ssdm name="output_addr_7"/></StgValue>
</operation>

<operation id="5327" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:963  store float %a_assign_14, float* %output_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5328" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1001  %a_assign_16_to_int = bitcast float %a_assign_15 to i32

]]></Node>
<StgValue><ssdm name="a_assign_16_to_int"/></StgValue>
</operation>

<operation id="5329" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1002  %tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_16_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="5330" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:1003  %tmp_454 = trunc i32 %a_assign_16_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="5331" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1004  %notlhs8 = icmp ne i8 %tmp_44, -1

]]></Node>
<StgValue><ssdm name="notlhs8"/></StgValue>
</operation>

<operation id="5332" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:1005  %notrhs8 = icmp eq i23 %tmp_454, 0

]]></Node>
<StgValue><ssdm name="notrhs8"/></StgValue>
</operation>

<operation id="5333" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1006  %tmp_46 = or i1 %notrhs8, %notlhs8

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="5334" st_id="127" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1007  %tmp_47 = fcmp ogt float %a_assign_15, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="5335" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1008  %tmp_48 = and i1 %tmp_46, %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="5336" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1009  %a_assign_16 = select i1 %tmp_48, float %a_assign_15, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_16"/></StgValue>
</operation>

<operation id="5337" st_id="127" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1517  %a_assign_37 = fadd float %tmp_11_19_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_37"/></StgValue>
</operation>

<operation id="5338" st_id="127" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1564  %a_assign_39 = fadd float %tmp_11_20_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_39"/></StgValue>
</operation>

<operation id="5339" st_id="127" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1611  %a_assign_41 = fadd float %tmp_11_21_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_41"/></StgValue>
</operation>

<operation id="5340" st_id="127" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1668  %a_assign_43 = fadd float %tmp_11_22_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_43"/></StgValue>
</operation>

<operation id="5341" st_id="127" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1722  %a_assign_45 = fadd float %tmp_11_23_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_45"/></StgValue>
</operation>

<operation id="5342" st_id="127" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1769  %a_assign_47 = fadd float %tmp_11_24_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_47"/></StgValue>
</operation>

<operation id="5343" st_id="127" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1816  %a_assign_49 = fadd float %tmp_11_25_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_49"/></StgValue>
</operation>

<operation id="5344" st_id="127" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1863  %a_assign_51 = fadd float %tmp_11_26_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_51"/></StgValue>
</operation>

<operation id="5345" st_id="127" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1910  %a_assign_53 = fadd float %tmp_11_27_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_53"/></StgValue>
</operation>

<operation id="5346" st_id="127" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1957  %a_assign_55 = fadd float %tmp_11_28_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_55"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="5347" st_id="128" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:87  %tmp_145 = add i13 64, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="5348" st_id="128" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:88  %tmp_149 = add i13 %tmp_mid2_cast6, %tmp_145

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="5349" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:89  %tmp_181_cast = zext i13 %tmp_149 to i64

]]></Node>
<StgValue><ssdm name="tmp_181_cast"/></StgValue>
</operation>

<operation id="5350" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:90  %output_addr_8 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_181_cast

]]></Node>
<StgValue><ssdm name="output_addr_8"/></StgValue>
</operation>

<operation id="5351" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:1010  store float %a_assign_16, float* %output_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5352" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1048  %a_assign_18_to_int = bitcast float %a_assign_17 to i32

]]></Node>
<StgValue><ssdm name="a_assign_18_to_int"/></StgValue>
</operation>

<operation id="5353" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1049  %tmp_49 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_18_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="5354" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:1050  %tmp_455 = trunc i32 %a_assign_18_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="5355" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1051  %notlhs9 = icmp ne i8 %tmp_49, -1

]]></Node>
<StgValue><ssdm name="notlhs9"/></StgValue>
</operation>

<operation id="5356" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:1052  %notrhs9 = icmp eq i23 %tmp_455, 0

]]></Node>
<StgValue><ssdm name="notrhs9"/></StgValue>
</operation>

<operation id="5357" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1053  %tmp_51 = or i1 %notrhs9, %notlhs9

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="5358" st_id="128" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1054  %tmp_52 = fcmp ogt float %a_assign_17, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="5359" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1055  %tmp_53 = and i1 %tmp_51, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="5360" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1056  %a_assign_18 = select i1 %tmp_53, float %a_assign_17, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_18"/></StgValue>
</operation>

<operation id="5361" st_id="128" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1611  %a_assign_41 = fadd float %tmp_11_21_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_41"/></StgValue>
</operation>

<operation id="5362" st_id="128" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1668  %a_assign_43 = fadd float %tmp_11_22_3_3, %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_43"/></StgValue>
</operation>

<operation id="5363" st_id="128" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1722  %a_assign_45 = fadd float %tmp_11_23_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_45"/></StgValue>
</operation>

<operation id="5364" st_id="128" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1769  %a_assign_47 = fadd float %tmp_11_24_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_47"/></StgValue>
</operation>

<operation id="5365" st_id="128" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1816  %a_assign_49 = fadd float %tmp_11_25_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_49"/></StgValue>
</operation>

<operation id="5366" st_id="128" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1863  %a_assign_51 = fadd float %tmp_11_26_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_51"/></StgValue>
</operation>

<operation id="5367" st_id="128" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1910  %a_assign_53 = fadd float %tmp_11_27_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_53"/></StgValue>
</operation>

<operation id="5368" st_id="128" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1957  %a_assign_55 = fadd float %tmp_11_28_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_55"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="5369" st_id="129" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:91  %tmp_150 = add i13 72, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="5370" st_id="129" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:92  %tmp_151 = add i13 %tmp_mid2_cast6, %tmp_150

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="5371" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:93  %tmp_183_cast = zext i13 %tmp_151 to i64

]]></Node>
<StgValue><ssdm name="tmp_183_cast"/></StgValue>
</operation>

<operation id="5372" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:94  %output_addr_9 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="output_addr_9"/></StgValue>
</operation>

<operation id="5373" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:1057  store float %a_assign_18, float* %output_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5374" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1095  %a_assign_20_to_int = bitcast float %a_assign_19 to i32

]]></Node>
<StgValue><ssdm name="a_assign_20_to_int"/></StgValue>
</operation>

<operation id="5375" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1096  %tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_20_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="5376" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:1097  %tmp_456 = trunc i32 %a_assign_20_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="5377" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1098  %notlhs10 = icmp ne i8 %tmp_54, -1

]]></Node>
<StgValue><ssdm name="notlhs10"/></StgValue>
</operation>

<operation id="5378" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:1099  %notrhs10 = icmp eq i23 %tmp_456, 0

]]></Node>
<StgValue><ssdm name="notrhs10"/></StgValue>
</operation>

<operation id="5379" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1100  %tmp_56 = or i1 %notrhs10, %notlhs10

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="5380" st_id="129" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1101  %tmp_57 = fcmp ogt float %a_assign_19, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="5381" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1102  %tmp_58 = and i1 %tmp_56, %tmp_57

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="5382" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1103  %a_assign_20 = select i1 %tmp_58, float %a_assign_19, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_20"/></StgValue>
</operation>

<operation id="5383" st_id="129" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1722  %a_assign_45 = fadd float %tmp_11_23_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_45"/></StgValue>
</operation>

<operation id="5384" st_id="129" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1769  %a_assign_47 = fadd float %tmp_11_24_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_47"/></StgValue>
</operation>

<operation id="5385" st_id="129" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1816  %a_assign_49 = fadd float %tmp_11_25_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_49"/></StgValue>
</operation>

<operation id="5386" st_id="129" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1863  %a_assign_51 = fadd float %tmp_11_26_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_51"/></StgValue>
</operation>

<operation id="5387" st_id="129" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1910  %a_assign_53 = fadd float %tmp_11_27_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_53"/></StgValue>
</operation>

<operation id="5388" st_id="129" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1957  %a_assign_55 = fadd float %tmp_11_28_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_55"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="5389" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:95  %tmp_152 = add i13 80, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="5390" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:96  %tmp_153 = add i13 %tmp_mid2_cast6, %tmp_152

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="5391" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:97  %tmp_185_cast = zext i13 %tmp_153 to i64

]]></Node>
<StgValue><ssdm name="tmp_185_cast"/></StgValue>
</operation>

<operation id="5392" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:98  %output_addr_10 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_185_cast

]]></Node>
<StgValue><ssdm name="output_addr_10"/></StgValue>
</operation>

<operation id="5393" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:1104  store float %a_assign_20, float* %output_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5394" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1142  %a_assign_22_to_int = bitcast float %a_assign_21 to i32

]]></Node>
<StgValue><ssdm name="a_assign_22_to_int"/></StgValue>
</operation>

<operation id="5395" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1143  %tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_22_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="5396" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:1144  %tmp_457 = trunc i32 %a_assign_22_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="5397" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1145  %notlhs11 = icmp ne i8 %tmp_59, -1

]]></Node>
<StgValue><ssdm name="notlhs11"/></StgValue>
</operation>

<operation id="5398" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:1146  %notrhs11 = icmp eq i23 %tmp_457, 0

]]></Node>
<StgValue><ssdm name="notrhs11"/></StgValue>
</operation>

<operation id="5399" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1147  %tmp_61 = or i1 %notrhs11, %notlhs11

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="5400" st_id="130" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1148  %tmp_62 = fcmp ogt float %a_assign_21, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="5401" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1149  %tmp_63 = and i1 %tmp_61, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="5402" st_id="130" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1150  %a_assign_22 = select i1 %tmp_63, float %a_assign_21, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_22"/></StgValue>
</operation>

<operation id="5403" st_id="130" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1816  %a_assign_49 = fadd float %tmp_11_25_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_49"/></StgValue>
</operation>

<operation id="5404" st_id="130" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1863  %a_assign_51 = fadd float %tmp_11_26_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_51"/></StgValue>
</operation>

<operation id="5405" st_id="130" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1910  %a_assign_53 = fadd float %tmp_11_27_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_53"/></StgValue>
</operation>

<operation id="5406" st_id="130" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1957  %a_assign_55 = fadd float %tmp_11_28_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_55"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="5407" st_id="131" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:99  %tmp_154 = add i13 88, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="5408" st_id="131" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:100  %tmp_155 = add i13 %tmp_mid2_cast6, %tmp_154

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="5409" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:101  %tmp_187_cast = zext i13 %tmp_155 to i64

]]></Node>
<StgValue><ssdm name="tmp_187_cast"/></StgValue>
</operation>

<operation id="5410" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:102  %output_addr_11 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_187_cast

]]></Node>
<StgValue><ssdm name="output_addr_11"/></StgValue>
</operation>

<operation id="5411" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:1151  store float %a_assign_22, float* %output_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5412" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1189  %a_assign_24_to_int = bitcast float %a_assign_23 to i32

]]></Node>
<StgValue><ssdm name="a_assign_24_to_int"/></StgValue>
</operation>

<operation id="5413" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1190  %tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_24_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="5414" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:1191  %tmp_458 = trunc i32 %a_assign_24_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="5415" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1192  %notlhs12 = icmp ne i8 %tmp_64, -1

]]></Node>
<StgValue><ssdm name="notlhs12"/></StgValue>
</operation>

<operation id="5416" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:1193  %notrhs12 = icmp eq i23 %tmp_458, 0

]]></Node>
<StgValue><ssdm name="notrhs12"/></StgValue>
</operation>

<operation id="5417" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1194  %tmp_66 = or i1 %notrhs12, %notlhs12

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="5418" st_id="131" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1195  %tmp_67 = fcmp ogt float %a_assign_23, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="5419" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1196  %tmp_68 = and i1 %tmp_66, %tmp_67

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="5420" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1197  %a_assign_24 = select i1 %tmp_68, float %a_assign_23, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_24"/></StgValue>
</operation>

<operation id="5421" st_id="131" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1957  %a_assign_55 = fadd float %tmp_11_28_3_3, %bias_load_1

]]></Node>
<StgValue><ssdm name="a_assign_55"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="5422" st_id="132" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:103  %tmp_156 = add i13 96, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="5423" st_id="132" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:104  %tmp_157 = add i13 %tmp_mid2_cast6, %tmp_156

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="5424" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:105  %tmp_189_cast = zext i13 %tmp_157 to i64

]]></Node>
<StgValue><ssdm name="tmp_189_cast"/></StgValue>
</operation>

<operation id="5425" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:106  %output_addr_12 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_189_cast

]]></Node>
<StgValue><ssdm name="output_addr_12"/></StgValue>
</operation>

<operation id="5426" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:1198  store float %a_assign_24, float* %output_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5427" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1236  %a_assign_26_to_int = bitcast float %a_assign_25 to i32

]]></Node>
<StgValue><ssdm name="a_assign_26_to_int"/></StgValue>
</operation>

<operation id="5428" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1237  %tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_26_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="5429" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:1238  %tmp_459 = trunc i32 %a_assign_26_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="5430" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1239  %notlhs13 = icmp ne i8 %tmp_69, -1

]]></Node>
<StgValue><ssdm name="notlhs13"/></StgValue>
</operation>

<operation id="5431" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:1240  %notrhs13 = icmp eq i23 %tmp_459, 0

]]></Node>
<StgValue><ssdm name="notrhs13"/></StgValue>
</operation>

<operation id="5432" st_id="132" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1241  %tmp_71 = or i1 %notrhs13, %notlhs13

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="5433" st_id="132" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1242  %tmp_72 = fcmp ogt float %a_assign_25, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="5434" st_id="132" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1243  %tmp_73 = and i1 %tmp_71, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="5435" st_id="132" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1244  %a_assign_26 = select i1 %tmp_73, float %a_assign_25, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_26"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="5436" st_id="133" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:107  %tmp_158 = add i13 104, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="5437" st_id="133" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:108  %tmp_159 = add i13 %tmp_mid2_cast6, %tmp_158

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="5438" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:109  %tmp_191_cast = zext i13 %tmp_159 to i64

]]></Node>
<StgValue><ssdm name="tmp_191_cast"/></StgValue>
</operation>

<operation id="5439" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:110  %output_addr_13 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_191_cast

]]></Node>
<StgValue><ssdm name="output_addr_13"/></StgValue>
</operation>

<operation id="5440" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:1245  store float %a_assign_26, float* %output_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5441" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1283  %a_assign_28_to_int = bitcast float %a_assign_27 to i32

]]></Node>
<StgValue><ssdm name="a_assign_28_to_int"/></StgValue>
</operation>

<operation id="5442" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1284  %tmp_74 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_28_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="5443" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:1285  %tmp_460 = trunc i32 %a_assign_28_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="5444" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1286  %notlhs14 = icmp ne i8 %tmp_74, -1

]]></Node>
<StgValue><ssdm name="notlhs14"/></StgValue>
</operation>

<operation id="5445" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:1287  %notrhs14 = icmp eq i23 %tmp_460, 0

]]></Node>
<StgValue><ssdm name="notrhs14"/></StgValue>
</operation>

<operation id="5446" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1288  %tmp_76 = or i1 %notrhs14, %notlhs14

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="5447" st_id="133" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1289  %tmp_77 = fcmp ogt float %a_assign_27, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="5448" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1290  %tmp_78 = and i1 %tmp_76, %tmp_77

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="5449" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1291  %a_assign_28 = select i1 %tmp_78, float %a_assign_27, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_28"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="5450" st_id="134" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:111  %tmp_160 = add i13 112, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="5451" st_id="134" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:112  %tmp_161 = add i13 %tmp_mid2_cast6, %tmp_160

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="5452" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:113  %tmp_193_cast = zext i13 %tmp_161 to i64

]]></Node>
<StgValue><ssdm name="tmp_193_cast"/></StgValue>
</operation>

<operation id="5453" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:114  %output_addr_14 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_193_cast

]]></Node>
<StgValue><ssdm name="output_addr_14"/></StgValue>
</operation>

<operation id="5454" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:1292  store float %a_assign_28, float* %output_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5455" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1330  %a_assign_30_to_int = bitcast float %a_assign_29 to i32

]]></Node>
<StgValue><ssdm name="a_assign_30_to_int"/></StgValue>
</operation>

<operation id="5456" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1331  %tmp_79 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_30_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="5457" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:1332  %tmp_461 = trunc i32 %a_assign_30_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="5458" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1333  %notlhs15 = icmp ne i8 %tmp_79, -1

]]></Node>
<StgValue><ssdm name="notlhs15"/></StgValue>
</operation>

<operation id="5459" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:1334  %notrhs15 = icmp eq i23 %tmp_461, 0

]]></Node>
<StgValue><ssdm name="notrhs15"/></StgValue>
</operation>

<operation id="5460" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1335  %tmp_81 = or i1 %notrhs15, %notlhs15

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="5461" st_id="134" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1336  %tmp_82 = fcmp ogt float %a_assign_29, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="5462" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1337  %tmp_83 = and i1 %tmp_81, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="5463" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1338  %a_assign_30 = select i1 %tmp_83, float %a_assign_29, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_30"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="5464" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:115  %tmp_162 = add i13 120, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="5465" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:116  %tmp_163 = add i13 %tmp_mid2_cast6, %tmp_162

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="5466" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:117  %tmp_195_cast = zext i13 %tmp_163 to i64

]]></Node>
<StgValue><ssdm name="tmp_195_cast"/></StgValue>
</operation>

<operation id="5467" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:118  %output_addr_15 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_195_cast

]]></Node>
<StgValue><ssdm name="output_addr_15"/></StgValue>
</operation>

<operation id="5468" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:1339  store float %a_assign_30, float* %output_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5469" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1377  %a_assign_32_to_int = bitcast float %a_assign_31 to i32

]]></Node>
<StgValue><ssdm name="a_assign_32_to_int"/></StgValue>
</operation>

<operation id="5470" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1378  %tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_32_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="5471" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:1379  %tmp_462 = trunc i32 %a_assign_32_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="5472" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1380  %notlhs16 = icmp ne i8 %tmp_84, -1

]]></Node>
<StgValue><ssdm name="notlhs16"/></StgValue>
</operation>

<operation id="5473" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:1381  %notrhs16 = icmp eq i23 %tmp_462, 0

]]></Node>
<StgValue><ssdm name="notrhs16"/></StgValue>
</operation>

<operation id="5474" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1382  %tmp_86 = or i1 %notrhs16, %notlhs16

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="5475" st_id="135" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1383  %tmp_87 = fcmp ogt float %a_assign_31, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="5476" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1384  %tmp_88 = and i1 %tmp_86, %tmp_87

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="5477" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1385  %a_assign_32 = select i1 %tmp_88, float %a_assign_31, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_32"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="5478" st_id="136" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:119  %tmp_164 = add i13 128, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="5479" st_id="136" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:120  %tmp_165 = add i13 %tmp_mid2_cast6, %tmp_164

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="5480" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:121  %tmp_197_cast = zext i13 %tmp_165 to i64

]]></Node>
<StgValue><ssdm name="tmp_197_cast"/></StgValue>
</operation>

<operation id="5481" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:122  %output_addr_16 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_197_cast

]]></Node>
<StgValue><ssdm name="output_addr_16"/></StgValue>
</operation>

<operation id="5482" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:1386  store float %a_assign_32, float* %output_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5483" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1424  %a_assign_34_to_int = bitcast float %a_assign_33 to i32

]]></Node>
<StgValue><ssdm name="a_assign_34_to_int"/></StgValue>
</operation>

<operation id="5484" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1425  %tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_34_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="5485" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:1426  %tmp_463 = trunc i32 %a_assign_34_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="5486" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1427  %notlhs17 = icmp ne i8 %tmp_89, -1

]]></Node>
<StgValue><ssdm name="notlhs17"/></StgValue>
</operation>

<operation id="5487" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:1428  %notrhs17 = icmp eq i23 %tmp_463, 0

]]></Node>
<StgValue><ssdm name="notrhs17"/></StgValue>
</operation>

<operation id="5488" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1429  %tmp_91 = or i1 %notrhs17, %notlhs17

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="5489" st_id="136" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1430  %tmp_92 = fcmp ogt float %a_assign_33, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="5490" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1431  %tmp_93 = and i1 %tmp_91, %tmp_92

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="5491" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1432  %a_assign_34 = select i1 %tmp_93, float %a_assign_33, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_34"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="5492" st_id="137" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:123  %tmp_166 = add i13 136, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="5493" st_id="137" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:124  %tmp_167 = add i13 %tmp_mid2_cast6, %tmp_166

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="5494" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:125  %tmp_199_cast = zext i13 %tmp_167 to i64

]]></Node>
<StgValue><ssdm name="tmp_199_cast"/></StgValue>
</operation>

<operation id="5495" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:126  %output_addr_17 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_199_cast

]]></Node>
<StgValue><ssdm name="output_addr_17"/></StgValue>
</operation>

<operation id="5496" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:1433  store float %a_assign_34, float* %output_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5497" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1471  %a_assign_36_to_int = bitcast float %a_assign_35 to i32

]]></Node>
<StgValue><ssdm name="a_assign_36_to_int"/></StgValue>
</operation>

<operation id="5498" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1472  %tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_36_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="5499" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:1473  %tmp_464 = trunc i32 %a_assign_36_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="5500" st_id="137" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1474  %notlhs18 = icmp ne i8 %tmp_94, -1

]]></Node>
<StgValue><ssdm name="notlhs18"/></StgValue>
</operation>

<operation id="5501" st_id="137" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:1475  %notrhs18 = icmp eq i23 %tmp_464, 0

]]></Node>
<StgValue><ssdm name="notrhs18"/></StgValue>
</operation>

<operation id="5502" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1476  %tmp_96 = or i1 %notrhs18, %notlhs18

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="5503" st_id="137" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1477  %tmp_97 = fcmp ogt float %a_assign_35, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="5504" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1478  %tmp_98 = and i1 %tmp_96, %tmp_97

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="5505" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1479  %a_assign_36 = select i1 %tmp_98, float %a_assign_35, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_36"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="5506" st_id="138" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:127  %tmp_168 = add i13 144, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="5507" st_id="138" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:128  %tmp_169 = add i13 %tmp_mid2_cast6, %tmp_168

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="5508" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:129  %tmp_201_cast = zext i13 %tmp_169 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_cast"/></StgValue>
</operation>

<operation id="5509" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:130  %output_addr_18 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="output_addr_18"/></StgValue>
</operation>

<operation id="5510" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:1480  store float %a_assign_36, float* %output_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5511" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1518  %a_assign_38_to_int = bitcast float %a_assign_37 to i32

]]></Node>
<StgValue><ssdm name="a_assign_38_to_int"/></StgValue>
</operation>

<operation id="5512" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1519  %tmp_99 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_38_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="5513" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:1520  %tmp_465 = trunc i32 %a_assign_38_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="5514" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1521  %notlhs19 = icmp ne i8 %tmp_99, -1

]]></Node>
<StgValue><ssdm name="notlhs19"/></StgValue>
</operation>

<operation id="5515" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:1522  %notrhs19 = icmp eq i23 %tmp_465, 0

]]></Node>
<StgValue><ssdm name="notrhs19"/></StgValue>
</operation>

<operation id="5516" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1523  %tmp_101 = or i1 %notrhs19, %notlhs19

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="5517" st_id="138" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1524  %tmp_102 = fcmp ogt float %a_assign_37, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="5518" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1525  %tmp_103 = and i1 %tmp_101, %tmp_102

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="5519" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1526  %a_assign_38 = select i1 %tmp_103, float %a_assign_37, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_38"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="5520" st_id="139" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:131  %tmp_170 = add i13 152, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="5521" st_id="139" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:132  %tmp_171 = add i13 %tmp_mid2_cast6, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="5522" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:133  %tmp_203_cast = zext i13 %tmp_171 to i64

]]></Node>
<StgValue><ssdm name="tmp_203_cast"/></StgValue>
</operation>

<operation id="5523" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:134  %output_addr_19 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_203_cast

]]></Node>
<StgValue><ssdm name="output_addr_19"/></StgValue>
</operation>

<operation id="5524" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:1527  store float %a_assign_38, float* %output_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5525" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1565  %a_assign_40_to_int = bitcast float %a_assign_39 to i32

]]></Node>
<StgValue><ssdm name="a_assign_40_to_int"/></StgValue>
</operation>

<operation id="5526" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1566  %tmp_104 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_40_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="5527" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:1567  %tmp_466 = trunc i32 %a_assign_40_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="5528" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1568  %notlhs20 = icmp ne i8 %tmp_104, -1

]]></Node>
<StgValue><ssdm name="notlhs20"/></StgValue>
</operation>

<operation id="5529" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:1569  %notrhs20 = icmp eq i23 %tmp_466, 0

]]></Node>
<StgValue><ssdm name="notrhs20"/></StgValue>
</operation>

<operation id="5530" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1570  %tmp_106 = or i1 %notrhs20, %notlhs20

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="5531" st_id="139" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1571  %tmp_107 = fcmp ogt float %a_assign_39, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="5532" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1572  %tmp_108 = and i1 %tmp_106, %tmp_107

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="5533" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1573  %a_assign_40 = select i1 %tmp_108, float %a_assign_39, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_40"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="5534" st_id="140" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:135  %tmp_172 = add i13 160, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="5535" st_id="140" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:136  %tmp_173 = add i13 %tmp_mid2_cast6, %tmp_172

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="5536" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:137  %tmp_205_cast = zext i13 %tmp_173 to i64

]]></Node>
<StgValue><ssdm name="tmp_205_cast"/></StgValue>
</operation>

<operation id="5537" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:138  %output_addr_20 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_205_cast

]]></Node>
<StgValue><ssdm name="output_addr_20"/></StgValue>
</operation>

<operation id="5538" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:1574  store float %a_assign_40, float* %output_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5539" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1612  %a_assign_42_to_int = bitcast float %a_assign_41 to i32

]]></Node>
<StgValue><ssdm name="a_assign_42_to_int"/></StgValue>
</operation>

<operation id="5540" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1613  %tmp_109 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_42_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="5541" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:1614  %tmp_467 = trunc i32 %a_assign_42_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="5542" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1615  %notlhs21 = icmp ne i8 %tmp_109, -1

]]></Node>
<StgValue><ssdm name="notlhs21"/></StgValue>
</operation>

<operation id="5543" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:1616  %notrhs21 = icmp eq i23 %tmp_467, 0

]]></Node>
<StgValue><ssdm name="notrhs21"/></StgValue>
</operation>

<operation id="5544" st_id="140" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1617  %tmp_111 = or i1 %notrhs21, %notlhs21

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="5545" st_id="140" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1618  %tmp_112 = fcmp ogt float %a_assign_41, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="5546" st_id="140" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1619  %tmp_113 = and i1 %tmp_111, %tmp_112

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="5547" st_id="140" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1620  %a_assign_42 = select i1 %tmp_113, float %a_assign_41, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_42"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="5548" st_id="141" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:139  %tmp_174 = add i13 168, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="5549" st_id="141" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:140  %tmp_175 = add i13 %tmp_mid2_cast6, %tmp_174

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="5550" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:141  %tmp_207_cast = zext i13 %tmp_175 to i64

]]></Node>
<StgValue><ssdm name="tmp_207_cast"/></StgValue>
</operation>

<operation id="5551" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:142  %output_addr_21 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="output_addr_21"/></StgValue>
</operation>

<operation id="5552" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:1621  store float %a_assign_42, float* %output_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5553" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1669  %a_assign_44_to_int = bitcast float %a_assign_43 to i32

]]></Node>
<StgValue><ssdm name="a_assign_44_to_int"/></StgValue>
</operation>

<operation id="5554" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1670  %tmp_114 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_44_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="5555" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:1671  %tmp_468 = trunc i32 %a_assign_44_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="5556" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1672  %notlhs22 = icmp ne i8 %tmp_114, -1

]]></Node>
<StgValue><ssdm name="notlhs22"/></StgValue>
</operation>

<operation id="5557" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:1673  %notrhs22 = icmp eq i23 %tmp_468, 0

]]></Node>
<StgValue><ssdm name="notrhs22"/></StgValue>
</operation>

<operation id="5558" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1674  %tmp_116 = or i1 %notrhs22, %notlhs22

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="5559" st_id="141" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1675  %tmp_117 = fcmp ogt float %a_assign_43, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="5560" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1676  %tmp_118 = and i1 %tmp_116, %tmp_117

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="5561" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1677  %a_assign_44 = select i1 %tmp_118, float %a_assign_43, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_44"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="5562" st_id="142" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:143  %tmp_176 = add i13 176, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="5563" st_id="142" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:144  %tmp_177 = add i13 %tmp_mid2_cast6, %tmp_176

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="5564" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:145  %tmp_209_cast = zext i13 %tmp_177 to i64

]]></Node>
<StgValue><ssdm name="tmp_209_cast"/></StgValue>
</operation>

<operation id="5565" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:146  %output_addr_22 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_209_cast

]]></Node>
<StgValue><ssdm name="output_addr_22"/></StgValue>
</operation>

<operation id="5566" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:1678  store float %a_assign_44, float* %output_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5567" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1723  %a_assign_46_to_int = bitcast float %a_assign_45 to i32

]]></Node>
<StgValue><ssdm name="a_assign_46_to_int"/></StgValue>
</operation>

<operation id="5568" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1724  %tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_46_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="5569" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:1725  %tmp_469 = trunc i32 %a_assign_46_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="5570" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1726  %notlhs23 = icmp ne i8 %tmp_119, -1

]]></Node>
<StgValue><ssdm name="notlhs23"/></StgValue>
</operation>

<operation id="5571" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:1727  %notrhs23 = icmp eq i23 %tmp_469, 0

]]></Node>
<StgValue><ssdm name="notrhs23"/></StgValue>
</operation>

<operation id="5572" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1728  %tmp_121 = or i1 %notrhs23, %notlhs23

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="5573" st_id="142" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1729  %tmp_122 = fcmp ogt float %a_assign_45, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="5574" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1730  %tmp_123 = and i1 %tmp_121, %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="5575" st_id="142" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1731  %a_assign_46 = select i1 %tmp_123, float %a_assign_45, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_46"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="5576" st_id="143" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:147  %tmp_178 = add i13 184, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="5577" st_id="143" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:148  %tmp_179 = add i13 %tmp_mid2_cast6, %tmp_178

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="5578" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:149  %tmp_211_cast = zext i13 %tmp_179 to i64

]]></Node>
<StgValue><ssdm name="tmp_211_cast"/></StgValue>
</operation>

<operation id="5579" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:150  %output_addr_23 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_211_cast

]]></Node>
<StgValue><ssdm name="output_addr_23"/></StgValue>
</operation>

<operation id="5580" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:1732  store float %a_assign_46, float* %output_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5581" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1770  %a_assign_48_to_int = bitcast float %a_assign_47 to i32

]]></Node>
<StgValue><ssdm name="a_assign_48_to_int"/></StgValue>
</operation>

<operation id="5582" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1771  %tmp_124 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_48_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="5583" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:1772  %tmp_470 = trunc i32 %a_assign_48_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="5584" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1773  %notlhs24 = icmp ne i8 %tmp_124, -1

]]></Node>
<StgValue><ssdm name="notlhs24"/></StgValue>
</operation>

<operation id="5585" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:1774  %notrhs24 = icmp eq i23 %tmp_470, 0

]]></Node>
<StgValue><ssdm name="notrhs24"/></StgValue>
</operation>

<operation id="5586" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1775  %tmp_126 = or i1 %notrhs24, %notlhs24

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="5587" st_id="143" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1776  %tmp_127 = fcmp ogt float %a_assign_47, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="5588" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1777  %tmp_128 = and i1 %tmp_126, %tmp_127

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="5589" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1778  %a_assign_48 = select i1 %tmp_128, float %a_assign_47, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_48"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="5590" st_id="144" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:151  %tmp_180 = add i13 192, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="5591" st_id="144" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:152  %tmp_181 = add i13 %tmp_mid2_cast6, %tmp_180

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="5592" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:153  %tmp_213_cast = zext i13 %tmp_181 to i64

]]></Node>
<StgValue><ssdm name="tmp_213_cast"/></StgValue>
</operation>

<operation id="5593" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:154  %output_addr_24 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="output_addr_24"/></StgValue>
</operation>

<operation id="5594" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:1779  store float %a_assign_48, float* %output_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5595" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1817  %a_assign_50_to_int = bitcast float %a_assign_49 to i32

]]></Node>
<StgValue><ssdm name="a_assign_50_to_int"/></StgValue>
</operation>

<operation id="5596" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1818  %tmp_129 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_50_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="5597" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:1819  %tmp_471 = trunc i32 %a_assign_50_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="5598" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1820  %notlhs25 = icmp ne i8 %tmp_129, -1

]]></Node>
<StgValue><ssdm name="notlhs25"/></StgValue>
</operation>

<operation id="5599" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:1821  %notrhs25 = icmp eq i23 %tmp_471, 0

]]></Node>
<StgValue><ssdm name="notrhs25"/></StgValue>
</operation>

<operation id="5600" st_id="144" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1822  %tmp_131 = or i1 %notrhs25, %notlhs25

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="5601" st_id="144" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1823  %tmp_132 = fcmp ogt float %a_assign_49, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="5602" st_id="144" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1824  %tmp_133 = and i1 %tmp_131, %tmp_132

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="5603" st_id="144" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1825  %a_assign_50 = select i1 %tmp_133, float %a_assign_49, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_50"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="5604" st_id="145" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:155  %tmp_182 = add i13 200, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="5605" st_id="145" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:156  %tmp_183 = add i13 %tmp_mid2_cast6, %tmp_182

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="5606" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:157  %tmp_215_cast = zext i13 %tmp_183 to i64

]]></Node>
<StgValue><ssdm name="tmp_215_cast"/></StgValue>
</operation>

<operation id="5607" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:158  %output_addr_25 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_215_cast

]]></Node>
<StgValue><ssdm name="output_addr_25"/></StgValue>
</operation>

<operation id="5608" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:1826  store float %a_assign_50, float* %output_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5609" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1864  %a_assign_52_to_int = bitcast float %a_assign_51 to i32

]]></Node>
<StgValue><ssdm name="a_assign_52_to_int"/></StgValue>
</operation>

<operation id="5610" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1865  %tmp_134 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_52_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="5611" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:1866  %tmp_472 = trunc i32 %a_assign_52_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="5612" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1867  %notlhs26 = icmp ne i8 %tmp_134, -1

]]></Node>
<StgValue><ssdm name="notlhs26"/></StgValue>
</operation>

<operation id="5613" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:1868  %notrhs26 = icmp eq i23 %tmp_472, 0

]]></Node>
<StgValue><ssdm name="notrhs26"/></StgValue>
</operation>

<operation id="5614" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1869  %tmp_136 = or i1 %notrhs26, %notlhs26

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="5615" st_id="145" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1870  %tmp_137 = fcmp ogt float %a_assign_51, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="5616" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1871  %tmp_138 = and i1 %tmp_136, %tmp_137

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="5617" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1872  %a_assign_52 = select i1 %tmp_138, float %a_assign_51, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_52"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="5618" st_id="146" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:159  %tmp_184 = add i13 208, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="5619" st_id="146" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:160  %tmp_185 = add i13 %tmp_mid2_cast6, %tmp_184

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="5620" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:161  %tmp_217_cast = zext i13 %tmp_185 to i64

]]></Node>
<StgValue><ssdm name="tmp_217_cast"/></StgValue>
</operation>

<operation id="5621" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:162  %output_addr_26 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="output_addr_26"/></StgValue>
</operation>

<operation id="5622" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:1873  store float %a_assign_52, float* %output_addr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5623" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1911  %a_assign_54_to_int = bitcast float %a_assign_53 to i32

]]></Node>
<StgValue><ssdm name="a_assign_54_to_int"/></StgValue>
</operation>

<operation id="5624" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1912  %tmp_139 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_54_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="5625" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:1913  %tmp_473 = trunc i32 %a_assign_54_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="5626" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1914  %notlhs27 = icmp ne i8 %tmp_139, -1

]]></Node>
<StgValue><ssdm name="notlhs27"/></StgValue>
</operation>

<operation id="5627" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:1915  %notrhs27 = icmp eq i23 %tmp_473, 0

]]></Node>
<StgValue><ssdm name="notrhs27"/></StgValue>
</operation>

<operation id="5628" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1916  %tmp_141 = or i1 %notrhs27, %notlhs27

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="5629" st_id="146" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1917  %tmp_142 = fcmp ogt float %a_assign_53, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="5630" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1918  %tmp_143 = and i1 %tmp_141, %tmp_142

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="5631" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1919  %a_assign_54 = select i1 %tmp_143, float %a_assign_53, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_54"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="5632" st_id="147" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:163  %tmp_186 = add i13 216, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="5633" st_id="147" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:164  %tmp_187 = add i13 %tmp_mid2_cast6, %tmp_186

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="5634" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:165  %tmp_219_cast = zext i13 %tmp_187 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_cast"/></StgValue>
</operation>

<operation id="5635" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:166  %output_addr_27 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="output_addr_27"/></StgValue>
</operation>

<operation id="5636" st_id="147" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:167  %tmp_188 = add i13 224, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="5637" st_id="147" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:168  %tmp_189 = add i13 %tmp_mid2_cast6, %tmp_188

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="5638" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:1920  store float %a_assign_54, float* %output_addr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5639" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1958  %a_assign_56_to_int = bitcast float %a_assign_55 to i32

]]></Node>
<StgValue><ssdm name="a_assign_56_to_int"/></StgValue>
</operation>

<operation id="5640" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1959  %tmp_144 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_56_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="5641" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="23" op_0_bw="32">
<![CDATA[
.preheader.preheader:1960  %tmp_474 = trunc i32 %a_assign_56_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="5642" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1961  %notlhs28 = icmp ne i8 %tmp_144, -1

]]></Node>
<StgValue><ssdm name="notlhs28"/></StgValue>
</operation>

<operation id="5643" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader.preheader:1962  %notrhs28 = icmp eq i23 %tmp_474, 0

]]></Node>
<StgValue><ssdm name="notrhs28"/></StgValue>
</operation>

<operation id="5644" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1963  %tmp_146 = or i1 %notrhs28, %notlhs28

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="5645" st_id="147" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1964  %tmp_147 = fcmp ogt float %a_assign_55, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="5646" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1965  %tmp_148 = and i1 %tmp_146, %tmp_147

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="5647" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1966  %a_assign_56 = select i1 %tmp_148, float %a_assign_55, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_56"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="5648" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @L_conv_label4_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5649" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 232, i64 232, i64 232) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="5650" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader:51  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5651" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:52  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="5652" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:53  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5653" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:169  %tmp_221_cast = zext i13 %tmp_189 to i64

]]></Node>
<StgValue><ssdm name="tmp_221_cast"/></StgValue>
</operation>

<operation id="5654" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:170  %output_addr_28 = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_221_cast

]]></Node>
<StgValue><ssdm name="output_addr_28"/></StgValue>
</operation>

<operation id="5655" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader.preheader:1967  store float %a_assign_56, float* %output_addr_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5656" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader:1968  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="5657" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1969  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="5658" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
