###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Wed Mar 11 01:35:50 2020
#  Design:            arbiter
#  Command:           optDesign -postRoute
###############################################################
Path 1: MET Setup Check with Pin router_port_7_reg[6]/CPN 
Endpoint:   router_port_7_reg[6]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[6]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.098
- Setup                         0.012
+ Phase Shift                   0.000
= Required Time                 5.087
- Arrival Time                  0.086
= Slack Time                    5.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_7_data_out[6] v |        |       |   0.000 |    5.000 | 
     | U548                 | I1 v -> Z v            | MUX2D0 | 0.086 |   0.086 |    5.087 | 
     | router_port_7_reg[6] | D v                    | DFND1  | 0.000 |   0.086 |    5.087 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.000 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.092 | 
     | router_port_7_reg[6] | CPN v      | DFND1  | 0.005 |   5.098 |    0.098 | 
     +-------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin router_port_7_reg[19]/CPN 
Endpoint:   router_port_7_reg[19]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[19]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.100
- Setup                         0.012
+ Phase Shift                   0.000
= Required Time                 5.088
- Arrival Time                  0.086
= Slack Time                    5.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_7_data_out[19] v |        |       |   0.000 |    5.002 | 
     | U561                  | I1 v -> Z v             | MUX2D0 | 0.086 |   0.086 |    5.088 | 
     | router_port_7_reg[19] | D v                     | DFND1  | 0.000 |   0.086 |    5.088 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.002 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.091 | 
     | router_port_7_reg[19] | CPN v      | DFND1  | 0.007 |   5.100 |    0.098 | 
     +--------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin router_port_0_reg[19]/CPN 
Endpoint:   router_port_0_reg[19]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_data_out[19]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.104
- Setup                         0.012
+ Phase Shift                   0.000
= Required Time                 5.092
- Arrival Time                  0.088
= Slack Time                    5.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_0_data_out[19] v |        |       |   0.000 |    5.004 | 
     | U739                  | I1 v -> Z v             | MUX2D0 | 0.088 |   0.088 |    5.092 | 
     | router_port_0_reg[19] | D v                     | DFND1  | 0.000 |   0.088 |    5.092 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.004 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.089 | 
     | router_port_0_reg[19] | CPN v      | DFND1  | 0.011 |   5.104 |    0.100 | 
     +--------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin router_port_0_reg[11]/CPN 
Endpoint:   router_port_0_reg[11]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_data_out[11]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.105
- Setup                         0.012
+ Phase Shift                   0.000
= Required Time                 5.093
- Arrival Time                  0.089
= Slack Time                    5.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_0_data_out[11] v |        |       |   0.000 |    5.004 | 
     | U731                  | I1 v -> Z v             | MUX2D0 | 0.089 |   0.089 |    5.093 | 
     | router_port_0_reg[11] | D v                     | DFND1  | 0.000 |   0.089 |    5.093 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.004 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.089 | 
     | router_port_0_reg[11] | CPN v      | DFND1  | 0.013 |   5.105 |    0.101 | 
     +--------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin router_port_7_reg[17]/CPN 
Endpoint:   router_port_7_reg[17]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[17]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.104
- Setup                         0.012
+ Phase Shift                   0.000
= Required Time                 5.092
- Arrival Time                  0.087
= Slack Time                    5.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_7_data_out[17] v |        |       |   0.000 |    5.005 | 
     | U559                  | I1 v -> Z v             | MUX2D0 | 0.087 |   0.087 |    5.092 | 
     | router_port_7_reg[17] | D v                     | DFND1  | 0.000 |   0.087 |    5.092 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.005 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.088 | 
     | router_port_7_reg[17] | CPN v      | DFND1  | 0.011 |   5.104 |    0.099 | 
     +--------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin router_port_7_reg[10]/CPN 
Endpoint:   router_port_7_reg[10]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[10]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.103
- Setup                         0.012
+ Phase Shift                   0.000
= Required Time                 5.091
- Arrival Time                  0.086
= Slack Time                    5.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_7_data_out[10] v |        |       |   0.000 |    5.005 | 
     | U552                  | I1 v -> Z v             | MUX2D0 | 0.086 |   0.086 |    5.091 | 
     | router_port_7_reg[10] | D v                     | DFND1  | 0.000 |   0.086 |    5.091 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.005 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.088 | 
     | router_port_7_reg[10] | CPN v      | DFND1  | 0.010 |   5.103 |    0.098 | 
     +--------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin router_port_7_reg[12]/CPN 
Endpoint:   router_port_7_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[12]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.104
- Setup                         0.012
+ Phase Shift                   0.000
= Required Time                 5.092
- Arrival Time                  0.087
= Slack Time                    5.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_7_data_out[12] v |        |       |   0.000 |    5.005 | 
     | U554                  | I1 v -> Z v             | MUX2D0 | 0.087 |   0.087 |    5.092 | 
     | router_port_7_reg[12] | D v                     | DFND1  | 0.000 |   0.087 |    5.092 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.005 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.088 | 
     | router_port_7_reg[12] | CPN v      | DFND1  | 0.011 |   5.104 |    0.099 | 
     +--------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin router_port_7_reg[11]/CPN 
Endpoint:   router_port_7_reg[11]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[11]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.104
- Setup                         0.012
+ Phase Shift                   0.000
= Required Time                 5.092
- Arrival Time                  0.086
= Slack Time                    5.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_7_data_out[11] v |        |       |   0.000 |    5.006 | 
     | U553                  | I1 v -> Z v             | MUX2D0 | 0.086 |   0.086 |    5.092 | 
     | router_port_7_reg[11] | D v                     | DFND1  | 0.000 |   0.086 |    5.092 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.006 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.087 | 
     | router_port_7_reg[11] | CPN v      | DFND1  | 0.011 |   5.104 |    0.098 | 
     +--------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin router_port_7_reg[4]/CPN 
Endpoint:   router_port_7_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[4]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.105
- Setup                         0.012
+ Phase Shift                   0.000
= Required Time                 5.093
- Arrival Time                  0.087
= Slack Time                    5.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_7_data_out[4] v |        |       |   0.000 |    5.006 | 
     | U546                 | I1 v -> Z v            | MUX2D0 | 0.087 |   0.087 |    5.093 | 
     | router_port_7_reg[4] | D v                    | DFND1  | 0.000 |   0.087 |    5.093 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.006 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.087 | 
     | router_port_7_reg[4] | CPN v      | DFND1  | 0.012 |   5.105 |    0.099 | 
     +-------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin router_port_7_reg[8]/CPN 
Endpoint:   router_port_7_reg[8]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[8]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.106
- Setup                         0.012
+ Phase Shift                   0.000
= Required Time                 5.094
- Arrival Time                  0.087
= Slack Time                    5.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_7_data_out[8] v |        |       |   0.000 |    5.006 | 
     | U550                 | I1 v -> Z v            | MUX2D0 | 0.087 |   0.087 |    5.094 | 
     | router_port_7_reg[8] | D v                    | DFND1  | 0.000 |   0.087 |    5.094 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.007 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.086 | 
     | router_port_7_reg[8] | CPN v      | DFND1  | 0.013 |   5.106 |    0.099 | 
     +-------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin router_port_0_reg[2]/CPN 
Endpoint:   router_port_0_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_data_out[2]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.105
- Setup                         0.012
+ Phase Shift                   0.000
= Required Time                 5.094
- Arrival Time                  0.087
= Slack Time                    5.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_0_data_out[2] v |        |       |   0.000 |    5.007 | 
     | U721                 | I1 v -> Z v            | MUX2D0 | 0.087 |   0.087 |    5.094 | 
     | router_port_0_reg[2] | D v                    | DFND1  | 0.000 |   0.087 |    5.094 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.007 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.086 | 
     | router_port_0_reg[2] | CPN v      | DFND1  | 0.013 |   5.105 |    0.098 | 
     +-------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin router_port_0_reg[17]/CPN 
Endpoint:   router_port_0_reg[17]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_data_out[17]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.105
- Setup                         0.012
+ Phase Shift                   0.000
= Required Time                 5.093
- Arrival Time                  0.086
= Slack Time                    5.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_0_data_out[17] v |        |       |   0.000 |    5.007 | 
     | U737                  | I1 v -> Z v             | MUX2D0 | 0.086 |   0.086 |    5.093 | 
     | router_port_0_reg[17] | D v                     | DFND1  | 0.000 |   0.086 |    5.093 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.007 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.086 | 
     | router_port_0_reg[17] | CPN v      | DFND1  | 0.012 |   5.105 |    0.097 | 
     +--------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin router_port_3_reg[0]/CPN 
Endpoint:   router_port_3_reg[0]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_3_data_out[0]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.103
- Setup                         0.009
+ Phase Shift                   0.000
= Required Time                 5.094
- Arrival Time                  0.087
= Slack Time                    5.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_3_data_out[0] v |        |       |   0.000 |    5.007 | 
     | U642                 | I1 v -> Z v            | MUX2D0 | 0.087 |   0.087 |    5.094 | 
     | router_port_3_reg[0] | D v                    | DFND1  | 0.000 |   0.087 |    5.094 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.007 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.086 | 
     | router_port_3_reg[0] | CPN v      | DFND1  | 0.010 |   5.103 |    0.096 | 
     +-------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin router_port_7_reg[18]/CPN 
Endpoint:   router_port_7_reg[18]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[18]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.104
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.093
- Arrival Time                  0.085
= Slack Time                    5.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_7_data_out[18] v |        |       |   0.000 |    5.007 | 
     | U560                  | I1 v -> Z v             | MUX2D0 | 0.085 |   0.085 |    5.093 | 
     | router_port_7_reg[18] | D v                     | DFND1  | 0.000 |   0.085 |    5.093 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.007 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.085 | 
     | router_port_7_reg[18] | CPN v      | DFND1  | 0.011 |   5.104 |    0.097 | 
     +--------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin router_port_0_reg[14]/CPN 
Endpoint:   router_port_0_reg[14]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_data_out[14]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.105
- Setup                         0.012
+ Phase Shift                   0.000
= Required Time                 5.094
- Arrival Time                  0.086
= Slack Time                    5.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_0_data_out[14] v |        |       |   0.000 |    5.008 | 
     | U734                  | I1 v -> Z v             | MUX2D0 | 0.086 |   0.086 |    5.094 | 
     | router_port_0_reg[14] | D v                     | DFND1  | 0.000 |   0.086 |    5.094 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.008 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.085 | 
     | router_port_0_reg[14] | CPN v      | DFND1  | 0.013 |   5.105 |    0.098 | 
     +--------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin router_port_7_reg[13]/CPN 
Endpoint:   router_port_7_reg[13]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[13]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.106
- Setup                         0.012
+ Phase Shift                   0.000
= Required Time                 5.094
- Arrival Time                  0.086
= Slack Time                    5.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_7_data_out[13] v |        |       |   0.000 |    5.008 | 
     | U555                  | I1 v -> Z v             | MUX2D0 | 0.086 |   0.086 |    5.094 | 
     | router_port_7_reg[13] | D v                     | DFND1  | 0.000 |   0.086 |    5.094 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.008 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.085 | 
     | router_port_7_reg[13] | CPN v      | DFND1  | 0.013 |   5.106 |    0.097 | 
     +--------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin router_port_0_reg[8]/CPN 
Endpoint:   router_port_0_reg[8]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_data_out[8]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.105
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.094
- Arrival Time                  0.086
= Slack Time                    5.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_0_data_out[8] v |        |       |   0.000 |    5.008 | 
     | U727                 | I1 v -> Z v            | MUX2D0 | 0.086 |   0.086 |    5.094 | 
     | router_port_0_reg[8] | D v                    | DFND1  | 0.000 |   0.086 |    5.094 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.008 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.085 | 
     | router_port_0_reg[8] | CPN v      | DFND1  | 0.012 |   5.105 |    0.097 | 
     +-------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin router_port_7_reg[0]/CPN 
Endpoint:   router_port_7_reg[0]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[0]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.104
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.093
- Arrival Time                  0.085
= Slack Time                    5.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_7_data_out[0] v |        |       |   0.000 |    5.008 | 
     | U542                 | I1 v -> Z v            | MUX2D0 | 0.085 |   0.085 |    5.093 | 
     | router_port_7_reg[0] | D v                    | DFND1  | 0.000 |   0.085 |    5.093 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.008 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.085 | 
     | router_port_7_reg[0] | CPN v      | DFND1  | 0.011 |   5.104 |    0.096 | 
     +-------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin router_port_0_reg[3]/CPN 
Endpoint:   router_port_0_reg[3]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_data_out[3]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.105
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.094
- Arrival Time                  0.085
= Slack Time                    5.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_0_data_out[3] v |        |       |   0.000 |    5.009 | 
     | U722                 | I1 v -> Z v            | MUX2D0 | 0.085 |   0.085 |    5.094 | 
     | router_port_0_reg[3] | D v                    | DFND1  | 0.000 |   0.085 |    5.094 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.009 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.084 | 
     | router_port_0_reg[3] | CPN v      | DFND1  | 0.012 |   5.105 |    0.096 | 
     +-------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin router_port_0_reg[0]/CPN 
Endpoint:   router_port_0_reg[0]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_data_out[0]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.105
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.094
- Arrival Time                  0.085
= Slack Time                    5.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_0_data_out[0] v |        |       |   0.000 |    5.009 | 
     | U718                 | I1 v -> Z v            | MUX2D0 | 0.085 |   0.085 |    5.094 | 
     | router_port_0_reg[0] | D v                    | DFND1  | 0.000 |   0.085 |    5.094 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.009 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.084 | 
     | router_port_0_reg[0] | CPN v      | DFND1  | 0.012 |   5.105 |    0.096 | 
     +-------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin router_port_7_reg[2]/CPN 
Endpoint:   router_port_7_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[2]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.104
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.093
- Arrival Time                  0.083
= Slack Time                    5.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_7_data_out[2] v |        |       |   0.000 |    5.010 | 
     | U544                 | I1 v -> Z v            | MUX2D0 | 0.084 |   0.083 |    5.093 | 
     | router_port_7_reg[2] | D v                    | DFND1  | 0.000 |   0.083 |    5.093 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.010 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.083 | 
     | router_port_7_reg[2] | CPN v      | DFND1  | 0.011 |   5.104 |    0.095 | 
     +-------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin router_port_0_reg[5]/CPN 
Endpoint:   router_port_0_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_data_out[5]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.105
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.095
- Arrival Time                  0.083
= Slack Time                    5.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_0_data_out[5] v |        |       |   0.000 |    5.011 | 
     | U724                 | I1 v -> Z v            | MUX2D0 | 0.083 |   0.083 |    5.095 | 
     | router_port_0_reg[5] | D v                    | DFND1  | 0.000 |   0.083 |    5.095 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.011 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.082 | 
     | router_port_0_reg[5] | CPN v      | DFND1  | 0.013 |   5.105 |    0.094 | 
     +-------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin router_port_0_reg[7]/CPN 
Endpoint:   router_port_0_reg[7]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_data_out[7]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.106
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.095
- Arrival Time                  0.083
= Slack Time                    5.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_0_data_out[7] v |        |       |   0.000 |    5.011 | 
     | U726                 | I1 v -> Z v            | MUX2D0 | 0.083 |   0.083 |    5.095 | 
     | router_port_0_reg[7] | D v                    | DFND1  | 0.000 |   0.083 |    5.095 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.011 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.082 | 
     | router_port_0_reg[7] | CPN v      | DFND1  | 0.013 |   5.106 |    0.094 | 
     +-------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin router_port_7_reg[3]/CPN 
Endpoint:   router_port_7_reg[3]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[3]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.107
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.096
- Arrival Time                  0.084
= Slack Time                    5.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_7_data_out[3] v |        |       |   0.000 |    5.012 | 
     | U545                 | I1 v -> Z v            | MUX2D0 | 0.084 |   0.084 |    5.096 | 
     | router_port_7_reg[3] | D v                    | DFND1  | 0.000 |   0.084 |    5.096 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.012 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.081 | 
     | router_port_7_reg[3] | CPN v      | DFND1  | 0.014 |   5.107 |    0.095 | 
     +-------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin router_port_7_reg[7]/CPN 
Endpoint:   router_port_7_reg[7]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[7]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.111
- Setup                         0.012
+ Phase Shift                   0.000
= Required Time                 5.099
- Arrival Time                  0.087
= Slack Time                    5.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_7_data_out[7] v |        |       |   0.000 |    5.013 | 
     | U549                 | I1 v -> Z v            | MUX2D0 | 0.087 |   0.087 |    5.099 | 
     | router_port_7_reg[7] | D v                    | DFND1  | 0.000 |   0.087 |    5.099 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.013 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.080 | 
     | router_port_7_reg[7] | CPN v      | DFND1  | 0.018 |   5.111 |    0.099 | 
     +-------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin router_port_7_reg[15]/CPN 
Endpoint:   router_port_7_reg[15]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[15]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.112
- Setup                         0.012
+ Phase Shift                   0.000
= Required Time                 5.100
- Arrival Time                  0.087
= Slack Time                    5.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_7_data_out[15] v |        |       |   0.000 |    5.013 | 
     | U557                  | I1 v -> Z v             | MUX2D0 | 0.087 |   0.087 |    5.100 | 
     | router_port_7_reg[15] | D v                     | DFND1  | 0.000 |   0.087 |    5.100 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.013 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.080 | 
     | router_port_7_reg[15] | CPN v      | DFND1  | 0.019 |   5.112 |    0.099 | 
     +--------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin router_port_6_reg[5]/CPN 
Endpoint:   router_port_6_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[5]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.115
- Setup                         0.015
+ Phase Shift                   0.000
= Required Time                 5.100
- Arrival Time                  0.088
= Slack Time                    5.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_6_data_out[5] v |        |       |   0.000 |    5.013 | 
     | U572                 | I1 v -> Z v            | MUX2D0 | 0.087 |   0.088 |    5.100 | 
     | router_port_6_reg[5] | D v                    | DFND1  | 0.000 |   0.088 |    5.100 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.013 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.080 | 
     | router_port_6_reg[5] | CPN v      | DFND1  | 0.022 |   5.115 |    0.102 | 
     +-------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin router_port_7_reg[1]/CPN 
Endpoint:   router_port_7_reg[1]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[1]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.109
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.098
- Arrival Time                  0.085
= Slack Time                    5.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_7_data_out[1] v |        |       |   0.000 |    5.013 | 
     | U543                 | I1 v -> Z v            | MUX2D0 | 0.085 |   0.085 |    5.098 | 
     | router_port_7_reg[1] | D v                    | DFND1  | 0.000 |   0.085 |    5.098 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.013 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.080 | 
     | router_port_7_reg[1] | CPN v      | DFND1  | 0.016 |   5.109 |    0.096 | 
     +-------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin router_port_3_reg[14]/CPN 
Endpoint:   router_port_3_reg[14]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_3_data_out[14]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.106
- Setup                         0.008
+ Phase Shift                   0.000
= Required Time                 5.098
- Arrival Time                  0.084
= Slack Time                    5.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_3_data_out[14] v |        |       |   0.000 |    5.014 | 
     | U656                  | I1 v -> Z v             | MUX2D0 | 0.084 |   0.084 |    5.098 | 
     | router_port_3_reg[14] | D v                     | DFND1  | 0.000 |   0.084 |    5.098 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.014 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.079 | 
     | router_port_3_reg[14] | CPN v      | DFND1  | 0.014 |   5.106 |    0.093 | 
     +--------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin router_port_3_reg[19]/CPN 
Endpoint:   router_port_3_reg[19]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_3_data_out[19]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.107
- Setup                         0.008
+ Phase Shift                   0.000
= Required Time                 5.099
- Arrival Time                  0.084
= Slack Time                    5.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_3_data_out[19] v |        |       |   0.000 |    5.014 | 
     | U661                  | I1 v -> Z v             | MUX2D0 | 0.084 |   0.084 |    5.099 | 
     | router_port_3_reg[19] | D v                     | DFND1  | 0.000 |   0.084 |    5.099 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.014 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.079 | 
     | router_port_3_reg[19] | CPN v      | DFND1  | 0.014 |   5.107 |    0.093 | 
     +--------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin router_port_7_reg[5]/CPN 
Endpoint:   router_port_7_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[5]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.111
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.100
- Arrival Time                  0.085
= Slack Time                    5.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_7_data_out[5] v |        |       |   0.000 |    5.014 | 
     | U547                 | I1 v -> Z v            | MUX2D0 | 0.085 |   0.085 |    5.100 | 
     | router_port_7_reg[5] | D v                    | DFND1  | 0.000 |   0.085 |    5.100 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.014 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.078 | 
     | router_port_7_reg[5] | CPN v      | DFND1  | 0.018 |   5.111 |    0.097 | 
     +-------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin router_port_7_reg[16]/CPN 
Endpoint:   router_port_7_reg[16]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[16]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.110
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.099
- Arrival Time                  0.084
= Slack Time                    5.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_7_data_out[16] v |        |       |   0.000 |    5.015 | 
     | U558                  | I1 v -> Z v             | MUX2D0 | 0.084 |   0.084 |    5.099 | 
     | router_port_7_reg[16] | D v                     | DFND1  | 0.000 |   0.084 |    5.099 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.015 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.078 | 
     | router_port_7_reg[16] | CPN v      | DFND1  | 0.018 |   5.110 |    0.096 | 
     +--------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin router_port_6_reg[8]/CPN 
Endpoint:   router_port_6_reg[8]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[8]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.116
- Setup                         0.015
+ Phase Shift                   0.000
= Required Time                 5.101
- Arrival Time                  0.086
= Slack Time                    5.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_6_data_out[8] v |        |       |   0.000 |    5.015 | 
     | U575                 | I1 v -> Z v            | MUX2D0 | 0.086 |   0.086 |    5.101 | 
     | router_port_6_reg[8] | D v                    | DFND1  | 0.000 |   0.086 |    5.101 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.015 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.078 | 
     | router_port_6_reg[8] | CPN v      | DFND1  | 0.023 |   5.116 |    0.101 | 
     +-------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin router_port_3_reg[7]/CPN 
Endpoint:   router_port_3_reg[7]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_3_data_out[7]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.111
- Setup                         0.009
+ Phase Shift                   0.000
= Required Time                 5.102
- Arrival Time                  0.087
= Slack Time                    5.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_3_data_out[7] v |        |       |   0.000 |    5.015 | 
     | U649                 | I1 v -> Z v            | MUX2D0 | 0.087 |   0.087 |    5.102 | 
     | router_port_3_reg[7] | D v                    | DFND1  | 0.000 |   0.087 |    5.102 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.015 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.077 | 
     | router_port_3_reg[7] | CPN v      | DFND1  | 0.018 |   5.111 |    0.096 | 
     +-------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin router_port_6_reg[10]/CPN 
Endpoint:   router_port_6_reg[10]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[10]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.117
- Setup                         0.015
+ Phase Shift                   0.000
= Required Time                 5.102
- Arrival Time                  0.087
= Slack Time                    5.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_6_data_out[10] v |        |       |   0.000 |    5.016 | 
     | U577                  | I1 v -> Z v             | MUX2D0 | 0.087 |   0.087 |    5.102 | 
     | router_port_6_reg[10] | D v                     | DFND1  | 0.000 |   0.087 |    5.102 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.016 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.077 | 
     | router_port_6_reg[10] | CPN v      | DFND1  | 0.024 |   5.117 |    0.102 | 
     +--------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin router_port_3_reg[13]/CPN 
Endpoint:   router_port_3_reg[13]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_3_data_out[13]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.111
- Setup                         0.009
+ Phase Shift                   0.000
= Required Time                 5.102
- Arrival Time                  0.087
= Slack Time                    5.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_3_data_out[13] v |        |       |   0.000 |    5.016 | 
     | U655                  | I1 v -> Z v             | MUX2D0 | 0.087 |   0.087 |    5.102 | 
     | router_port_3_reg[13] | D v                     | DFND1  | 0.000 |   0.087 |    5.102 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.016 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.077 | 
     | router_port_3_reg[13] | CPN v      | DFND1  | 0.018 |   5.111 |    0.096 | 
     +--------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin router_port_3_reg[2]/CPN 
Endpoint:   router_port_3_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_3_data_out[2]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.119
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.108
- Arrival Time                  0.092
= Slack Time                    5.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_3_data_out[2] v |        |       |   0.000 |    5.016 | 
     | U644                 | I1 v -> Z v            | MUX2D0 | 0.092 |   0.092 |    5.108 | 
     | router_port_3_reg[2] | D v                    | DFND1  | 0.000 |   0.092 |    5.108 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.016 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.077 | 
     | router_port_3_reg[2] | CPN v      | DFND1  | 0.026 |   5.119 |    0.103 | 
     +-------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin router_port_6_reg[3]/CPN 
Endpoint:   router_port_6_reg[3]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[3]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.116
- Setup                         0.014
+ Phase Shift                   0.000
= Required Time                 5.101
- Arrival Time                  0.085
= Slack Time                    5.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_6_data_out[3] v |        |       |   0.000 |    5.017 | 
     | U570                 | I1 v -> Z v            | MUX2D0 | 0.085 |   0.085 |    5.101 | 
     | router_port_6_reg[3] | D v                    | DFND1  | 0.000 |   0.085 |    5.101 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.017 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.076 | 
     | router_port_6_reg[3] | CPN v      | DFND1  | 0.023 |   5.116 |    0.099 | 
     +-------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin router_port_6_reg[9]/CPN 
Endpoint:   router_port_6_reg[9]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[9]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.115
- Setup                         0.014
+ Phase Shift                   0.000
= Required Time                 5.101
- Arrival Time                  0.084
= Slack Time                    5.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_6_data_out[9] v |        |       |   0.000 |    5.017 | 
     | U576                 | I1 v -> Z v            | MUX2D0 | 0.084 |   0.084 |    5.101 | 
     | router_port_6_reg[9] | D v                    | DFND1  | 0.000 |   0.084 |    5.101 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.017 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.076 | 
     | router_port_6_reg[9] | CPN v      | DFND1  | 0.022 |   5.115 |    0.098 | 
     +-------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin router_port_3_reg[12]/CPN 
Endpoint:   router_port_3_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_3_data_out[12]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.119
- Setup                         0.010
+ Phase Shift                   0.000
= Required Time                 5.109
- Arrival Time                  0.091
= Slack Time                    5.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_3_data_out[12] v |        |       |   0.000 |    5.018 | 
     | U654                  | I1 v -> Z v             | MUX2D0 | 0.091 |   0.091 |    5.109 | 
     | router_port_3_reg[12] | D v                     | DFND1  | 0.000 |   0.091 |    5.109 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.018 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.075 | 
     | router_port_3_reg[12] | CPN v      | DFND1  | 0.026 |   5.119 |    0.101 | 
     +--------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin router_port_3_reg[9]/CPN 
Endpoint:   router_port_3_reg[9]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_3_data_out[9]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.111
- Setup                         0.008
+ Phase Shift                   0.000
= Required Time                 5.103
- Arrival Time                  0.085
= Slack Time                    5.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_3_data_out[9] v |        |       |   0.000 |    5.018 | 
     | U651                 | I1 v -> Z v            | MUX2D0 | 0.085 |   0.085 |    5.103 | 
     | router_port_3_reg[9] | D v                    | DFND1  | 0.000 |   0.085 |    5.103 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.018 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.075 | 
     | router_port_3_reg[9] | CPN v      | DFND1  | 0.018 |   5.111 |    0.093 | 
     +-------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin router_port_6_reg[18]/CPN 
Endpoint:   router_port_6_reg[18]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[18]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.117
- Setup                         0.014
+ Phase Shift                   0.000
= Required Time                 5.103
- Arrival Time                  0.085
= Slack Time                    5.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_6_data_out[18] v |        |       |   0.000 |    5.018 | 
     | U585                  | I1 v -> Z v             | MUX2D0 | 0.085 |   0.085 |    5.103 | 
     | router_port_6_reg[18] | D v                     | DFND1  | 0.000 |   0.085 |    5.103 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.018 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.075 | 
     | router_port_6_reg[18] | CPN v      | DFND1  | 0.024 |   5.117 |    0.099 | 
     +--------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin router_port_6_reg[4]/CPN 
Endpoint:   router_port_6_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[4]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.117
- Setup                         0.014
+ Phase Shift                   0.000
= Required Time                 5.103
- Arrival Time                  0.084
= Slack Time                    5.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_6_data_out[4] v |        |       |   0.000 |    5.018 | 
     | U571                 | I1 v -> Z v            | MUX2D0 | 0.084 |   0.084 |    5.103 | 
     | router_port_6_reg[4] | D v                    | DFND1  | 0.000 |   0.084 |    5.103 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.018 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.075 | 
     | router_port_6_reg[4] | CPN v      | DFND1  | 0.024 |   5.117 |    0.098 | 
     +-------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin router_port_6_reg[13]/CPN 
Endpoint:   router_port_6_reg[13]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[13]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.116
- Setup                         0.014
+ Phase Shift                   0.000
= Required Time                 5.102
- Arrival Time                  0.083
= Slack Time                    5.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_6_data_out[13] v |        |       |   0.000 |    5.018 | 
     | U580                  | I1 v -> Z v             | MUX2D0 | 0.083 |   0.083 |    5.102 | 
     | router_port_6_reg[13] | D v                     | DFND1  | 0.000 |   0.083 |    5.102 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.018 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.075 | 
     | router_port_6_reg[13] | CPN v      | DFND1  | 0.023 |   5.116 |    0.097 | 
     +--------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin router_port_6_reg[1]/CPN 
Endpoint:   router_port_6_reg[1]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[1]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.116
- Setup                         0.014
+ Phase Shift                   0.000
= Required Time                 5.102
- Arrival Time                  0.083
= Slack Time                    5.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_6_data_out[1] v |        |       |   0.000 |    5.019 | 
     | U568                 | I1 v -> Z v            | MUX2D0 | 0.084 |   0.083 |    5.102 | 
     | router_port_6_reg[1] | D v                    | DFND1  | 0.000 |   0.083 |    5.102 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.019 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.074 | 
     | router_port_6_reg[1] | CPN v      | DFND1  | 0.023 |   5.116 |    0.097 | 
     +-------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin router_port_6_reg[11]/CPN 
Endpoint:   router_port_6_reg[11]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[11]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.117
- Setup                         0.014
+ Phase Shift                   0.000
= Required Time                 5.103
- Arrival Time                  0.084
= Slack Time                    5.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_6_data_out[11] v |        |       |   0.000 |    5.019 | 
     | U578                  | I1 v -> Z v             | MUX2D0 | 0.084 |   0.084 |    5.103 | 
     | router_port_6_reg[11] | D v                     | DFND1  | 0.000 |   0.084 |    5.103 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.019 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.074 | 
     | router_port_6_reg[11] | CPN v      | DFND1  | 0.024 |   5.117 |    0.098 | 
     +--------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin router_port_7_reg[9]/CPN 
Endpoint:   router_port_7_reg[9]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_data_out[9]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.118
- Setup                         0.012
+ Phase Shift                   0.000
= Required Time                 5.106
- Arrival Time                  0.088
= Slack Time                    5.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_7_data_out[9] v |        |       |   0.000 |    5.019 | 
     | U551                 | I1 v -> Z v            | MUX2D0 | 0.088 |   0.088 |    5.106 | 
     | router_port_7_reg[9] | D v                    | DFND1  | 0.000 |   0.088 |    5.106 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.019 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.074 | 
     | router_port_7_reg[9] | CPN v      | DFND1  | 0.025 |   5.118 |    0.100 | 
     +-------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin router_port_3_reg[8]/CPN 
Endpoint:   router_port_3_reg[8]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_3_data_out[8]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.119
- Setup                         0.010
+ Phase Shift                   0.000
= Required Time                 5.109
- Arrival Time                  0.090
= Slack Time                    5.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_3_data_out[8] v |        |       |   0.000 |    5.019 | 
     | U650                 | I1 v -> Z v            | MUX2D0 | 0.090 |   0.090 |    5.109 | 
     | router_port_3_reg[8] | D v                    | DFND1  | 0.000 |   0.090 |    5.109 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.019 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.074 | 
     | router_port_3_reg[8] | CPN v      | DFND1  | 0.026 |   5.119 |    0.100 | 
     +-------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin router_port_3_reg[1]/CPN 
Endpoint:   router_port_3_reg[1]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_3_data_out[1]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.116
- Setup                         0.009
+ Phase Shift                   0.000
= Required Time                 5.107
- Arrival Time                  0.088
= Slack Time                    5.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                      |                        |        |       |  Time   |   Time   | 
     |----------------------+------------------------+--------+-------+---------+----------| 
     |                      | buffer_3_data_out[1] v |        |       |   0.000 |    5.019 | 
     | U643                 | I1 v -> Z v            | MUX2D0 | 0.088 |   0.088 |    5.107 | 
     | router_port_3_reg[1] | D v                    | DFND1  | 0.000 |   0.088 |    5.107 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |   -0.019 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.074 | 
     | router_port_3_reg[1] | CPN v      | DFND1  | 0.023 |   5.116 |    0.097 | 
     +-------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin router_port_6_reg[15]/CPN 
Endpoint:   router_port_6_reg[15]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_data_out[15]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.117
- Setup                         0.014
+ Phase Shift                   0.000
= Required Time                 5.103
- Arrival Time                  0.084
= Slack Time                    5.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |  Cell  | Delay | Arrival | Required | 
     |                       |                         |        |       |  Time   |   Time   | 
     |-----------------------+-------------------------+--------+-------+---------+----------| 
     |                       | buffer_6_data_out[15] v |        |       |   0.000 |    5.019 | 
     | U582                  | I1 v -> Z v             | MUX2D0 | 0.084 |   0.084 |    5.103 | 
     | router_port_6_reg[15] | D v                     | DFND1  | 0.000 |   0.084 |    5.103 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |   -0.019 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.073 | 
     | router_port_6_reg[15] | CPN v      | DFND1  | 0.024 |   5.117 |    0.098 | 
     +--------------------------------------------------------------------------+ 

