// Seed: 814346107
module module_0 (
    input supply1 id_0
    , id_3,
    output tri0 id_1
);
  reg id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  wire id_14;
  assign module_1.id_3 = 0;
  wire id_15;
  wire id_16;
  always while (1 * id_11) id_6 <= {id_7, id_10} == 1;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    output tri1 id_2,
    input supply1 id_3,
    output tri1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input supply0 id_8,
    output wire id_9
);
  module_0 modCall_1 (
      id_7,
      id_2
  );
  tri1 id_11;
  assign id_9 = !(id_7);
  assign id_2 = 1 == 1;
  wire id_12;
  wand id_13 = 1;
  assign id_11 = id_6;
  assign id_5  = (id_13);
endmodule
