<profile>

<section name = "Vivado HLS Report for 'fc_layer'" level="0">
<item name = "Date">Sat Mar 13 00:34:21 2021
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">fc_proj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexu</item>
<item name = "Target device">xcvu095-ffvc1517-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00, 3.50, 0.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">49, 24663244825, 50, 24663244826, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- batch_loop">44, 24663244820, 44 ~ 2466324482, -, -, 1 ~ 10, no</column>
<column name=" + output_node_iterator_loop">42, 2466324480, 42 ~ 602130, -, -, 1 ~ 4096, no</column>
<column name="  ++ accumulate_weighted_sum">24, 602112, 24, -, -, 1 ~ 25088, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 2198, 923</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 9, 1483, 1509</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 398</column>
<column name="Register">-, -, 1487, -</column>
<specialColumn name="Available">3456, 768, 1075200, 537600</specialColumn>
<specialColumn name="Utilization (%)">~0, 1, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="fc_layer_CTRL_BUS_s_axi_U">fc_layer_CTRL_BUS_s_axi, 0, 0, 264, 424</column>
<column name="fc_layer_fadd_32nbkb_U1">fc_layer_fadd_32nbkb, 0, 2, 324, 239</column>
<column name="fc_layer_fcmp_32ndEe_U3">fc_layer_fcmp_32ndEe, 0, 0, 66, 72</column>
<column name="fc_layer_fmul_32ncud_U2">fc_layer_fmul_32ncud, 0, 3, 151, 145</column>
<column name="fc_layer_mem_m_axi_U">fc_layer_mem_m_axi, 2, 0, 512, 580</column>
<column name="fc_layer_mul_32s_eOg_U4">fc_layer_mul_32s_eOg, 0, 4, 166, 49</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="b_1_fu_340_p2">+, 0, 98, 37, 31, 1</column>
<column name="grp_fu_247_p2">+, 0, 197, 70, 64, 64</column>
<column name="i_1_fu_420_p2">+, 0, 98, 37, 31, 1</column>
<column name="next_mul2_fu_326_p2">+, 0, 101, 38, 32, 32</column>
<column name="next_mul4_fu_321_p2">+, 0, 101, 38, 32, 32</column>
<column name="next_mul_fu_359_p2">+, 0, 101, 38, 32, 32</column>
<column name="o_1_fu_373_p2">+, 0, 98, 37, 31, 1</column>
<column name="tmp1_fu_383_p2">+, 0, 104, 39, 33, 33</column>
<column name="tmp2_fu_315_p2">+, 0, 197, 70, 64, 64</column>
<column name="tmp3_fu_439_p2">+, 0, 107, 40, 34, 34</column>
<column name="tmp4_fu_430_p2">+, 0, 104, 39, 33, 33</column>
<column name="tmp5_fu_459_p2">+, 0, 104, 39, 33, 33</column>
<column name="tmp_11_fu_354_p2">+, 0, 197, 70, 64, 64</column>
<column name="tmp_15_fu_392_p2">+, 0, 197, 70, 64, 64</column>
<column name="tmp_19_fu_448_p2">+, 0, 197, 70, 64, 64</column>
<column name="tmp_20_fu_468_p2">+, 0, 197, 70, 64, 64</column>
<column name="ap_predicate_op154_fcmp_state17">and, 0, 0, 2, 1, 1</column>
<column name="tmp_26_fu_515_p2">and, 0, 0, 2, 1, 1</column>
<column name="notlhs_fu_497_p2">icmp, 0, 0, 4, 8, 2</column>
<column name="notrhs_fu_503_p2">icmp, 0, 0, 13, 23, 1</column>
<column name="tmp_12_fu_368_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="tmp_17_fu_415_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="tmp_4_fu_272_p2">icmp, 0, 0, 16, 32, 1</column>
<column name="tmp_7_fu_335_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="ap_block_state47">or, 0, 0, 2, 1, 1</column>
<column name="tmp_24_fu_509_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_27_fu_521_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">233, 54, 1, 54</column>
<column name="ap_sig_ioackin_mem_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_mem_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_mem_WREADY">9, 2, 1, 2</column>
<column name="b_reg_153">9, 2, 31, 62</column>
<column name="i_reg_221">9, 2, 31, 62</column>
<column name="mem_ARADDR">17, 4, 64, 256</column>
<column name="mem_WDATA">13, 3, 32, 96</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
<column name="mem_blk_n_R">9, 2, 1, 2</column>
<column name="mem_blk_n_W">9, 2, 1, 2</column>
<column name="o_reg_186">9, 2, 31, 62</column>
<column name="phi_mul1_reg_164">9, 2, 32, 64</column>
<column name="phi_mul3_reg_175">9, 2, 32, 64</column>
<column name="phi_mul_reg_198">9, 2, 32, 64</column>
<column name="tmp_16_reg_210">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">53, 0, 53, 0</column>
<column name="ap_reg_ioackin_mem_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_mem_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_mem_WREADY">1, 0, 1, 0</column>
<column name="b_1_reg_609">31, 0, 31, 0</column>
<column name="b_reg_153">31, 0, 31, 0</column>
<column name="batch_size_read_reg_545">32, 0, 32, 0</column>
<column name="i_1_reg_661">31, 0, 31, 0</column>
<column name="i_reg_221">31, 0, 31, 0</column>
<column name="input_element_reg_678">32, 0, 32, 0</column>
<column name="mem_addr_1_reg_666">64, 0, 64, 0</column>
<column name="mem_addr_2_reg_672">64, 0, 64, 0</column>
<column name="mem_addr_reg_637">64, 0, 64, 0</column>
<column name="next_mul2_reg_601">32, 0, 32, 0</column>
<column name="next_mul4_reg_596">32, 0, 32, 0</column>
<column name="next_mul_reg_624">32, 0, 32, 0</column>
<column name="num_inputs_read_reg_537">32, 0, 32, 0</column>
<column name="num_outputs_read_reg_529">32, 0, 32, 0</column>
<column name="num_weights_reg_564">32, 0, 32, 0</column>
<column name="o_1_reg_632">31, 0, 31, 0</column>
<column name="o_reg_186">31, 0, 31, 0</column>
<column name="output_element_reg_643">32, 0, 32, 0</column>
<column name="phi_mul1_reg_164">32, 0, 32, 0</column>
<column name="phi_mul3_reg_175">32, 0, 32, 0</column>
<column name="phi_mul_reg_198">32, 0, 32, 0</column>
<column name="reg_257">64, 0, 64, 0</column>
<column name="tmp2_reg_591">64, 0, 64, 0</column>
<column name="tmp_11_reg_619">64, 0, 64, 0</column>
<column name="tmp_13_reg_648">31, 0, 64, 33</column>
<column name="tmp_16_reg_210">32, 0, 32, 0</column>
<column name="tmp_17_cast_reg_653">33, 0, 33, 0</column>
<column name="tmp_1_reg_570">62, 0, 64, 2</column>
<column name="tmp_21_reg_688">32, 0, 32, 0</column>
<column name="tmp_27_reg_698">32, 0, 32, 0</column>
<column name="tmp_2_cast_reg_576">33, 0, 33, 0</column>
<column name="tmp_3_cast_reg_581">33, 0, 33, 0</column>
<column name="tmp_4_reg_555">1, 0, 1, 0</column>
<column name="tmp_5_reg_550">30, 0, 30, 0</column>
<column name="tmp_6_reg_586">62, 0, 64, 2</column>
<column name="tmp_9_cast_reg_614">34, 0, 34, 0</column>
<column name="tmp_9_reg_559">30, 0, 30, 0</column>
<column name="weight_element_reg_683">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_BUS_AWVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWADDR">in, 6, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WDATA">in, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WSTRB">in, 4, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARADDR">in, 6, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RDATA">out, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fc_layer, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fc_layer, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fc_layer, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
