
Atollic_405.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000038d4  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00005208  08003a60  08003a60  00013a60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008c68  08008c68  00018c68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08008c6c  08008c6c  00018c6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000009c  20000000  08008c70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002009c  2**0
                  CONTENTS
  7 .bss          0000205c  2000009c  2000009c  0002009c  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200020f8  200020f8  0002009c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000277e  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000563  00000000  00000000  0002284a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000000e8  00000000  00000000  00022db0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000000c0  00000000  00000000  00022e98  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00000904  00000000  00000000  00022f58  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001563  00000000  00000000  0002385c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00024dbf  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000008c0  00000000  00000000  00024e3c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  000256fc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000009c 	.word	0x2000009c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003a44 	.word	0x08003a44

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000a0 	.word	0x200000a0
 80001c4:	08003a44 	.word	0x08003a44

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__gedf2>:
 800095c:	f04f 3cff 	mov.w	ip, #4294967295
 8000960:	e006      	b.n	8000970 <__cmpdf2+0x4>
 8000962:	bf00      	nop

08000964 <__ledf2>:
 8000964:	f04f 0c01 	mov.w	ip, #1
 8000968:	e002      	b.n	8000970 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__cmpdf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000986:	d01b      	beq.n	80009c0 <__cmpdf2+0x54>
 8000988:	b001      	add	sp, #4
 800098a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800098e:	bf0c      	ite	eq
 8000990:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000994:	ea91 0f03 	teqne	r1, r3
 8000998:	bf02      	ittt	eq
 800099a:	ea90 0f02 	teqeq	r0, r2
 800099e:	2000      	moveq	r0, #0
 80009a0:	4770      	bxeq	lr
 80009a2:	f110 0f00 	cmn.w	r0, #0
 80009a6:	ea91 0f03 	teq	r1, r3
 80009aa:	bf58      	it	pl
 80009ac:	4299      	cmppl	r1, r3
 80009ae:	bf08      	it	eq
 80009b0:	4290      	cmpeq	r0, r2
 80009b2:	bf2c      	ite	cs
 80009b4:	17d8      	asrcs	r0, r3, #31
 80009b6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ba:	f040 0001 	orr.w	r0, r0, #1
 80009be:	4770      	bx	lr
 80009c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c8:	d102      	bne.n	80009d0 <__cmpdf2+0x64>
 80009ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ce:	d107      	bne.n	80009e0 <__cmpdf2+0x74>
 80009d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d1d6      	bne.n	8000988 <__cmpdf2+0x1c>
 80009da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009de:	d0d3      	beq.n	8000988 <__cmpdf2+0x1c>
 80009e0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop

080009e8 <__aeabi_cdrcmple>:
 80009e8:	4684      	mov	ip, r0
 80009ea:	4610      	mov	r0, r2
 80009ec:	4662      	mov	r2, ip
 80009ee:	468c      	mov	ip, r1
 80009f0:	4619      	mov	r1, r3
 80009f2:	4663      	mov	r3, ip
 80009f4:	e000      	b.n	80009f8 <__aeabi_cdcmpeq>
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdcmpeq>:
 80009f8:	b501      	push	{r0, lr}
 80009fa:	f7ff ffb7 	bl	800096c <__cmpdf2>
 80009fe:	2800      	cmp	r0, #0
 8000a00:	bf48      	it	mi
 8000a02:	f110 0f00 	cmnmi.w	r0, #0
 8000a06:	bd01      	pop	{r0, pc}

08000a08 <__aeabi_dcmpeq>:
 8000a08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a0c:	f7ff fff4 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a10:	bf0c      	ite	eq
 8000a12:	2001      	moveq	r0, #1
 8000a14:	2000      	movne	r0, #0
 8000a16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1a:	bf00      	nop

08000a1c <__aeabi_dcmplt>:
 8000a1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a20:	f7ff ffea 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a24:	bf34      	ite	cc
 8000a26:	2001      	movcc	r0, #1
 8000a28:	2000      	movcs	r0, #0
 8000a2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2e:	bf00      	nop

08000a30 <__aeabi_dcmple>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff ffe0 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a38:	bf94      	ite	ls
 8000a3a:	2001      	movls	r0, #1
 8000a3c:	2000      	movhi	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmpge>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffce 	bl	80009e8 <__aeabi_cdrcmple>
 8000a4c:	bf94      	ite	ls
 8000a4e:	2001      	movls	r0, #1
 8000a50:	2000      	movhi	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmpgt>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffc4 	bl	80009e8 <__aeabi_cdrcmple>
 8000a60:	bf34      	ite	cc
 8000a62:	2001      	movcc	r0, #1
 8000a64:	2000      	movcs	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_d2iz>:
 8000a6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a74:	d215      	bcs.n	8000aa2 <__aeabi_d2iz+0x36>
 8000a76:	d511      	bpl.n	8000a9c <__aeabi_d2iz+0x30>
 8000a78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a80:	d912      	bls.n	8000aa8 <__aeabi_d2iz+0x3c>
 8000a82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a92:	fa23 f002 	lsr.w	r0, r3, r2
 8000a96:	bf18      	it	ne
 8000a98:	4240      	negne	r0, r0
 8000a9a:	4770      	bx	lr
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa6:	d105      	bne.n	8000ab4 <__aeabi_d2iz+0x48>
 8000aa8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aac:	bf08      	it	eq
 8000aae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_d2f>:
 8000abc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ac4:	bf24      	itt	cs
 8000ac6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ace:	d90d      	bls.n	8000aec <__aeabi_d2f+0x30>
 8000ad0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ad4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ad8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000adc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ae0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ae4:	bf08      	it	eq
 8000ae6:	f020 0001 	biceq.w	r0, r0, #1
 8000aea:	4770      	bx	lr
 8000aec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000af0:	d121      	bne.n	8000b36 <__aeabi_d2f+0x7a>
 8000af2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000af6:	bfbc      	itt	lt
 8000af8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000afc:	4770      	bxlt	lr
 8000afe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b06:	f1c2 0218 	rsb	r2, r2, #24
 8000b0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b12:	fa20 f002 	lsr.w	r0, r0, r2
 8000b16:	bf18      	it	ne
 8000b18:	f040 0001 	orrne.w	r0, r0, #1
 8000b1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b28:	ea40 000c 	orr.w	r0, r0, ip
 8000b2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b34:	e7cc      	b.n	8000ad0 <__aeabi_d2f+0x14>
 8000b36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b3a:	d107      	bne.n	8000b4c <__aeabi_d2f+0x90>
 8000b3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b40:	bf1e      	ittt	ne
 8000b42:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b46:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b4a:	4770      	bxne	lr
 8000b4c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop

08000b5c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b083      	sub	sp, #12
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	4603      	mov	r3, r0
 8000b64:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8000b66:	4909      	ldr	r1, [pc, #36]	; (8000b8c <NVIC_EnableIRQ+0x30>)
 8000b68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b6c:	095b      	lsrs	r3, r3, #5
 8000b6e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000b72:	f002 021f 	and.w	r2, r2, #31
 8000b76:	2001      	movs	r0, #1
 8000b78:	fa00 f202 	lsl.w	r2, r0, r2
 8000b7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000b80:	bf00      	nop
 8000b82:	370c      	adds	r7, #12
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr
 8000b8c:	e000e100 	.word	0xe000e100

08000b90 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	4603      	mov	r3, r0
 8000b98:	6039      	str	r1, [r7, #0]
 8000b9a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8000b9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	da0b      	bge.n	8000bbc <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000ba4:	490d      	ldr	r1, [pc, #52]	; (8000bdc <NVIC_SetPriority+0x4c>)
 8000ba6:	79fb      	ldrb	r3, [r7, #7]
 8000ba8:	f003 030f 	and.w	r3, r3, #15
 8000bac:	3b04      	subs	r3, #4
 8000bae:	683a      	ldr	r2, [r7, #0]
 8000bb0:	b2d2      	uxtb	r2, r2
 8000bb2:	0112      	lsls	r2, r2, #4
 8000bb4:	b2d2      	uxtb	r2, r2
 8000bb6:	440b      	add	r3, r1
 8000bb8:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8000bba:	e009      	b.n	8000bd0 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000bbc:	4908      	ldr	r1, [pc, #32]	; (8000be0 <NVIC_SetPriority+0x50>)
 8000bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bc2:	683a      	ldr	r2, [r7, #0]
 8000bc4:	b2d2      	uxtb	r2, r2
 8000bc6:	0112      	lsls	r2, r2, #4
 8000bc8:	b2d2      	uxtb	r2, r2
 8000bca:	440b      	add	r3, r1
 8000bcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000bd0:	bf00      	nop
 8000bd2:	370c      	adds	r7, #12
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr
 8000bdc:	e000ed00 	.word	0xe000ed00
 8000be0:	e000e100 	.word	0xe000e100

08000be4 <_Z18SystemClock_Configv>:
1110: system clock divided by 256
1111: system clock divided by 512
*/

void SystemClock_Config(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
	uint32_t temp = 0x00000000;
 8000bea:	2300      	movs	r3, #0
 8000bec:	607b      	str	r3, [r7, #4]

	/* Enable Power Control clock */
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;   // Enable PWREN bit (page - 183 of RM)
 8000bee:	4a3f      	ldr	r2, [pc, #252]	; (8000cec <_Z18SystemClock_Configv+0x108>)
 8000bf0:	4b3e      	ldr	r3, [pc, #248]	; (8000cec <_Z18SystemClock_Configv+0x108>)
 8000bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bf8:	6413      	str	r3, [r2, #64]	; 0x40

	/* The voltage scaling allows optimizing the power consumption when the device is
	 clocked below the maximum system frequency, to update the voltage scaling value
	 regarding system frequency refer to product datasheet.  */
	PWR->CR |= 0x00004000;    //VOS bit = 01 (page - 145 or RM)
 8000bfa:	4a3d      	ldr	r2, [pc, #244]	; (8000cf0 <_Z18SystemClock_Configv+0x10c>)
 8000bfc:	4b3c      	ldr	r3, [pc, #240]	; (8000cf0 <_Z18SystemClock_Configv+0x10c>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c04:	6013      	str	r3, [r2, #0]
	/**************************************************************************/

#ifdef USE_HSE
	//RCC->CR &= ~0x00000001; // HSI OFF, not guaranteed, but does not matter, may be slight increase in current
	RCC->CR |= 0x00010000;    // HSE ON
 8000c06:	4a39      	ldr	r2, [pc, #228]	; (8000cec <_Z18SystemClock_Configv+0x108>)
 8000c08:	4b38      	ldr	r3, [pc, #224]	; (8000cec <_Z18SystemClock_Configv+0x108>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c10:	6013      	str	r3, [r2, #0]
	while((RCC->CR & 0x00020000) == 0);   // Wait till HSE is ready
 8000c12:	4b36      	ldr	r3, [pc, #216]	; (8000cec <_Z18SystemClock_Configv+0x108>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	bf0c      	ite	eq
 8000c1e:	2301      	moveq	r3, #1
 8000c20:	2300      	movne	r3, #0
 8000c22:	b2db      	uxtb	r3, r3
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d000      	beq.n	8000c2a <_Z18SystemClock_Configv+0x46>
 8000c28:	e7f3      	b.n	8000c12 <_Z18SystemClock_Configv+0x2e>

	// Set PLL
	temp = 0x00400000;    // PLL source is HSE (PLLSRC bit is set to one)
 8000c2a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000c2e:	607b      	str	r3, [r7, #4]
	//RCC->CR &= ~0x00010000; // HSE OFF, not guaranteed, but does not matter, may be slight increase in current
	while((RCC->CR & 0x00000002) == 0);   // Wait till HSI is ready
#endif

	//	Set the clock multipliers and dividers
	temp |= (uint32_t)PLL_M;
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	f043 0304 	orr.w	r3, r3, #4
 8000c36:	607b      	str	r3, [r7, #4]
	temp |= ((uint32_t)PLL_N << 6);
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	f443 5328 	orr.w	r3, r3, #10752	; 0x2a00
 8000c3e:	607b      	str	r3, [r7, #4]
	temp |= ((uint32_t)PLL_P << 16);
	temp |= ((uint32_t)PLL_Q << 24);
	RCC->PLLCFGR = temp;
 8000c40:	4a2a      	ldr	r2, [pc, #168]	; (8000cec <_Z18SystemClock_Configv+0x108>)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	6053      	str	r3, [r2, #4]

	//	Set AHB, APB1 and APB2 prescalars
	temp = RCC->CFGR;
 8000c46:	4b29      	ldr	r3, [pc, #164]	; (8000cec <_Z18SystemClock_Configv+0x108>)
 8000c48:	689b      	ldr	r3, [r3, #8]
 8000c4a:	607b      	str	r3, [r7, #4]
	temp |= ((uint32_t)AHB_PRESCALAR << 4);
	temp |= ((uint32_t)APB1_PRESCALAR << 10);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000c52:	607b      	str	r3, [r7, #4]
	temp |= ((uint32_t)APB2_PRESCALAR << 13);
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	f443 4320 	orr.w	r3, r3, #40960	; 0xa000
 8000c5a:	607b      	str	r3, [r7, #4]
	temp |= RCC_CFGR_SW_1;           // Select PLL as SYSCLK
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	f043 0302 	orr.w	r3, r3, #2
 8000c62:	607b      	str	r3, [r7, #4]
	RCC->CFGR = temp;
 8000c64:	4a21      	ldr	r2, [pc, #132]	; (8000cec <_Z18SystemClock_Configv+0x108>)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6093      	str	r3, [r2, #8]

	// The Flash access control register is used to enable/disable the acceleration features and control the Flash memory access time according to CPU frequency
	FLASH->ACR |= FLASH_ACR_LATENCY_5WS; // FLASH_LATENCY_5
 8000c6a:	4a22      	ldr	r2, [pc, #136]	; (8000cf4 <_Z18SystemClock_Configv+0x110>)
 8000c6c:	4b21      	ldr	r3, [pc, #132]	; (8000cf4 <_Z18SystemClock_Configv+0x110>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	f043 0305 	orr.w	r3, r3, #5
 8000c74:	6013      	str	r3, [r2, #0]

	// Switch ON the PLL
	RCC->CR |= RCC_CR_PLLON;    // PLL ON
 8000c76:	4a1d      	ldr	r2, [pc, #116]	; (8000cec <_Z18SystemClock_Configv+0x108>)
 8000c78:	4b1c      	ldr	r3, [pc, #112]	; (8000cec <_Z18SystemClock_Configv+0x108>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000c80:	6013      	str	r3, [r2, #0]
	while((RCC->CR & RCC_CR_PLLRDY) == 0);   // Wait till PLL is ready
 8000c82:	4b1a      	ldr	r3, [pc, #104]	; (8000cec <_Z18SystemClock_Configv+0x108>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	bf0c      	ite	eq
 8000c8e:	2301      	moveq	r3, #1
 8000c90:	2300      	movne	r3, #0
 8000c92:	b2db      	uxtb	r3, r3
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d000      	beq.n	8000c9a <_Z18SystemClock_Configv+0xb6>
 8000c98:	e7f3      	b.n	8000c82 <_Z18SystemClock_Configv+0x9e>

	// wait till PLL is really used as SYSCLK
	while((RCC->CFGR & RCC_CFGR_SWS_PLL) == 0); // System clock switch status SWS = 0b10 = PLL is really selected
 8000c9a:	4b14      	ldr	r3, [pc, #80]	; (8000cec <_Z18SystemClock_Configv+0x108>)
 8000c9c:	689b      	ldr	r3, [r3, #8]
 8000c9e:	f003 0308 	and.w	r3, r3, #8
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	bf0c      	ite	eq
 8000ca6:	2301      	moveq	r3, #1
 8000ca8:	2300      	movne	r3, #0
 8000caa:	b2db      	uxtb	r3, r3
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d000      	beq.n	8000cb2 <_Z18SystemClock_Configv+0xce>
 8000cb0:	e7f3      	b.n	8000c9a <_Z18SystemClock_Configv+0xb6>

	// STM32F405x/407x/415x/417x Revision Z devices: prefetch is supported
	volatile uint32_t idNumber = DBGMCU->IDCODE;
 8000cb2:	4b11      	ldr	r3, [pc, #68]	; (8000cf8 <_Z18SystemClock_Configv+0x114>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	603b      	str	r3, [r7, #0]
	idNumber = idNumber >> 16;
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	0c1b      	lsrs	r3, r3, #16
 8000cbc:	603b      	str	r3, [r7, #0]

	// Enable the Flash prefetch
	if(idNumber == 0x1001)
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	f241 0201 	movw	r2, #4097	; 0x1001
 8000cc4:	4293      	cmp	r3, r2
 8000cc6:	bf0c      	ite	eq
 8000cc8:	2301      	moveq	r3, #1
 8000cca:	2300      	movne	r3, #0
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d005      	beq.n	8000cde <_Z18SystemClock_Configv+0xfa>
	{
	  FLASH->ACR |= FLASH_ACR_PRFTEN;
 8000cd2:	4a08      	ldr	r2, [pc, #32]	; (8000cf4 <_Z18SystemClock_Configv+0x110>)
 8000cd4:	4b07      	ldr	r3, [pc, #28]	; (8000cf4 <_Z18SystemClock_Configv+0x110>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cdc:	6013      	str	r3, [r2, #0]
	}
}
 8000cde:	bf00      	nop
 8000ce0:	370c      	adds	r7, #12
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	40023800 	.word	0x40023800
 8000cf0:	40007000 	.word	0x40007000
 8000cf4:	40023c00 	.word	0x40023c00
 8000cf8:	e0042000 	.word	0xe0042000

08000cfc <_Z7InitDACv>:
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;			// Enable SysTick interrupt
	SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;			// Enable SysTick
}

void InitDAC()
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
	// Once the DAC channelx is enabled, the corresponding GPIO pin (PA4 or PA5) is automatically connected to the analog converter output (DAC_OUTx).
	// In order to avoid parasitic consumption, the PA4 or PA5 pin should first be configured to analog (AIN).

	// Enable DAC and GPIO Clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;	// Enable GPIO Clock
 8000d00:	4a20      	ldr	r2, [pc, #128]	; (8000d84 <_Z7InitDACv+0x88>)
 8000d02:	4b20      	ldr	r3, [pc, #128]	; (8000d84 <_Z7InitDACv+0x88>)
 8000d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d06:	f043 0301 	orr.w	r3, r3, #1
 8000d0a:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->APB1ENR |= RCC_APB1ENR_DACEN;		// Enable DAC Clock
 8000d0c:	4a1d      	ldr	r2, [pc, #116]	; (8000d84 <_Z7InitDACv+0x88>)
 8000d0e:	4b1d      	ldr	r3, [pc, #116]	; (8000d84 <_Z7InitDACv+0x88>)
 8000d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d12:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000d16:	6413      	str	r3, [r2, #64]	; 0x40

	DAC->CR |= DAC_CR_EN1;			// Enable DAC using PA4 (DAC_OUT1)
 8000d18:	4a1b      	ldr	r2, [pc, #108]	; (8000d88 <_Z7InitDACv+0x8c>)
 8000d1a:	4b1b      	ldr	r3, [pc, #108]	; (8000d88 <_Z7InitDACv+0x8c>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f043 0301 	orr.w	r3, r3, #1
 8000d22:	6013      	str	r3, [r2, #0]
	DAC->CR |= DAC_CR_BOFF1;		// Enable DAC channel output buffer to reduce the output impedance
 8000d24:	4a18      	ldr	r2, [pc, #96]	; (8000d88 <_Z7InitDACv+0x8c>)
 8000d26:	4b18      	ldr	r3, [pc, #96]	; (8000d88 <_Z7InitDACv+0x8c>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f043 0302 	orr.w	r3, r3, #2
 8000d2e:	6013      	str	r3, [r2, #0]
	DAC->CR |= DAC_CR_TEN1;			// DAC 1 enable trigger
 8000d30:	4a15      	ldr	r2, [pc, #84]	; (8000d88 <_Z7InitDACv+0x8c>)
 8000d32:	4b15      	ldr	r3, [pc, #84]	; (8000d88 <_Z7InitDACv+0x8c>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f043 0304 	orr.w	r3, r3, #4
 8000d3a:	6013      	str	r3, [r2, #0]
	DAC->CR |= DAC_CR_TSEL1;		// Set trigger to software (0b111: Software trigger)
 8000d3c:	4a12      	ldr	r2, [pc, #72]	; (8000d88 <_Z7InitDACv+0x8c>)
 8000d3e:	4b12      	ldr	r3, [pc, #72]	; (8000d88 <_Z7InitDACv+0x8c>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8000d46:	6013      	str	r3, [r2, #0]

	DAC->CR |= DAC_CR_EN2;			// Enable DAC using PA5 (DAC_OUT2)
 8000d48:	4a0f      	ldr	r2, [pc, #60]	; (8000d88 <_Z7InitDACv+0x8c>)
 8000d4a:	4b0f      	ldr	r3, [pc, #60]	; (8000d88 <_Z7InitDACv+0x8c>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d52:	6013      	str	r3, [r2, #0]
	DAC->CR |= DAC_CR_BOFF2;		// Enable DAC channel output buffer
 8000d54:	4a0c      	ldr	r2, [pc, #48]	; (8000d88 <_Z7InitDACv+0x8c>)
 8000d56:	4b0c      	ldr	r3, [pc, #48]	; (8000d88 <_Z7InitDACv+0x8c>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d5e:	6013      	str	r3, [r2, #0]
	DAC->CR |= DAC_CR_TEN2;			// DAC 2 enable trigger
 8000d60:	4a09      	ldr	r2, [pc, #36]	; (8000d88 <_Z7InitDACv+0x8c>)
 8000d62:	4b09      	ldr	r3, [pc, #36]	; (8000d88 <_Z7InitDACv+0x8c>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d6a:	6013      	str	r3, [r2, #0]
	DAC->CR |= DAC_CR_TSEL2;		// Set trigger to software (0b111: Software trigger)
 8000d6c:	4a06      	ldr	r2, [pc, #24]	; (8000d88 <_Z7InitDACv+0x8c>)
 8000d6e:	4b06      	ldr	r3, [pc, #24]	; (8000d88 <_Z7InitDACv+0x8c>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 8000d76:	6013      	str	r3, [r2, #0]

}
 8000d78:	bf00      	nop
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	40023800 	.word	0x40023800
 8000d88:	40007400 	.word	0x40007400

08000d8c <_Z12InitSwitchesv>:


void InitSwitches()
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
	// PC6 Button in
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;			// reset and clock control - advanced high performamnce bus - GPIO port C
 8000d90:	4a37      	ldr	r2, [pc, #220]	; (8000e70 <_Z12InitSwitchesv+0xe4>)
 8000d92:	4b37      	ldr	r3, [pc, #220]	; (8000e70 <_Z12InitSwitchesv+0xe4>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d96:	f043 0304 	orr.w	r3, r3, #4
 8000d9a:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOC->MODER &= ~(GPIO_MODER_MODER6);			// input mode is default
 8000d9c:	4a35      	ldr	r2, [pc, #212]	; (8000e74 <_Z12InitSwitchesv+0xe8>)
 8000d9e:	4b35      	ldr	r3, [pc, #212]	; (8000e74 <_Z12InitSwitchesv+0xe8>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000da6:	6013      	str	r3, [r2, #0]
	GPIOC->PUPDR |= GPIO_PUPDR_PUPDR6_0;			// Set pin to pull up:  01 Pull-up; 10 Pull-down; 11 Reserved
 8000da8:	4a32      	ldr	r2, [pc, #200]	; (8000e74 <_Z12InitSwitchesv+0xe8>)
 8000daa:	4b32      	ldr	r3, [pc, #200]	; (8000e74 <_Z12InitSwitchesv+0xe8>)
 8000dac:	68db      	ldr	r3, [r3, #12]
 8000dae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000db2:	60d3      	str	r3, [r2, #12]

	// Set up PB12 and PB13 for octave up and down switch
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;			// reset and clock control - advanced high performamnce bus - GPIO port B
 8000db4:	4a2e      	ldr	r2, [pc, #184]	; (8000e70 <_Z12InitSwitchesv+0xe4>)
 8000db6:	4b2e      	ldr	r3, [pc, #184]	; (8000e70 <_Z12InitSwitchesv+0xe4>)
 8000db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dba:	f043 0302 	orr.w	r3, r3, #2
 8000dbe:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOB->MODER &= ~(GPIO_MODER_MODER12);			// input mode is default
 8000dc0:	4a2d      	ldr	r2, [pc, #180]	; (8000e78 <_Z12InitSwitchesv+0xec>)
 8000dc2:	4b2d      	ldr	r3, [pc, #180]	; (8000e78 <_Z12InitSwitchesv+0xec>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000dca:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(GPIO_MODER_MODER13);			// input mode is default
 8000dcc:	4a2a      	ldr	r2, [pc, #168]	; (8000e78 <_Z12InitSwitchesv+0xec>)
 8000dce:	4b2a      	ldr	r3, [pc, #168]	; (8000e78 <_Z12InitSwitchesv+0xec>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000dd6:	6013      	str	r3, [r2, #0]
	GPIOB->PUPDR |= GPIO_PUPDR_PUPDR12_1;			// Set pin to pull down:  01 Pull-up; 10 Pull-down; 11 Reserved
 8000dd8:	4a27      	ldr	r2, [pc, #156]	; (8000e78 <_Z12InitSwitchesv+0xec>)
 8000dda:	4b27      	ldr	r3, [pc, #156]	; (8000e78 <_Z12InitSwitchesv+0xec>)
 8000ddc:	68db      	ldr	r3, [r3, #12]
 8000dde:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000de2:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= GPIO_PUPDR_PUPDR13_1;			// Set pin to pull down:  01 Pull-up; 10 Pull-down; 11 Reserved
 8000de4:	4a24      	ldr	r2, [pc, #144]	; (8000e78 <_Z12InitSwitchesv+0xec>)
 8000de6:	4b24      	ldr	r3, [pc, #144]	; (8000e78 <_Z12InitSwitchesv+0xec>)
 8000de8:	68db      	ldr	r3, [r3, #12]
 8000dea:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000dee:	60d3      	str	r3, [r2, #12]


	// configure PB13 & PB12 switch to fire on an interrupt
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;			// Enable system configuration clock: used to manage  external interrupt line connection to GPIOs
 8000df0:	4a1f      	ldr	r2, [pc, #124]	; (8000e70 <_Z12InitSwitchesv+0xe4>)
 8000df2:	4b1f      	ldr	r3, [pc, #124]	; (8000e70 <_Z12InitSwitchesv+0xe4>)
 8000df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000df6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000dfa:	6453      	str	r3, [r2, #68]	; 0x44
	SYSCFG->EXTICR[3] |= SYSCFG_EXTICR4_EXTI12_PB;	// Select Pin PC13 which uses External interrupt 4
 8000dfc:	4a1f      	ldr	r2, [pc, #124]	; (8000e7c <_Z12InitSwitchesv+0xf0>)
 8000dfe:	4b1f      	ldr	r3, [pc, #124]	; (8000e7c <_Z12InitSwitchesv+0xf0>)
 8000e00:	695b      	ldr	r3, [r3, #20]
 8000e02:	f043 0301 	orr.w	r3, r3, #1
 8000e06:	6153      	str	r3, [r2, #20]
	EXTI->RTSR |= EXTI_RTSR_TR12;					// Enable rising edge trigger for line 13
 8000e08:	4a1d      	ldr	r2, [pc, #116]	; (8000e80 <_Z12InitSwitchesv+0xf4>)
 8000e0a:	4b1d      	ldr	r3, [pc, #116]	; (8000e80 <_Z12InitSwitchesv+0xf4>)
 8000e0c:	689b      	ldr	r3, [r3, #8]
 8000e0e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000e12:	6093      	str	r3, [r2, #8]
	EXTI->FTSR |= EXTI_FTSR_TR12;					// Enable falling edge trigger for line 13
 8000e14:	4a1a      	ldr	r2, [pc, #104]	; (8000e80 <_Z12InitSwitchesv+0xf4>)
 8000e16:	4b1a      	ldr	r3, [pc, #104]	; (8000e80 <_Z12InitSwitchesv+0xf4>)
 8000e18:	68db      	ldr	r3, [r3, #12]
 8000e1a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000e1e:	60d3      	str	r3, [r2, #12]
	EXTI->IMR |= EXTI_IMR_MR12;						// Activate interrupt using mask register 13
 8000e20:	4a17      	ldr	r2, [pc, #92]	; (8000e80 <_Z12InitSwitchesv+0xf4>)
 8000e22:	4b17      	ldr	r3, [pc, #92]	; (8000e80 <_Z12InitSwitchesv+0xf4>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000e2a:	6013      	str	r3, [r2, #0]
	SYSCFG->EXTICR[3] |= SYSCFG_EXTICR4_EXTI13_PB;	// Select Pin PC13 which uses External interrupt 4
 8000e2c:	4a13      	ldr	r2, [pc, #76]	; (8000e7c <_Z12InitSwitchesv+0xf0>)
 8000e2e:	4b13      	ldr	r3, [pc, #76]	; (8000e7c <_Z12InitSwitchesv+0xf0>)
 8000e30:	695b      	ldr	r3, [r3, #20]
 8000e32:	f043 0310 	orr.w	r3, r3, #16
 8000e36:	6153      	str	r3, [r2, #20]
	EXTI->RTSR |= EXTI_RTSR_TR13;					// Enable rising edge trigger for line 13
 8000e38:	4a11      	ldr	r2, [pc, #68]	; (8000e80 <_Z12InitSwitchesv+0xf4>)
 8000e3a:	4b11      	ldr	r3, [pc, #68]	; (8000e80 <_Z12InitSwitchesv+0xf4>)
 8000e3c:	689b      	ldr	r3, [r3, #8]
 8000e3e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000e42:	6093      	str	r3, [r2, #8]
	EXTI->FTSR |= EXTI_FTSR_TR13;					// Enable falling edge trigger for line 13
 8000e44:	4a0e      	ldr	r2, [pc, #56]	; (8000e80 <_Z12InitSwitchesv+0xf4>)
 8000e46:	4b0e      	ldr	r3, [pc, #56]	; (8000e80 <_Z12InitSwitchesv+0xf4>)
 8000e48:	68db      	ldr	r3, [r3, #12]
 8000e4a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000e4e:	60d3      	str	r3, [r2, #12]
	EXTI->IMR |= EXTI_IMR_MR13;						// Activate interrupt using mask register 13
 8000e50:	4a0b      	ldr	r2, [pc, #44]	; (8000e80 <_Z12InitSwitchesv+0xf4>)
 8000e52:	4b0b      	ldr	r3, [pc, #44]	; (8000e80 <_Z12InitSwitchesv+0xf4>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000e5a:	6013      	str	r3, [r2, #0]

	NVIC_SetPriority(EXTI15_10_IRQn, 3);
 8000e5c:	2103      	movs	r1, #3
 8000e5e:	2028      	movs	r0, #40	; 0x28
 8000e60:	f7ff fe96 	bl	8000b90 <NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000e64:	2028      	movs	r0, #40	; 0x28
 8000e66:	f7ff fe79 	bl	8000b5c <NVIC_EnableIRQ>
}
 8000e6a:	bf00      	nop
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40023800 	.word	0x40023800
 8000e74:	40020800 	.word	0x40020800
 8000e78:	40020400 	.word	0x40020400
 8000e7c:	40013800 	.word	0x40013800
 8000e80:	40013c00 	.word	0x40013c00

08000e84 <_Z9InitTimerv>:


void InitTimer()
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
	//	Setup Timer 3 on an interrupt to trigger sample loading
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;		// Enable Timer 3
 8000e88:	4a19      	ldr	r2, [pc, #100]	; (8000ef0 <_Z9InitTimerv+0x6c>)
 8000e8a:	4b19      	ldr	r3, [pc, #100]	; (8000ef0 <_Z9InitTimerv+0x6c>)
 8000e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e8e:	f043 0302 	orr.w	r3, r3, #2
 8000e92:	6413      	str	r3, [r2, #64]	; 0x40
	TIM3->PSC = (SystemCoreClock / SAMPLERATE) / 4;	// Set prescaler to fire at sample rate - this is divided by 4 to match the APB2 prescaler
 8000e94:	4a17      	ldr	r2, [pc, #92]	; (8000ef4 <_Z9InitTimerv+0x70>)
 8000e96:	4b18      	ldr	r3, [pc, #96]	; (8000ef8 <_Z9InitTimerv+0x74>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4918      	ldr	r1, [pc, #96]	; (8000efc <_Z9InitTimerv+0x78>)
 8000e9c:	fba1 1303 	umull	r1, r3, r1, r3
 8000ea0:	0c9b      	lsrs	r3, r3, #18
 8000ea2:	b29b      	uxth	r3, r3
 8000ea4:	8513      	strh	r3, [r2, #40]	; 0x28
	TIM3->ARR = 1; //SystemCoreClock / 48000 - 1;	// Set maximum count value (auto reload register) - set to system clock / sampling rate
 8000ea6:	4b13      	ldr	r3, [pc, #76]	; (8000ef4 <_Z9InitTimerv+0x70>)
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	62da      	str	r2, [r3, #44]	; 0x2c

	SET_BIT(TIM3->DIER, TIM_DIER_UIE);				//  DMA/interrupt enable register
 8000eac:	4a11      	ldr	r2, [pc, #68]	; (8000ef4 <_Z9InitTimerv+0x70>)
 8000eae:	4b11      	ldr	r3, [pc, #68]	; (8000ef4 <_Z9InitTimerv+0x70>)
 8000eb0:	899b      	ldrh	r3, [r3, #12]
 8000eb2:	b29b      	uxth	r3, r3
 8000eb4:	f043 0301 	orr.w	r3, r3, #1
 8000eb8:	b29b      	uxth	r3, r3
 8000eba:	8193      	strh	r3, [r2, #12]
	NVIC_EnableIRQ(TIM3_IRQn);
 8000ebc:	201d      	movs	r0, #29
 8000ebe:	f7ff fe4d 	bl	8000b5c <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM3_IRQn, 6);
 8000ec2:	2106      	movs	r1, #6
 8000ec4:	201d      	movs	r0, #29
 8000ec6:	f7ff fe63 	bl	8000b90 <NVIC_SetPriority>

	SET_BIT(TIM3->CR1, TIM_CR1_CEN);
 8000eca:	4a0a      	ldr	r2, [pc, #40]	; (8000ef4 <_Z9InitTimerv+0x70>)
 8000ecc:	4b09      	ldr	r3, [pc, #36]	; (8000ef4 <_Z9InitTimerv+0x70>)
 8000ece:	881b      	ldrh	r3, [r3, #0]
 8000ed0:	b29b      	uxth	r3, r3
 8000ed2:	f043 0301 	orr.w	r3, r3, #1
 8000ed6:	b29b      	uxth	r3, r3
 8000ed8:	8013      	strh	r3, [r2, #0]
	SET_BIT(TIM3->EGR, TIM_EGR_UG);
 8000eda:	4a06      	ldr	r2, [pc, #24]	; (8000ef4 <_Z9InitTimerv+0x70>)
 8000edc:	4b05      	ldr	r3, [pc, #20]	; (8000ef4 <_Z9InitTimerv+0x70>)
 8000ede:	8a9b      	ldrh	r3, [r3, #20]
 8000ee0:	b29b      	uxth	r3, r3
 8000ee2:	f043 0301 	orr.w	r3, r3, #1
 8000ee6:	b29b      	uxth	r3, r3
 8000ee8:	8293      	strh	r3, [r2, #20]
}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40023800 	.word	0x40023800
 8000ef4:	40000400 	.word	0x40000400
 8000ef8:	20000020 	.word	0x20000020
 8000efc:	e90452d5 	.word	0xe90452d5

08000f00 <_Z7InitADCv>:

void InitADC(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
	//	Setup Timer 2 to trigger ADC
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;				// Enable Timer 2 clock
 8000f04:	4a9d      	ldr	r2, [pc, #628]	; (800117c <_Z7InitADCv+0x27c>)
 8000f06:	4b9d      	ldr	r3, [pc, #628]	; (800117c <_Z7InitADCv+0x27c>)
 8000f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f0a:	f043 0301 	orr.w	r3, r3, #1
 8000f0e:	6413      	str	r3, [r2, #64]	; 0x40
	TIM2->CR2 |= TIM_CR2_MMS_2;						// 100: Compare - OC1REF signal is used as trigger output (TRGO)
 8000f10:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f14:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f18:	889b      	ldrh	r3, [r3, #4]
 8000f1a:	b29b      	uxth	r3, r3
 8000f1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f20:	b29b      	uxth	r3, r3
 8000f22:	8093      	strh	r3, [r2, #4]
	TIM2->PSC = 20 - 1;								// Prescaler
 8000f24:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f28:	2213      	movs	r2, #19
 8000f2a:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM2->ARR = 100 - 1;							// Auto-reload register (ie reset counter) divided by 100
 8000f2c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f30:	2263      	movs	r2, #99	; 0x63
 8000f32:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CCR1 = 50 - 1;							// Capture and compare - ie when counter hits this number PWM high
 8000f34:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f38:	2231      	movs	r2, #49	; 0x31
 8000f3a:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCER |= TIM_CCER_CC1E;					// Capture/Compare 1 output enable
 8000f3c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f40:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f44:	8c1b      	ldrh	r3, [r3, #32]
 8000f46:	b29b      	uxth	r3, r3
 8000f48:	f043 0301 	orr.w	r3, r3, #1
 8000f4c:	b29b      	uxth	r3, r3
 8000f4e:	8413      	strh	r3, [r2, #32]
	TIM2->CCMR1 |= TIM_CCMR1_OC1M_1 |TIM_CCMR1_OC1M_2;	// 110 PWM Mode 1
 8000f50:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f54:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f58:	8b1b      	ldrh	r3, [r3, #24]
 8000f5a:	b29b      	uxth	r3, r3
 8000f5c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000f60:	b29b      	uxth	r3, r3
 8000f62:	8313      	strh	r3, [r2, #24]
	TIM2->CR1 |= TIM_CR1_CEN;
 8000f64:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f68:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f6c:	881b      	ldrh	r3, [r3, #0]
 8000f6e:	b29b      	uxth	r3, r3
 8000f70:	f043 0301 	orr.w	r3, r3, #1
 8000f74:	b29b      	uxth	r3, r3
 8000f76:	8013      	strh	r3, [r2, #0]

	// Enable ADC2 and GPIO clock sources
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000f78:	4a80      	ldr	r2, [pc, #512]	; (800117c <_Z7InitADCv+0x27c>)
 8000f7a:	4b80      	ldr	r3, [pc, #512]	; (800117c <_Z7InitADCv+0x27c>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7e:	f043 0301 	orr.w	r3, r3, #1
 8000f82:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8000f84:	4a7d      	ldr	r2, [pc, #500]	; (800117c <_Z7InitADCv+0x27c>)
 8000f86:	4b7d      	ldr	r3, [pc, #500]	; (800117c <_Z7InitADCv+0x27c>)
 8000f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8a:	f043 0302 	orr.w	r3, r3, #2
 8000f8e:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8000f90:	4a7a      	ldr	r2, [pc, #488]	; (800117c <_Z7InitADCv+0x27c>)
 8000f92:	4b7a      	ldr	r3, [pc, #488]	; (800117c <_Z7InitADCv+0x27c>)
 8000f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f96:	f043 0304 	orr.w	r3, r3, #4
 8000f9a:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->APB2ENR |= RCC_APB2ENR_ADC2EN;
 8000f9c:	4a77      	ldr	r2, [pc, #476]	; (800117c <_Z7InitADCv+0x27c>)
 8000f9e:	4b77      	ldr	r3, [pc, #476]	; (800117c <_Z7InitADCv+0x27c>)
 8000fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fa2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fa6:	6453      	str	r3, [r2, #68]	; 0x44

	// Enable ADC - PB0: ADC12_IN8; PB1: ADC12_IN9; PA1: ADC123_IN1; PA2: ADC123_IN2; PA3: ADC123_IN3; PC0: ADC123_IN10, PC2: ADC123_IN12, PC4: ADC12_IN14
	GPIOB->MODER |= GPIO_MODER_MODER0;				// Set PB0 to Analog mode (0b11)
 8000fa8:	4a75      	ldr	r2, [pc, #468]	; (8001180 <_Z7InitADCv+0x280>)
 8000faa:	4b75      	ldr	r3, [pc, #468]	; (8001180 <_Z7InitADCv+0x280>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f043 0303 	orr.w	r3, r3, #3
 8000fb2:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= GPIO_MODER_MODER1;				// Set PB1 to Analog mode (0b11)
 8000fb4:	4a72      	ldr	r2, [pc, #456]	; (8001180 <_Z7InitADCv+0x280>)
 8000fb6:	4b72      	ldr	r3, [pc, #456]	; (8001180 <_Z7InitADCv+0x280>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f043 030c 	orr.w	r3, r3, #12
 8000fbe:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER1;				// Set PA1 to Analog mode (0b11)
 8000fc0:	4a70      	ldr	r2, [pc, #448]	; (8001184 <_Z7InitADCv+0x284>)
 8000fc2:	4b70      	ldr	r3, [pc, #448]	; (8001184 <_Z7InitADCv+0x284>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f043 030c 	orr.w	r3, r3, #12
 8000fca:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER2;				// Set PA2 to Analog mode (0b11)
 8000fcc:	4a6d      	ldr	r2, [pc, #436]	; (8001184 <_Z7InitADCv+0x284>)
 8000fce:	4b6d      	ldr	r3, [pc, #436]	; (8001184 <_Z7InitADCv+0x284>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8000fd6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER3;				// Set PA3 to Analog mode (0b11)
 8000fd8:	4a6a      	ldr	r2, [pc, #424]	; (8001184 <_Z7InitADCv+0x284>)
 8000fda:	4b6a      	ldr	r3, [pc, #424]	; (8001184 <_Z7InitADCv+0x284>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000fe2:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= GPIO_MODER_MODER0;				// Set PC0 to Analog mode (0b11)
 8000fe4:	4a68      	ldr	r2, [pc, #416]	; (8001188 <_Z7InitADCv+0x288>)
 8000fe6:	4b68      	ldr	r3, [pc, #416]	; (8001188 <_Z7InitADCv+0x288>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f043 0303 	orr.w	r3, r3, #3
 8000fee:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= GPIO_MODER_MODER2;				// Set PC2 to Analog mode (0b11)
 8000ff0:	4a65      	ldr	r2, [pc, #404]	; (8001188 <_Z7InitADCv+0x288>)
 8000ff2:	4b65      	ldr	r3, [pc, #404]	; (8001188 <_Z7InitADCv+0x288>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8000ffa:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= GPIO_MODER_MODER4;				// Set PC4 to Analog mode (0b11)
 8000ffc:	4a62      	ldr	r2, [pc, #392]	; (8001188 <_Z7InitADCv+0x288>)
 8000ffe:	4b62      	ldr	r3, [pc, #392]	; (8001188 <_Z7InitADCv+0x288>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001006:	6013      	str	r3, [r2, #0]

	ADC2->CR1 |= ADC_CR1_SCAN;						// Activate scan mode
 8001008:	4a60      	ldr	r2, [pc, #384]	; (800118c <_Z7InitADCv+0x28c>)
 800100a:	4b60      	ldr	r3, [pc, #384]	; (800118c <_Z7InitADCv+0x28c>)
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001012:	6053      	str	r3, [r2, #4]
	ADC2->SQR1 = (ADC_BUFFER_LENGTH - 1) << 20;		// Number of conversions in sequence
 8001014:	4b5d      	ldr	r3, [pc, #372]	; (800118c <_Z7InitADCv+0x28c>)
 8001016:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 800101a:	62da      	str	r2, [r3, #44]	; 0x2c
	ADC2->SQR3 |= 8 << 0;							// Set ADC12_IN8   to 1st conversion in sequence
 800101c:	4a5b      	ldr	r2, [pc, #364]	; (800118c <_Z7InitADCv+0x28c>)
 800101e:	4b5b      	ldr	r3, [pc, #364]	; (800118c <_Z7InitADCv+0x28c>)
 8001020:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001022:	f043 0308 	orr.w	r3, r3, #8
 8001026:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->SQR3 |= 9 << 5;							// Set ADC12_IN9   to 2nd conversion in sequence
 8001028:	4a58      	ldr	r2, [pc, #352]	; (800118c <_Z7InitADCv+0x28c>)
 800102a:	4b58      	ldr	r3, [pc, #352]	; (800118c <_Z7InitADCv+0x28c>)
 800102c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800102e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8001032:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->SQR3 |= 1 << 10;							// Set ADC123_IN1  to 3rd conversion in sequence
 8001034:	4a55      	ldr	r2, [pc, #340]	; (800118c <_Z7InitADCv+0x28c>)
 8001036:	4b55      	ldr	r3, [pc, #340]	; (800118c <_Z7InitADCv+0x28c>)
 8001038:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800103a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800103e:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->SQR3 |= 2 << 15;							// Set ADC123_IN2  to 4th conversion in sequence
 8001040:	4a52      	ldr	r2, [pc, #328]	; (800118c <_Z7InitADCv+0x28c>)
 8001042:	4b52      	ldr	r3, [pc, #328]	; (800118c <_Z7InitADCv+0x28c>)
 8001044:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001046:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800104a:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->SQR3 |= 3 << 20;							// Set ADC123_IN3  to 5th conversion in sequence
 800104c:	4a4f      	ldr	r2, [pc, #316]	; (800118c <_Z7InitADCv+0x28c>)
 800104e:	4b4f      	ldr	r3, [pc, #316]	; (800118c <_Z7InitADCv+0x28c>)
 8001050:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001052:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8001056:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->SQR3 |= 10 << 25;							// Set ADC123_IN10 to 6th conversion in sequence
 8001058:	4a4c      	ldr	r2, [pc, #304]	; (800118c <_Z7InitADCv+0x28c>)
 800105a:	4b4c      	ldr	r3, [pc, #304]	; (800118c <_Z7InitADCv+0x28c>)
 800105c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800105e:	f043 53a0 	orr.w	r3, r3, #335544320	; 0x14000000
 8001062:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->SQR2 |= 12 << 0;							// Set ADC123_IN12 to 7th conversion in sequence
 8001064:	4a49      	ldr	r2, [pc, #292]	; (800118c <_Z7InitADCv+0x28c>)
 8001066:	4b49      	ldr	r3, [pc, #292]	; (800118c <_Z7InitADCv+0x28c>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106a:	f043 030c 	orr.w	r3, r3, #12
 800106e:	6313      	str	r3, [r2, #48]	; 0x30
	ADC2->SQR2 |= 14 << 5;							// Set ADC123_IN14 to 8th conversion in sequence
 8001070:	4a46      	ldr	r2, [pc, #280]	; (800118c <_Z7InitADCv+0x28c>)
 8001072:	4b46      	ldr	r3, [pc, #280]	; (800118c <_Z7InitADCv+0x28c>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001076:	f443 73e0 	orr.w	r3, r3, #448	; 0x1c0
 800107a:	6313      	str	r3, [r2, #48]	; 0x30

	//	Set to 56 cycles (0b11) sampling speed (SMPR2 Left shift speed 3 x ADC_INx up to input 9; use SMPR1 from 0 for ADC_IN10+)
	ADC2->SMPR2 |= 0b11 << 24;						// Set speed of IN8
 800107c:	4a43      	ldr	r2, [pc, #268]	; (800118c <_Z7InitADCv+0x28c>)
 800107e:	4b43      	ldr	r3, [pc, #268]	; (800118c <_Z7InitADCv+0x28c>)
 8001080:	691b      	ldr	r3, [r3, #16]
 8001082:	f043 7340 	orr.w	r3, r3, #50331648	; 0x3000000
 8001086:	6113      	str	r3, [r2, #16]
	ADC2->SMPR2 |= 0b11 << 27;						// Set speed of IN9
 8001088:	4a40      	ldr	r2, [pc, #256]	; (800118c <_Z7InitADCv+0x28c>)
 800108a:	4b40      	ldr	r3, [pc, #256]	; (800118c <_Z7InitADCv+0x28c>)
 800108c:	691b      	ldr	r3, [r3, #16]
 800108e:	f043 53c0 	orr.w	r3, r3, #402653184	; 0x18000000
 8001092:	6113      	str	r3, [r2, #16]
	ADC2->SMPR2 |= 0b11 << 3;						// Set speed of IN1
 8001094:	4a3d      	ldr	r2, [pc, #244]	; (800118c <_Z7InitADCv+0x28c>)
 8001096:	4b3d      	ldr	r3, [pc, #244]	; (800118c <_Z7InitADCv+0x28c>)
 8001098:	691b      	ldr	r3, [r3, #16]
 800109a:	f043 0318 	orr.w	r3, r3, #24
 800109e:	6113      	str	r3, [r2, #16]
	ADC2->SMPR2 |= 0b11 << 6;						// Set speed of IN2
 80010a0:	4a3a      	ldr	r2, [pc, #232]	; (800118c <_Z7InitADCv+0x28c>)
 80010a2:	4b3a      	ldr	r3, [pc, #232]	; (800118c <_Z7InitADCv+0x28c>)
 80010a4:	691b      	ldr	r3, [r3, #16]
 80010a6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80010aa:	6113      	str	r3, [r2, #16]
	ADC2->SMPR2 |= 0b11 << 9;						// Set speed of IN3
 80010ac:	4a37      	ldr	r2, [pc, #220]	; (800118c <_Z7InitADCv+0x28c>)
 80010ae:	4b37      	ldr	r3, [pc, #220]	; (800118c <_Z7InitADCv+0x28c>)
 80010b0:	691b      	ldr	r3, [r3, #16]
 80010b2:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80010b6:	6113      	str	r3, [r2, #16]
	ADC2->SMPR1 |= 0b11 << 0;						// Set speed of IN10
 80010b8:	4a34      	ldr	r2, [pc, #208]	; (800118c <_Z7InitADCv+0x28c>)
 80010ba:	4b34      	ldr	r3, [pc, #208]	; (800118c <_Z7InitADCv+0x28c>)
 80010bc:	68db      	ldr	r3, [r3, #12]
 80010be:	f043 0303 	orr.w	r3, r3, #3
 80010c2:	60d3      	str	r3, [r2, #12]
	ADC2->SMPR1 |= 0b11 << 6;						// Set speed of IN12
 80010c4:	4a31      	ldr	r2, [pc, #196]	; (800118c <_Z7InitADCv+0x28c>)
 80010c6:	4b31      	ldr	r3, [pc, #196]	; (800118c <_Z7InitADCv+0x28c>)
 80010c8:	68db      	ldr	r3, [r3, #12]
 80010ca:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80010ce:	60d3      	str	r3, [r2, #12]
	ADC2->SMPR1 |= 0b11 << 12;						// Set speed of IN14
 80010d0:	4a2e      	ldr	r2, [pc, #184]	; (800118c <_Z7InitADCv+0x28c>)
 80010d2:	4b2e      	ldr	r3, [pc, #184]	; (800118c <_Z7InitADCv+0x28c>)
 80010d4:	68db      	ldr	r3, [r3, #12]
 80010d6:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80010da:	60d3      	str	r3, [r2, #12]

	ADC2->CR2 |= ADC_CR2_EOCS;						// Trigger interrupt on end of each individual conversion
 80010dc:	4a2b      	ldr	r2, [pc, #172]	; (800118c <_Z7InitADCv+0x28c>)
 80010de:	4b2b      	ldr	r3, [pc, #172]	; (800118c <_Z7InitADCv+0x28c>)
 80010e0:	689b      	ldr	r3, [r3, #8]
 80010e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010e6:	6093      	str	r3, [r2, #8]
	ADC2->CR2 |= ADC_CR2_EXTEN_0;					// ADC hardware trigger 00: Trigger detection disabled; 01: Trigger detection on the rising edge; 10: Trigger detection on the falling edge; 11: Trigger detection on both the rising and falling edges
 80010e8:	4a28      	ldr	r2, [pc, #160]	; (800118c <_Z7InitADCv+0x28c>)
 80010ea:	4b28      	ldr	r3, [pc, #160]	; (800118c <_Z7InitADCv+0x28c>)
 80010ec:	689b      	ldr	r3, [r3, #8]
 80010ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010f2:	6093      	str	r3, [r2, #8]
	ADC2->CR2 |= ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_2;	// ADC External trigger: 0110 = TIM2_TRGO event
 80010f4:	4a25      	ldr	r2, [pc, #148]	; (800118c <_Z7InitADCv+0x28c>)
 80010f6:	4b25      	ldr	r3, [pc, #148]	; (800118c <_Z7InitADCv+0x28c>)
 80010f8:	689b      	ldr	r3, [r3, #8]
 80010fa:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 80010fe:	6093      	str	r3, [r2, #8]

	// Enable DMA - DMA2, Channel 1, Stream 2  = ADC2 (Manual p207)
	ADC2->CR2 |= ADC_CR2_DMA;						// Enable DMA Mode on ADC2
 8001100:	4a22      	ldr	r2, [pc, #136]	; (800118c <_Z7InitADCv+0x28c>)
 8001102:	4b22      	ldr	r3, [pc, #136]	; (800118c <_Z7InitADCv+0x28c>)
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800110a:	6093      	str	r3, [r2, #8]
	ADC2->CR2 |= ADC_CR2_DDS;						// DMA requests are issued as long as data are converted and DMA=1
 800110c:	4a1f      	ldr	r2, [pc, #124]	; (800118c <_Z7InitADCv+0x28c>)
 800110e:	4b1f      	ldr	r3, [pc, #124]	; (800118c <_Z7InitADCv+0x28c>)
 8001110:	689b      	ldr	r3, [r3, #8]
 8001112:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001116:	6093      	str	r3, [r2, #8]
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 8001118:	4a18      	ldr	r2, [pc, #96]	; (800117c <_Z7InitADCv+0x27c>)
 800111a:	4b18      	ldr	r3, [pc, #96]	; (800117c <_Z7InitADCv+0x27c>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001122:	6313      	str	r3, [r2, #48]	; 0x30

	DMA2_Stream2->CR &= ~DMA_SxCR_DIR;				// 00 = Peripheral-to-memory
 8001124:	4a1a      	ldr	r2, [pc, #104]	; (8001190 <_Z7InitADCv+0x290>)
 8001126:	4b1a      	ldr	r3, [pc, #104]	; (8001190 <_Z7InitADCv+0x290>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800112e:	6013      	str	r3, [r2, #0]
	DMA2_Stream2->CR |= DMA_SxCR_PL_1;				// Priority: 00 = low; 01 = Medium; 10 = High; 11 = Very High
 8001130:	4a17      	ldr	r2, [pc, #92]	; (8001190 <_Z7InitADCv+0x290>)
 8001132:	4b17      	ldr	r3, [pc, #92]	; (8001190 <_Z7InitADCv+0x290>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800113a:	6013      	str	r3, [r2, #0]
	DMA2_Stream2->CR |= DMA_SxCR_PSIZE_0;			// Peripheral size: 8 bit; 01 = 16 bit; 10 = 32 bit
 800113c:	4a14      	ldr	r2, [pc, #80]	; (8001190 <_Z7InitADCv+0x290>)
 800113e:	4b14      	ldr	r3, [pc, #80]	; (8001190 <_Z7InitADCv+0x290>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001146:	6013      	str	r3, [r2, #0]
	DMA2_Stream2->CR |= DMA_SxCR_MSIZE_0;			// Memory size: 8 bit; 01 = 16 bit; 10 = 32 bit
 8001148:	4a11      	ldr	r2, [pc, #68]	; (8001190 <_Z7InitADCv+0x290>)
 800114a:	4b11      	ldr	r3, [pc, #68]	; (8001190 <_Z7InitADCv+0x290>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001152:	6013      	str	r3, [r2, #0]
	DMA2_Stream2->CR &= ~DMA_SxCR_PINC;				// Peripheral not in increment mode
 8001154:	4a0e      	ldr	r2, [pc, #56]	; (8001190 <_Z7InitADCv+0x290>)
 8001156:	4b0e      	ldr	r3, [pc, #56]	; (8001190 <_Z7InitADCv+0x290>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800115e:	6013      	str	r3, [r2, #0]
	DMA2_Stream2->CR |= DMA_SxCR_MINC;				// Memory in increment mode
 8001160:	4a0b      	ldr	r2, [pc, #44]	; (8001190 <_Z7InitADCv+0x290>)
 8001162:	4b0b      	ldr	r3, [pc, #44]	; (8001190 <_Z7InitADCv+0x290>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800116a:	6013      	str	r3, [r2, #0]
	DMA2_Stream2->CR |= DMA_SxCR_CIRC;				// circular mode to keep refilling buffer
 800116c:	4a08      	ldr	r2, [pc, #32]	; (8001190 <_Z7InitADCv+0x290>)
 800116e:	4b08      	ldr	r3, [pc, #32]	; (8001190 <_Z7InitADCv+0x290>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001176:	6013      	str	r3, [r2, #0]
 8001178:	e00c      	b.n	8001194 <_Z7InitADCv+0x294>
 800117a:	bf00      	nop
 800117c:	40023800 	.word	0x40023800
 8001180:	40020400 	.word	0x40020400
 8001184:	40020000 	.word	0x40020000
 8001188:	40020800 	.word	0x40020800
 800118c:	40012100 	.word	0x40012100
 8001190:	40026440 	.word	0x40026440
	DMA2_Stream2->CR &= ~DMA_SxCR_DIR;				// data transfer direction: 00: peripheral-to-memory; 01: memory-to-peripheral; 10: memory-to-memory
 8001194:	4a14      	ldr	r2, [pc, #80]	; (80011e8 <_Z7InitADCv+0x2e8>)
 8001196:	4b14      	ldr	r3, [pc, #80]	; (80011e8 <_Z7InitADCv+0x2e8>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800119e:	6013      	str	r3, [r2, #0]

	DMA2_Stream2->NDTR |= ADC_BUFFER_LENGTH;		// Number of data items to transfer (ie size of ADC buffer)
 80011a0:	4a11      	ldr	r2, [pc, #68]	; (80011e8 <_Z7InitADCv+0x2e8>)
 80011a2:	4b11      	ldr	r3, [pc, #68]	; (80011e8 <_Z7InitADCv+0x2e8>)
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	f043 0308 	orr.w	r3, r3, #8
 80011aa:	6053      	str	r3, [r2, #4]
	DMA2_Stream2->PAR = (uint32_t)(&(ADC2->DR));	// Configure the peripheral data register address
 80011ac:	4b0e      	ldr	r3, [pc, #56]	; (80011e8 <_Z7InitADCv+0x2e8>)
 80011ae:	4a0f      	ldr	r2, [pc, #60]	; (80011ec <_Z7InitADCv+0x2ec>)
 80011b0:	609a      	str	r2, [r3, #8]
	DMA2_Stream2->M0AR = (uint32_t)(ADC_array);		// Configure the memory address (note that M1AR is used for double-buffer mode)
 80011b2:	4b0d      	ldr	r3, [pc, #52]	; (80011e8 <_Z7InitADCv+0x2e8>)
 80011b4:	4a0e      	ldr	r2, [pc, #56]	; (80011f0 <_Z7InitADCv+0x2f0>)
 80011b6:	60da      	str	r2, [r3, #12]
	DMA2_Stream2->CR |= DMA_SxCR_CHSEL_0;			// channel select to 1 for ADC2
 80011b8:	4a0b      	ldr	r2, [pc, #44]	; (80011e8 <_Z7InitADCv+0x2e8>)
 80011ba:	4b0b      	ldr	r3, [pc, #44]	; (80011e8 <_Z7InitADCv+0x2e8>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80011c2:	6013      	str	r3, [r2, #0]

	DMA2_Stream2->CR |= DMA_SxCR_EN;				// Enable DMA2
 80011c4:	4a08      	ldr	r2, [pc, #32]	; (80011e8 <_Z7InitADCv+0x2e8>)
 80011c6:	4b08      	ldr	r3, [pc, #32]	; (80011e8 <_Z7InitADCv+0x2e8>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f043 0301 	orr.w	r3, r3, #1
 80011ce:	6013      	str	r3, [r2, #0]
	ADC2->CR2 |= ADC_CR2_ADON;						// Activate ADC
 80011d0:	4a08      	ldr	r2, [pc, #32]	; (80011f4 <_Z7InitADCv+0x2f4>)
 80011d2:	4b08      	ldr	r3, [pc, #32]	; (80011f4 <_Z7InitADCv+0x2f4>)
 80011d4:	689b      	ldr	r3, [r3, #8]
 80011d6:	f043 0301 	orr.w	r3, r3, #1
 80011da:	6093      	str	r3, [r2, #8]

	DMA2_Stream0->CR |= DMA_SxCR_EN;				// Enable DMA2
	ADC1->CR2 |= ADC_CR2_ADON;						// Activate ADC*/


}
 80011dc:	bf00      	nop
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	40026440 	.word	0x40026440
 80011ec:	4001214c 	.word	0x4001214c
 80011f0:	200000b8 	.word	0x200000b8
 80011f4:	40012100 	.word	0x40012100

080011f8 <_ZSt3powff>:
  using ::pow;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  pow(float __x, float __y)
  { return __builtin_powf(__x, __y); }
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	ed87 0a01 	vstr	s0, [r7, #4]
 8001202:	edc7 0a00 	vstr	s1, [r7]
 8001206:	edd7 0a00 	vldr	s1, [r7]
 800120a:	ed97 0a01 	vldr	s0, [r7, #4]
 800120e:	f000 fe5f 	bl	8001ed0 <powf>
 8001212:	eef0 7a40 	vmov.f32	s15, s0
 8001216:	eeb0 0a67 	vmov.f32	s0, s15
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}

08001220 <TIM3_IRQHandler>:
uint8_t NoOfLUTs = sizeof(LUTArray) / sizeof(LUTArray[0]);

//	Use extern C to allow linker to find ISR
extern "C"
{
	void TIM3_IRQHandler(void) {
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
		// Send next samples to DAC
		if (TIM3->SR & TIM_SR_UIF) 						// if UIF flag is set
 8001224:	4b18      	ldr	r3, [pc, #96]	; (8001288 <TIM3_IRQHandler+0x68>)
 8001226:	8a1b      	ldrh	r3, [r3, #16]
 8001228:	b29b      	uxth	r3, r3
 800122a:	f003 0301 	and.w	r3, r3, #1
 800122e:	2b00      	cmp	r3, #0
 8001230:	bf14      	ite	ne
 8001232:	2301      	movne	r3, #1
 8001234:	2300      	moveq	r3, #0
 8001236:	b2db      	uxtb	r3, r3
 8001238:	2b00      	cmp	r3, #0
 800123a:	d01f      	beq.n	800127c <TIM3_IRQHandler+0x5c>
		{
			TIM3->SR &= ~TIM_SR_UIF;					// clear UIF flag
 800123c:	4a12      	ldr	r2, [pc, #72]	; (8001288 <TIM3_IRQHandler+0x68>)
 800123e:	4b12      	ldr	r3, [pc, #72]	; (8001288 <TIM3_IRQHandler+0x68>)
 8001240:	8a1b      	ldrh	r3, [r3, #16]
 8001242:	b29b      	uxth	r3, r3
 8001244:	f023 0301 	bic.w	r3, r3, #1
 8001248:	b29b      	uxth	r3, r3
 800124a:	8213      	strh	r3, [r2, #16]
			DAC->SWTRIGR |= DAC_SWTRIGR_SWTRIG1;		// Tell the DAC to output the next value
 800124c:	4a0f      	ldr	r2, [pc, #60]	; (800128c <TIM3_IRQHandler+0x6c>)
 800124e:	4b0f      	ldr	r3, [pc, #60]	; (800128c <TIM3_IRQHandler+0x6c>)
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	f043 0301 	orr.w	r3, r3, #1
 8001256:	6053      	str	r3, [r2, #4]
			DAC->SWTRIGR |= DAC_SWTRIGR_SWTRIG2;		// Tell the DAC to output the next value
 8001258:	4a0c      	ldr	r2, [pc, #48]	; (800128c <TIM3_IRQHandler+0x6c>)
 800125a:	4b0c      	ldr	r3, [pc, #48]	; (800128c <TIM3_IRQHandler+0x6c>)
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	f043 0302 	orr.w	r3, r3, #2
 8001262:	6053      	str	r3, [r2, #4]

			if (DacRead == 1)							// If the buffer has not been refilled increment overrun warning
 8001264:	4b0a      	ldr	r3, [pc, #40]	; (8001290 <TIM3_IRQHandler+0x70>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d004      	beq.n	8001276 <TIM3_IRQHandler+0x56>
				overrun++;
 800126c:	4b09      	ldr	r3, [pc, #36]	; (8001294 <TIM3_IRQHandler+0x74>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	3301      	adds	r3, #1
 8001272:	4a08      	ldr	r2, [pc, #32]	; (8001294 <TIM3_IRQHandler+0x74>)
 8001274:	6013      	str	r3, [r2, #0]

			DacRead = 1;
 8001276:	4b06      	ldr	r3, [pc, #24]	; (8001290 <TIM3_IRQHandler+0x70>)
 8001278:	2201      	movs	r2, #1
 800127a:	701a      	strb	r2, [r3, #0]
		}
	}
 800127c:	bf00      	nop
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	40000400 	.word	0x40000400
 800128c:	40007400 	.word	0x40007400
 8001290:	200000c9 	.word	0x200000c9
 8001294:	200000e4 	.word	0x200000e4

08001298 <EXTI15_10_IRQHandler>:

	void EXTI15_10_IRQHandler(void) {
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
		// Read PB12 and PB13 for octave up and down switch
		if (GPIOB->IDR & GPIO_IDR_IDR_12)
 800129c:	4b15      	ldr	r3, [pc, #84]	; (80012f4 <EXTI15_10_IRQHandler+0x5c>)
 800129e:	691b      	ldr	r3, [r3, #16]
 80012a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	bf14      	ite	ne
 80012a8:	2301      	movne	r3, #1
 80012aa:	2300      	moveq	r3, #0
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d003      	beq.n	80012ba <EXTI15_10_IRQHandler+0x22>
			RelPitch = OCTAVEUP;
 80012b2:	4b11      	ldr	r3, [pc, #68]	; (80012f8 <EXTI15_10_IRQHandler+0x60>)
 80012b4:	2202      	movs	r2, #2
 80012b6:	701a      	strb	r2, [r3, #0]
 80012b8:	e011      	b.n	80012de <EXTI15_10_IRQHandler+0x46>
		else if (GPIOB->IDR & GPIO_IDR_IDR_13)
 80012ba:	4b0e      	ldr	r3, [pc, #56]	; (80012f4 <EXTI15_10_IRQHandler+0x5c>)
 80012bc:	691b      	ldr	r3, [r3, #16]
 80012be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	bf14      	ite	ne
 80012c6:	2301      	movne	r3, #1
 80012c8:	2300      	moveq	r3, #0
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d003      	beq.n	80012d8 <EXTI15_10_IRQHandler+0x40>
			RelPitch = OCTAVEDOWN;
 80012d0:	4b09      	ldr	r3, [pc, #36]	; (80012f8 <EXTI15_10_IRQHandler+0x60>)
 80012d2:	2201      	movs	r2, #1
 80012d4:	701a      	strb	r2, [r3, #0]
 80012d6:	e002      	b.n	80012de <EXTI15_10_IRQHandler+0x46>
		else
			RelPitch = NONE;
 80012d8:	4b07      	ldr	r3, [pc, #28]	; (80012f8 <EXTI15_10_IRQHandler+0x60>)
 80012da:	2200      	movs	r2, #0
 80012dc:	701a      	strb	r2, [r3, #0]
		EXTI->PR |= EXTI_PR_PR13 | EXTI_PR_PR12;		// Clear interrupt pending
 80012de:	4a07      	ldr	r2, [pc, #28]	; (80012fc <EXTI15_10_IRQHandler+0x64>)
 80012e0:	4b06      	ldr	r3, [pc, #24]	; (80012fc <EXTI15_10_IRQHandler+0x64>)
 80012e2:	695b      	ldr	r3, [r3, #20]
 80012e4:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80012e8:	6153      	str	r3, [r2, #20]
	}
 80012ea:	bf00      	nop
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr
 80012f4:	40020400 	.word	0x40020400
 80012f8:	200000c8 	.word	0x200000c8
 80012fc:	40013c00 	.word	0x40013c00

08001300 <_Z11InterpolatePfRf>:
}


//	Interpolate between two positions (derived from a float and its rounded value) in a LUT
float Interpolate(float* LUT, float& LUTPosition)
{
 8001300:	b480      	push	{r7}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	6039      	str	r1, [r7, #0]
	float s1 = LUT[(int) LUTPosition];
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	edd3 7a00 	vldr	s15, [r3]
 8001310:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001314:	ee17 3a90 	vmov	r3, s15
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	4413      	add	r3, r2
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	60fb      	str	r3, [r7, #12]
	float s2 = LUT[((int) LUTPosition + 1) % LUTSIZE];
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	edd3 7a00 	vldr	s15, [r3]
 8001328:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800132c:	ee17 3a90 	vmov	r3, s15
 8001330:	3301      	adds	r3, #1
 8001332:	425a      	negs	r2, r3
 8001334:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001338:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800133c:	bf58      	it	pl
 800133e:	4253      	negpl	r3, r2
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	4413      	add	r3, r2
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	60bb      	str	r3, [r7, #8]
	return s1 + ((s2 - s1) * (LUTPosition - (int)LUTPosition));
 800134a:	ed97 7a02 	vldr	s14, [r7, #8]
 800134e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001352:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	edd3 6a00 	vldr	s13, [r3]
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	edd3 7a00 	vldr	s15, [r3]
 8001362:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001366:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800136a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800136e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001372:	edd7 7a03 	vldr	s15, [r7, #12]
 8001376:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800137a:	eeb0 0a67 	vmov.f32	s0, s15
 800137e:	3714      	adds	r7, #20
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr

08001388 <_Z12GetPhaseDistPKffff>:

// Generate a phase distorted sine wave - pass LUT containing PD offsets, LUT position as a fraction of the wave cycle and a scaling factor
float GetPhaseDist(const float* PdLUT, const float LUTPosition, const float scale = 1, const float offset = 0){
 8001388:	b580      	push	{r7, lr}
 800138a:	b086      	sub	sp, #24
 800138c:	af00      	add	r7, sp, #0
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	ed87 0a02 	vstr	s0, [r7, #8]
 8001394:	edc7 0a01 	vstr	s1, [r7, #4]
 8001398:	ed87 1a00 	vstr	s2, [r7]
	PhaseDist = PdLUT[(int)(LUTPosition * LUTSIZE)] * LUTSIZE * scale;
 800139c:	edd7 7a02 	vldr	s15, [r7, #8]
 80013a0:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8001454 <_Z12GetPhaseDistPKffff+0xcc>
 80013a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013ac:	ee17 3a90 	vmov	r3, s15
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	68fa      	ldr	r2, [r7, #12]
 80013b4:	4413      	add	r3, r2
 80013b6:	edd3 7a00 	vldr	s15, [r3]
 80013ba:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8001454 <_Z12GetPhaseDistPKffff+0xcc>
 80013be:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80013c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013ca:	4b23      	ldr	r3, [pc, #140]	; (8001458 <_Z12GetPhaseDistPKffff+0xd0>)
 80013cc:	edc3 7a00 	vstr	s15, [r3]

	// Add main wave position to phase distortion position and ensure in bounds
	float Pos = ((LUTPosition + offset) * LUTSIZE) + PhaseDist;
 80013d0:	ed97 7a02 	vldr	s14, [r7, #8]
 80013d4:	edd7 7a00 	vldr	s15, [r7]
 80013d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013dc:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001454 <_Z12GetPhaseDistPKffff+0xcc>
 80013e0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013e4:	4b1c      	ldr	r3, [pc, #112]	; (8001458 <_Z12GetPhaseDistPKffff+0xd0>)
 80013e6:	edd3 7a00 	vldr	s15, [r3]
 80013ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013ee:	edc7 7a05 	vstr	s15, [r7, #20]
	while (Pos > LUTSIZE)
 80013f2:	edd7 7a05 	vldr	s15, [r7, #20]
 80013f6:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8001454 <_Z12GetPhaseDistPKffff+0xcc>
 80013fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001402:	dc00      	bgt.n	8001406 <_Z12GetPhaseDistPKffff+0x7e>
 8001404:	e008      	b.n	8001418 <_Z12GetPhaseDistPKffff+0x90>
		Pos -= LUTSIZE;
 8001406:	edd7 7a05 	vldr	s15, [r7, #20]
 800140a:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001454 <_Z12GetPhaseDistPKffff+0xcc>
 800140e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001412:	edc7 7a05 	vstr	s15, [r7, #20]
	while (Pos > LUTSIZE)
 8001416:	e7ec      	b.n	80013f2 <_Z12GetPhaseDistPKffff+0x6a>
	while (Pos < 0)
 8001418:	edd7 7a05 	vldr	s15, [r7, #20]
 800141c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001420:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001424:	d508      	bpl.n	8001438 <_Z12GetPhaseDistPKffff+0xb0>
		Pos =  LUTSIZE + Pos;
 8001426:	edd7 7a05 	vldr	s15, [r7, #20]
 800142a:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001454 <_Z12GetPhaseDistPKffff+0xcc>
 800142e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001432:	edc7 7a05 	vstr	s15, [r7, #20]
	while (Pos < 0)
 8001436:	e7ef      	b.n	8001418 <_Z12GetPhaseDistPKffff+0x90>

	return Interpolate(SineLUT, Pos); 	//	interpolate samples
 8001438:	f107 0314 	add.w	r3, r7, #20
 800143c:	4619      	mov	r1, r3
 800143e:	4807      	ldr	r0, [pc, #28]	; (800145c <_Z12GetPhaseDistPKffff+0xd4>)
 8001440:	f7ff ff5e 	bl	8001300 <_Z11InterpolatePfRf>
 8001444:	eef0 7a40 	vmov.f32	s15, s0
}
 8001448:	eeb0 0a67 	vmov.f32	s0, s15
 800144c:	3718      	adds	r7, #24
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	44800000 	.word	0x44800000
 8001458:	200000d0 	.word	0x200000d0
 800145c:	200000f8 	.word	0x200000f8

08001460 <_Z17GetBlendPhaseDistfffRKf>:

// Generate a phase distorted sine wave - pass LUT containing PD offsets, LUT position as a fraction of the wave cycle and a scaling factor
float GetBlendPhaseDist(const float PDBlend, const float LUTPosition, const float scale, const float& offset){
 8001460:	b580      	push	{r7, lr}
 8001462:	b08c      	sub	sp, #48	; 0x30
 8001464:	af00      	add	r7, sp, #0
 8001466:	ed87 0a05 	vstr	s0, [r7, #20]
 800146a:	edc7 0a04 	vstr	s1, [r7, #16]
 800146e:	ed87 1a03 	vstr	s2, [r7, #12]
 8001472:	60b8      	str	r0, [r7, #8]
	// get the two PD LUTs that will be blended
	const float* PdLUTBlendA = LUTArray[(uint8_t)PDBlend];
 8001474:	edd7 7a05 	vldr	s15, [r7, #20]
 8001478:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800147c:	edc7 7a01 	vstr	s15, [r7, #4]
 8001480:	793b      	ldrb	r3, [r7, #4]
 8001482:	b2db      	uxtb	r3, r3
 8001484:	461a      	mov	r2, r3
 8001486:	4b5c      	ldr	r3, [pc, #368]	; (80015f8 <_Z17GetBlendPhaseDistfffRKf+0x198>)
 8001488:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800148c:	62fb      	str	r3, [r7, #44]	; 0x2c
	const float* PdLUTBlendB = LUTArray[(uint8_t)(PDBlend + 1) % NoOfLUTs];
 800148e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001492:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001496:	ee77 7a87 	vadd.f32	s15, s15, s14
 800149a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800149e:	edc7 7a01 	vstr	s15, [r7, #4]
 80014a2:	793b      	ldrb	r3, [r7, #4]
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	4a55      	ldr	r2, [pc, #340]	; (80015fc <_Z17GetBlendPhaseDistfffRKf+0x19c>)
 80014a8:	7812      	ldrb	r2, [r2, #0]
 80014aa:	fbb3 f1f2 	udiv	r1, r3, r2
 80014ae:	fb02 f201 	mul.w	r2, r2, r1
 80014b2:	1a9b      	subs	r3, r3, r2
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	461a      	mov	r2, r3
 80014b8:	4b4f      	ldr	r3, [pc, #316]	; (80015f8 <_Z17GetBlendPhaseDistfffRKf+0x198>)
 80014ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014be:	62bb      	str	r3, [r7, #40]	; 0x28

	// Get the values from each LUT for the sample position
	float PhaseDistA = PdLUTBlendA[(int)(LUTPosition * LUTSIZE)] * LUTSIZE * scale;
 80014c0:	edd7 7a04 	vldr	s15, [r7, #16]
 80014c4:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8001600 <_Z17GetBlendPhaseDistfffRKf+0x1a0>
 80014c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014d0:	ee17 3a90 	vmov	r3, s15
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80014d8:	4413      	add	r3, r2
 80014da:	edd3 7a00 	vldr	s15, [r3]
 80014de:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8001600 <_Z17GetBlendPhaseDistfffRKf+0x1a0>
 80014e2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80014ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014ee:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	float PhaseDistB = PdLUTBlendB[(int)(LUTPosition * LUTSIZE)] * LUTSIZE * scale;
 80014f2:	edd7 7a04 	vldr	s15, [r7, #16]
 80014f6:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8001600 <_Z17GetBlendPhaseDistfffRKf+0x1a0>
 80014fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001502:	ee17 3a90 	vmov	r3, s15
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800150a:	4413      	add	r3, r2
 800150c:	edd3 7a00 	vldr	s15, [r3]
 8001510:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8001600 <_Z17GetBlendPhaseDistfffRKf+0x1a0>
 8001514:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001518:	edd7 7a03 	vldr	s15, [r7, #12]
 800151c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001520:	edc7 7a08 	vstr	s15, [r7, #32]

	// Get the weighted blend of the two PD amounts
	float blend = PDBlend - (uint8_t)PDBlend;
 8001524:	edd7 7a05 	vldr	s15, [r7, #20]
 8001528:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800152c:	edc7 7a01 	vstr	s15, [r7, #4]
 8001530:	793b      	ldrb	r3, [r7, #4]
 8001532:	b2db      	uxtb	r3, r3
 8001534:	ee07 3a90 	vmov	s15, r3
 8001538:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800153c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001540:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001544:	edc7 7a07 	vstr	s15, [r7, #28]
	PhaseDist = ((1 - blend) * PhaseDistA) + (blend * PhaseDistB);
 8001548:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800154c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001550:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001554:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001558:	ee27 7a27 	vmul.f32	s14, s14, s15
 800155c:	edd7 6a07 	vldr	s13, [r7, #28]
 8001560:	edd7 7a08 	vldr	s15, [r7, #32]
 8001564:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001568:	ee77 7a27 	vadd.f32	s15, s14, s15
 800156c:	4b25      	ldr	r3, [pc, #148]	; (8001604 <_Z17GetBlendPhaseDistfffRKf+0x1a4>)
 800156e:	edc3 7a00 	vstr	s15, [r3]

	// Add main wave position to phase distortion position and ensure in bounds
	float Pos = ((LUTPosition + offset) * LUTSIZE) + PhaseDist;
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	ed93 7a00 	vldr	s14, [r3]
 8001578:	edd7 7a04 	vldr	s15, [r7, #16]
 800157c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001580:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8001600 <_Z17GetBlendPhaseDistfffRKf+0x1a0>
 8001584:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001588:	4b1e      	ldr	r3, [pc, #120]	; (8001604 <_Z17GetBlendPhaseDistfffRKf+0x1a4>)
 800158a:	edd3 7a00 	vldr	s15, [r3]
 800158e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001592:	edc7 7a06 	vstr	s15, [r7, #24]
	while (Pos > LUTSIZE)
 8001596:	edd7 7a06 	vldr	s15, [r7, #24]
 800159a:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001600 <_Z17GetBlendPhaseDistfffRKf+0x1a0>
 800159e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a6:	dc00      	bgt.n	80015aa <_Z17GetBlendPhaseDistfffRKf+0x14a>
 80015a8:	e008      	b.n	80015bc <_Z17GetBlendPhaseDistfffRKf+0x15c>
		Pos -= LUTSIZE;
 80015aa:	edd7 7a06 	vldr	s15, [r7, #24]
 80015ae:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001600 <_Z17GetBlendPhaseDistfffRKf+0x1a0>
 80015b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80015b6:	edc7 7a06 	vstr	s15, [r7, #24]
	while (Pos > LUTSIZE)
 80015ba:	e7ec      	b.n	8001596 <_Z17GetBlendPhaseDistfffRKf+0x136>
	while (Pos < 0)
 80015bc:	edd7 7a06 	vldr	s15, [r7, #24]
 80015c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c8:	d508      	bpl.n	80015dc <_Z17GetBlendPhaseDistfffRKf+0x17c>
		Pos =  LUTSIZE + Pos;
 80015ca:	edd7 7a06 	vldr	s15, [r7, #24]
 80015ce:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8001600 <_Z17GetBlendPhaseDistfffRKf+0x1a0>
 80015d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80015d6:	edc7 7a06 	vstr	s15, [r7, #24]
	while (Pos < 0)
 80015da:	e7ef      	b.n	80015bc <_Z17GetBlendPhaseDistfffRKf+0x15c>

	return Interpolate(SineLUT, Pos); 	//	interpolate samples
 80015dc:	f107 0318 	add.w	r3, r7, #24
 80015e0:	4619      	mov	r1, r3
 80015e2:	4809      	ldr	r0, [pc, #36]	; (8001608 <_Z17GetBlendPhaseDistfffRKf+0x1a8>)
 80015e4:	f7ff fe8c 	bl	8001300 <_Z11InterpolatePfRf>
 80015e8:	eef0 7a40 	vmov.f32	s15, s0
}
 80015ec:	eeb0 0a67 	vmov.f32	s0, s15
 80015f0:	3730      	adds	r7, #48	; 0x30
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	20000008 	.word	0x20000008
 80015fc:	2000001c 	.word	0x2000001c
 8001600:	44800000 	.word	0x44800000
 8001604:	200000d0 	.word	0x200000d0
 8001608:	200000f8 	.word	0x200000f8
 800160c:	00000000 	.word	0x00000000

08001610 <_Z10CreateLUTsv>:

void CreateLUTs(void)
{
 8001610:	b590      	push	{r4, r7, lr}
 8001612:	b085      	sub	sp, #20
 8001614:	af00      	add	r7, sp, #0
	// Generate pitch lookup table
	for (int p = 0; p < LUTSIZE; p++){
 8001616:	2300      	movs	r3, #0
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001620:	da24      	bge.n	800166c <_Z10CreateLUTsv+0x5c>
		float power = (float)(p * 4.0f) / -583.0f;			// Reduce 583 to decrease spread
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	ee07 3a90 	vmov	s15, r3
 8001628:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800162c:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001630:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001634:	eddf 6a2e 	vldr	s13, [pc, #184]	; 80016f0 <_Z10CreateLUTsv+0xe0>
 8001638:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800163c:	edc7 7a01 	vstr	s15, [r7, #4]
		PitchLUT[p] = 2299 * (float)std::pow(2.0f, power);	// Increase 2299 to increase pitch
 8001640:	edd7 0a01 	vldr	s1, [r7, #4]
 8001644:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8001648:	f7ff fdd6 	bl	80011f8 <_ZSt3powff>
 800164c:	eeb0 7a40 	vmov.f32	s14, s0
 8001650:	eddf 7a28 	vldr	s15, [pc, #160]	; 80016f4 <_Z10CreateLUTsv+0xe4>
 8001654:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001658:	4a27      	ldr	r2, [pc, #156]	; (80016f8 <_Z10CreateLUTsv+0xe8>)
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	4413      	add	r3, r2
 8001660:	edc3 7a00 	vstr	s15, [r3]
	for (int p = 0; p < LUTSIZE; p++){
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	3301      	adds	r3, #1
 8001668:	60fb      	str	r3, [r7, #12]
 800166a:	e7d6      	b.n	800161a <_Z10CreateLUTsv+0xa>
	}

	// Generate Sine LUT
	for (int s = 0; s < LUTSIZE; s++){
 800166c:	2300      	movs	r3, #0
 800166e:	60bb      	str	r3, [r7, #8]
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001676:	da32      	bge.n	80016de <_Z10CreateLUTsv+0xce>
		SineLUT[s] = sin(s * 2.0f * M_PI / LUTSIZE);
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	ee07 3a90 	vmov	s15, r3
 800167e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001682:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001686:	ee17 0a90 	vmov	r0, s15
 800168a:	f7fe ff01 	bl	8000490 <__aeabi_f2d>
 800168e:	a316      	add	r3, pc, #88	; (adr r3, 80016e8 <_Z10CreateLUTsv+0xd8>)
 8001690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001694:	f7fe ff50 	bl	8000538 <__aeabi_dmul>
 8001698:	4603      	mov	r3, r0
 800169a:	460c      	mov	r4, r1
 800169c:	4618      	mov	r0, r3
 800169e:	4621      	mov	r1, r4
 80016a0:	f04f 0200 	mov.w	r2, #0
 80016a4:	4b15      	ldr	r3, [pc, #84]	; (80016fc <_Z10CreateLUTsv+0xec>)
 80016a6:	f7ff f871 	bl	800078c <__aeabi_ddiv>
 80016aa:	4603      	mov	r3, r0
 80016ac:	460c      	mov	r4, r1
 80016ae:	ec44 3b17 	vmov	d7, r3, r4
 80016b2:	eeb0 0a47 	vmov.f32	s0, s14
 80016b6:	eef0 0a67 	vmov.f32	s1, s15
 80016ba:	f000 fbc1 	bl	8001e40 <sin>
 80016be:	ec54 3b10 	vmov	r3, r4, d0
 80016c2:	4618      	mov	r0, r3
 80016c4:	4621      	mov	r1, r4
 80016c6:	f7ff f9f9 	bl	8000abc <__aeabi_d2f>
 80016ca:	4601      	mov	r1, r0
 80016cc:	4a0c      	ldr	r2, [pc, #48]	; (8001700 <_Z10CreateLUTsv+0xf0>)
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	009b      	lsls	r3, r3, #2
 80016d2:	4413      	add	r3, r2
 80016d4:	6019      	str	r1, [r3, #0]
	for (int s = 0; s < LUTSIZE; s++){
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	3301      	adds	r3, #1
 80016da:	60bb      	str	r3, [r7, #8]
 80016dc:	e7c8      	b.n	8001670 <_Z10CreateLUTsv+0x60>
	}
}
 80016de:	bf00      	nop
 80016e0:	3714      	adds	r7, #20
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd90      	pop	{r4, r7, pc}
 80016e6:	bf00      	nop
 80016e8:	54442d18 	.word	0x54442d18
 80016ec:	400921fb 	.word	0x400921fb
 80016f0:	c411c000 	.word	0xc411c000
 80016f4:	450fb000 	.word	0x450fb000
 80016f8:	200010f8 	.word	0x200010f8
 80016fc:	40900000 	.word	0x40900000
 8001700:	200000f8 	.word	0x200000f8

08001704 <main>:


int main(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b086      	sub	sp, #24
 8001708:	af00      	add	r7, sp, #0
	SystemInit();				// Activates floating point coprocessor and resets clock
 800170a:	f000 fae7 	bl	8001cdc <SystemInit>
	SystemClock_Config();		// Configure the clock and PLL
 800170e:	f7ff fa69 	bl	8000be4 <_Z18SystemClock_Configv>
	SystemCoreClockUpdate();	// Update SystemCoreClock (system clock frequency) derived from settings of oscillators, prescalers and PLL
 8001712:	f000 fb19 	bl	8001d48 <SystemCoreClockUpdate>

	CreateLUTs();				// Create pitch and sine wave look up tables
 8001716:	f7ff ff7b 	bl	8001610 <_Z10CreateLUTsv>
	InitSwitches();				// Configure switches for Ring mod, mix and octave selection
 800171a:	f7ff fb37 	bl	8000d8c <_Z12InitSwitchesv>
	InitDAC();					// DAC1 Output on PA4 (Pin 20); DAC2 Output on PA5 (Pin 21)
 800171e:	f7ff faed 	bl	8000cfc <_Z7InitDACv>
	InitTimer();				// Sample output timer 3 - fires interrupt to trigger sample output from DAC
 8001722:	f7ff fbaf 	bl	8000e84 <_Z9InitTimerv>
	InitADC();					// Configure ADC for analog controls
 8001726:	f7ff fbeb 	bl	8000f00 <_Z7InitADCv>

	float oldOutput1 =  0;
 800172a:	f04f 0300 	mov.w	r3, #0
 800172e:	617b      	str	r3, [r7, #20]
	float oldOutput2 = 0;
 8001730:	f04f 0300 	mov.w	r3, #0
 8001734:	613b      	str	r3, [r7, #16]

	EXTI15_10_IRQHandler();		// Call the Interrupt event handler to set up the octave up/down switch to current position
 8001736:	f7ff fdaf 	bl	8001298 <EXTI15_10_IRQHandler>


	while (1)
	{
		// Get Pitch from ADC and smooth
		Pitch = (Pitch + ADC_PITCH) / 2;
 800173a:	4bb1      	ldr	r3, [pc, #708]	; (8001a00 <main+0x2fc>)
 800173c:	881b      	ldrh	r3, [r3, #0]
 800173e:	b29b      	uxth	r3, r3
 8001740:	461a      	mov	r2, r3
 8001742:	4bb0      	ldr	r3, [pc, #704]	; (8001a04 <main+0x300>)
 8001744:	881b      	ldrh	r3, [r3, #0]
 8001746:	b29b      	uxth	r3, r3
 8001748:	4413      	add	r3, r2
 800174a:	0fda      	lsrs	r2, r3, #31
 800174c:	4413      	add	r3, r2
 800174e:	105b      	asrs	r3, r3, #1
 8001750:	b29a      	uxth	r2, r3
 8001752:	4bab      	ldr	r3, [pc, #684]	; (8001a00 <main+0x2fc>)
 8001754:	801a      	strh	r2, [r3, #0]

		// Analog selection of PD LUT table allows a smooth transition between LUTs for DAC1 and a stepped transition for DAC2
		PDLut1 = (float)ADC_OSC1TYPE * (NoOfLUTs - 1) / 4096;
 8001756:	4bac      	ldr	r3, [pc, #688]	; (8001a08 <main+0x304>)
 8001758:	881b      	ldrh	r3, [r3, #0]
 800175a:	b29b      	uxth	r3, r3
 800175c:	ee07 3a90 	vmov	s15, r3
 8001760:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001764:	4ba9      	ldr	r3, [pc, #676]	; (8001a0c <main+0x308>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	3b01      	subs	r3, #1
 800176a:	ee07 3a90 	vmov	s15, r3
 800176e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001772:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001776:	eddf 6aa6 	vldr	s13, [pc, #664]	; 8001a10 <main+0x30c>
 800177a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800177e:	4ba5      	ldr	r3, [pc, #660]	; (8001a14 <main+0x310>)
 8001780:	edc3 7a00 	vstr	s15, [r3]
		PDLut2 = ADC_OSC2TYPE * NoOfLUTs / 4096;
 8001784:	4ba4      	ldr	r3, [pc, #656]	; (8001a18 <main+0x314>)
 8001786:	881b      	ldrh	r3, [r3, #0]
 8001788:	b29b      	uxth	r3, r3
 800178a:	461a      	mov	r2, r3
 800178c:	4b9f      	ldr	r3, [pc, #636]	; (8001a0c <main+0x308>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	fb03 f302 	mul.w	r3, r3, r2
 8001794:	2b00      	cmp	r3, #0
 8001796:	da01      	bge.n	800179c <main+0x98>
 8001798:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800179c:	131b      	asrs	r3, r3, #12
 800179e:	b2da      	uxtb	r2, r3
 80017a0:	4b9e      	ldr	r3, [pc, #632]	; (8001a1c <main+0x318>)
 80017a2:	701a      	strb	r2, [r3, #0]

		// Ready for next sample
		if (DacRead)
 80017a4:	4b9e      	ldr	r3, [pc, #632]	; (8001a20 <main+0x31c>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	f000 8234 	beq.w	8001c16 <main+0x512>
		{
			// Get modulation from ADC; Currently seeing 0v as ~3000 and 5V as ~960
			PD1Scale = (float)(3800 - ADC_PD1AMT) / 800;		// Convert PD amount for OSC1
 80017ae:	4b9d      	ldr	r3, [pc, #628]	; (8001a24 <main+0x320>)
 80017b0:	881b      	ldrh	r3, [r3, #0]
 80017b2:	b29b      	uxth	r3, r3
 80017b4:	f5c3 636d 	rsb	r3, r3, #3792	; 0xed0
 80017b8:	3308      	adds	r3, #8
 80017ba:	ee07 3a90 	vmov	s15, r3
 80017be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017c2:	eddf 6a99 	vldr	s13, [pc, #612]	; 8001a28 <main+0x324>
 80017c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017ca:	4b98      	ldr	r3, [pc, #608]	; (8001a2c <main+0x328>)
 80017cc:	edc3 7a00 	vstr	s15, [r3]
			PD2Scale = (float)(4096 - ADC_PD2AMT) / 800;		// Convert PD amount for OSC2
 80017d0:	4b97      	ldr	r3, [pc, #604]	; (8001a30 <main+0x32c>)
 80017d2:	881b      	ldrh	r3, [r3, #0]
 80017d4:	b29b      	uxth	r3, r3
 80017d6:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 80017da:	ee07 3a90 	vmov	s15, r3
 80017de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017e2:	eddf 6a91 	vldr	s13, [pc, #580]	; 8001a28 <main+0x324>
 80017e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017ea:	4b92      	ldr	r3, [pc, #584]	; (8001a34 <main+0x330>)
 80017ec:	edc3 7a00 	vstr	s15, [r3]

			// Get VCA levels
			if (ADC_VCA > 4070)	VCALevel = 0;									//	 Filter out very low level VCA signals
 80017f0:	4b91      	ldr	r3, [pc, #580]	; (8001a38 <main+0x334>)
 80017f2:	881b      	ldrh	r3, [r3, #0]
 80017f4:	b29b      	uxth	r3, r3
 80017f6:	461a      	mov	r2, r3
 80017f8:	f640 73e6 	movw	r3, #4070	; 0xfe6
 80017fc:	429a      	cmp	r2, r3
 80017fe:	bfcc      	ite	gt
 8001800:	2301      	movgt	r3, #1
 8001802:	2300      	movle	r3, #0
 8001804:	b2db      	uxtb	r3, r3
 8001806:	2b00      	cmp	r3, #0
 8001808:	d004      	beq.n	8001814 <main+0x110>
 800180a:	4b8c      	ldr	r3, [pc, #560]	; (8001a3c <main+0x338>)
 800180c:	f04f 0200 	mov.w	r2, #0
 8001810:	601a      	str	r2, [r3, #0]
 8001812:	e011      	b.n	8001838 <main+0x134>
			else				VCALevel = (4096.0f - ADC_VCA) / 4096;			// Convert ADC for VCA to float between 0 and 1
 8001814:	4b88      	ldr	r3, [pc, #544]	; (8001a38 <main+0x334>)
 8001816:	881b      	ldrh	r3, [r3, #0]
 8001818:	b29b      	uxth	r3, r3
 800181a:	ee07 3a90 	vmov	s15, r3
 800181e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001822:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 8001a10 <main+0x30c>
 8001826:	ee37 7a67 	vsub.f32	s14, s14, s15
 800182a:	eddf 6a79 	vldr	s13, [pc, #484]	; 8001a10 <main+0x30c>
 800182e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001832:	4b82      	ldr	r3, [pc, #520]	; (8001a3c <main+0x338>)
 8001834:	edc3 7a00 	vstr	s15, [r3]

			// Calculate output as a float from -1 to +1 checking phase distortion and phase offset as required
			float SampleOut1 = GetBlendPhaseDist(PDLut1, SamplePos1 / SAMPLERATE, PD1Scale, 0);
 8001838:	4b76      	ldr	r3, [pc, #472]	; (8001a14 <main+0x310>)
 800183a:	edd3 6a00 	vldr	s13, [r3]
 800183e:	4b80      	ldr	r3, [pc, #512]	; (8001a40 <main+0x33c>)
 8001840:	edd3 7a00 	vldr	s15, [r3]
 8001844:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8001a44 <main+0x340>
 8001848:	ee87 6a87 	vdiv.f32	s12, s15, s14
 800184c:	4b77      	ldr	r3, [pc, #476]	; (8001a2c <main+0x328>)
 800184e:	edd3 7a00 	vldr	s15, [r3]
 8001852:	f04f 0300 	mov.w	r3, #0
 8001856:	607b      	str	r3, [r7, #4]
 8001858:	1d3b      	adds	r3, r7, #4
 800185a:	4618      	mov	r0, r3
 800185c:	eeb0 1a67 	vmov.f32	s2, s15
 8001860:	eef0 0a46 	vmov.f32	s1, s12
 8001864:	eeb0 0a66 	vmov.f32	s0, s13
 8001868:	f7ff fdfa 	bl	8001460 <_Z17GetBlendPhaseDistfffRKf>
 800186c:	ed87 0a03 	vstr	s0, [r7, #12]
			float SampleOut2 = GetPhaseDist(LUTArray[PDLut2], SamplePos2 / SAMPLERATE, PD2Scale, 0);
 8001870:	4b6a      	ldr	r3, [pc, #424]	; (8001a1c <main+0x318>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	b2db      	uxtb	r3, r3
 8001876:	461a      	mov	r2, r3
 8001878:	4b73      	ldr	r3, [pc, #460]	; (8001a48 <main+0x344>)
 800187a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800187e:	4b73      	ldr	r3, [pc, #460]	; (8001a4c <main+0x348>)
 8001880:	edd3 7a00 	vldr	s15, [r3]
 8001884:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8001a44 <main+0x340>
 8001888:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800188c:	4b69      	ldr	r3, [pc, #420]	; (8001a34 <main+0x330>)
 800188e:	edd3 7a00 	vldr	s15, [r3]
 8001892:	ed9f 1a6f 	vldr	s2, [pc, #444]	; 8001a50 <main+0x34c>
 8001896:	eef0 0a67 	vmov.f32	s1, s15
 800189a:	eeb0 0a66 	vmov.f32	s0, s13
 800189e:	4610      	mov	r0, r2
 80018a0:	f7ff fd72 	bl	8001388 <_Z12GetPhaseDistPKffff>
 80018a4:	ed87 0a02 	vstr	s0, [r7, #8]

			// Set DAC output values for when sample interrupt next fires
			if (RingModOn) {
 80018a8:	4b6a      	ldr	r3, [pc, #424]	; (8001a54 <main+0x350>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d019      	beq.n	80018e4 <main+0x1e0>
				DAC->DHR12R1 = (int)((1 + (SampleOut1 * SampleOut2) * VCALevel) * 2047);	// Ring mod of 1 * 2
 80018b0:	4b69      	ldr	r3, [pc, #420]	; (8001a58 <main+0x354>)
 80018b2:	ed97 7a03 	vldr	s14, [r7, #12]
 80018b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80018ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018be:	4a5f      	ldr	r2, [pc, #380]	; (8001a3c <main+0x338>)
 80018c0:	edd2 7a00 	vldr	s15, [r2]
 80018c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80018cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018d0:	ed9f 7a62 	vldr	s14, [pc, #392]	; 8001a5c <main+0x358>
 80018d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018dc:	ee17 2a90 	vmov	r2, s15
 80018e0:	609a      	str	r2, [r3, #8]
 80018e2:	e014      	b.n	800190e <main+0x20a>
			} else {
				DAC->DHR12R1 = (int)((1 + SampleOut1 * VCALevel) * 2047);
 80018e4:	4b5c      	ldr	r3, [pc, #368]	; (8001a58 <main+0x354>)
 80018e6:	4a55      	ldr	r2, [pc, #340]	; (8001a3c <main+0x338>)
 80018e8:	ed92 7a00 	vldr	s14, [r2]
 80018ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80018f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018f4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80018f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018fc:	ed9f 7a57 	vldr	s14, [pc, #348]	; 8001a5c <main+0x358>
 8001900:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001904:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001908:	ee17 2a90 	vmov	r2, s15
 800190c:	609a      	str	r2, [r3, #8]
			}
			if (MixOn) {
 800190e:	4b54      	ldr	r3, [pc, #336]	; (8001a60 <main+0x35c>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d018      	beq.n	8001948 <main+0x244>
				DAC->DHR12R1 = (int)(((2 + SampleOut1 + SampleOut2) / 2) * 2047);			// Mix of 1 + 2
 8001916:	4b50      	ldr	r3, [pc, #320]	; (8001a58 <main+0x354>)
 8001918:	edd7 7a03 	vldr	s15, [r7, #12]
 800191c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001920:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001924:	edd7 7a02 	vldr	s15, [r7, #8]
 8001928:	ee37 7a27 	vadd.f32	s14, s14, s15
 800192c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001930:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001934:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8001a5c <main+0x358>
 8001938:	ee67 7a87 	vmul.f32	s15, s15, s14
 800193c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001940:	ee17 2a90 	vmov	r2, s15
 8001944:	609a      	str	r2, [r3, #8]
 8001946:	e014      	b.n	8001972 <main+0x26e>
			} else {
				DAC->DHR12R2 = (int)((1 + SampleOut2 * VCALevel) * 2047);
 8001948:	4b43      	ldr	r3, [pc, #268]	; (8001a58 <main+0x354>)
 800194a:	4a3c      	ldr	r2, [pc, #240]	; (8001a3c <main+0x338>)
 800194c:	ed92 7a00 	vldr	s14, [r2]
 8001950:	edd7 7a02 	vldr	s15, [r7, #8]
 8001954:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001958:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800195c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001960:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8001a5c <main+0x358>
 8001964:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001968:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800196c:	ee17 2a90 	vmov	r2, s15
 8001970:	615a      	str	r2, [r3, #20]
			}

			DacRead = 0;
 8001972:	4b2b      	ldr	r3, [pc, #172]	; (8001a20 <main+0x31c>)
 8001974:	2200      	movs	r2, #0
 8001976:	701a      	strb	r2, [r3, #0]

			oldOutput1 = SampleOut1;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	617b      	str	r3, [r7, #20]
			oldOutput2 = SampleOut2;
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	613b      	str	r3, [r7, #16]

			// adjust frequency according to fine tune knob with some damping
			FineTune = ((15 * FineTune) + ADC_FTUNE) / 16;
 8001980:	4b38      	ldr	r3, [pc, #224]	; (8001a64 <main+0x360>)
 8001982:	881b      	ldrh	r3, [r3, #0]
 8001984:	b21b      	sxth	r3, r3
 8001986:	461a      	mov	r2, r3
 8001988:	4613      	mov	r3, r2
 800198a:	011b      	lsls	r3, r3, #4
 800198c:	1a9b      	subs	r3, r3, r2
 800198e:	4a36      	ldr	r2, [pc, #216]	; (8001a68 <main+0x364>)
 8001990:	8812      	ldrh	r2, [r2, #0]
 8001992:	b292      	uxth	r2, r2
 8001994:	4413      	add	r3, r2
 8001996:	2b00      	cmp	r3, #0
 8001998:	da00      	bge.n	800199c <main+0x298>
 800199a:	330f      	adds	r3, #15
 800199c:	111b      	asrs	r3, r3, #4
 800199e:	b21a      	sxth	r2, r3
 80019a0:	4b30      	ldr	r3, [pc, #192]	; (8001a64 <main+0x360>)
 80019a2:	801a      	strh	r2, [r3, #0]

			freq1 = PitchLUT[(Pitch + ((2048 - FineTune) / 32)) / 4];		// divide by four as there are 1024 items in DAC CV Voltage to Pitch Freq LUT and 4096 possible DAC voltage values
 80019a4:	4b16      	ldr	r3, [pc, #88]	; (8001a00 <main+0x2fc>)
 80019a6:	881b      	ldrh	r3, [r3, #0]
 80019a8:	b29b      	uxth	r3, r3
 80019aa:	461a      	mov	r2, r3
 80019ac:	4b2d      	ldr	r3, [pc, #180]	; (8001a64 <main+0x360>)
 80019ae:	881b      	ldrh	r3, [r3, #0]
 80019b0:	b21b      	sxth	r3, r3
 80019b2:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	da00      	bge.n	80019bc <main+0x2b8>
 80019ba:	331f      	adds	r3, #31
 80019bc:	115b      	asrs	r3, r3, #5
 80019be:	4413      	add	r3, r2
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	da00      	bge.n	80019c6 <main+0x2c2>
 80019c4:	3303      	adds	r3, #3
 80019c6:	109b      	asrs	r3, r3, #2
 80019c8:	4a28      	ldr	r2, [pc, #160]	; (8001a6c <main+0x368>)
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	4413      	add	r3, r2
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a27      	ldr	r2, [pc, #156]	; (8001a70 <main+0x36c>)
 80019d2:	6013      	str	r3, [r2, #0]

			//	Coarse tuning - add some hysteresis to prevent jumping
			if (CoarseTune > ADC_CTUNE + 128 || CoarseTune < ADC_CTUNE - 128)
 80019d4:	4b27      	ldr	r3, [pc, #156]	; (8001a74 <main+0x370>)
 80019d6:	881b      	ldrh	r3, [r3, #0]
 80019d8:	b21b      	sxth	r3, r3
 80019da:	461a      	mov	r2, r3
 80019dc:	4b26      	ldr	r3, [pc, #152]	; (8001a78 <main+0x374>)
 80019de:	881b      	ldrh	r3, [r3, #0]
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	3380      	adds	r3, #128	; 0x80
 80019e4:	429a      	cmp	r2, r3
 80019e6:	dc09      	bgt.n	80019fc <main+0x2f8>
 80019e8:	4b22      	ldr	r3, [pc, #136]	; (8001a74 <main+0x370>)
 80019ea:	881b      	ldrh	r3, [r3, #0]
 80019ec:	b21b      	sxth	r3, r3
 80019ee:	461a      	mov	r2, r3
 80019f0:	4b21      	ldr	r3, [pc, #132]	; (8001a78 <main+0x374>)
 80019f2:	881b      	ldrh	r3, [r3, #0]
 80019f4:	b29b      	uxth	r3, r3
 80019f6:	3b80      	subs	r3, #128	; 0x80
 80019f8:	429a      	cmp	r2, r3
 80019fa:	da3f      	bge.n	8001a7c <main+0x378>
 80019fc:	2301      	movs	r3, #1
 80019fe:	e03e      	b.n	8001a7e <main+0x37a>
 8001a00:	200000ce 	.word	0x200000ce
 8001a04:	200000b8 	.word	0x200000b8
 8001a08:	200000bc 	.word	0x200000bc
 8001a0c:	2000001c 	.word	0x2000001c
 8001a10:	45800000 	.word	0x45800000
 8001a14:	200000e8 	.word	0x200000e8
 8001a18:	200000be 	.word	0x200000be
 8001a1c:	200000ec 	.word	0x200000ec
 8001a20:	200000c9 	.word	0x200000c9
 8001a24:	200000c4 	.word	0x200000c4
 8001a28:	44480000 	.word	0x44480000
 8001a2c:	200000dc 	.word	0x200000dc
 8001a30:	200000c0 	.word	0x200000c0
 8001a34:	200000e0 	.word	0x200000e0
 8001a38:	200000c2 	.word	0x200000c2
 8001a3c:	200000f0 	.word	0x200000f0
 8001a40:	200000d4 	.word	0x200000d4
 8001a44:	478ca000 	.word	0x478ca000
 8001a48:	20000008 	.word	0x20000008
 8001a4c:	200000d8 	.word	0x200000d8
 8001a50:	00000000 	.word	0x00000000
 8001a54:	200000ca 	.word	0x200000ca
 8001a58:	40007400 	.word	0x40007400
 8001a5c:	44ffe000 	.word	0x44ffe000
 8001a60:	200000cb 	.word	0x200000cb
 8001a64:	200000f4 	.word	0x200000f4
 8001a68:	200000ba 	.word	0x200000ba
 8001a6c:	200010f8 	.word	0x200010f8
 8001a70:	20000000 	.word	0x20000000
 8001a74:	200000f6 	.word	0x200000f6
 8001a78:	200000c6 	.word	0x200000c6
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d005      	beq.n	8001a8e <main+0x38a>
				CoarseTune = ADC_CTUNE;
 8001a82:	4b76      	ldr	r3, [pc, #472]	; (8001c5c <main+0x558>)
 8001a84:	881b      	ldrh	r3, [r3, #0]
 8001a86:	b29b      	uxth	r3, r3
 8001a88:	b21a      	sxth	r2, r3
 8001a8a:	4b75      	ldr	r3, [pc, #468]	; (8001c60 <main+0x55c>)
 8001a8c:	801a      	strh	r2, [r3, #0]

			if (CoarseTune > 3412)
 8001a8e:	4b74      	ldr	r3, [pc, #464]	; (8001c60 <main+0x55c>)
 8001a90:	881b      	ldrh	r3, [r3, #0]
 8001a92:	b21b      	sxth	r3, r3
 8001a94:	f640 5254 	movw	r2, #3412	; 0xd54
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	bfcc      	ite	gt
 8001a9c:	2301      	movgt	r3, #1
 8001a9e:	2300      	movle	r3, #0
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d00a      	beq.n	8001abc <main+0x3b8>
				freq1 *= 4;
 8001aa6:	4b6f      	ldr	r3, [pc, #444]	; (8001c64 <main+0x560>)
 8001aa8:	edd3 7a00 	vldr	s15, [r3]
 8001aac:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001ab0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ab4:	4b6b      	ldr	r3, [pc, #428]	; (8001c64 <main+0x560>)
 8001ab6:	edc3 7a00 	vstr	s15, [r3]
 8001aba:	e041      	b.n	8001b40 <main+0x43c>
			else if (CoarseTune > 2728)
 8001abc:	4b68      	ldr	r3, [pc, #416]	; (8001c60 <main+0x55c>)
 8001abe:	881b      	ldrh	r3, [r3, #0]
 8001ac0:	b21b      	sxth	r3, r3
 8001ac2:	f640 22a8 	movw	r2, #2728	; 0xaa8
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	bfcc      	ite	gt
 8001aca:	2301      	movgt	r3, #1
 8001acc:	2300      	movle	r3, #0
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d008      	beq.n	8001ae6 <main+0x3e2>
				freq1 *= 2;
 8001ad4:	4b63      	ldr	r3, [pc, #396]	; (8001c64 <main+0x560>)
 8001ad6:	edd3 7a00 	vldr	s15, [r3]
 8001ada:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001ade:	4b61      	ldr	r3, [pc, #388]	; (8001c64 <main+0x560>)
 8001ae0:	edc3 7a00 	vstr	s15, [r3]
 8001ae4:	e02c      	b.n	8001b40 <main+0x43c>
			else if (CoarseTune < 682)
 8001ae6:	4b5e      	ldr	r3, [pc, #376]	; (8001c60 <main+0x55c>)
 8001ae8:	881b      	ldrh	r3, [r3, #0]
 8001aea:	b21b      	sxth	r3, r3
 8001aec:	f240 22a9 	movw	r2, #681	; 0x2a9
 8001af0:	4293      	cmp	r3, r2
 8001af2:	bfd4      	ite	le
 8001af4:	2301      	movle	r3, #1
 8001af6:	2300      	movgt	r3, #0
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d00a      	beq.n	8001b14 <main+0x410>
				freq1 /= 4;
 8001afe:	4b59      	ldr	r3, [pc, #356]	; (8001c64 <main+0x560>)
 8001b00:	ed93 7a00 	vldr	s14, [r3]
 8001b04:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001b08:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b0c:	4b55      	ldr	r3, [pc, #340]	; (8001c64 <main+0x560>)
 8001b0e:	edc3 7a00 	vstr	s15, [r3]
 8001b12:	e015      	b.n	8001b40 <main+0x43c>
			else if (CoarseTune < 1364)
 8001b14:	4b52      	ldr	r3, [pc, #328]	; (8001c60 <main+0x55c>)
 8001b16:	881b      	ldrh	r3, [r3, #0]
 8001b18:	b21b      	sxth	r3, r3
 8001b1a:	f240 5253 	movw	r2, #1363	; 0x553
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	bfd4      	ite	le
 8001b22:	2301      	movle	r3, #1
 8001b24:	2300      	movgt	r3, #0
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d009      	beq.n	8001b40 <main+0x43c>
				freq1 /= 2;
 8001b2c:	4b4d      	ldr	r3, [pc, #308]	; (8001c64 <main+0x560>)
 8001b2e:	ed93 7a00 	vldr	s14, [r3]
 8001b32:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001b36:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b3a:	4b4a      	ldr	r3, [pc, #296]	; (8001c64 <main+0x560>)
 8001b3c:	edc3 7a00 	vstr	s15, [r3]


			// octave down
			switch(RelPitch) {
 8001b40:	4b49      	ldr	r3, [pc, #292]	; (8001c68 <main+0x564>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d008      	beq.n	8001b5a <main+0x456>
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d011      	beq.n	8001b70 <main+0x46c>
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d118      	bne.n	8001b82 <main+0x47e>
				case NONE: 			freq2 = freq1; 		break;
 8001b50:	4b44      	ldr	r3, [pc, #272]	; (8001c64 <main+0x560>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a45      	ldr	r2, [pc, #276]	; (8001c6c <main+0x568>)
 8001b56:	6013      	str	r3, [r2, #0]
 8001b58:	e013      	b.n	8001b82 <main+0x47e>
				case OCTAVEDOWN:	freq2 = freq1 / 2;	break;
 8001b5a:	4b42      	ldr	r3, [pc, #264]	; (8001c64 <main+0x560>)
 8001b5c:	ed93 7a00 	vldr	s14, [r3]
 8001b60:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001b64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b68:	4b40      	ldr	r3, [pc, #256]	; (8001c6c <main+0x568>)
 8001b6a:	edc3 7a00 	vstr	s15, [r3]
 8001b6e:	e008      	b.n	8001b82 <main+0x47e>
				case OCTAVEUP: 		freq2 = freq1 * 2;	break;
 8001b70:	4b3c      	ldr	r3, [pc, #240]	; (8001c64 <main+0x560>)
 8001b72:	edd3 7a00 	vldr	s15, [r3]
 8001b76:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001b7a:	4b3c      	ldr	r3, [pc, #240]	; (8001c6c <main+0x568>)
 8001b7c:	edc3 7a00 	vstr	s15, [r3]
 8001b80:	bf00      	nop
			}

			// jump forward to the next sample position
			SamplePos1 += freq1;
 8001b82:	4b38      	ldr	r3, [pc, #224]	; (8001c64 <main+0x560>)
 8001b84:	edd3 7a00 	vldr	s15, [r3]
 8001b88:	4b39      	ldr	r3, [pc, #228]	; (8001c70 <main+0x56c>)
 8001b8a:	ed93 7a00 	vldr	s14, [r3]
 8001b8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b92:	4b37      	ldr	r3, [pc, #220]	; (8001c70 <main+0x56c>)
 8001b94:	edc3 7a00 	vstr	s15, [r3]
			while (SamplePos1 >= SAMPLERATE)
 8001b98:	4b35      	ldr	r3, [pc, #212]	; (8001c70 <main+0x56c>)
 8001b9a:	edd3 7a00 	vldr	s15, [r3]
 8001b9e:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8001c74 <main+0x570>
 8001ba2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001baa:	bfac      	ite	ge
 8001bac:	2301      	movge	r3, #1
 8001bae:	2300      	movlt	r3, #0
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d00a      	beq.n	8001bcc <main+0x4c8>
				SamplePos1-= SAMPLERATE;
 8001bb6:	4b2e      	ldr	r3, [pc, #184]	; (8001c70 <main+0x56c>)
 8001bb8:	edd3 7a00 	vldr	s15, [r3]
 8001bbc:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8001c74 <main+0x570>
 8001bc0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001bc4:	4b2a      	ldr	r3, [pc, #168]	; (8001c70 <main+0x56c>)
 8001bc6:	edc3 7a00 	vstr	s15, [r3]
			while (SamplePos1 >= SAMPLERATE)
 8001bca:	e7e5      	b.n	8001b98 <main+0x494>

			SamplePos2 += freq2;
 8001bcc:	4b27      	ldr	r3, [pc, #156]	; (8001c6c <main+0x568>)
 8001bce:	edd3 7a00 	vldr	s15, [r3]
 8001bd2:	4b29      	ldr	r3, [pc, #164]	; (8001c78 <main+0x574>)
 8001bd4:	ed93 7a00 	vldr	s14, [r3]
 8001bd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bdc:	4b26      	ldr	r3, [pc, #152]	; (8001c78 <main+0x574>)
 8001bde:	edc3 7a00 	vstr	s15, [r3]
			while (SamplePos2 >= SAMPLERATE)
 8001be2:	4b25      	ldr	r3, [pc, #148]	; (8001c78 <main+0x574>)
 8001be4:	edd3 7a00 	vldr	s15, [r3]
 8001be8:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8001c74 <main+0x570>
 8001bec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bf4:	bfac      	ite	ge
 8001bf6:	2301      	movge	r3, #1
 8001bf8:	2300      	movlt	r3, #0
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d00a      	beq.n	8001c16 <main+0x512>
				SamplePos2-= SAMPLERATE;
 8001c00:	4b1d      	ldr	r3, [pc, #116]	; (8001c78 <main+0x574>)
 8001c02:	edd3 7a00 	vldr	s15, [r3]
 8001c06:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8001c74 <main+0x570>
 8001c0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c0e:	4b1a      	ldr	r3, [pc, #104]	; (8001c78 <main+0x574>)
 8001c10:	edc3 7a00 	vstr	s15, [r3]
			while (SamplePos2 >= SAMPLERATE)
 8001c14:	e7e5      	b.n	8001be2 <main+0x4de>
		}

		// Toggle Ring mod when button pressed
		if (!READ_BIT(GPIOC->IDR, GPIO_IDR_IDR_6)) {
 8001c16:	4b19      	ldr	r3, [pc, #100]	; (8001c7c <main+0x578>)
 8001c18:	691b      	ldr	r3, [r3, #16]
 8001c1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	bf0c      	ite	eq
 8001c22:	2301      	moveq	r3, #1
 8001c24:	2300      	movne	r3, #0
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d012      	beq.n	8001c52 <main+0x54e>
			if (!ButtonDown) {
 8001c2c:	4b14      	ldr	r3, [pc, #80]	; (8001c80 <main+0x57c>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	f083 0301 	eor.w	r3, r3, #1
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	f43f ad7f 	beq.w	800173a <main+0x36>
				RingModOn = !RingModOn;
 8001c3c:	4b11      	ldr	r3, [pc, #68]	; (8001c84 <main+0x580>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	f083 0301 	eor.w	r3, r3, #1
 8001c44:	b2da      	uxtb	r2, r3
 8001c46:	4b0f      	ldr	r3, [pc, #60]	; (8001c84 <main+0x580>)
 8001c48:	701a      	strb	r2, [r3, #0]
				ButtonDown = true;
 8001c4a:	4b0d      	ldr	r3, [pc, #52]	; (8001c80 <main+0x57c>)
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	701a      	strb	r2, [r3, #0]
 8001c50:	e573      	b.n	800173a <main+0x36>
			}
		} else {
			ButtonDown = false;
 8001c52:	4b0b      	ldr	r3, [pc, #44]	; (8001c80 <main+0x57c>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	701a      	strb	r2, [r3, #0]
		}



	}
 8001c58:	e56f      	b.n	800173a <main+0x36>
 8001c5a:	bf00      	nop
 8001c5c:	200000c6 	.word	0x200000c6
 8001c60:	200000f6 	.word	0x200000f6
 8001c64:	20000000 	.word	0x20000000
 8001c68:	200000c8 	.word	0x200000c8
 8001c6c:	20000004 	.word	0x20000004
 8001c70:	200000d4 	.word	0x200000d4
 8001c74:	478ca000 	.word	0x478ca000
 8001c78:	200000d8 	.word	0x200000d8
 8001c7c:	40020800 	.word	0x40020800
 8001c80:	200000cc 	.word	0x200000cc
 8001c84:	200000ca 	.word	0x200000ca

08001c88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001c88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cc0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001c8c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001c8e:	e003      	b.n	8001c98 <LoopCopyDataInit>

08001c90 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001c90:	4b0c      	ldr	r3, [pc, #48]	; (8001cc4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001c92:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001c94:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001c96:	3104      	adds	r1, #4

08001c98 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001c98:	480b      	ldr	r0, [pc, #44]	; (8001cc8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001c9a:	4b0c      	ldr	r3, [pc, #48]	; (8001ccc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001c9c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001c9e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001ca0:	d3f6      	bcc.n	8001c90 <CopyDataInit>
  ldr  r2, =_sbss
 8001ca2:	4a0b      	ldr	r2, [pc, #44]	; (8001cd0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001ca4:	e002      	b.n	8001cac <LoopFillZerobss>

08001ca6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001ca6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001ca8:	f842 3b04 	str.w	r3, [r2], #4

08001cac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001cac:	4b09      	ldr	r3, [pc, #36]	; (8001cd4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001cae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001cb0:	d3f9      	bcc.n	8001ca6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001cb2:	f000 f813 	bl	8001cdc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cb6:	f001 fea1 	bl	80039fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cba:	f7ff fd23 	bl	8001704 <main>
  bx  lr    
 8001cbe:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001cc0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001cc4:	08008c70 	.word	0x08008c70
  ldr  r0, =_sdata
 8001cc8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001ccc:	2000009c 	.word	0x2000009c
  ldr  r2, =_sbss
 8001cd0:	2000009c 	.word	0x2000009c
  ldr  r3, = _ebss
 8001cd4:	200020f8 	.word	0x200020f8

08001cd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cd8:	e7fe      	b.n	8001cd8 <ADC_IRQHandler>
	...

08001cdc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ce0:	4a16      	ldr	r2, [pc, #88]	; (8001d3c <SystemInit+0x60>)
 8001ce2:	4b16      	ldr	r3, [pc, #88]	; (8001d3c <SystemInit+0x60>)
 8001ce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ce8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001cf0:	4a13      	ldr	r2, [pc, #76]	; (8001d40 <SystemInit+0x64>)
 8001cf2:	4b13      	ldr	r3, [pc, #76]	; (8001d40 <SystemInit+0x64>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f043 0301 	orr.w	r3, r3, #1
 8001cfa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001cfc:	4b10      	ldr	r3, [pc, #64]	; (8001d40 <SystemInit+0x64>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001d02:	4a0f      	ldr	r2, [pc, #60]	; (8001d40 <SystemInit+0x64>)
 8001d04:	4b0e      	ldr	r3, [pc, #56]	; (8001d40 <SystemInit+0x64>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001d0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d10:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001d12:	4b0b      	ldr	r3, [pc, #44]	; (8001d40 <SystemInit+0x64>)
 8001d14:	4a0b      	ldr	r2, [pc, #44]	; (8001d44 <SystemInit+0x68>)
 8001d16:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001d18:	4a09      	ldr	r2, [pc, #36]	; (8001d40 <SystemInit+0x64>)
 8001d1a:	4b09      	ldr	r3, [pc, #36]	; (8001d40 <SystemInit+0x64>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d22:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001d24:	4b06      	ldr	r3, [pc, #24]	; (8001d40 <SystemInit+0x64>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001d2a:	4b04      	ldr	r3, [pc, #16]	; (8001d3c <SystemInit+0x60>)
 8001d2c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d30:	609a      	str	r2, [r3, #8]
#endif
}
 8001d32:	bf00      	nop
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr
 8001d3c:	e000ed00 	.word	0xe000ed00
 8001d40:	40023800 	.word	0x40023800
 8001d44:	24003010 	.word	0x24003010

08001d48 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b087      	sub	sp, #28
 8001d4c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	613b      	str	r3, [r7, #16]
 8001d52:	2300      	movs	r3, #0
 8001d54:	617b      	str	r3, [r7, #20]
 8001d56:	2302      	movs	r3, #2
 8001d58:	60fb      	str	r3, [r7, #12]
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	60bb      	str	r3, [r7, #8]
 8001d5e:	2302      	movs	r3, #2
 8001d60:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001d62:	4b32      	ldr	r3, [pc, #200]	; (8001e2c <SystemCoreClockUpdate+0xe4>)
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	f003 030c 	and.w	r3, r3, #12
 8001d6a:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	2b04      	cmp	r3, #4
 8001d70:	d007      	beq.n	8001d82 <SystemCoreClockUpdate+0x3a>
 8001d72:	2b08      	cmp	r3, #8
 8001d74:	d009      	beq.n	8001d8a <SystemCoreClockUpdate+0x42>
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d13d      	bne.n	8001df6 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8001d7a:	4b2d      	ldr	r3, [pc, #180]	; (8001e30 <SystemCoreClockUpdate+0xe8>)
 8001d7c:	4a2d      	ldr	r2, [pc, #180]	; (8001e34 <SystemCoreClockUpdate+0xec>)
 8001d7e:	601a      	str	r2, [r3, #0]
      break;
 8001d80:	e03d      	b.n	8001dfe <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8001d82:	4b2b      	ldr	r3, [pc, #172]	; (8001e30 <SystemCoreClockUpdate+0xe8>)
 8001d84:	4a2c      	ldr	r2, [pc, #176]	; (8001e38 <SystemCoreClockUpdate+0xf0>)
 8001d86:	601a      	str	r2, [r3, #0]
      break;
 8001d88:	e039      	b.n	8001dfe <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001d8a:	4b28      	ldr	r3, [pc, #160]	; (8001e2c <SystemCoreClockUpdate+0xe4>)
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	0d9b      	lsrs	r3, r3, #22
 8001d90:	f003 0301 	and.w	r3, r3, #1
 8001d94:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d96:	4b25      	ldr	r3, [pc, #148]	; (8001e2c <SystemCoreClockUpdate+0xe4>)
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d9e:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d00c      	beq.n	8001dc0 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001da6:	4a24      	ldr	r2, [pc, #144]	; (8001e38 <SystemCoreClockUpdate+0xf0>)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dae:	4a1f      	ldr	r2, [pc, #124]	; (8001e2c <SystemCoreClockUpdate+0xe4>)
 8001db0:	6852      	ldr	r2, [r2, #4]
 8001db2:	0992      	lsrs	r2, r2, #6
 8001db4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001db8:	fb02 f303 	mul.w	r3, r2, r3
 8001dbc:	617b      	str	r3, [r7, #20]
 8001dbe:	e00b      	b.n	8001dd8 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001dc0:	4a1c      	ldr	r2, [pc, #112]	; (8001e34 <SystemCoreClockUpdate+0xec>)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dc8:	4a18      	ldr	r2, [pc, #96]	; (8001e2c <SystemCoreClockUpdate+0xe4>)
 8001dca:	6852      	ldr	r2, [r2, #4]
 8001dcc:	0992      	lsrs	r2, r2, #6
 8001dce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001dd2:	fb02 f303 	mul.w	r3, r2, r3
 8001dd6:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001dd8:	4b14      	ldr	r3, [pc, #80]	; (8001e2c <SystemCoreClockUpdate+0xe4>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	0c1b      	lsrs	r3, r3, #16
 8001dde:	f003 0303 	and.w	r3, r3, #3
 8001de2:	3301      	adds	r3, #1
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8001de8:	697a      	ldr	r2, [r7, #20]
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8001df0:	4a0f      	ldr	r2, [pc, #60]	; (8001e30 <SystemCoreClockUpdate+0xe8>)
 8001df2:	6013      	str	r3, [r2, #0]
      break;
 8001df4:	e003      	b.n	8001dfe <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 8001df6:	4b0e      	ldr	r3, [pc, #56]	; (8001e30 <SystemCoreClockUpdate+0xe8>)
 8001df8:	4a0e      	ldr	r2, [pc, #56]	; (8001e34 <SystemCoreClockUpdate+0xec>)
 8001dfa:	601a      	str	r2, [r3, #0]
      break;
 8001dfc:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8001dfe:	4b0b      	ldr	r3, [pc, #44]	; (8001e2c <SystemCoreClockUpdate+0xe4>)
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	091b      	lsrs	r3, r3, #4
 8001e04:	f003 030f 	and.w	r3, r3, #15
 8001e08:	4a0c      	ldr	r2, [pc, #48]	; (8001e3c <SystemCoreClockUpdate+0xf4>)
 8001e0a:	5cd3      	ldrb	r3, [r2, r3]
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8001e10:	4b07      	ldr	r3, [pc, #28]	; (8001e30 <SystemCoreClockUpdate+0xe8>)
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	fa22 f303 	lsr.w	r3, r2, r3
 8001e1a:	4a05      	ldr	r2, [pc, #20]	; (8001e30 <SystemCoreClockUpdate+0xe8>)
 8001e1c:	6013      	str	r3, [r2, #0]
}
 8001e1e:	bf00      	nop
 8001e20:	371c      	adds	r7, #28
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	40023800 	.word	0x40023800
 8001e30:	20000020 	.word	0x20000020
 8001e34:	00f42400 	.word	0x00f42400
 8001e38:	007a1200 	.word	0x007a1200
 8001e3c:	20000024 	.word	0x20000024

08001e40 <sin>:
 8001e40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001e42:	ec51 0b10 	vmov	r0, r1, d0
 8001e46:	4a20      	ldr	r2, [pc, #128]	; (8001ec8 <sin+0x88>)
 8001e48:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	dc07      	bgt.n	8001e60 <sin+0x20>
 8001e50:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8001ec0 <sin+0x80>
 8001e54:	2000      	movs	r0, #0
 8001e56:	f001 faeb 	bl	8003430 <__kernel_sin>
 8001e5a:	ec51 0b10 	vmov	r0, r1, d0
 8001e5e:	e007      	b.n	8001e70 <sin+0x30>
 8001e60:	4a1a      	ldr	r2, [pc, #104]	; (8001ecc <sin+0x8c>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	dd09      	ble.n	8001e7a <sin+0x3a>
 8001e66:	ee10 2a10 	vmov	r2, s0
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	f7fe f9b0 	bl	80001d0 <__aeabi_dsub>
 8001e70:	ec41 0b10 	vmov	d0, r0, r1
 8001e74:	b005      	add	sp, #20
 8001e76:	f85d fb04 	ldr.w	pc, [sp], #4
 8001e7a:	4668      	mov	r0, sp
 8001e7c:	f000 f9a4 	bl	80021c8 <__ieee754_rem_pio2>
 8001e80:	f000 0003 	and.w	r0, r0, #3
 8001e84:	2801      	cmp	r0, #1
 8001e86:	ed9d 1b02 	vldr	d1, [sp, #8]
 8001e8a:	ed9d 0b00 	vldr	d0, [sp]
 8001e8e:	d004      	beq.n	8001e9a <sin+0x5a>
 8001e90:	2802      	cmp	r0, #2
 8001e92:	d005      	beq.n	8001ea0 <sin+0x60>
 8001e94:	b970      	cbnz	r0, 8001eb4 <sin+0x74>
 8001e96:	2001      	movs	r0, #1
 8001e98:	e7dd      	b.n	8001e56 <sin+0x16>
 8001e9a:	f000 fe91 	bl	8002bc0 <__kernel_cos>
 8001e9e:	e7dc      	b.n	8001e5a <sin+0x1a>
 8001ea0:	2001      	movs	r0, #1
 8001ea2:	f001 fac5 	bl	8003430 <__kernel_sin>
 8001ea6:	ec53 2b10 	vmov	r2, r3, d0
 8001eaa:	ee10 0a10 	vmov	r0, s0
 8001eae:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8001eb2:	e7dd      	b.n	8001e70 <sin+0x30>
 8001eb4:	f000 fe84 	bl	8002bc0 <__kernel_cos>
 8001eb8:	e7f5      	b.n	8001ea6 <sin+0x66>
 8001eba:	bf00      	nop
 8001ebc:	f3af 8000 	nop.w
	...
 8001ec8:	3fe921fb 	.word	0x3fe921fb
 8001ecc:	7fefffff 	.word	0x7fefffff

08001ed0 <powf>:
 8001ed0:	b570      	push	{r4, r5, r6, lr}
 8001ed2:	ed2d 8b04 	vpush	{d8-d9}
 8001ed6:	4cb5      	ldr	r4, [pc, #724]	; (80021ac <powf+0x2dc>)
 8001ed8:	b08a      	sub	sp, #40	; 0x28
 8001eda:	eef0 8a40 	vmov.f32	s17, s0
 8001ede:	eeb0 8a60 	vmov.f32	s16, s1
 8001ee2:	f000 fb63 	bl	80025ac <__ieee754_powf>
 8001ee6:	f994 5000 	ldrsb.w	r5, [r4]
 8001eea:	1c6b      	adds	r3, r5, #1
 8001eec:	eeb0 9a40 	vmov.f32	s18, s0
 8001ef0:	4626      	mov	r6, r4
 8001ef2:	d05d      	beq.n	8001fb0 <powf+0xe0>
 8001ef4:	eeb4 8a48 	vcmp.f32	s16, s16
 8001ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001efc:	d658      	bvs.n	8001fb0 <powf+0xe0>
 8001efe:	eef4 8a68 	vcmp.f32	s17, s17
 8001f02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f06:	d721      	bvc.n	8001f4c <powf+0x7c>
 8001f08:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8001f0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f10:	d14e      	bne.n	8001fb0 <powf+0xe0>
 8001f12:	2301      	movs	r3, #1
 8001f14:	9300      	str	r3, [sp, #0]
 8001f16:	4ba6      	ldr	r3, [pc, #664]	; (80021b0 <powf+0x2e0>)
 8001f18:	9301      	str	r3, [sp, #4]
 8001f1a:	ee18 0a90 	vmov	r0, s17
 8001f1e:	2300      	movs	r3, #0
 8001f20:	9308      	str	r3, [sp, #32]
 8001f22:	f7fe fab5 	bl	8000490 <__aeabi_f2d>
 8001f26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001f2a:	ee18 0a10 	vmov	r0, s16
 8001f2e:	f7fe faaf 	bl	8000490 <__aeabi_f2d>
 8001f32:	4ba0      	ldr	r3, [pc, #640]	; (80021b4 <powf+0x2e4>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	2d02      	cmp	r5, #2
 8001f38:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001f3c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001f40:	d030      	beq.n	8001fa4 <powf+0xd4>
 8001f42:	4668      	mov	r0, sp
 8001f44:	f001 fbbc 	bl	80036c0 <matherr>
 8001f48:	bb30      	cbnz	r0, 8001f98 <powf+0xc8>
 8001f4a:	e062      	b.n	8002012 <powf+0x142>
 8001f4c:	eef5 8a40 	vcmp.f32	s17, #0.0
 8001f50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f54:	d162      	bne.n	800201c <powf+0x14c>
 8001f56:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8001f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f5e:	d12d      	bne.n	8001fbc <powf+0xec>
 8001f60:	2301      	movs	r3, #1
 8001f62:	9300      	str	r3, [sp, #0]
 8001f64:	4b92      	ldr	r3, [pc, #584]	; (80021b0 <powf+0x2e0>)
 8001f66:	9301      	str	r3, [sp, #4]
 8001f68:	ee18 0a90 	vmov	r0, s17
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	9308      	str	r3, [sp, #32]
 8001f70:	f7fe fa8e 	bl	8000490 <__aeabi_f2d>
 8001f74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001f78:	ee18 0a10 	vmov	r0, s16
 8001f7c:	f7fe fa88 	bl	8000490 <__aeabi_f2d>
 8001f80:	2200      	movs	r2, #0
 8001f82:	2300      	movs	r3, #0
 8001f84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001f88:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001f8c:	2d00      	cmp	r5, #0
 8001f8e:	d0d8      	beq.n	8001f42 <powf+0x72>
 8001f90:	4b88      	ldr	r3, [pc, #544]	; (80021b4 <powf+0x2e4>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001f98:	9b08      	ldr	r3, [sp, #32]
 8001f9a:	b11b      	cbz	r3, 8001fa4 <powf+0xd4>
 8001f9c:	f001 fd28 	bl	80039f0 <__errno>
 8001fa0:	9b08      	ldr	r3, [sp, #32]
 8001fa2:	6003      	str	r3, [r0, #0]
 8001fa4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8001fa8:	f7fe fd88 	bl	8000abc <__aeabi_d2f>
 8001fac:	ee09 0a10 	vmov	s18, r0
 8001fb0:	eeb0 0a49 	vmov.f32	s0, s18
 8001fb4:	b00a      	add	sp, #40	; 0x28
 8001fb6:	ecbd 8b04 	vpop	{d8-d9}
 8001fba:	bd70      	pop	{r4, r5, r6, pc}
 8001fbc:	eeb0 0a48 	vmov.f32	s0, s16
 8001fc0:	f001 fc8b 	bl	80038da <finitef>
 8001fc4:	2800      	cmp	r0, #0
 8001fc6:	d0f3      	beq.n	8001fb0 <powf+0xe0>
 8001fc8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8001fcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fd0:	d5ee      	bpl.n	8001fb0 <powf+0xe0>
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	9300      	str	r3, [sp, #0]
 8001fd6:	4b76      	ldr	r3, [pc, #472]	; (80021b0 <powf+0x2e0>)
 8001fd8:	9301      	str	r3, [sp, #4]
 8001fda:	ee18 0a90 	vmov	r0, s17
 8001fde:	2300      	movs	r3, #0
 8001fe0:	9308      	str	r3, [sp, #32]
 8001fe2:	f7fe fa55 	bl	8000490 <__aeabi_f2d>
 8001fe6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001fea:	ee18 0a10 	vmov	r0, s16
 8001fee:	f7fe fa4f 	bl	8000490 <__aeabi_f2d>
 8001ff2:	f994 3000 	ldrsb.w	r3, [r4]
 8001ff6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001ffa:	b923      	cbnz	r3, 8002006 <powf+0x136>
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	2300      	movs	r3, #0
 8002000:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002004:	e79d      	b.n	8001f42 <powf+0x72>
 8002006:	496c      	ldr	r1, [pc, #432]	; (80021b8 <powf+0x2e8>)
 8002008:	2000      	movs	r0, #0
 800200a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800200e:	2b02      	cmp	r3, #2
 8002010:	d197      	bne.n	8001f42 <powf+0x72>
 8002012:	f001 fced 	bl	80039f0 <__errno>
 8002016:	2321      	movs	r3, #33	; 0x21
 8002018:	6003      	str	r3, [r0, #0]
 800201a:	e7bd      	b.n	8001f98 <powf+0xc8>
 800201c:	f001 fc5d 	bl	80038da <finitef>
 8002020:	4605      	mov	r5, r0
 8002022:	2800      	cmp	r0, #0
 8002024:	f040 8091 	bne.w	800214a <powf+0x27a>
 8002028:	eeb0 0a68 	vmov.f32	s0, s17
 800202c:	f001 fc55 	bl	80038da <finitef>
 8002030:	2800      	cmp	r0, #0
 8002032:	f000 808a 	beq.w	800214a <powf+0x27a>
 8002036:	eeb0 0a48 	vmov.f32	s0, s16
 800203a:	f001 fc4e 	bl	80038da <finitef>
 800203e:	2800      	cmp	r0, #0
 8002040:	f000 8083 	beq.w	800214a <powf+0x27a>
 8002044:	eeb4 9a49 	vcmp.f32	s18, s18
 8002048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800204c:	f994 4000 	ldrsb.w	r4, [r4]
 8002050:	4b57      	ldr	r3, [pc, #348]	; (80021b0 <powf+0x2e0>)
 8002052:	d71b      	bvc.n	800208c <powf+0x1bc>
 8002054:	2201      	movs	r2, #1
 8002056:	ee18 0a90 	vmov	r0, s17
 800205a:	e88d 000c 	stmia.w	sp, {r2, r3}
 800205e:	9508      	str	r5, [sp, #32]
 8002060:	f7fe fa16 	bl	8000490 <__aeabi_f2d>
 8002064:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002068:	ee18 0a10 	vmov	r0, s16
 800206c:	f7fe fa10 	bl	8000490 <__aeabi_f2d>
 8002070:	2200      	movs	r2, #0
 8002072:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002076:	2300      	movs	r3, #0
 8002078:	2c00      	cmp	r4, #0
 800207a:	d0c1      	beq.n	8002000 <powf+0x130>
 800207c:	4610      	mov	r0, r2
 800207e:	4619      	mov	r1, r3
 8002080:	f7fe fb84 	bl	800078c <__aeabi_ddiv>
 8002084:	2c02      	cmp	r4, #2
 8002086:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800208a:	e7c1      	b.n	8002010 <powf+0x140>
 800208c:	2203      	movs	r2, #3
 800208e:	ee18 0a90 	vmov	r0, s17
 8002092:	e88d 000c 	stmia.w	sp, {r2, r3}
 8002096:	9508      	str	r5, [sp, #32]
 8002098:	f7fe f9fa 	bl	8000490 <__aeabi_f2d>
 800209c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80020a0:	ee18 0a10 	vmov	r0, s16
 80020a4:	f7fe f9f4 	bl	8000490 <__aeabi_f2d>
 80020a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80020ac:	bb5c      	cbnz	r4, 8002106 <powf+0x236>
 80020ae:	4b43      	ldr	r3, [pc, #268]	; (80021bc <powf+0x2ec>)
 80020b0:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 80020b4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80020b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020bc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80020c0:	d56c      	bpl.n	800219c <powf+0x2cc>
 80020c2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80020c6:	ee68 7a27 	vmul.f32	s15, s16, s15
 80020ca:	ee17 0a90 	vmov	r0, s15
 80020ce:	f7fe f9df 	bl	8000490 <__aeabi_f2d>
 80020d2:	4604      	mov	r4, r0
 80020d4:	460d      	mov	r5, r1
 80020d6:	ec45 4b10 	vmov	d0, r4, r5
 80020da:	f001 faf3 	bl	80036c4 <rint>
 80020de:	4620      	mov	r0, r4
 80020e0:	ec53 2b10 	vmov	r2, r3, d0
 80020e4:	4629      	mov	r1, r5
 80020e6:	f7fe fc8f 	bl	8000a08 <__aeabi_dcmpeq>
 80020ea:	b920      	cbnz	r0, 80020f6 <powf+0x226>
 80020ec:	4b34      	ldr	r3, [pc, #208]	; (80021c0 <powf+0x2f0>)
 80020ee:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80020f2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80020f6:	f996 3000 	ldrsb.w	r3, [r6]
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d14e      	bne.n	800219c <powf+0x2cc>
 80020fe:	f001 fc77 	bl	80039f0 <__errno>
 8002102:	2322      	movs	r3, #34	; 0x22
 8002104:	e788      	b.n	8002018 <powf+0x148>
 8002106:	4b2f      	ldr	r3, [pc, #188]	; (80021c4 <powf+0x2f4>)
 8002108:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800210c:	2200      	movs	r2, #0
 800210e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002112:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002116:	d5ee      	bpl.n	80020f6 <powf+0x226>
 8002118:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800211c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002120:	ee17 0a90 	vmov	r0, s15
 8002124:	f7fe f9b4 	bl	8000490 <__aeabi_f2d>
 8002128:	4604      	mov	r4, r0
 800212a:	460d      	mov	r5, r1
 800212c:	ec45 4b10 	vmov	d0, r4, r5
 8002130:	f001 fac8 	bl	80036c4 <rint>
 8002134:	4620      	mov	r0, r4
 8002136:	ec53 2b10 	vmov	r2, r3, d0
 800213a:	4629      	mov	r1, r5
 800213c:	f7fe fc64 	bl	8000a08 <__aeabi_dcmpeq>
 8002140:	2800      	cmp	r0, #0
 8002142:	d1d8      	bne.n	80020f6 <powf+0x226>
 8002144:	2200      	movs	r2, #0
 8002146:	4b1c      	ldr	r3, [pc, #112]	; (80021b8 <powf+0x2e8>)
 8002148:	e7d3      	b.n	80020f2 <powf+0x222>
 800214a:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800214e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002152:	f47f af2d 	bne.w	8001fb0 <powf+0xe0>
 8002156:	eeb0 0a68 	vmov.f32	s0, s17
 800215a:	f001 fbbe 	bl	80038da <finitef>
 800215e:	2800      	cmp	r0, #0
 8002160:	f43f af26 	beq.w	8001fb0 <powf+0xe0>
 8002164:	eeb0 0a48 	vmov.f32	s0, s16
 8002168:	f001 fbb7 	bl	80038da <finitef>
 800216c:	2800      	cmp	r0, #0
 800216e:	f43f af1f 	beq.w	8001fb0 <powf+0xe0>
 8002172:	2304      	movs	r3, #4
 8002174:	9300      	str	r3, [sp, #0]
 8002176:	4b0e      	ldr	r3, [pc, #56]	; (80021b0 <powf+0x2e0>)
 8002178:	9301      	str	r3, [sp, #4]
 800217a:	ee18 0a90 	vmov	r0, s17
 800217e:	2300      	movs	r3, #0
 8002180:	9308      	str	r3, [sp, #32]
 8002182:	f7fe f985 	bl	8000490 <__aeabi_f2d>
 8002186:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800218a:	ee18 0a10 	vmov	r0, s16
 800218e:	f7fe f97f 	bl	8000490 <__aeabi_f2d>
 8002192:	2200      	movs	r2, #0
 8002194:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002198:	2300      	movs	r3, #0
 800219a:	e7aa      	b.n	80020f2 <powf+0x222>
 800219c:	4668      	mov	r0, sp
 800219e:	f001 fa8f 	bl	80036c0 <matherr>
 80021a2:	2800      	cmp	r0, #0
 80021a4:	f47f aef8 	bne.w	8001f98 <powf+0xc8>
 80021a8:	e7a9      	b.n	80020fe <powf+0x22e>
 80021aa:	bf00      	nop
 80021ac:	20000034 	.word	0x20000034
 80021b0:	08008a60 	.word	0x08008a60
 80021b4:	3ff00000 	.word	0x3ff00000
 80021b8:	fff00000 	.word	0xfff00000
 80021bc:	47efffff 	.word	0x47efffff
 80021c0:	c7efffff 	.word	0xc7efffff
 80021c4:	7ff00000 	.word	0x7ff00000

080021c8 <__ieee754_rem_pio2>:
 80021c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021cc:	ec57 6b10 	vmov	r6, r7, d0
 80021d0:	4bc3      	ldr	r3, [pc, #780]	; (80024e0 <__ieee754_rem_pio2+0x318>)
 80021d2:	b08d      	sub	sp, #52	; 0x34
 80021d4:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80021d8:	4598      	cmp	r8, r3
 80021da:	4604      	mov	r4, r0
 80021dc:	9704      	str	r7, [sp, #16]
 80021de:	dc07      	bgt.n	80021f0 <__ieee754_rem_pio2+0x28>
 80021e0:	2200      	movs	r2, #0
 80021e2:	2300      	movs	r3, #0
 80021e4:	ed84 0b00 	vstr	d0, [r4]
 80021e8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80021ec:	2500      	movs	r5, #0
 80021ee:	e027      	b.n	8002240 <__ieee754_rem_pio2+0x78>
 80021f0:	4bbc      	ldr	r3, [pc, #752]	; (80024e4 <__ieee754_rem_pio2+0x31c>)
 80021f2:	4598      	cmp	r8, r3
 80021f4:	dc75      	bgt.n	80022e2 <__ieee754_rem_pio2+0x11a>
 80021f6:	9b04      	ldr	r3, [sp, #16]
 80021f8:	4dbb      	ldr	r5, [pc, #748]	; (80024e8 <__ieee754_rem_pio2+0x320>)
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	ee10 0a10 	vmov	r0, s0
 8002200:	a3a9      	add	r3, pc, #676	; (adr r3, 80024a8 <__ieee754_rem_pio2+0x2e0>)
 8002202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002206:	4639      	mov	r1, r7
 8002208:	dd36      	ble.n	8002278 <__ieee754_rem_pio2+0xb0>
 800220a:	f7fd ffe1 	bl	80001d0 <__aeabi_dsub>
 800220e:	45a8      	cmp	r8, r5
 8002210:	4606      	mov	r6, r0
 8002212:	460f      	mov	r7, r1
 8002214:	d018      	beq.n	8002248 <__ieee754_rem_pio2+0x80>
 8002216:	a3a6      	add	r3, pc, #664	; (adr r3, 80024b0 <__ieee754_rem_pio2+0x2e8>)
 8002218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800221c:	f7fd ffd8 	bl	80001d0 <__aeabi_dsub>
 8002220:	4602      	mov	r2, r0
 8002222:	460b      	mov	r3, r1
 8002224:	e9c4 2300 	strd	r2, r3, [r4]
 8002228:	4630      	mov	r0, r6
 800222a:	4639      	mov	r1, r7
 800222c:	f7fd ffd0 	bl	80001d0 <__aeabi_dsub>
 8002230:	a39f      	add	r3, pc, #636	; (adr r3, 80024b0 <__ieee754_rem_pio2+0x2e8>)
 8002232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002236:	f7fd ffcb 	bl	80001d0 <__aeabi_dsub>
 800223a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800223e:	2501      	movs	r5, #1
 8002240:	4628      	mov	r0, r5
 8002242:	b00d      	add	sp, #52	; 0x34
 8002244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002248:	a39b      	add	r3, pc, #620	; (adr r3, 80024b8 <__ieee754_rem_pio2+0x2f0>)
 800224a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800224e:	f7fd ffbf 	bl	80001d0 <__aeabi_dsub>
 8002252:	a39b      	add	r3, pc, #620	; (adr r3, 80024c0 <__ieee754_rem_pio2+0x2f8>)
 8002254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002258:	4606      	mov	r6, r0
 800225a:	460f      	mov	r7, r1
 800225c:	f7fd ffb8 	bl	80001d0 <__aeabi_dsub>
 8002260:	4602      	mov	r2, r0
 8002262:	460b      	mov	r3, r1
 8002264:	e9c4 2300 	strd	r2, r3, [r4]
 8002268:	4630      	mov	r0, r6
 800226a:	4639      	mov	r1, r7
 800226c:	f7fd ffb0 	bl	80001d0 <__aeabi_dsub>
 8002270:	a393      	add	r3, pc, #588	; (adr r3, 80024c0 <__ieee754_rem_pio2+0x2f8>)
 8002272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002276:	e7de      	b.n	8002236 <__ieee754_rem_pio2+0x6e>
 8002278:	f7fd ffac 	bl	80001d4 <__adddf3>
 800227c:	45a8      	cmp	r8, r5
 800227e:	4606      	mov	r6, r0
 8002280:	460f      	mov	r7, r1
 8002282:	d016      	beq.n	80022b2 <__ieee754_rem_pio2+0xea>
 8002284:	a38a      	add	r3, pc, #552	; (adr r3, 80024b0 <__ieee754_rem_pio2+0x2e8>)
 8002286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800228a:	f7fd ffa3 	bl	80001d4 <__adddf3>
 800228e:	4602      	mov	r2, r0
 8002290:	460b      	mov	r3, r1
 8002292:	e9c4 2300 	strd	r2, r3, [r4]
 8002296:	4630      	mov	r0, r6
 8002298:	4639      	mov	r1, r7
 800229a:	f7fd ff99 	bl	80001d0 <__aeabi_dsub>
 800229e:	a384      	add	r3, pc, #528	; (adr r3, 80024b0 <__ieee754_rem_pio2+0x2e8>)
 80022a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022a4:	f7fd ff96 	bl	80001d4 <__adddf3>
 80022a8:	f04f 35ff 	mov.w	r5, #4294967295
 80022ac:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80022b0:	e7c6      	b.n	8002240 <__ieee754_rem_pio2+0x78>
 80022b2:	a381      	add	r3, pc, #516	; (adr r3, 80024b8 <__ieee754_rem_pio2+0x2f0>)
 80022b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022b8:	f7fd ff8c 	bl	80001d4 <__adddf3>
 80022bc:	a380      	add	r3, pc, #512	; (adr r3, 80024c0 <__ieee754_rem_pio2+0x2f8>)
 80022be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022c2:	4606      	mov	r6, r0
 80022c4:	460f      	mov	r7, r1
 80022c6:	f7fd ff85 	bl	80001d4 <__adddf3>
 80022ca:	4602      	mov	r2, r0
 80022cc:	460b      	mov	r3, r1
 80022ce:	e9c4 2300 	strd	r2, r3, [r4]
 80022d2:	4630      	mov	r0, r6
 80022d4:	4639      	mov	r1, r7
 80022d6:	f7fd ff7b 	bl	80001d0 <__aeabi_dsub>
 80022da:	a379      	add	r3, pc, #484	; (adr r3, 80024c0 <__ieee754_rem_pio2+0x2f8>)
 80022dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022e0:	e7e0      	b.n	80022a4 <__ieee754_rem_pio2+0xdc>
 80022e2:	4b82      	ldr	r3, [pc, #520]	; (80024ec <__ieee754_rem_pio2+0x324>)
 80022e4:	4598      	cmp	r8, r3
 80022e6:	f300 80d0 	bgt.w	800248a <__ieee754_rem_pio2+0x2c2>
 80022ea:	f001 f95b 	bl	80035a4 <fabs>
 80022ee:	ec57 6b10 	vmov	r6, r7, d0
 80022f2:	ee10 0a10 	vmov	r0, s0
 80022f6:	a374      	add	r3, pc, #464	; (adr r3, 80024c8 <__ieee754_rem_pio2+0x300>)
 80022f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022fc:	4639      	mov	r1, r7
 80022fe:	f7fe f91b 	bl	8000538 <__aeabi_dmul>
 8002302:	2200      	movs	r2, #0
 8002304:	4b7a      	ldr	r3, [pc, #488]	; (80024f0 <__ieee754_rem_pio2+0x328>)
 8002306:	f7fd ff65 	bl	80001d4 <__adddf3>
 800230a:	f7fe fbaf 	bl	8000a6c <__aeabi_d2iz>
 800230e:	4605      	mov	r5, r0
 8002310:	f7fe f8ac 	bl	800046c <__aeabi_i2d>
 8002314:	a364      	add	r3, pc, #400	; (adr r3, 80024a8 <__ieee754_rem_pio2+0x2e0>)
 8002316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800231a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800231e:	f7fe f90b 	bl	8000538 <__aeabi_dmul>
 8002322:	4602      	mov	r2, r0
 8002324:	460b      	mov	r3, r1
 8002326:	4630      	mov	r0, r6
 8002328:	4639      	mov	r1, r7
 800232a:	f7fd ff51 	bl	80001d0 <__aeabi_dsub>
 800232e:	a360      	add	r3, pc, #384	; (adr r3, 80024b0 <__ieee754_rem_pio2+0x2e8>)
 8002330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002334:	4682      	mov	sl, r0
 8002336:	468b      	mov	fp, r1
 8002338:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800233c:	f7fe f8fc 	bl	8000538 <__aeabi_dmul>
 8002340:	2d1f      	cmp	r5, #31
 8002342:	4606      	mov	r6, r0
 8002344:	460f      	mov	r7, r1
 8002346:	dc2a      	bgt.n	800239e <__ieee754_rem_pio2+0x1d6>
 8002348:	1e6a      	subs	r2, r5, #1
 800234a:	4b6a      	ldr	r3, [pc, #424]	; (80024f4 <__ieee754_rem_pio2+0x32c>)
 800234c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002350:	4598      	cmp	r8, r3
 8002352:	d024      	beq.n	800239e <__ieee754_rem_pio2+0x1d6>
 8002354:	4632      	mov	r2, r6
 8002356:	463b      	mov	r3, r7
 8002358:	4650      	mov	r0, sl
 800235a:	4659      	mov	r1, fp
 800235c:	f7fd ff38 	bl	80001d0 <__aeabi_dsub>
 8002360:	e9c4 0100 	strd	r0, r1, [r4]
 8002364:	e9d4 8900 	ldrd	r8, r9, [r4]
 8002368:	4650      	mov	r0, sl
 800236a:	4642      	mov	r2, r8
 800236c:	464b      	mov	r3, r9
 800236e:	4659      	mov	r1, fp
 8002370:	f7fd ff2e 	bl	80001d0 <__aeabi_dsub>
 8002374:	463b      	mov	r3, r7
 8002376:	4632      	mov	r2, r6
 8002378:	f7fd ff2a 	bl	80001d0 <__aeabi_dsub>
 800237c:	9b04      	ldr	r3, [sp, #16]
 800237e:	2b00      	cmp	r3, #0
 8002380:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8002384:	f6bf af5c 	bge.w	8002240 <__ieee754_rem_pio2+0x78>
 8002388:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800238c:	6063      	str	r3, [r4, #4]
 800238e:	f8c4 8000 	str.w	r8, [r4]
 8002392:	60a0      	str	r0, [r4, #8]
 8002394:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8002398:	60e3      	str	r3, [r4, #12]
 800239a:	426d      	negs	r5, r5
 800239c:	e750      	b.n	8002240 <__ieee754_rem_pio2+0x78>
 800239e:	4632      	mov	r2, r6
 80023a0:	463b      	mov	r3, r7
 80023a2:	4650      	mov	r0, sl
 80023a4:	4659      	mov	r1, fp
 80023a6:	f7fd ff13 	bl	80001d0 <__aeabi_dsub>
 80023aa:	ea4f 5228 	mov.w	r2, r8, asr #20
 80023ae:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	2b10      	cmp	r3, #16
 80023b6:	e9c4 0100 	strd	r0, r1, [r4]
 80023ba:	9205      	str	r2, [sp, #20]
 80023bc:	ddd2      	ble.n	8002364 <__ieee754_rem_pio2+0x19c>
 80023be:	a33e      	add	r3, pc, #248	; (adr r3, 80024b8 <__ieee754_rem_pio2+0x2f0>)
 80023c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80023c8:	f7fe f8b6 	bl	8000538 <__aeabi_dmul>
 80023cc:	4606      	mov	r6, r0
 80023ce:	460f      	mov	r7, r1
 80023d0:	4602      	mov	r2, r0
 80023d2:	460b      	mov	r3, r1
 80023d4:	4650      	mov	r0, sl
 80023d6:	4659      	mov	r1, fp
 80023d8:	f7fd fefa 	bl	80001d0 <__aeabi_dsub>
 80023dc:	4602      	mov	r2, r0
 80023de:	460b      	mov	r3, r1
 80023e0:	4680      	mov	r8, r0
 80023e2:	4689      	mov	r9, r1
 80023e4:	4650      	mov	r0, sl
 80023e6:	4659      	mov	r1, fp
 80023e8:	f7fd fef2 	bl	80001d0 <__aeabi_dsub>
 80023ec:	4632      	mov	r2, r6
 80023ee:	463b      	mov	r3, r7
 80023f0:	f7fd feee 	bl	80001d0 <__aeabi_dsub>
 80023f4:	a332      	add	r3, pc, #200	; (adr r3, 80024c0 <__ieee754_rem_pio2+0x2f8>)
 80023f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023fa:	4606      	mov	r6, r0
 80023fc:	460f      	mov	r7, r1
 80023fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002402:	f7fe f899 	bl	8000538 <__aeabi_dmul>
 8002406:	4632      	mov	r2, r6
 8002408:	463b      	mov	r3, r7
 800240a:	f7fd fee1 	bl	80001d0 <__aeabi_dsub>
 800240e:	4602      	mov	r2, r0
 8002410:	460b      	mov	r3, r1
 8002412:	4606      	mov	r6, r0
 8002414:	460f      	mov	r7, r1
 8002416:	4640      	mov	r0, r8
 8002418:	4649      	mov	r1, r9
 800241a:	f7fd fed9 	bl	80001d0 <__aeabi_dsub>
 800241e:	9a05      	ldr	r2, [sp, #20]
 8002420:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	2b31      	cmp	r3, #49	; 0x31
 8002428:	e9c4 0100 	strd	r0, r1, [r4]
 800242c:	dd2a      	ble.n	8002484 <__ieee754_rem_pio2+0x2bc>
 800242e:	a328      	add	r3, pc, #160	; (adr r3, 80024d0 <__ieee754_rem_pio2+0x308>)
 8002430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002434:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002438:	f7fe f87e 	bl	8000538 <__aeabi_dmul>
 800243c:	4606      	mov	r6, r0
 800243e:	460f      	mov	r7, r1
 8002440:	4602      	mov	r2, r0
 8002442:	460b      	mov	r3, r1
 8002444:	4640      	mov	r0, r8
 8002446:	4649      	mov	r1, r9
 8002448:	f7fd fec2 	bl	80001d0 <__aeabi_dsub>
 800244c:	4602      	mov	r2, r0
 800244e:	460b      	mov	r3, r1
 8002450:	4682      	mov	sl, r0
 8002452:	468b      	mov	fp, r1
 8002454:	4640      	mov	r0, r8
 8002456:	4649      	mov	r1, r9
 8002458:	f7fd feba 	bl	80001d0 <__aeabi_dsub>
 800245c:	4632      	mov	r2, r6
 800245e:	463b      	mov	r3, r7
 8002460:	f7fd feb6 	bl	80001d0 <__aeabi_dsub>
 8002464:	a31c      	add	r3, pc, #112	; (adr r3, 80024d8 <__ieee754_rem_pio2+0x310>)
 8002466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800246a:	4606      	mov	r6, r0
 800246c:	460f      	mov	r7, r1
 800246e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002472:	f7fe f861 	bl	8000538 <__aeabi_dmul>
 8002476:	4632      	mov	r2, r6
 8002478:	463b      	mov	r3, r7
 800247a:	f7fd fea9 	bl	80001d0 <__aeabi_dsub>
 800247e:	4606      	mov	r6, r0
 8002480:	460f      	mov	r7, r1
 8002482:	e767      	b.n	8002354 <__ieee754_rem_pio2+0x18c>
 8002484:	46c2      	mov	sl, r8
 8002486:	46cb      	mov	fp, r9
 8002488:	e76c      	b.n	8002364 <__ieee754_rem_pio2+0x19c>
 800248a:	4b1b      	ldr	r3, [pc, #108]	; (80024f8 <__ieee754_rem_pio2+0x330>)
 800248c:	4598      	cmp	r8, r3
 800248e:	dd35      	ble.n	80024fc <__ieee754_rem_pio2+0x334>
 8002490:	ee10 2a10 	vmov	r2, s0
 8002494:	463b      	mov	r3, r7
 8002496:	4630      	mov	r0, r6
 8002498:	4639      	mov	r1, r7
 800249a:	f7fd fe99 	bl	80001d0 <__aeabi_dsub>
 800249e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80024a2:	e9c4 0100 	strd	r0, r1, [r4]
 80024a6:	e6a1      	b.n	80021ec <__ieee754_rem_pio2+0x24>
 80024a8:	54400000 	.word	0x54400000
 80024ac:	3ff921fb 	.word	0x3ff921fb
 80024b0:	1a626331 	.word	0x1a626331
 80024b4:	3dd0b461 	.word	0x3dd0b461
 80024b8:	1a600000 	.word	0x1a600000
 80024bc:	3dd0b461 	.word	0x3dd0b461
 80024c0:	2e037073 	.word	0x2e037073
 80024c4:	3ba3198a 	.word	0x3ba3198a
 80024c8:	6dc9c883 	.word	0x6dc9c883
 80024cc:	3fe45f30 	.word	0x3fe45f30
 80024d0:	2e000000 	.word	0x2e000000
 80024d4:	3ba3198a 	.word	0x3ba3198a
 80024d8:	252049c1 	.word	0x252049c1
 80024dc:	397b839a 	.word	0x397b839a
 80024e0:	3fe921fb 	.word	0x3fe921fb
 80024e4:	4002d97b 	.word	0x4002d97b
 80024e8:	3ff921fb 	.word	0x3ff921fb
 80024ec:	413921fb 	.word	0x413921fb
 80024f0:	3fe00000 	.word	0x3fe00000
 80024f4:	08008a68 	.word	0x08008a68
 80024f8:	7fefffff 	.word	0x7fefffff
 80024fc:	ea4f 5528 	mov.w	r5, r8, asr #20
 8002500:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8002504:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8002508:	4630      	mov	r0, r6
 800250a:	460f      	mov	r7, r1
 800250c:	f7fe faae 	bl	8000a6c <__aeabi_d2iz>
 8002510:	f7fd ffac 	bl	800046c <__aeabi_i2d>
 8002514:	4602      	mov	r2, r0
 8002516:	460b      	mov	r3, r1
 8002518:	4630      	mov	r0, r6
 800251a:	4639      	mov	r1, r7
 800251c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002520:	f7fd fe56 	bl	80001d0 <__aeabi_dsub>
 8002524:	2200      	movs	r2, #0
 8002526:	4b1f      	ldr	r3, [pc, #124]	; (80025a4 <__ieee754_rem_pio2+0x3dc>)
 8002528:	f7fe f806 	bl	8000538 <__aeabi_dmul>
 800252c:	460f      	mov	r7, r1
 800252e:	4606      	mov	r6, r0
 8002530:	f7fe fa9c 	bl	8000a6c <__aeabi_d2iz>
 8002534:	f7fd ff9a 	bl	800046c <__aeabi_i2d>
 8002538:	4602      	mov	r2, r0
 800253a:	460b      	mov	r3, r1
 800253c:	4630      	mov	r0, r6
 800253e:	4639      	mov	r1, r7
 8002540:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002544:	f7fd fe44 	bl	80001d0 <__aeabi_dsub>
 8002548:	2200      	movs	r2, #0
 800254a:	4b16      	ldr	r3, [pc, #88]	; (80025a4 <__ieee754_rem_pio2+0x3dc>)
 800254c:	f7fd fff4 	bl	8000538 <__aeabi_dmul>
 8002550:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002554:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8002558:	f04f 0803 	mov.w	r8, #3
 800255c:	2600      	movs	r6, #0
 800255e:	2700      	movs	r7, #0
 8002560:	4632      	mov	r2, r6
 8002562:	463b      	mov	r3, r7
 8002564:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8002568:	f108 3aff 	add.w	sl, r8, #4294967295
 800256c:	f7fe fa4c 	bl	8000a08 <__aeabi_dcmpeq>
 8002570:	b9b0      	cbnz	r0, 80025a0 <__ieee754_rem_pio2+0x3d8>
 8002572:	4b0d      	ldr	r3, [pc, #52]	; (80025a8 <__ieee754_rem_pio2+0x3e0>)
 8002574:	9301      	str	r3, [sp, #4]
 8002576:	2302      	movs	r3, #2
 8002578:	9300      	str	r3, [sp, #0]
 800257a:	462a      	mov	r2, r5
 800257c:	4643      	mov	r3, r8
 800257e:	4621      	mov	r1, r4
 8002580:	a806      	add	r0, sp, #24
 8002582:	f000 fc05 	bl	8002d90 <__kernel_rem_pio2>
 8002586:	9b04      	ldr	r3, [sp, #16]
 8002588:	2b00      	cmp	r3, #0
 800258a:	4605      	mov	r5, r0
 800258c:	f6bf ae58 	bge.w	8002240 <__ieee754_rem_pio2+0x78>
 8002590:	6863      	ldr	r3, [r4, #4]
 8002592:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8002596:	6063      	str	r3, [r4, #4]
 8002598:	68e3      	ldr	r3, [r4, #12]
 800259a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800259e:	e6fb      	b.n	8002398 <__ieee754_rem_pio2+0x1d0>
 80025a0:	46d0      	mov	r8, sl
 80025a2:	e7dd      	b.n	8002560 <__ieee754_rem_pio2+0x398>
 80025a4:	41700000 	.word	0x41700000
 80025a8:	08008ae8 	.word	0x08008ae8

080025ac <__ieee754_powf>:
 80025ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80025b0:	ee10 5a90 	vmov	r5, s1
 80025b4:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 80025b8:	ed2d 8b02 	vpush	{d8}
 80025bc:	eeb0 8a40 	vmov.f32	s16, s0
 80025c0:	eef0 8a60 	vmov.f32	s17, s1
 80025c4:	f000 8295 	beq.w	8002af2 <__ieee754_powf+0x546>
 80025c8:	ee10 8a10 	vmov	r8, s0
 80025cc:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 80025d0:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80025d4:	dc06      	bgt.n	80025e4 <__ieee754_powf+0x38>
 80025d6:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 80025da:	dd0a      	ble.n	80025f2 <__ieee754_powf+0x46>
 80025dc:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 80025e0:	f000 8287 	beq.w	8002af2 <__ieee754_powf+0x546>
 80025e4:	ecbd 8b02 	vpop	{d8}
 80025e8:	48d9      	ldr	r0, [pc, #868]	; (8002950 <__ieee754_powf+0x3a4>)
 80025ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80025ee:	f001 b97f 	b.w	80038f0 <nanf>
 80025f2:	f1b8 0f00 	cmp.w	r8, #0
 80025f6:	da1d      	bge.n	8002634 <__ieee754_powf+0x88>
 80025f8:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 80025fc:	da2c      	bge.n	8002658 <__ieee754_powf+0xac>
 80025fe:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8002602:	db30      	blt.n	8002666 <__ieee754_powf+0xba>
 8002604:	15fb      	asrs	r3, r7, #23
 8002606:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800260a:	fa47 f603 	asr.w	r6, r7, r3
 800260e:	fa06 f303 	lsl.w	r3, r6, r3
 8002612:	429f      	cmp	r7, r3
 8002614:	d127      	bne.n	8002666 <__ieee754_powf+0xba>
 8002616:	f006 0601 	and.w	r6, r6, #1
 800261a:	f1c6 0602 	rsb	r6, r6, #2
 800261e:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8002622:	d122      	bne.n	800266a <__ieee754_powf+0xbe>
 8002624:	2d00      	cmp	r5, #0
 8002626:	f280 826a 	bge.w	8002afe <__ieee754_powf+0x552>
 800262a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800262e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8002632:	e00d      	b.n	8002650 <__ieee754_powf+0xa4>
 8002634:	2600      	movs	r6, #0
 8002636:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800263a:	d1f0      	bne.n	800261e <__ieee754_powf+0x72>
 800263c:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8002640:	f000 8257 	beq.w	8002af2 <__ieee754_powf+0x546>
 8002644:	dd0a      	ble.n	800265c <__ieee754_powf+0xb0>
 8002646:	2d00      	cmp	r5, #0
 8002648:	f280 8256 	bge.w	8002af8 <__ieee754_powf+0x54c>
 800264c:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 8002954 <__ieee754_powf+0x3a8>
 8002650:	ecbd 8b02 	vpop	{d8}
 8002654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002658:	2602      	movs	r6, #2
 800265a:	e7ec      	b.n	8002636 <__ieee754_powf+0x8a>
 800265c:	2d00      	cmp	r5, #0
 800265e:	daf5      	bge.n	800264c <__ieee754_powf+0xa0>
 8002660:	eeb1 0a68 	vneg.f32	s0, s17
 8002664:	e7f4      	b.n	8002650 <__ieee754_powf+0xa4>
 8002666:	2600      	movs	r6, #0
 8002668:	e7d9      	b.n	800261e <__ieee754_powf+0x72>
 800266a:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 800266e:	d102      	bne.n	8002676 <__ieee754_powf+0xca>
 8002670:	ee28 0a08 	vmul.f32	s0, s16, s16
 8002674:	e7ec      	b.n	8002650 <__ieee754_powf+0xa4>
 8002676:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 800267a:	eeb0 0a48 	vmov.f32	s0, s16
 800267e:	d108      	bne.n	8002692 <__ieee754_powf+0xe6>
 8002680:	f1b8 0f00 	cmp.w	r8, #0
 8002684:	db05      	blt.n	8002692 <__ieee754_powf+0xe6>
 8002686:	ecbd 8b02 	vpop	{d8}
 800268a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800268e:	f000 ba4f 	b.w	8002b30 <__ieee754_sqrtf>
 8002692:	f001 f91b 	bl	80038cc <fabsf>
 8002696:	b124      	cbz	r4, 80026a2 <__ieee754_powf+0xf6>
 8002698:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 800269c:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 80026a0:	d117      	bne.n	80026d2 <__ieee754_powf+0x126>
 80026a2:	2d00      	cmp	r5, #0
 80026a4:	bfbc      	itt	lt
 80026a6:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 80026aa:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 80026ae:	f1b8 0f00 	cmp.w	r8, #0
 80026b2:	dacd      	bge.n	8002650 <__ieee754_powf+0xa4>
 80026b4:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 80026b8:	ea54 0306 	orrs.w	r3, r4, r6
 80026bc:	d104      	bne.n	80026c8 <__ieee754_powf+0x11c>
 80026be:	ee70 7a40 	vsub.f32	s15, s0, s0
 80026c2:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80026c6:	e7c3      	b.n	8002650 <__ieee754_powf+0xa4>
 80026c8:	2e01      	cmp	r6, #1
 80026ca:	d1c1      	bne.n	8002650 <__ieee754_powf+0xa4>
 80026cc:	eeb1 0a40 	vneg.f32	s0, s0
 80026d0:	e7be      	b.n	8002650 <__ieee754_powf+0xa4>
 80026d2:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 80026d6:	3801      	subs	r0, #1
 80026d8:	ea56 0300 	orrs.w	r3, r6, r0
 80026dc:	d104      	bne.n	80026e8 <__ieee754_powf+0x13c>
 80026de:	ee38 8a48 	vsub.f32	s16, s16, s16
 80026e2:	ee88 0a08 	vdiv.f32	s0, s16, s16
 80026e6:	e7b3      	b.n	8002650 <__ieee754_powf+0xa4>
 80026e8:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 80026ec:	dd6d      	ble.n	80027ca <__ieee754_powf+0x21e>
 80026ee:	4b9a      	ldr	r3, [pc, #616]	; (8002958 <__ieee754_powf+0x3ac>)
 80026f0:	429c      	cmp	r4, r3
 80026f2:	dc06      	bgt.n	8002702 <__ieee754_powf+0x156>
 80026f4:	2d00      	cmp	r5, #0
 80026f6:	daa9      	bge.n	800264c <__ieee754_powf+0xa0>
 80026f8:	ed9f 0a98 	vldr	s0, [pc, #608]	; 800295c <__ieee754_powf+0x3b0>
 80026fc:	ee20 0a00 	vmul.f32	s0, s0, s0
 8002700:	e7a6      	b.n	8002650 <__ieee754_powf+0xa4>
 8002702:	4b97      	ldr	r3, [pc, #604]	; (8002960 <__ieee754_powf+0x3b4>)
 8002704:	429c      	cmp	r4, r3
 8002706:	dd02      	ble.n	800270e <__ieee754_powf+0x162>
 8002708:	2d00      	cmp	r5, #0
 800270a:	dcf5      	bgt.n	80026f8 <__ieee754_powf+0x14c>
 800270c:	e79e      	b.n	800264c <__ieee754_powf+0xa0>
 800270e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8002712:	ee30 0a67 	vsub.f32	s0, s0, s15
 8002716:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8002964 <__ieee754_powf+0x3b8>
 800271a:	ed9f 6a93 	vldr	s12, [pc, #588]	; 8002968 <__ieee754_powf+0x3bc>
 800271e:	eef1 6a40 	vneg.f32	s13, s0
 8002722:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8002726:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800272a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800272e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8002732:	ee20 7a00 	vmul.f32	s14, s0, s0
 8002736:	ee27 7a87 	vmul.f32	s14, s15, s14
 800273a:	eddf 7a8c 	vldr	s15, [pc, #560]	; 800296c <__ieee754_powf+0x3c0>
 800273e:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8002742:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8002970 <__ieee754_powf+0x3c4>
 8002746:	eee0 7a07 	vfma.f32	s15, s0, s14
 800274a:	eeb0 7a67 	vmov.f32	s14, s15
 800274e:	eea0 7a06 	vfma.f32	s14, s0, s12
 8002752:	ee17 3a10 	vmov	r3, s14
 8002756:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800275a:	f023 030f 	bic.w	r3, r3, #15
 800275e:	ee07 3a10 	vmov	s14, r3
 8002762:	eea6 7a86 	vfma.f32	s14, s13, s12
 8002766:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800276a:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 800276e:	f025 050f 	bic.w	r5, r5, #15
 8002772:	ee07 5a10 	vmov	s14, r5
 8002776:	ee67 7aa8 	vmul.f32	s15, s15, s17
 800277a:	ee78 8ac7 	vsub.f32	s17, s17, s14
 800277e:	ee07 3a10 	vmov	s14, r3
 8002782:	ee06 5a90 	vmov	s13, r5
 8002786:	eee7 7a28 	vfma.f32	s15, s14, s17
 800278a:	3e01      	subs	r6, #1
 800278c:	ea56 0200 	orrs.w	r2, r6, r0
 8002790:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002794:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8002798:	ee77 6a87 	vadd.f32	s13, s15, s14
 800279c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 80027a0:	ee16 4a90 	vmov	r4, s13
 80027a4:	bf08      	it	eq
 80027a6:	eeb0 8a40 	vmoveq.f32	s16, s0
 80027aa:	2c00      	cmp	r4, #0
 80027ac:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80027b0:	f340 8186 	ble.w	8002ac0 <__ieee754_powf+0x514>
 80027b4:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 80027b8:	f340 80fc 	ble.w	80029b4 <__ieee754_powf+0x408>
 80027bc:	eddf 7a67 	vldr	s15, [pc, #412]	; 800295c <__ieee754_powf+0x3b0>
 80027c0:	ee28 0a27 	vmul.f32	s0, s16, s15
 80027c4:	ee20 0a27 	vmul.f32	s0, s0, s15
 80027c8:	e742      	b.n	8002650 <__ieee754_powf+0xa4>
 80027ca:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 80027ce:	bfbf      	itttt	lt
 80027d0:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 8002974 <__ieee754_powf+0x3c8>
 80027d4:	ee60 7a27 	vmullt.f32	s15, s0, s15
 80027d8:	f06f 0217 	mvnlt.w	r2, #23
 80027dc:	ee17 4a90 	vmovlt	r4, s15
 80027e0:	ea4f 53e4 	mov.w	r3, r4, asr #23
 80027e4:	bfa8      	it	ge
 80027e6:	2200      	movge	r2, #0
 80027e8:	3b7f      	subs	r3, #127	; 0x7f
 80027ea:	4413      	add	r3, r2
 80027ec:	4a62      	ldr	r2, [pc, #392]	; (8002978 <__ieee754_powf+0x3cc>)
 80027ee:	f3c4 0416 	ubfx	r4, r4, #0, #23
 80027f2:	4294      	cmp	r4, r2
 80027f4:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 80027f8:	dd06      	ble.n	8002808 <__ieee754_powf+0x25c>
 80027fa:	4a60      	ldr	r2, [pc, #384]	; (800297c <__ieee754_powf+0x3d0>)
 80027fc:	4294      	cmp	r4, r2
 80027fe:	f340 80a5 	ble.w	800294c <__ieee754_powf+0x3a0>
 8002802:	3301      	adds	r3, #1
 8002804:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8002808:	2400      	movs	r4, #0
 800280a:	4a5d      	ldr	r2, [pc, #372]	; (8002980 <__ieee754_powf+0x3d4>)
 800280c:	00a7      	lsls	r7, r4, #2
 800280e:	443a      	add	r2, r7
 8002810:	ee07 1a90 	vmov	s15, r1
 8002814:	ed92 7a00 	vldr	s14, [r2]
 8002818:	4a5a      	ldr	r2, [pc, #360]	; (8002984 <__ieee754_powf+0x3d8>)
 800281a:	ee77 6a87 	vadd.f32	s13, s15, s14
 800281e:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8002822:	ee85 5aa6 	vdiv.f32	s10, s11, s13
 8002826:	1049      	asrs	r1, r1, #1
 8002828:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800282c:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8002830:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 8002834:	ee37 6ac7 	vsub.f32	s12, s15, s14
 8002838:	ee06 1a90 	vmov	s13, r1
 800283c:	ee66 4a05 	vmul.f32	s9, s12, s10
 8002840:	ee14 ea90 	vmov	lr, s9
 8002844:	ea02 0e0e 	and.w	lr, r2, lr
 8002848:	ee05 ea90 	vmov	s11, lr
 800284c:	eeb1 4a65 	vneg.f32	s8, s11
 8002850:	eea4 6a26 	vfma.f32	s12, s8, s13
 8002854:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8002858:	ee35 7aa4 	vadd.f32	s14, s11, s9
 800285c:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8002860:	eddf 7a49 	vldr	s15, [pc, #292]	; 8002988 <__ieee754_powf+0x3dc>
 8002864:	eea4 6a26 	vfma.f32	s12, s8, s13
 8002868:	ee66 6a05 	vmul.f32	s13, s12, s10
 800286c:	ee24 6aa4 	vmul.f32	s12, s9, s9
 8002870:	ed9f 5a46 	vldr	s10, [pc, #280]	; 800298c <__ieee754_powf+0x3e0>
 8002874:	eee6 7a05 	vfma.f32	s15, s12, s10
 8002878:	ed9f 5a45 	vldr	s10, [pc, #276]	; 8002990 <__ieee754_powf+0x3e4>
 800287c:	eea6 5a27 	vfma.f32	s10, s12, s15
 8002880:	eddf 7a38 	vldr	s15, [pc, #224]	; 8002964 <__ieee754_powf+0x3b8>
 8002884:	eee6 7a05 	vfma.f32	s15, s12, s10
 8002888:	ed9f 5a42 	vldr	s10, [pc, #264]	; 8002994 <__ieee754_powf+0x3e8>
 800288c:	eea6 5a27 	vfma.f32	s10, s12, s15
 8002890:	eddf 7a41 	vldr	s15, [pc, #260]	; 8002998 <__ieee754_powf+0x3ec>
 8002894:	eee6 7a05 	vfma.f32	s15, s12, s10
 8002898:	ee66 3a06 	vmul.f32	s7, s12, s12
 800289c:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 80028a0:	ee27 7a26 	vmul.f32	s14, s14, s13
 80028a4:	eeb0 6a45 	vmov.f32	s12, s10
 80028a8:	eea3 7aa7 	vfma.f32	s14, s7, s15
 80028ac:	eea5 6aa5 	vfma.f32	s12, s11, s11
 80028b0:	ee36 6a07 	vadd.f32	s12, s12, s14
 80028b4:	ee16 1a10 	vmov	r1, s12
 80028b8:	4011      	ands	r1, r2
 80028ba:	ee06 1a10 	vmov	s12, r1
 80028be:	ee76 7a45 	vsub.f32	s15, s12, s10
 80028c2:	ed9f 5a36 	vldr	s10, [pc, #216]	; 800299c <__ieee754_powf+0x3f0>
 80028c6:	eee4 7a25 	vfma.f32	s15, s8, s11
 80028ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028ce:	ee67 7aa4 	vmul.f32	s15, s15, s9
 80028d2:	eee6 7a26 	vfma.f32	s15, s12, s13
 80028d6:	eeb0 7a67 	vmov.f32	s14, s15
 80028da:	eea5 7a86 	vfma.f32	s14, s11, s12
 80028de:	ee17 1a10 	vmov	r1, s14
 80028e2:	4011      	ands	r1, r2
 80028e4:	ee07 1a10 	vmov	s14, r1
 80028e8:	eea4 7a06 	vfma.f32	s14, s8, s12
 80028ec:	ee05 1a90 	vmov	s11, r1
 80028f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80028f4:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80029a0 <__ieee754_powf+0x3f4>
 80028f8:	492a      	ldr	r1, [pc, #168]	; (80029a4 <__ieee754_powf+0x3f8>)
 80028fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028fe:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80029a8 <__ieee754_powf+0x3fc>
 8002902:	eee5 7a87 	vfma.f32	s15, s11, s14
 8002906:	4439      	add	r1, r7
 8002908:	ed91 7a00 	vldr	s14, [r1]
 800290c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002910:	ee07 3a90 	vmov	s15, r3
 8002914:	eeb0 6a47 	vmov.f32	s12, s14
 8002918:	4b24      	ldr	r3, [pc, #144]	; (80029ac <__ieee754_powf+0x400>)
 800291a:	eea5 6a85 	vfma.f32	s12, s11, s10
 800291e:	443b      	add	r3, r7
 8002920:	edd3 4a00 	vldr	s9, [r3]
 8002924:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002928:	ee36 6a24 	vadd.f32	s12, s12, s9
 800292c:	ee76 7a26 	vadd.f32	s15, s12, s13
 8002930:	ee17 3a90 	vmov	r3, s15
 8002934:	4013      	ands	r3, r2
 8002936:	ee07 3a90 	vmov	s15, r3
 800293a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800293e:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8002942:	eee5 7ac5 	vfms.f32	s15, s11, s10
 8002946:	ee77 7a67 	vsub.f32	s15, s14, s15
 800294a:	e70e      	b.n	800276a <__ieee754_powf+0x1be>
 800294c:	2401      	movs	r4, #1
 800294e:	e75c      	b.n	800280a <__ieee754_powf+0x25e>
 8002950:	08008a64 	.word	0x08008a64
 8002954:	00000000 	.word	0x00000000
 8002958:	3f7ffff7 	.word	0x3f7ffff7
 800295c:	7149f2ca 	.word	0x7149f2ca
 8002960:	3f800007 	.word	0x3f800007
 8002964:	3eaaaaab 	.word	0x3eaaaaab
 8002968:	3fb8aa00 	.word	0x3fb8aa00
 800296c:	3fb8aa3b 	.word	0x3fb8aa3b
 8002970:	36eca570 	.word	0x36eca570
 8002974:	4b800000 	.word	0x4b800000
 8002978:	001cc471 	.word	0x001cc471
 800297c:	005db3d6 	.word	0x005db3d6
 8002980:	08008bf0 	.word	0x08008bf0
 8002984:	fffff000 	.word	0xfffff000
 8002988:	3e6c3255 	.word	0x3e6c3255
 800298c:	3e53f142 	.word	0x3e53f142
 8002990:	3e8ba305 	.word	0x3e8ba305
 8002994:	3edb6db7 	.word	0x3edb6db7
 8002998:	3f19999a 	.word	0x3f19999a
 800299c:	3f763800 	.word	0x3f763800
 80029a0:	3f76384f 	.word	0x3f76384f
 80029a4:	08008c00 	.word	0x08008c00
 80029a8:	369dc3a0 	.word	0x369dc3a0
 80029ac:	08008bf8 	.word	0x08008bf8
 80029b0:	3338aa3c 	.word	0x3338aa3c
 80029b4:	f040 8094 	bne.w	8002ae0 <__ieee754_powf+0x534>
 80029b8:	ed1f 6a03 	vldr	s12, [pc, #-12]	; 80029b0 <__ieee754_powf+0x404>
 80029bc:	ee76 6ac7 	vsub.f32	s13, s13, s14
 80029c0:	ee37 6a86 	vadd.f32	s12, s15, s12
 80029c4:	eeb4 6ae6 	vcmpe.f32	s12, s13
 80029c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029cc:	f73f aef6 	bgt.w	80027bc <__ieee754_powf+0x210>
 80029d0:	15db      	asrs	r3, r3, #23
 80029d2:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 80029d6:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80029da:	4103      	asrs	r3, r0
 80029dc:	4423      	add	r3, r4
 80029de:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80029e2:	4948      	ldr	r1, [pc, #288]	; (8002b04 <__ieee754_powf+0x558>)
 80029e4:	3a7f      	subs	r2, #127	; 0x7f
 80029e6:	4111      	asrs	r1, r2
 80029e8:	ea23 0101 	bic.w	r1, r3, r1
 80029ec:	f3c3 0016 	ubfx	r0, r3, #0, #23
 80029f0:	ee06 1a90 	vmov	s13, r1
 80029f4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80029f8:	f1c2 0217 	rsb	r2, r2, #23
 80029fc:	4110      	asrs	r0, r2
 80029fe:	2c00      	cmp	r4, #0
 8002a00:	ee37 7a66 	vsub.f32	s14, s14, s13
 8002a04:	bfb8      	it	lt
 8002a06:	4240      	neglt	r0, r0
 8002a08:	ee77 6a27 	vadd.f32	s13, s14, s15
 8002a0c:	ed9f 6a3e 	vldr	s12, [pc, #248]	; 8002b08 <__ieee754_powf+0x55c>
 8002a10:	ee16 3a90 	vmov	r3, s13
 8002a14:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8002a18:	f023 030f 	bic.w	r3, r3, #15
 8002a1c:	ee06 3a90 	vmov	s13, r3
 8002a20:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8002a24:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002a28:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8002b0c <__ieee754_powf+0x560>
 8002a2c:	ee26 7a87 	vmul.f32	s14, s13, s14
 8002a30:	eea7 7a86 	vfma.f32	s14, s15, s12
 8002a34:	eef0 7a47 	vmov.f32	s15, s14
 8002a38:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8002b10 <__ieee754_powf+0x564>
 8002a3c:	eeb0 0a67 	vmov.f32	s0, s15
 8002a40:	eea6 0a87 	vfma.f32	s0, s13, s14
 8002a44:	eeb0 6a40 	vmov.f32	s12, s0
 8002a48:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8002a4c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8002a50:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8002a54:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8002b14 <__ieee754_powf+0x568>
 8002a58:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 8002b18 <__ieee754_powf+0x56c>
 8002a5c:	eea7 6a26 	vfma.f32	s12, s14, s13
 8002a60:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8002b1c <__ieee754_powf+0x570>
 8002a64:	eee7 6a06 	vfma.f32	s13, s14, s12
 8002a68:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 8002b20 <__ieee754_powf+0x574>
 8002a6c:	eea7 6a26 	vfma.f32	s12, s14, s13
 8002a70:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8002b24 <__ieee754_powf+0x578>
 8002a74:	eee7 6a06 	vfma.f32	s13, s14, s12
 8002a78:	eeb0 6a40 	vmov.f32	s12, s0
 8002a7c:	eea7 6a66 	vfms.f32	s12, s14, s13
 8002a80:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002a84:	eeb0 7a46 	vmov.f32	s14, s12
 8002a88:	ee77 6a66 	vsub.f32	s13, s14, s13
 8002a8c:	ee20 6a06 	vmul.f32	s12, s0, s12
 8002a90:	eee0 7a27 	vfma.f32	s15, s0, s15
 8002a94:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8002a98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a9c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8002aa0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8002aa4:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8002aa8:	ee10 3a10 	vmov	r3, s0
 8002aac:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8002ab0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002ab4:	da1a      	bge.n	8002aec <__ieee754_powf+0x540>
 8002ab6:	f000 ff21 	bl	80038fc <scalbnf>
 8002aba:	ee20 0a08 	vmul.f32	s0, s0, s16
 8002abe:	e5c7      	b.n	8002650 <__ieee754_powf+0xa4>
 8002ac0:	4a19      	ldr	r2, [pc, #100]	; (8002b28 <__ieee754_powf+0x57c>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	dd02      	ble.n	8002acc <__ieee754_powf+0x520>
 8002ac6:	eddf 7a19 	vldr	s15, [pc, #100]	; 8002b2c <__ieee754_powf+0x580>
 8002aca:	e679      	b.n	80027c0 <__ieee754_powf+0x214>
 8002acc:	d108      	bne.n	8002ae0 <__ieee754_powf+0x534>
 8002ace:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8002ad2:	eef4 7ae6 	vcmpe.f32	s15, s13
 8002ad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ada:	f63f af79 	bhi.w	80029d0 <__ieee754_powf+0x424>
 8002ade:	e7f2      	b.n	8002ac6 <__ieee754_powf+0x51a>
 8002ae0:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8002ae4:	f73f af74 	bgt.w	80029d0 <__ieee754_powf+0x424>
 8002ae8:	2000      	movs	r0, #0
 8002aea:	e78d      	b.n	8002a08 <__ieee754_powf+0x45c>
 8002aec:	ee00 3a10 	vmov	s0, r3
 8002af0:	e7e3      	b.n	8002aba <__ieee754_powf+0x50e>
 8002af2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8002af6:	e5ab      	b.n	8002650 <__ieee754_powf+0xa4>
 8002af8:	eeb0 0a68 	vmov.f32	s0, s17
 8002afc:	e5a8      	b.n	8002650 <__ieee754_powf+0xa4>
 8002afe:	eeb0 0a48 	vmov.f32	s0, s16
 8002b02:	e5a5      	b.n	8002650 <__ieee754_powf+0xa4>
 8002b04:	007fffff 	.word	0x007fffff
 8002b08:	3f317218 	.word	0x3f317218
 8002b0c:	35bfbe8c 	.word	0x35bfbe8c
 8002b10:	3f317200 	.word	0x3f317200
 8002b14:	3331bb4c 	.word	0x3331bb4c
 8002b18:	b5ddea0e 	.word	0xb5ddea0e
 8002b1c:	388ab355 	.word	0x388ab355
 8002b20:	bb360b61 	.word	0xbb360b61
 8002b24:	3e2aaaab 	.word	0x3e2aaaab
 8002b28:	43160000 	.word	0x43160000
 8002b2c:	0da24260 	.word	0x0da24260

08002b30 <__ieee754_sqrtf>:
 8002b30:	ee10 2a10 	vmov	r2, s0
 8002b34:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8002b38:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8002b3c:	b570      	push	{r4, r5, r6, lr}
 8002b3e:	d302      	bcc.n	8002b46 <__ieee754_sqrtf+0x16>
 8002b40:	eea0 0a00 	vfma.f32	s0, s0, s0
 8002b44:	bd70      	pop	{r4, r5, r6, pc}
 8002b46:	b3b1      	cbz	r1, 8002bb6 <__ieee754_sqrtf+0x86>
 8002b48:	2a00      	cmp	r2, #0
 8002b4a:	da04      	bge.n	8002b56 <__ieee754_sqrtf+0x26>
 8002b4c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8002b50:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8002b54:	bd70      	pop	{r4, r5, r6, pc}
 8002b56:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8002b5a:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8002b5e:	d204      	bcs.n	8002b6a <__ieee754_sqrtf+0x3a>
 8002b60:	2100      	movs	r1, #0
 8002b62:	0210      	lsls	r0, r2, #8
 8002b64:	d528      	bpl.n	8002bb8 <__ieee754_sqrtf+0x88>
 8002b66:	3901      	subs	r1, #1
 8002b68:	1a5b      	subs	r3, r3, r1
 8002b6a:	3b7f      	subs	r3, #127	; 0x7f
 8002b6c:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8002b70:	07d9      	lsls	r1, r3, #31
 8002b72:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002b76:	bf48      	it	mi
 8002b78:	0052      	lslmi	r2, r2, #1
 8002b7a:	1059      	asrs	r1, r3, #1
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	0052      	lsls	r2, r2, #1
 8002b80:	2419      	movs	r4, #25
 8002b82:	461e      	mov	r6, r3
 8002b84:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8002b88:	1835      	adds	r5, r6, r0
 8002b8a:	4295      	cmp	r5, r2
 8002b8c:	bfde      	ittt	le
 8002b8e:	182e      	addle	r6, r5, r0
 8002b90:	1b52      	suble	r2, r2, r5
 8002b92:	181b      	addle	r3, r3, r0
 8002b94:	3c01      	subs	r4, #1
 8002b96:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8002b9a:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8002b9e:	d1f3      	bne.n	8002b88 <__ieee754_sqrtf+0x58>
 8002ba0:	b112      	cbz	r2, 8002ba8 <__ieee754_sqrtf+0x78>
 8002ba2:	3301      	adds	r3, #1
 8002ba4:	f023 0301 	bic.w	r3, r3, #1
 8002ba8:	105b      	asrs	r3, r3, #1
 8002baa:	f103 537c 	add.w	r3, r3, #1056964608	; 0x3f000000
 8002bae:	eb03 53c1 	add.w	r3, r3, r1, lsl #23
 8002bb2:	ee00 3a10 	vmov	s0, r3
 8002bb6:	bd70      	pop	{r4, r5, r6, pc}
 8002bb8:	0052      	lsls	r2, r2, #1
 8002bba:	3101      	adds	r1, #1
 8002bbc:	e7d1      	b.n	8002b62 <__ieee754_sqrtf+0x32>
	...

08002bc0 <__kernel_cos>:
 8002bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bc4:	ec59 8b10 	vmov	r8, r9, d0
 8002bc8:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
 8002bcc:	b085      	sub	sp, #20
 8002bce:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 8002bd2:	ed8d 1b00 	vstr	d1, [sp]
 8002bd6:	da07      	bge.n	8002be8 <__kernel_cos+0x28>
 8002bd8:	ee10 0a10 	vmov	r0, s0
 8002bdc:	4649      	mov	r1, r9
 8002bde:	f7fd ff45 	bl	8000a6c <__aeabi_d2iz>
 8002be2:	2800      	cmp	r0, #0
 8002be4:	f000 80aa 	beq.w	8002d3c <__kernel_cos+0x17c>
 8002be8:	4642      	mov	r2, r8
 8002bea:	464b      	mov	r3, r9
 8002bec:	4640      	mov	r0, r8
 8002bee:	4649      	mov	r1, r9
 8002bf0:	f7fd fca2 	bl	8000538 <__aeabi_dmul>
 8002bf4:	a359      	add	r3, pc, #356	; (adr r3, 8002d5c <__kernel_cos+0x19c>)
 8002bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bfa:	4604      	mov	r4, r0
 8002bfc:	460d      	mov	r5, r1
 8002bfe:	f7fd fc9b 	bl	8000538 <__aeabi_dmul>
 8002c02:	a358      	add	r3, pc, #352	; (adr r3, 8002d64 <__kernel_cos+0x1a4>)
 8002c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c08:	f7fd fae4 	bl	80001d4 <__adddf3>
 8002c0c:	4622      	mov	r2, r4
 8002c0e:	462b      	mov	r3, r5
 8002c10:	f7fd fc92 	bl	8000538 <__aeabi_dmul>
 8002c14:	a355      	add	r3, pc, #340	; (adr r3, 8002d6c <__kernel_cos+0x1ac>)
 8002c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c1a:	f7fd fad9 	bl	80001d0 <__aeabi_dsub>
 8002c1e:	4622      	mov	r2, r4
 8002c20:	462b      	mov	r3, r5
 8002c22:	f7fd fc89 	bl	8000538 <__aeabi_dmul>
 8002c26:	a353      	add	r3, pc, #332	; (adr r3, 8002d74 <__kernel_cos+0x1b4>)
 8002c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c2c:	f7fd fad2 	bl	80001d4 <__adddf3>
 8002c30:	4622      	mov	r2, r4
 8002c32:	462b      	mov	r3, r5
 8002c34:	f7fd fc80 	bl	8000538 <__aeabi_dmul>
 8002c38:	a350      	add	r3, pc, #320	; (adr r3, 8002d7c <__kernel_cos+0x1bc>)
 8002c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c3e:	f7fd fac7 	bl	80001d0 <__aeabi_dsub>
 8002c42:	4622      	mov	r2, r4
 8002c44:	462b      	mov	r3, r5
 8002c46:	f7fd fc77 	bl	8000538 <__aeabi_dmul>
 8002c4a:	a34e      	add	r3, pc, #312	; (adr r3, 8002d84 <__kernel_cos+0x1c4>)
 8002c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c50:	f7fd fac0 	bl	80001d4 <__adddf3>
 8002c54:	462b      	mov	r3, r5
 8002c56:	4622      	mov	r2, r4
 8002c58:	f7fd fc6e 	bl	8000538 <__aeabi_dmul>
 8002c5c:	4b3a      	ldr	r3, [pc, #232]	; (8002d48 <__kernel_cos+0x188>)
 8002c5e:	429f      	cmp	r7, r3
 8002c60:	4682      	mov	sl, r0
 8002c62:	468b      	mov	fp, r1
 8002c64:	dc2c      	bgt.n	8002cc0 <__kernel_cos+0x100>
 8002c66:	2200      	movs	r2, #0
 8002c68:	4b38      	ldr	r3, [pc, #224]	; (8002d4c <__kernel_cos+0x18c>)
 8002c6a:	4620      	mov	r0, r4
 8002c6c:	4629      	mov	r1, r5
 8002c6e:	f7fd fc63 	bl	8000538 <__aeabi_dmul>
 8002c72:	4652      	mov	r2, sl
 8002c74:	4606      	mov	r6, r0
 8002c76:	460f      	mov	r7, r1
 8002c78:	465b      	mov	r3, fp
 8002c7a:	4620      	mov	r0, r4
 8002c7c:	4629      	mov	r1, r5
 8002c7e:	f7fd fc5b 	bl	8000538 <__aeabi_dmul>
 8002c82:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002c86:	4604      	mov	r4, r0
 8002c88:	460d      	mov	r5, r1
 8002c8a:	4640      	mov	r0, r8
 8002c8c:	4649      	mov	r1, r9
 8002c8e:	f7fd fc53 	bl	8000538 <__aeabi_dmul>
 8002c92:	4602      	mov	r2, r0
 8002c94:	460b      	mov	r3, r1
 8002c96:	4620      	mov	r0, r4
 8002c98:	4629      	mov	r1, r5
 8002c9a:	f7fd fa99 	bl	80001d0 <__aeabi_dsub>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	460b      	mov	r3, r1
 8002ca2:	4630      	mov	r0, r6
 8002ca4:	4639      	mov	r1, r7
 8002ca6:	f7fd fa93 	bl	80001d0 <__aeabi_dsub>
 8002caa:	460b      	mov	r3, r1
 8002cac:	4928      	ldr	r1, [pc, #160]	; (8002d50 <__kernel_cos+0x190>)
 8002cae:	4602      	mov	r2, r0
 8002cb0:	2000      	movs	r0, #0
 8002cb2:	f7fd fa8d 	bl	80001d0 <__aeabi_dsub>
 8002cb6:	ec41 0b10 	vmov	d0, r0, r1
 8002cba:	b005      	add	sp, #20
 8002cbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cc0:	4b24      	ldr	r3, [pc, #144]	; (8002d54 <__kernel_cos+0x194>)
 8002cc2:	4923      	ldr	r1, [pc, #140]	; (8002d50 <__kernel_cos+0x190>)
 8002cc4:	429f      	cmp	r7, r3
 8002cc6:	bfd7      	itett	le
 8002cc8:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 8002ccc:	4f22      	ldrgt	r7, [pc, #136]	; (8002d58 <__kernel_cos+0x198>)
 8002cce:	2200      	movle	r2, #0
 8002cd0:	4616      	movle	r6, r2
 8002cd2:	bfd4      	ite	le
 8002cd4:	461f      	movle	r7, r3
 8002cd6:	2600      	movgt	r6, #0
 8002cd8:	4632      	mov	r2, r6
 8002cda:	463b      	mov	r3, r7
 8002cdc:	2000      	movs	r0, #0
 8002cde:	f7fd fa77 	bl	80001d0 <__aeabi_dsub>
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002ce8:	4b18      	ldr	r3, [pc, #96]	; (8002d4c <__kernel_cos+0x18c>)
 8002cea:	4620      	mov	r0, r4
 8002cec:	4629      	mov	r1, r5
 8002cee:	f7fd fc23 	bl	8000538 <__aeabi_dmul>
 8002cf2:	4632      	mov	r2, r6
 8002cf4:	463b      	mov	r3, r7
 8002cf6:	f7fd fa6b 	bl	80001d0 <__aeabi_dsub>
 8002cfa:	4652      	mov	r2, sl
 8002cfc:	4606      	mov	r6, r0
 8002cfe:	460f      	mov	r7, r1
 8002d00:	465b      	mov	r3, fp
 8002d02:	4620      	mov	r0, r4
 8002d04:	4629      	mov	r1, r5
 8002d06:	f7fd fc17 	bl	8000538 <__aeabi_dmul>
 8002d0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002d0e:	4604      	mov	r4, r0
 8002d10:	460d      	mov	r5, r1
 8002d12:	4640      	mov	r0, r8
 8002d14:	4649      	mov	r1, r9
 8002d16:	f7fd fc0f 	bl	8000538 <__aeabi_dmul>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	460b      	mov	r3, r1
 8002d1e:	4620      	mov	r0, r4
 8002d20:	4629      	mov	r1, r5
 8002d22:	f7fd fa55 	bl	80001d0 <__aeabi_dsub>
 8002d26:	4602      	mov	r2, r0
 8002d28:	460b      	mov	r3, r1
 8002d2a:	4630      	mov	r0, r6
 8002d2c:	4639      	mov	r1, r7
 8002d2e:	f7fd fa4f 	bl	80001d0 <__aeabi_dsub>
 8002d32:	4602      	mov	r2, r0
 8002d34:	460b      	mov	r3, r1
 8002d36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002d3a:	e7ba      	b.n	8002cb2 <__kernel_cos+0xf2>
 8002d3c:	2000      	movs	r0, #0
 8002d3e:	4904      	ldr	r1, [pc, #16]	; (8002d50 <__kernel_cos+0x190>)
 8002d40:	e7b9      	b.n	8002cb6 <__kernel_cos+0xf6>
 8002d42:	bf00      	nop
 8002d44:	f3af 8000 	nop.w
 8002d48:	3fd33332 	.word	0x3fd33332
 8002d4c:	3fe00000 	.word	0x3fe00000
 8002d50:	3ff00000 	.word	0x3ff00000
 8002d54:	3fe90000 	.word	0x3fe90000
 8002d58:	3fd20000 	.word	0x3fd20000
 8002d5c:	be8838d4 	.word	0xbe8838d4
 8002d60:	bda8fae9 	.word	0xbda8fae9
 8002d64:	bdb4b1c4 	.word	0xbdb4b1c4
 8002d68:	3e21ee9e 	.word	0x3e21ee9e
 8002d6c:	809c52ad 	.word	0x809c52ad
 8002d70:	3e927e4f 	.word	0x3e927e4f
 8002d74:	19cb1590 	.word	0x19cb1590
 8002d78:	3efa01a0 	.word	0x3efa01a0
 8002d7c:	16c15177 	.word	0x16c15177
 8002d80:	3f56c16c 	.word	0x3f56c16c
 8002d84:	5555554c 	.word	0x5555554c
 8002d88:	3fa55555 	.word	0x3fa55555
 8002d8c:	00000000 	.word	0x00000000

08002d90 <__kernel_rem_pio2>:
 8002d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d94:	ed2d 8b02 	vpush	{d8}
 8002d98:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8002d9c:	1ed4      	subs	r4, r2, #3
 8002d9e:	9306      	str	r3, [sp, #24]
 8002da0:	9102      	str	r1, [sp, #8]
 8002da2:	4bc3      	ldr	r3, [pc, #780]	; (80030b0 <__kernel_rem_pio2+0x320>)
 8002da4:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8002da6:	9009      	str	r0, [sp, #36]	; 0x24
 8002da8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002dac:	9300      	str	r3, [sp, #0]
 8002dae:	9b06      	ldr	r3, [sp, #24]
 8002db0:	3b01      	subs	r3, #1
 8002db2:	9304      	str	r3, [sp, #16]
 8002db4:	2318      	movs	r3, #24
 8002db6:	fb94 f4f3 	sdiv	r4, r4, r3
 8002dba:	f06f 0317 	mvn.w	r3, #23
 8002dbe:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8002dc2:	fb04 3303 	mla	r3, r4, r3, r3
 8002dc6:	eb03 0a02 	add.w	sl, r3, r2
 8002dca:	9b00      	ldr	r3, [sp, #0]
 8002dcc:	9a04      	ldr	r2, [sp, #16]
 8002dce:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 80030a0 <__kernel_rem_pio2+0x310>
 8002dd2:	eb03 0802 	add.w	r8, r3, r2
 8002dd6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8002dd8:	1aa7      	subs	r7, r4, r2
 8002dda:	ae20      	add	r6, sp, #128	; 0x80
 8002ddc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8002de0:	2500      	movs	r5, #0
 8002de2:	4545      	cmp	r5, r8
 8002de4:	dd13      	ble.n	8002e0e <__kernel_rem_pio2+0x7e>
 8002de6:	ed9f 8bae 	vldr	d8, [pc, #696]	; 80030a0 <__kernel_rem_pio2+0x310>
 8002dea:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8002dee:	2600      	movs	r6, #0
 8002df0:	9b00      	ldr	r3, [sp, #0]
 8002df2:	429e      	cmp	r6, r3
 8002df4:	dc32      	bgt.n	8002e5c <__kernel_rem_pio2+0xcc>
 8002df6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002df8:	9303      	str	r3, [sp, #12]
 8002dfa:	9b06      	ldr	r3, [sp, #24]
 8002dfc:	199d      	adds	r5, r3, r6
 8002dfe:	ab20      	add	r3, sp, #128	; 0x80
 8002e00:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8002e04:	9308      	str	r3, [sp, #32]
 8002e06:	ec59 8b18 	vmov	r8, r9, d8
 8002e0a:	2700      	movs	r7, #0
 8002e0c:	e01f      	b.n	8002e4e <__kernel_rem_pio2+0xbe>
 8002e0e:	42ef      	cmn	r7, r5
 8002e10:	d407      	bmi.n	8002e22 <__kernel_rem_pio2+0x92>
 8002e12:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8002e16:	f7fd fb29 	bl	800046c <__aeabi_i2d>
 8002e1a:	e8e6 0102 	strd	r0, r1, [r6], #8
 8002e1e:	3501      	adds	r5, #1
 8002e20:	e7df      	b.n	8002de2 <__kernel_rem_pio2+0x52>
 8002e22:	ec51 0b18 	vmov	r0, r1, d8
 8002e26:	e7f8      	b.n	8002e1a <__kernel_rem_pio2+0x8a>
 8002e28:	9908      	ldr	r1, [sp, #32]
 8002e2a:	9d03      	ldr	r5, [sp, #12]
 8002e2c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8002e30:	9108      	str	r1, [sp, #32]
 8002e32:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8002e36:	9503      	str	r5, [sp, #12]
 8002e38:	f7fd fb7e 	bl	8000538 <__aeabi_dmul>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	460b      	mov	r3, r1
 8002e40:	4640      	mov	r0, r8
 8002e42:	4649      	mov	r1, r9
 8002e44:	f7fd f9c6 	bl	80001d4 <__adddf3>
 8002e48:	3701      	adds	r7, #1
 8002e4a:	4680      	mov	r8, r0
 8002e4c:	4689      	mov	r9, r1
 8002e4e:	9b04      	ldr	r3, [sp, #16]
 8002e50:	429f      	cmp	r7, r3
 8002e52:	dde9      	ble.n	8002e28 <__kernel_rem_pio2+0x98>
 8002e54:	e8eb 8902 	strd	r8, r9, [fp], #8
 8002e58:	3601      	adds	r6, #1
 8002e5a:	e7c9      	b.n	8002df0 <__kernel_rem_pio2+0x60>
 8002e5c:	9b00      	ldr	r3, [sp, #0]
 8002e5e:	9f00      	ldr	r7, [sp, #0]
 8002e60:	aa0c      	add	r2, sp, #48	; 0x30
 8002e62:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8002e66:	930b      	str	r3, [sp, #44]	; 0x2c
 8002e68:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8002e6a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8002e6e:	930a      	str	r3, [sp, #40]	; 0x28
 8002e70:	ab98      	add	r3, sp, #608	; 0x260
 8002e72:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 8002e76:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8002e7a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8002e7e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8002e82:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002e86:	9308      	str	r3, [sp, #32]
 8002e88:	9a08      	ldr	r2, [sp, #32]
 8002e8a:	ab98      	add	r3, sp, #608	; 0x260
 8002e8c:	4413      	add	r3, r2
 8002e8e:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 8002e92:	2600      	movs	r6, #0
 8002e94:	1bbb      	subs	r3, r7, r6
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	dc77      	bgt.n	8002f8a <__kernel_rem_pio2+0x1fa>
 8002e9a:	ec49 8b10 	vmov	d0, r8, r9
 8002e9e:	4650      	mov	r0, sl
 8002ea0:	f000 fc9a 	bl	80037d8 <scalbn>
 8002ea4:	ec55 4b10 	vmov	r4, r5, d0
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8002eae:	ee10 0a10 	vmov	r0, s0
 8002eb2:	4629      	mov	r1, r5
 8002eb4:	f7fd fb40 	bl	8000538 <__aeabi_dmul>
 8002eb8:	ec41 0b10 	vmov	d0, r0, r1
 8002ebc:	f000 fb7c 	bl	80035b8 <floor>
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	ec51 0b10 	vmov	r0, r1, d0
 8002ec6:	4b7b      	ldr	r3, [pc, #492]	; (80030b4 <__kernel_rem_pio2+0x324>)
 8002ec8:	f7fd fb36 	bl	8000538 <__aeabi_dmul>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	460b      	mov	r3, r1
 8002ed0:	4620      	mov	r0, r4
 8002ed2:	4629      	mov	r1, r5
 8002ed4:	f7fd f97c 	bl	80001d0 <__aeabi_dsub>
 8002ed8:	460d      	mov	r5, r1
 8002eda:	4604      	mov	r4, r0
 8002edc:	f7fd fdc6 	bl	8000a6c <__aeabi_d2iz>
 8002ee0:	9003      	str	r0, [sp, #12]
 8002ee2:	f7fd fac3 	bl	800046c <__aeabi_i2d>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	460b      	mov	r3, r1
 8002eea:	4620      	mov	r0, r4
 8002eec:	4629      	mov	r1, r5
 8002eee:	f7fd f96f 	bl	80001d0 <__aeabi_dsub>
 8002ef2:	f1ba 0f00 	cmp.w	sl, #0
 8002ef6:	4680      	mov	r8, r0
 8002ef8:	4689      	mov	r9, r1
 8002efa:	dd6b      	ble.n	8002fd4 <__kernel_rem_pio2+0x244>
 8002efc:	1e7a      	subs	r2, r7, #1
 8002efe:	ab0c      	add	r3, sp, #48	; 0x30
 8002f00:	f1ca 0118 	rsb	r1, sl, #24
 8002f04:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8002f08:	9c03      	ldr	r4, [sp, #12]
 8002f0a:	fa40 f301 	asr.w	r3, r0, r1
 8002f0e:	441c      	add	r4, r3
 8002f10:	408b      	lsls	r3, r1
 8002f12:	1ac0      	subs	r0, r0, r3
 8002f14:	ab0c      	add	r3, sp, #48	; 0x30
 8002f16:	9403      	str	r4, [sp, #12]
 8002f18:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8002f1c:	f1ca 0317 	rsb	r3, sl, #23
 8002f20:	fa40 fb03 	asr.w	fp, r0, r3
 8002f24:	f1bb 0f00 	cmp.w	fp, #0
 8002f28:	dd62      	ble.n	8002ff0 <__kernel_rem_pio2+0x260>
 8002f2a:	9b03      	ldr	r3, [sp, #12]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	3301      	adds	r3, #1
 8002f30:	9303      	str	r3, [sp, #12]
 8002f32:	4614      	mov	r4, r2
 8002f34:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8002f38:	4297      	cmp	r7, r2
 8002f3a:	f300 8089 	bgt.w	8003050 <__kernel_rem_pio2+0x2c0>
 8002f3e:	f1ba 0f00 	cmp.w	sl, #0
 8002f42:	dd07      	ble.n	8002f54 <__kernel_rem_pio2+0x1c4>
 8002f44:	f1ba 0f01 	cmp.w	sl, #1
 8002f48:	f000 8096 	beq.w	8003078 <__kernel_rem_pio2+0x2e8>
 8002f4c:	f1ba 0f02 	cmp.w	sl, #2
 8002f50:	f000 809c 	beq.w	800308c <__kernel_rem_pio2+0x2fc>
 8002f54:	f1bb 0f02 	cmp.w	fp, #2
 8002f58:	d14a      	bne.n	8002ff0 <__kernel_rem_pio2+0x260>
 8002f5a:	4642      	mov	r2, r8
 8002f5c:	464b      	mov	r3, r9
 8002f5e:	2000      	movs	r0, #0
 8002f60:	4955      	ldr	r1, [pc, #340]	; (80030b8 <__kernel_rem_pio2+0x328>)
 8002f62:	f7fd f935 	bl	80001d0 <__aeabi_dsub>
 8002f66:	4680      	mov	r8, r0
 8002f68:	4689      	mov	r9, r1
 8002f6a:	2c00      	cmp	r4, #0
 8002f6c:	d040      	beq.n	8002ff0 <__kernel_rem_pio2+0x260>
 8002f6e:	4650      	mov	r0, sl
 8002f70:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 80030a8 <__kernel_rem_pio2+0x318>
 8002f74:	f000 fc30 	bl	80037d8 <scalbn>
 8002f78:	4640      	mov	r0, r8
 8002f7a:	4649      	mov	r1, r9
 8002f7c:	ec53 2b10 	vmov	r2, r3, d0
 8002f80:	f7fd f926 	bl	80001d0 <__aeabi_dsub>
 8002f84:	4680      	mov	r8, r0
 8002f86:	4689      	mov	r9, r1
 8002f88:	e032      	b.n	8002ff0 <__kernel_rem_pio2+0x260>
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	4b4b      	ldr	r3, [pc, #300]	; (80030bc <__kernel_rem_pio2+0x32c>)
 8002f8e:	4640      	mov	r0, r8
 8002f90:	4649      	mov	r1, r9
 8002f92:	f7fd fad1 	bl	8000538 <__aeabi_dmul>
 8002f96:	f7fd fd69 	bl	8000a6c <__aeabi_d2iz>
 8002f9a:	f7fd fa67 	bl	800046c <__aeabi_i2d>
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	4b47      	ldr	r3, [pc, #284]	; (80030c0 <__kernel_rem_pio2+0x330>)
 8002fa2:	4604      	mov	r4, r0
 8002fa4:	460d      	mov	r5, r1
 8002fa6:	f7fd fac7 	bl	8000538 <__aeabi_dmul>
 8002faa:	4602      	mov	r2, r0
 8002fac:	460b      	mov	r3, r1
 8002fae:	4640      	mov	r0, r8
 8002fb0:	4649      	mov	r1, r9
 8002fb2:	f7fd f90d 	bl	80001d0 <__aeabi_dsub>
 8002fb6:	f7fd fd59 	bl	8000a6c <__aeabi_d2iz>
 8002fba:	ab0c      	add	r3, sp, #48	; 0x30
 8002fbc:	4629      	mov	r1, r5
 8002fbe:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8002fc2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8002fc6:	4620      	mov	r0, r4
 8002fc8:	f7fd f904 	bl	80001d4 <__adddf3>
 8002fcc:	3601      	adds	r6, #1
 8002fce:	4680      	mov	r8, r0
 8002fd0:	4689      	mov	r9, r1
 8002fd2:	e75f      	b.n	8002e94 <__kernel_rem_pio2+0x104>
 8002fd4:	d106      	bne.n	8002fe4 <__kernel_rem_pio2+0x254>
 8002fd6:	1e7b      	subs	r3, r7, #1
 8002fd8:	aa0c      	add	r2, sp, #48	; 0x30
 8002fda:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002fde:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8002fe2:	e79f      	b.n	8002f24 <__kernel_rem_pio2+0x194>
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	4b37      	ldr	r3, [pc, #220]	; (80030c4 <__kernel_rem_pio2+0x334>)
 8002fe8:	f7fd fd2c 	bl	8000a44 <__aeabi_dcmpge>
 8002fec:	bb68      	cbnz	r0, 800304a <__kernel_rem_pio2+0x2ba>
 8002fee:	4683      	mov	fp, r0
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	4640      	mov	r0, r8
 8002ff6:	4649      	mov	r1, r9
 8002ff8:	f7fd fd06 	bl	8000a08 <__aeabi_dcmpeq>
 8002ffc:	2800      	cmp	r0, #0
 8002ffe:	f000 80c1 	beq.w	8003184 <__kernel_rem_pio2+0x3f4>
 8003002:	1e7c      	subs	r4, r7, #1
 8003004:	4623      	mov	r3, r4
 8003006:	2200      	movs	r2, #0
 8003008:	9900      	ldr	r1, [sp, #0]
 800300a:	428b      	cmp	r3, r1
 800300c:	da5c      	bge.n	80030c8 <__kernel_rem_pio2+0x338>
 800300e:	2a00      	cmp	r2, #0
 8003010:	f040 808b 	bne.w	800312a <__kernel_rem_pio2+0x39a>
 8003014:	2401      	movs	r4, #1
 8003016:	f06f 0203 	mvn.w	r2, #3
 800301a:	fb02 f304 	mul.w	r3, r2, r4
 800301e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003020:	58cb      	ldr	r3, [r1, r3]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d056      	beq.n	80030d4 <__kernel_rem_pio2+0x344>
 8003026:	9b08      	ldr	r3, [sp, #32]
 8003028:	aa98      	add	r2, sp, #608	; 0x260
 800302a:	4413      	add	r3, r2
 800302c:	f1a3 0b90 	sub.w	fp, r3, #144	; 0x90
 8003030:	9b06      	ldr	r3, [sp, #24]
 8003032:	19dd      	adds	r5, r3, r7
 8003034:	ab20      	add	r3, sp, #128	; 0x80
 8003036:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800303a:	19e3      	adds	r3, r4, r7
 800303c:	1c7e      	adds	r6, r7, #1
 800303e:	9303      	str	r3, [sp, #12]
 8003040:	9b03      	ldr	r3, [sp, #12]
 8003042:	429e      	cmp	r6, r3
 8003044:	dd48      	ble.n	80030d8 <__kernel_rem_pio2+0x348>
 8003046:	461f      	mov	r7, r3
 8003048:	e712      	b.n	8002e70 <__kernel_rem_pio2+0xe0>
 800304a:	f04f 0b02 	mov.w	fp, #2
 800304e:	e76c      	b.n	8002f2a <__kernel_rem_pio2+0x19a>
 8003050:	ab0c      	add	r3, sp, #48	; 0x30
 8003052:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003056:	b94c      	cbnz	r4, 800306c <__kernel_rem_pio2+0x2dc>
 8003058:	b12b      	cbz	r3, 8003066 <__kernel_rem_pio2+0x2d6>
 800305a:	a80c      	add	r0, sp, #48	; 0x30
 800305c:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8003060:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8003064:	2301      	movs	r3, #1
 8003066:	3201      	adds	r2, #1
 8003068:	461c      	mov	r4, r3
 800306a:	e765      	b.n	8002f38 <__kernel_rem_pio2+0x1a8>
 800306c:	a80c      	add	r0, sp, #48	; 0x30
 800306e:	1acb      	subs	r3, r1, r3
 8003070:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8003074:	4623      	mov	r3, r4
 8003076:	e7f6      	b.n	8003066 <__kernel_rem_pio2+0x2d6>
 8003078:	1e7a      	subs	r2, r7, #1
 800307a:	ab0c      	add	r3, sp, #48	; 0x30
 800307c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003080:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8003084:	a90c      	add	r1, sp, #48	; 0x30
 8003086:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800308a:	e763      	b.n	8002f54 <__kernel_rem_pio2+0x1c4>
 800308c:	1e7a      	subs	r2, r7, #1
 800308e:	ab0c      	add	r3, sp, #48	; 0x30
 8003090:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003094:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8003098:	e7f4      	b.n	8003084 <__kernel_rem_pio2+0x2f4>
 800309a:	bf00      	nop
 800309c:	f3af 8000 	nop.w
	...
 80030ac:	3ff00000 	.word	0x3ff00000
 80030b0:	08008c48 	.word	0x08008c48
 80030b4:	40200000 	.word	0x40200000
 80030b8:	3ff00000 	.word	0x3ff00000
 80030bc:	3e700000 	.word	0x3e700000
 80030c0:	41700000 	.word	0x41700000
 80030c4:	3fe00000 	.word	0x3fe00000
 80030c8:	a90c      	add	r1, sp, #48	; 0x30
 80030ca:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80030ce:	3b01      	subs	r3, #1
 80030d0:	430a      	orrs	r2, r1
 80030d2:	e799      	b.n	8003008 <__kernel_rem_pio2+0x278>
 80030d4:	3401      	adds	r4, #1
 80030d6:	e7a0      	b.n	800301a <__kernel_rem_pio2+0x28a>
 80030d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80030da:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80030de:	f7fd f9c5 	bl	800046c <__aeabi_i2d>
 80030e2:	e8e5 0102 	strd	r0, r1, [r5], #8
 80030e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80030e8:	9508      	str	r5, [sp, #32]
 80030ea:	461c      	mov	r4, r3
 80030ec:	2700      	movs	r7, #0
 80030ee:	f04f 0800 	mov.w	r8, #0
 80030f2:	f04f 0900 	mov.w	r9, #0
 80030f6:	9b04      	ldr	r3, [sp, #16]
 80030f8:	429f      	cmp	r7, r3
 80030fa:	dd03      	ble.n	8003104 <__kernel_rem_pio2+0x374>
 80030fc:	e8eb 8902 	strd	r8, r9, [fp], #8
 8003100:	3601      	adds	r6, #1
 8003102:	e79d      	b.n	8003040 <__kernel_rem_pio2+0x2b0>
 8003104:	9908      	ldr	r1, [sp, #32]
 8003106:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800310a:	9108      	str	r1, [sp, #32]
 800310c:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8003110:	f7fd fa12 	bl	8000538 <__aeabi_dmul>
 8003114:	4602      	mov	r2, r0
 8003116:	460b      	mov	r3, r1
 8003118:	4640      	mov	r0, r8
 800311a:	4649      	mov	r1, r9
 800311c:	f7fd f85a 	bl	80001d4 <__adddf3>
 8003120:	3701      	adds	r7, #1
 8003122:	4680      	mov	r8, r0
 8003124:	4689      	mov	r9, r1
 8003126:	e7e6      	b.n	80030f6 <__kernel_rem_pio2+0x366>
 8003128:	3c01      	subs	r4, #1
 800312a:	ab0c      	add	r3, sp, #48	; 0x30
 800312c:	f1aa 0a18 	sub.w	sl, sl, #24
 8003130:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d0f7      	beq.n	8003128 <__kernel_rem_pio2+0x398>
 8003138:	4650      	mov	r0, sl
 800313a:	ed9f 0bb5 	vldr	d0, [pc, #724]	; 8003410 <__kernel_rem_pio2+0x680>
 800313e:	f000 fb4b 	bl	80037d8 <scalbn>
 8003142:	00e5      	lsls	r5, r4, #3
 8003144:	ab98      	add	r3, sp, #608	; 0x260
 8003146:	eb03 0905 	add.w	r9, r3, r5
 800314a:	ec57 6b10 	vmov	r6, r7, d0
 800314e:	f1a9 0998 	sub.w	r9, r9, #152	; 0x98
 8003152:	46a0      	mov	r8, r4
 8003154:	f1b8 0f00 	cmp.w	r8, #0
 8003158:	da4d      	bge.n	80031f6 <__kernel_rem_pio2+0x466>
 800315a:	ed9f 8baf 	vldr	d8, [pc, #700]	; 8003418 <__kernel_rem_pio2+0x688>
 800315e:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 8003162:	2300      	movs	r3, #0
 8003164:	9304      	str	r3, [sp, #16]
 8003166:	4657      	mov	r7, sl
 8003168:	9b04      	ldr	r3, [sp, #16]
 800316a:	ebb4 0903 	subs.w	r9, r4, r3
 800316e:	d476      	bmi.n	800325e <__kernel_rem_pio2+0x4ce>
 8003170:	4bab      	ldr	r3, [pc, #684]	; (8003420 <__kernel_rem_pio2+0x690>)
 8003172:	461e      	mov	r6, r3
 8003174:	ab70      	add	r3, sp, #448	; 0x1c0
 8003176:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800317a:	ed8d 8b06 	vstr	d8, [sp, #24]
 800317e:	f04f 0800 	mov.w	r8, #0
 8003182:	e05e      	b.n	8003242 <__kernel_rem_pio2+0x4b2>
 8003184:	f1ca 0000 	rsb	r0, sl, #0
 8003188:	ec49 8b10 	vmov	d0, r8, r9
 800318c:	f000 fb24 	bl	80037d8 <scalbn>
 8003190:	ec55 4b10 	vmov	r4, r5, d0
 8003194:	2200      	movs	r2, #0
 8003196:	4ba3      	ldr	r3, [pc, #652]	; (8003424 <__kernel_rem_pio2+0x694>)
 8003198:	ee10 0a10 	vmov	r0, s0
 800319c:	4629      	mov	r1, r5
 800319e:	f7fd fc51 	bl	8000a44 <__aeabi_dcmpge>
 80031a2:	b1f8      	cbz	r0, 80031e4 <__kernel_rem_pio2+0x454>
 80031a4:	2200      	movs	r2, #0
 80031a6:	4ba0      	ldr	r3, [pc, #640]	; (8003428 <__kernel_rem_pio2+0x698>)
 80031a8:	4620      	mov	r0, r4
 80031aa:	4629      	mov	r1, r5
 80031ac:	f7fd f9c4 	bl	8000538 <__aeabi_dmul>
 80031b0:	f7fd fc5c 	bl	8000a6c <__aeabi_d2iz>
 80031b4:	4606      	mov	r6, r0
 80031b6:	f7fd f959 	bl	800046c <__aeabi_i2d>
 80031ba:	2200      	movs	r2, #0
 80031bc:	4b99      	ldr	r3, [pc, #612]	; (8003424 <__kernel_rem_pio2+0x694>)
 80031be:	f7fd f9bb 	bl	8000538 <__aeabi_dmul>
 80031c2:	460b      	mov	r3, r1
 80031c4:	4602      	mov	r2, r0
 80031c6:	4629      	mov	r1, r5
 80031c8:	4620      	mov	r0, r4
 80031ca:	f7fd f801 	bl	80001d0 <__aeabi_dsub>
 80031ce:	f7fd fc4d 	bl	8000a6c <__aeabi_d2iz>
 80031d2:	1c7c      	adds	r4, r7, #1
 80031d4:	ab0c      	add	r3, sp, #48	; 0x30
 80031d6:	f10a 0a18 	add.w	sl, sl, #24
 80031da:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80031de:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 80031e2:	e7a9      	b.n	8003138 <__kernel_rem_pio2+0x3a8>
 80031e4:	4620      	mov	r0, r4
 80031e6:	4629      	mov	r1, r5
 80031e8:	f7fd fc40 	bl	8000a6c <__aeabi_d2iz>
 80031ec:	ab0c      	add	r3, sp, #48	; 0x30
 80031ee:	463c      	mov	r4, r7
 80031f0:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80031f4:	e7a0      	b.n	8003138 <__kernel_rem_pio2+0x3a8>
 80031f6:	ab0c      	add	r3, sp, #48	; 0x30
 80031f8:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80031fc:	f7fd f936 	bl	800046c <__aeabi_i2d>
 8003200:	4632      	mov	r2, r6
 8003202:	463b      	mov	r3, r7
 8003204:	f7fd f998 	bl	8000538 <__aeabi_dmul>
 8003208:	2200      	movs	r2, #0
 800320a:	e969 0102 	strd	r0, r1, [r9, #-8]!
 800320e:	4b86      	ldr	r3, [pc, #536]	; (8003428 <__kernel_rem_pio2+0x698>)
 8003210:	4630      	mov	r0, r6
 8003212:	4639      	mov	r1, r7
 8003214:	f7fd f990 	bl	8000538 <__aeabi_dmul>
 8003218:	f108 38ff 	add.w	r8, r8, #4294967295
 800321c:	4606      	mov	r6, r0
 800321e:	460f      	mov	r7, r1
 8003220:	e798      	b.n	8003154 <__kernel_rem_pio2+0x3c4>
 8003222:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8003226:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800322a:	f7fd f985 	bl	8000538 <__aeabi_dmul>
 800322e:	4602      	mov	r2, r0
 8003230:	460b      	mov	r3, r1
 8003232:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003236:	f7fc ffcd 	bl	80001d4 <__adddf3>
 800323a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800323e:	f108 0801 	add.w	r8, r8, #1
 8003242:	9b00      	ldr	r3, [sp, #0]
 8003244:	4598      	cmp	r8, r3
 8003246:	dc02      	bgt.n	800324e <__kernel_rem_pio2+0x4be>
 8003248:	9b04      	ldr	r3, [sp, #16]
 800324a:	4598      	cmp	r8, r3
 800324c:	dde9      	ble.n	8003222 <__kernel_rem_pio2+0x492>
 800324e:	9b04      	ldr	r3, [sp, #16]
 8003250:	ed9d 7b06 	vldr	d7, [sp, #24]
 8003254:	3301      	adds	r3, #1
 8003256:	ecaa 7b02 	vstmia	sl!, {d7}
 800325a:	9304      	str	r3, [sp, #16]
 800325c:	e784      	b.n	8003168 <__kernel_rem_pio2+0x3d8>
 800325e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8003260:	2b03      	cmp	r3, #3
 8003262:	d85d      	bhi.n	8003320 <__kernel_rem_pio2+0x590>
 8003264:	e8df f003 	tbb	[pc, r3]
 8003268:	0226264b 	.word	0x0226264b
 800326c:	ab98      	add	r3, sp, #608	; 0x260
 800326e:	441d      	add	r5, r3
 8003270:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 8003274:	462e      	mov	r6, r5
 8003276:	46a2      	mov	sl, r4
 8003278:	f1ba 0f00 	cmp.w	sl, #0
 800327c:	dc6e      	bgt.n	800335c <__kernel_rem_pio2+0x5cc>
 800327e:	462e      	mov	r6, r5
 8003280:	46a2      	mov	sl, r4
 8003282:	f1ba 0f01 	cmp.w	sl, #1
 8003286:	f300 808a 	bgt.w	800339e <__kernel_rem_pio2+0x60e>
 800328a:	2000      	movs	r0, #0
 800328c:	2100      	movs	r1, #0
 800328e:	2c01      	cmp	r4, #1
 8003290:	f300 80a6 	bgt.w	80033e0 <__kernel_rem_pio2+0x650>
 8003294:	f1bb 0f00 	cmp.w	fp, #0
 8003298:	f040 80a8 	bne.w	80033ec <__kernel_rem_pio2+0x65c>
 800329c:	e9dd 2348 	ldrd	r2, r3, [sp, #288]	; 0x120
 80032a0:	9c02      	ldr	r4, [sp, #8]
 80032a2:	e9c4 2300 	strd	r2, r3, [r4]
 80032a6:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 80032aa:	e9c4 0104 	strd	r0, r1, [r4, #16]
 80032ae:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80032b2:	e035      	b.n	8003320 <__kernel_rem_pio2+0x590>
 80032b4:	3508      	adds	r5, #8
 80032b6:	ab48      	add	r3, sp, #288	; 0x120
 80032b8:	441d      	add	r5, r3
 80032ba:	4626      	mov	r6, r4
 80032bc:	2000      	movs	r0, #0
 80032be:	2100      	movs	r1, #0
 80032c0:	2e00      	cmp	r6, #0
 80032c2:	da3c      	bge.n	800333e <__kernel_rem_pio2+0x5ae>
 80032c4:	f1bb 0f00 	cmp.w	fp, #0
 80032c8:	d03f      	beq.n	800334a <__kernel_rem_pio2+0x5ba>
 80032ca:	4602      	mov	r2, r0
 80032cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80032d0:	9d02      	ldr	r5, [sp, #8]
 80032d2:	e9c5 2300 	strd	r2, r3, [r5]
 80032d6:	4602      	mov	r2, r0
 80032d8:	460b      	mov	r3, r1
 80032da:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80032de:	f7fc ff77 	bl	80001d0 <__aeabi_dsub>
 80032e2:	ae4a      	add	r6, sp, #296	; 0x128
 80032e4:	2501      	movs	r5, #1
 80032e6:	42ac      	cmp	r4, r5
 80032e8:	da32      	bge.n	8003350 <__kernel_rem_pio2+0x5c0>
 80032ea:	f1bb 0f00 	cmp.w	fp, #0
 80032ee:	d002      	beq.n	80032f6 <__kernel_rem_pio2+0x566>
 80032f0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80032f4:	4619      	mov	r1, r3
 80032f6:	9b02      	ldr	r3, [sp, #8]
 80032f8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80032fc:	e010      	b.n	8003320 <__kernel_rem_pio2+0x590>
 80032fe:	ab98      	add	r3, sp, #608	; 0x260
 8003300:	441d      	add	r5, r3
 8003302:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 8003306:	2000      	movs	r0, #0
 8003308:	2100      	movs	r1, #0
 800330a:	2c00      	cmp	r4, #0
 800330c:	da11      	bge.n	8003332 <__kernel_rem_pio2+0x5a2>
 800330e:	f1bb 0f00 	cmp.w	fp, #0
 8003312:	d002      	beq.n	800331a <__kernel_rem_pio2+0x58a>
 8003314:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003318:	4619      	mov	r1, r3
 800331a:	9b02      	ldr	r3, [sp, #8]
 800331c:	e9c3 0100 	strd	r0, r1, [r3]
 8003320:	9b03      	ldr	r3, [sp, #12]
 8003322:	f003 0007 	and.w	r0, r3, #7
 8003326:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800332a:	ecbd 8b02 	vpop	{d8}
 800332e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003332:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8003336:	f7fc ff4d 	bl	80001d4 <__adddf3>
 800333a:	3c01      	subs	r4, #1
 800333c:	e7e5      	b.n	800330a <__kernel_rem_pio2+0x57a>
 800333e:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8003342:	f7fc ff47 	bl	80001d4 <__adddf3>
 8003346:	3e01      	subs	r6, #1
 8003348:	e7ba      	b.n	80032c0 <__kernel_rem_pio2+0x530>
 800334a:	4602      	mov	r2, r0
 800334c:	460b      	mov	r3, r1
 800334e:	e7bf      	b.n	80032d0 <__kernel_rem_pio2+0x540>
 8003350:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8003354:	f7fc ff3e 	bl	80001d4 <__adddf3>
 8003358:	3501      	adds	r5, #1
 800335a:	e7c4      	b.n	80032e6 <__kernel_rem_pio2+0x556>
 800335c:	ed16 7b02 	vldr	d7, [r6, #-8]
 8003360:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 8003364:	ec53 2b17 	vmov	r2, r3, d7
 8003368:	4640      	mov	r0, r8
 800336a:	4649      	mov	r1, r9
 800336c:	ed8d 7b00 	vstr	d7, [sp]
 8003370:	f7fc ff30 	bl	80001d4 <__adddf3>
 8003374:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003378:	4602      	mov	r2, r0
 800337a:	460b      	mov	r3, r1
 800337c:	4640      	mov	r0, r8
 800337e:	4649      	mov	r1, r9
 8003380:	f7fc ff26 	bl	80001d0 <__aeabi_dsub>
 8003384:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003388:	f7fc ff24 	bl	80001d4 <__adddf3>
 800338c:	ed9d 7b04 	vldr	d7, [sp, #16]
 8003390:	e966 0102 	strd	r0, r1, [r6, #-8]!
 8003394:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003398:	ed06 7b02 	vstr	d7, [r6, #-8]
 800339c:	e76c      	b.n	8003278 <__kernel_rem_pio2+0x4e8>
 800339e:	ed16 7b02 	vldr	d7, [r6, #-8]
 80033a2:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 80033a6:	ec53 2b17 	vmov	r2, r3, d7
 80033aa:	4640      	mov	r0, r8
 80033ac:	4649      	mov	r1, r9
 80033ae:	ed8d 7b00 	vstr	d7, [sp]
 80033b2:	f7fc ff0f 	bl	80001d4 <__adddf3>
 80033b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80033ba:	4602      	mov	r2, r0
 80033bc:	460b      	mov	r3, r1
 80033be:	4640      	mov	r0, r8
 80033c0:	4649      	mov	r1, r9
 80033c2:	f7fc ff05 	bl	80001d0 <__aeabi_dsub>
 80033c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80033ca:	f7fc ff03 	bl	80001d4 <__adddf3>
 80033ce:	ed9d 7b04 	vldr	d7, [sp, #16]
 80033d2:	e966 0102 	strd	r0, r1, [r6, #-8]!
 80033d6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80033da:	ed06 7b02 	vstr	d7, [r6, #-8]
 80033de:	e750      	b.n	8003282 <__kernel_rem_pio2+0x4f2>
 80033e0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80033e4:	f7fc fef6 	bl	80001d4 <__adddf3>
 80033e8:	3c01      	subs	r4, #1
 80033ea:	e750      	b.n	800328e <__kernel_rem_pio2+0x4fe>
 80033ec:	9a02      	ldr	r2, [sp, #8]
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	6013      	str	r3, [r2, #0]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6110      	str	r0, [r2, #16]
 80033f6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80033fa:	6053      	str	r3, [r2, #4]
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	6093      	str	r3, [r2, #8]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8003406:	60d3      	str	r3, [r2, #12]
 8003408:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800340c:	6153      	str	r3, [r2, #20]
 800340e:	e787      	b.n	8003320 <__kernel_rem_pio2+0x590>
 8003410:	00000000 	.word	0x00000000
 8003414:	3ff00000 	.word	0x3ff00000
	...
 8003420:	08008c08 	.word	0x08008c08
 8003424:	41700000 	.word	0x41700000
 8003428:	3e700000 	.word	0x3e700000
 800342c:	00000000 	.word	0x00000000

08003430 <__kernel_sin>:
 8003430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003434:	ec55 4b10 	vmov	r4, r5, d0
 8003438:	b085      	sub	sp, #20
 800343a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800343e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8003442:	ed8d 1b00 	vstr	d1, [sp]
 8003446:	9002      	str	r0, [sp, #8]
 8003448:	da06      	bge.n	8003458 <__kernel_sin+0x28>
 800344a:	ee10 0a10 	vmov	r0, s0
 800344e:	4629      	mov	r1, r5
 8003450:	f7fd fb0c 	bl	8000a6c <__aeabi_d2iz>
 8003454:	2800      	cmp	r0, #0
 8003456:	d051      	beq.n	80034fc <__kernel_sin+0xcc>
 8003458:	4622      	mov	r2, r4
 800345a:	462b      	mov	r3, r5
 800345c:	4620      	mov	r0, r4
 800345e:	4629      	mov	r1, r5
 8003460:	f7fd f86a 	bl	8000538 <__aeabi_dmul>
 8003464:	4682      	mov	sl, r0
 8003466:	468b      	mov	fp, r1
 8003468:	4602      	mov	r2, r0
 800346a:	460b      	mov	r3, r1
 800346c:	4620      	mov	r0, r4
 800346e:	4629      	mov	r1, r5
 8003470:	f7fd f862 	bl	8000538 <__aeabi_dmul>
 8003474:	a341      	add	r3, pc, #260	; (adr r3, 800357c <__kernel_sin+0x14c>)
 8003476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800347a:	4680      	mov	r8, r0
 800347c:	4689      	mov	r9, r1
 800347e:	4650      	mov	r0, sl
 8003480:	4659      	mov	r1, fp
 8003482:	f7fd f859 	bl	8000538 <__aeabi_dmul>
 8003486:	a33f      	add	r3, pc, #252	; (adr r3, 8003584 <__kernel_sin+0x154>)
 8003488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800348c:	f7fc fea0 	bl	80001d0 <__aeabi_dsub>
 8003490:	4652      	mov	r2, sl
 8003492:	465b      	mov	r3, fp
 8003494:	f7fd f850 	bl	8000538 <__aeabi_dmul>
 8003498:	a33c      	add	r3, pc, #240	; (adr r3, 800358c <__kernel_sin+0x15c>)
 800349a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800349e:	f7fc fe99 	bl	80001d4 <__adddf3>
 80034a2:	4652      	mov	r2, sl
 80034a4:	465b      	mov	r3, fp
 80034a6:	f7fd f847 	bl	8000538 <__aeabi_dmul>
 80034aa:	a33a      	add	r3, pc, #232	; (adr r3, 8003594 <__kernel_sin+0x164>)
 80034ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034b0:	f7fc fe8e 	bl	80001d0 <__aeabi_dsub>
 80034b4:	4652      	mov	r2, sl
 80034b6:	465b      	mov	r3, fp
 80034b8:	f7fd f83e 	bl	8000538 <__aeabi_dmul>
 80034bc:	a337      	add	r3, pc, #220	; (adr r3, 800359c <__kernel_sin+0x16c>)
 80034be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c2:	f7fc fe87 	bl	80001d4 <__adddf3>
 80034c6:	9b02      	ldr	r3, [sp, #8]
 80034c8:	4606      	mov	r6, r0
 80034ca:	460f      	mov	r7, r1
 80034cc:	b9db      	cbnz	r3, 8003506 <__kernel_sin+0xd6>
 80034ce:	4602      	mov	r2, r0
 80034d0:	460b      	mov	r3, r1
 80034d2:	4650      	mov	r0, sl
 80034d4:	4659      	mov	r1, fp
 80034d6:	f7fd f82f 	bl	8000538 <__aeabi_dmul>
 80034da:	a325      	add	r3, pc, #148	; (adr r3, 8003570 <__kernel_sin+0x140>)
 80034dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034e0:	f7fc fe76 	bl	80001d0 <__aeabi_dsub>
 80034e4:	4642      	mov	r2, r8
 80034e6:	464b      	mov	r3, r9
 80034e8:	f7fd f826 	bl	8000538 <__aeabi_dmul>
 80034ec:	4602      	mov	r2, r0
 80034ee:	460b      	mov	r3, r1
 80034f0:	4620      	mov	r0, r4
 80034f2:	4629      	mov	r1, r5
 80034f4:	f7fc fe6e 	bl	80001d4 <__adddf3>
 80034f8:	4604      	mov	r4, r0
 80034fa:	460d      	mov	r5, r1
 80034fc:	ec45 4b10 	vmov	d0, r4, r5
 8003500:	b005      	add	sp, #20
 8003502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003506:	2200      	movs	r2, #0
 8003508:	4b1b      	ldr	r3, [pc, #108]	; (8003578 <__kernel_sin+0x148>)
 800350a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800350e:	f7fd f813 	bl	8000538 <__aeabi_dmul>
 8003512:	4632      	mov	r2, r6
 8003514:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003518:	463b      	mov	r3, r7
 800351a:	4640      	mov	r0, r8
 800351c:	4649      	mov	r1, r9
 800351e:	f7fd f80b 	bl	8000538 <__aeabi_dmul>
 8003522:	4602      	mov	r2, r0
 8003524:	460b      	mov	r3, r1
 8003526:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800352a:	f7fc fe51 	bl	80001d0 <__aeabi_dsub>
 800352e:	4652      	mov	r2, sl
 8003530:	465b      	mov	r3, fp
 8003532:	f7fd f801 	bl	8000538 <__aeabi_dmul>
 8003536:	e9dd 2300 	ldrd	r2, r3, [sp]
 800353a:	f7fc fe49 	bl	80001d0 <__aeabi_dsub>
 800353e:	a30c      	add	r3, pc, #48	; (adr r3, 8003570 <__kernel_sin+0x140>)
 8003540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003544:	4606      	mov	r6, r0
 8003546:	460f      	mov	r7, r1
 8003548:	4640      	mov	r0, r8
 800354a:	4649      	mov	r1, r9
 800354c:	f7fc fff4 	bl	8000538 <__aeabi_dmul>
 8003550:	4602      	mov	r2, r0
 8003552:	460b      	mov	r3, r1
 8003554:	4630      	mov	r0, r6
 8003556:	4639      	mov	r1, r7
 8003558:	f7fc fe3c 	bl	80001d4 <__adddf3>
 800355c:	4602      	mov	r2, r0
 800355e:	460b      	mov	r3, r1
 8003560:	4620      	mov	r0, r4
 8003562:	4629      	mov	r1, r5
 8003564:	f7fc fe34 	bl	80001d0 <__aeabi_dsub>
 8003568:	e7c6      	b.n	80034f8 <__kernel_sin+0xc8>
 800356a:	bf00      	nop
 800356c:	f3af 8000 	nop.w
 8003570:	55555549 	.word	0x55555549
 8003574:	3fc55555 	.word	0x3fc55555
 8003578:	3fe00000 	.word	0x3fe00000
 800357c:	5acfd57c 	.word	0x5acfd57c
 8003580:	3de5d93a 	.word	0x3de5d93a
 8003584:	8a2b9ceb 	.word	0x8a2b9ceb
 8003588:	3e5ae5e6 	.word	0x3e5ae5e6
 800358c:	57b1fe7d 	.word	0x57b1fe7d
 8003590:	3ec71de3 	.word	0x3ec71de3
 8003594:	19c161d5 	.word	0x19c161d5
 8003598:	3f2a01a0 	.word	0x3f2a01a0
 800359c:	1110f8a6 	.word	0x1110f8a6
 80035a0:	3f811111 	.word	0x3f811111

080035a4 <fabs>:
 80035a4:	ec53 2b10 	vmov	r2, r3, d0
 80035a8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80035ac:	ec43 2b10 	vmov	d0, r2, r3
 80035b0:	4770      	bx	lr
 80035b2:	0000      	movs	r0, r0
 80035b4:	0000      	movs	r0, r0
	...

080035b8 <floor>:
 80035b8:	ec51 0b10 	vmov	r0, r1, d0
 80035bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035c0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80035c4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80035c8:	2e13      	cmp	r6, #19
 80035ca:	ee10 8a10 	vmov	r8, s0
 80035ce:	460c      	mov	r4, r1
 80035d0:	ee10 5a10 	vmov	r5, s0
 80035d4:	dc35      	bgt.n	8003642 <floor+0x8a>
 80035d6:	2e00      	cmp	r6, #0
 80035d8:	da17      	bge.n	800360a <floor+0x52>
 80035da:	a335      	add	r3, pc, #212	; (adr r3, 80036b0 <floor+0xf8>)
 80035dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e0:	f7fc fdf8 	bl	80001d4 <__adddf3>
 80035e4:	2200      	movs	r2, #0
 80035e6:	2300      	movs	r3, #0
 80035e8:	f7fd fa36 	bl	8000a58 <__aeabi_dcmpgt>
 80035ec:	b150      	cbz	r0, 8003604 <floor+0x4c>
 80035ee:	2c00      	cmp	r4, #0
 80035f0:	da5a      	bge.n	80036a8 <floor+0xf0>
 80035f2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80035f6:	ea53 0308 	orrs.w	r3, r3, r8
 80035fa:	4b2f      	ldr	r3, [pc, #188]	; (80036b8 <floor+0x100>)
 80035fc:	f04f 0500 	mov.w	r5, #0
 8003600:	bf18      	it	ne
 8003602:	461c      	movne	r4, r3
 8003604:	4621      	mov	r1, r4
 8003606:	4628      	mov	r0, r5
 8003608:	e025      	b.n	8003656 <floor+0x9e>
 800360a:	4f2c      	ldr	r7, [pc, #176]	; (80036bc <floor+0x104>)
 800360c:	4137      	asrs	r7, r6
 800360e:	ea01 0307 	and.w	r3, r1, r7
 8003612:	4303      	orrs	r3, r0
 8003614:	d01f      	beq.n	8003656 <floor+0x9e>
 8003616:	a326      	add	r3, pc, #152	; (adr r3, 80036b0 <floor+0xf8>)
 8003618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800361c:	f7fc fdda 	bl	80001d4 <__adddf3>
 8003620:	2200      	movs	r2, #0
 8003622:	2300      	movs	r3, #0
 8003624:	f7fd fa18 	bl	8000a58 <__aeabi_dcmpgt>
 8003628:	2800      	cmp	r0, #0
 800362a:	d0eb      	beq.n	8003604 <floor+0x4c>
 800362c:	2c00      	cmp	r4, #0
 800362e:	bfbe      	ittt	lt
 8003630:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8003634:	fa43 f606 	asrlt.w	r6, r3, r6
 8003638:	19a4      	addlt	r4, r4, r6
 800363a:	ea24 0407 	bic.w	r4, r4, r7
 800363e:	2500      	movs	r5, #0
 8003640:	e7e0      	b.n	8003604 <floor+0x4c>
 8003642:	2e33      	cmp	r6, #51	; 0x33
 8003644:	dd0b      	ble.n	800365e <floor+0xa6>
 8003646:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800364a:	d104      	bne.n	8003656 <floor+0x9e>
 800364c:	ee10 2a10 	vmov	r2, s0
 8003650:	460b      	mov	r3, r1
 8003652:	f7fc fdbf 	bl	80001d4 <__adddf3>
 8003656:	ec41 0b10 	vmov	d0, r0, r1
 800365a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800365e:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8003662:	f04f 33ff 	mov.w	r3, #4294967295
 8003666:	fa23 f707 	lsr.w	r7, r3, r7
 800366a:	4238      	tst	r0, r7
 800366c:	d0f3      	beq.n	8003656 <floor+0x9e>
 800366e:	a310      	add	r3, pc, #64	; (adr r3, 80036b0 <floor+0xf8>)
 8003670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003674:	f7fc fdae 	bl	80001d4 <__adddf3>
 8003678:	2200      	movs	r2, #0
 800367a:	2300      	movs	r3, #0
 800367c:	f7fd f9ec 	bl	8000a58 <__aeabi_dcmpgt>
 8003680:	2800      	cmp	r0, #0
 8003682:	d0bf      	beq.n	8003604 <floor+0x4c>
 8003684:	2c00      	cmp	r4, #0
 8003686:	da02      	bge.n	800368e <floor+0xd6>
 8003688:	2e14      	cmp	r6, #20
 800368a:	d103      	bne.n	8003694 <floor+0xdc>
 800368c:	3401      	adds	r4, #1
 800368e:	ea25 0507 	bic.w	r5, r5, r7
 8003692:	e7b7      	b.n	8003604 <floor+0x4c>
 8003694:	2301      	movs	r3, #1
 8003696:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800369a:	fa03 f606 	lsl.w	r6, r3, r6
 800369e:	4435      	add	r5, r6
 80036a0:	45a8      	cmp	r8, r5
 80036a2:	bf88      	it	hi
 80036a4:	18e4      	addhi	r4, r4, r3
 80036a6:	e7f2      	b.n	800368e <floor+0xd6>
 80036a8:	2500      	movs	r5, #0
 80036aa:	462c      	mov	r4, r5
 80036ac:	e7aa      	b.n	8003604 <floor+0x4c>
 80036ae:	bf00      	nop
 80036b0:	8800759c 	.word	0x8800759c
 80036b4:	7e37e43c 	.word	0x7e37e43c
 80036b8:	bff00000 	.word	0xbff00000
 80036bc:	000fffff 	.word	0x000fffff

080036c0 <matherr>:
 80036c0:	2000      	movs	r0, #0
 80036c2:	4770      	bx	lr

080036c4 <rint>:
 80036c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80036c6:	ec51 0b10 	vmov	r0, r1, d0
 80036ca:	f3c1 540a 	ubfx	r4, r1, #20, #11
 80036ce:	f2a4 36ff 	subw	r6, r4, #1023	; 0x3ff
 80036d2:	2e13      	cmp	r6, #19
 80036d4:	ee10 7a10 	vmov	r7, s0
 80036d8:	460b      	mov	r3, r1
 80036da:	4602      	mov	r2, r0
 80036dc:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 80036e0:	dc58      	bgt.n	8003794 <rint+0xd0>
 80036e2:	2e00      	cmp	r6, #0
 80036e4:	da2b      	bge.n	800373e <rint+0x7a>
 80036e6:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80036ea:	4302      	orrs	r2, r0
 80036ec:	d023      	beq.n	8003736 <rint+0x72>
 80036ee:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80036f2:	4302      	orrs	r2, r0
 80036f4:	4251      	negs	r1, r2
 80036f6:	4311      	orrs	r1, r2
 80036f8:	0b09      	lsrs	r1, r1, #12
 80036fa:	0c5b      	lsrs	r3, r3, #17
 80036fc:	f401 2100 	and.w	r1, r1, #524288	; 0x80000
 8003700:	045b      	lsls	r3, r3, #17
 8003702:	ea41 0703 	orr.w	r7, r1, r3
 8003706:	4b31      	ldr	r3, [pc, #196]	; (80037cc <rint+0x108>)
 8003708:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800370c:	4639      	mov	r1, r7
 800370e:	e9d3 6700 	ldrd	r6, r7, [r3]
 8003712:	ee10 0a10 	vmov	r0, s0
 8003716:	4632      	mov	r2, r6
 8003718:	463b      	mov	r3, r7
 800371a:	f7fc fd5b 	bl	80001d4 <__adddf3>
 800371e:	e9cd 0100 	strd	r0, r1, [sp]
 8003722:	463b      	mov	r3, r7
 8003724:	4632      	mov	r2, r6
 8003726:	e9dd 0100 	ldrd	r0, r1, [sp]
 800372a:	f7fc fd51 	bl	80001d0 <__aeabi_dsub>
 800372e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003732:	ea43 71c5 	orr.w	r1, r3, r5, lsl #31
 8003736:	ec41 0b10 	vmov	d0, r0, r1
 800373a:	b003      	add	sp, #12
 800373c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800373e:	4c24      	ldr	r4, [pc, #144]	; (80037d0 <rint+0x10c>)
 8003740:	4134      	asrs	r4, r6
 8003742:	ea01 0704 	and.w	r7, r1, r4
 8003746:	4307      	orrs	r7, r0
 8003748:	d0f5      	beq.n	8003736 <rint+0x72>
 800374a:	0861      	lsrs	r1, r4, #1
 800374c:	ea03 0001 	and.w	r0, r3, r1
 8003750:	4302      	orrs	r2, r0
 8003752:	d00b      	beq.n	800376c <rint+0xa8>
 8003754:	ea23 0101 	bic.w	r1, r3, r1
 8003758:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800375c:	2e13      	cmp	r6, #19
 800375e:	fa43 f306 	asr.w	r3, r3, r6
 8003762:	bf0c      	ite	eq
 8003764:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 8003768:	2200      	movne	r2, #0
 800376a:	430b      	orrs	r3, r1
 800376c:	4619      	mov	r1, r3
 800376e:	4b17      	ldr	r3, [pc, #92]	; (80037cc <rint+0x108>)
 8003770:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8003774:	e9d5 4500 	ldrd	r4, r5, [r5]
 8003778:	4610      	mov	r0, r2
 800377a:	462b      	mov	r3, r5
 800377c:	4622      	mov	r2, r4
 800377e:	f7fc fd29 	bl	80001d4 <__adddf3>
 8003782:	e9cd 0100 	strd	r0, r1, [sp]
 8003786:	4622      	mov	r2, r4
 8003788:	462b      	mov	r3, r5
 800378a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800378e:	f7fc fd1f 	bl	80001d0 <__aeabi_dsub>
 8003792:	e7d0      	b.n	8003736 <rint+0x72>
 8003794:	2e33      	cmp	r6, #51	; 0x33
 8003796:	dd08      	ble.n	80037aa <rint+0xe6>
 8003798:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800379c:	d1cb      	bne.n	8003736 <rint+0x72>
 800379e:	ee10 2a10 	vmov	r2, s0
 80037a2:	460b      	mov	r3, r1
 80037a4:	f7fc fd16 	bl	80001d4 <__adddf3>
 80037a8:	e7c5      	b.n	8003736 <rint+0x72>
 80037aa:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 80037ae:	f04f 34ff 	mov.w	r4, #4294967295
 80037b2:	40f4      	lsrs	r4, r6
 80037b4:	4220      	tst	r0, r4
 80037b6:	d0be      	beq.n	8003736 <rint+0x72>
 80037b8:	0861      	lsrs	r1, r4, #1
 80037ba:	420f      	tst	r7, r1
 80037bc:	bf1f      	itttt	ne
 80037be:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 80037c2:	ea27 0101 	bicne.w	r1, r7, r1
 80037c6:	4132      	asrne	r2, r6
 80037c8:	430a      	orrne	r2, r1
 80037ca:	e7cf      	b.n	800376c <rint+0xa8>
 80037cc:	08008c58 	.word	0x08008c58
 80037d0:	000fffff 	.word	0x000fffff
 80037d4:	00000000 	.word	0x00000000

080037d8 <scalbn>:
 80037d8:	b570      	push	{r4, r5, r6, lr}
 80037da:	ec55 4b10 	vmov	r4, r5, d0
 80037de:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80037e2:	4606      	mov	r6, r0
 80037e4:	462b      	mov	r3, r5
 80037e6:	b9b2      	cbnz	r2, 8003816 <scalbn+0x3e>
 80037e8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80037ec:	4323      	orrs	r3, r4
 80037ee:	d03c      	beq.n	800386a <scalbn+0x92>
 80037f0:	2200      	movs	r2, #0
 80037f2:	4b33      	ldr	r3, [pc, #204]	; (80038c0 <scalbn+0xe8>)
 80037f4:	4629      	mov	r1, r5
 80037f6:	ee10 0a10 	vmov	r0, s0
 80037fa:	f7fc fe9d 	bl	8000538 <__aeabi_dmul>
 80037fe:	4a31      	ldr	r2, [pc, #196]	; (80038c4 <scalbn+0xec>)
 8003800:	4296      	cmp	r6, r2
 8003802:	4604      	mov	r4, r0
 8003804:	460d      	mov	r5, r1
 8003806:	460b      	mov	r3, r1
 8003808:	da13      	bge.n	8003832 <scalbn+0x5a>
 800380a:	a329      	add	r3, pc, #164	; (adr r3, 80038b0 <scalbn+0xd8>)
 800380c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003810:	f7fc fe92 	bl	8000538 <__aeabi_dmul>
 8003814:	e00a      	b.n	800382c <scalbn+0x54>
 8003816:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800381a:	428a      	cmp	r2, r1
 800381c:	d10c      	bne.n	8003838 <scalbn+0x60>
 800381e:	ee10 2a10 	vmov	r2, s0
 8003822:	462b      	mov	r3, r5
 8003824:	4620      	mov	r0, r4
 8003826:	4629      	mov	r1, r5
 8003828:	f7fc fcd4 	bl	80001d4 <__adddf3>
 800382c:	4604      	mov	r4, r0
 800382e:	460d      	mov	r5, r1
 8003830:	e01b      	b.n	800386a <scalbn+0x92>
 8003832:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8003836:	3a36      	subs	r2, #54	; 0x36
 8003838:	4432      	add	r2, r6
 800383a:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800383e:	428a      	cmp	r2, r1
 8003840:	dd0b      	ble.n	800385a <scalbn+0x82>
 8003842:	ec45 4b11 	vmov	d1, r4, r5
 8003846:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 80038b8 <scalbn+0xe0>
 800384a:	f000 f8b7 	bl	80039bc <copysign>
 800384e:	a31a      	add	r3, pc, #104	; (adr r3, 80038b8 <scalbn+0xe0>)
 8003850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003854:	ec51 0b10 	vmov	r0, r1, d0
 8003858:	e7da      	b.n	8003810 <scalbn+0x38>
 800385a:	2a00      	cmp	r2, #0
 800385c:	dd08      	ble.n	8003870 <scalbn+0x98>
 800385e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8003862:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003866:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800386a:	ec45 4b10 	vmov	d0, r4, r5
 800386e:	bd70      	pop	{r4, r5, r6, pc}
 8003870:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8003874:	da0d      	bge.n	8003892 <scalbn+0xba>
 8003876:	f24c 3350 	movw	r3, #50000	; 0xc350
 800387a:	429e      	cmp	r6, r3
 800387c:	ec45 4b11 	vmov	d1, r4, r5
 8003880:	dce1      	bgt.n	8003846 <scalbn+0x6e>
 8003882:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 80038b0 <scalbn+0xd8>
 8003886:	f000 f899 	bl	80039bc <copysign>
 800388a:	a309      	add	r3, pc, #36	; (adr r3, 80038b0 <scalbn+0xd8>)
 800388c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003890:	e7e0      	b.n	8003854 <scalbn+0x7c>
 8003892:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8003896:	3236      	adds	r2, #54	; 0x36
 8003898:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800389c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80038a0:	4620      	mov	r0, r4
 80038a2:	4629      	mov	r1, r5
 80038a4:	2200      	movs	r2, #0
 80038a6:	4b08      	ldr	r3, [pc, #32]	; (80038c8 <scalbn+0xf0>)
 80038a8:	e7b2      	b.n	8003810 <scalbn+0x38>
 80038aa:	bf00      	nop
 80038ac:	f3af 8000 	nop.w
 80038b0:	c2f8f359 	.word	0xc2f8f359
 80038b4:	01a56e1f 	.word	0x01a56e1f
 80038b8:	8800759c 	.word	0x8800759c
 80038bc:	7e37e43c 	.word	0x7e37e43c
 80038c0:	43500000 	.word	0x43500000
 80038c4:	ffff3cb0 	.word	0xffff3cb0
 80038c8:	3c900000 	.word	0x3c900000

080038cc <fabsf>:
 80038cc:	ee10 3a10 	vmov	r3, s0
 80038d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80038d4:	ee00 3a10 	vmov	s0, r3
 80038d8:	4770      	bx	lr

080038da <finitef>:
 80038da:	ee10 3a10 	vmov	r3, s0
 80038de:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 80038e2:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 80038e6:	bfac      	ite	ge
 80038e8:	2000      	movge	r0, #0
 80038ea:	2001      	movlt	r0, #1
 80038ec:	4770      	bx	lr
	...

080038f0 <nanf>:
 80038f0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80038f8 <nanf+0x8>
 80038f4:	4770      	bx	lr
 80038f6:	bf00      	nop
 80038f8:	7fc00000 	.word	0x7fc00000

080038fc <scalbnf>:
 80038fc:	b508      	push	{r3, lr}
 80038fe:	ee10 2a10 	vmov	r2, s0
 8003902:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8003906:	ed2d 8b02 	vpush	{d8}
 800390a:	eef0 0a40 	vmov.f32	s1, s0
 800390e:	d004      	beq.n	800391a <scalbnf+0x1e>
 8003910:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8003914:	d306      	bcc.n	8003924 <scalbnf+0x28>
 8003916:	ee70 0a00 	vadd.f32	s1, s0, s0
 800391a:	ecbd 8b02 	vpop	{d8}
 800391e:	eeb0 0a60 	vmov.f32	s0, s1
 8003922:	bd08      	pop	{r3, pc}
 8003924:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003928:	d21c      	bcs.n	8003964 <scalbnf+0x68>
 800392a:	4b1f      	ldr	r3, [pc, #124]	; (80039a8 <scalbnf+0xac>)
 800392c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80039ac <scalbnf+0xb0>
 8003930:	4298      	cmp	r0, r3
 8003932:	ee60 0a27 	vmul.f32	s1, s0, s15
 8003936:	db10      	blt.n	800395a <scalbnf+0x5e>
 8003938:	ee10 2a90 	vmov	r2, s1
 800393c:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 8003940:	3b19      	subs	r3, #25
 8003942:	4403      	add	r3, r0
 8003944:	2bfe      	cmp	r3, #254	; 0xfe
 8003946:	dd0f      	ble.n	8003968 <scalbnf+0x6c>
 8003948:	ed9f 8a19 	vldr	s16, [pc, #100]	; 80039b0 <scalbnf+0xb4>
 800394c:	eeb0 0a48 	vmov.f32	s0, s16
 8003950:	f000 f841 	bl	80039d6 <copysignf>
 8003954:	ee60 0a08 	vmul.f32	s1, s0, s16
 8003958:	e7df      	b.n	800391a <scalbnf+0x1e>
 800395a:	eddf 7a16 	vldr	s15, [pc, #88]	; 80039b4 <scalbnf+0xb8>
 800395e:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8003962:	e7da      	b.n	800391a <scalbnf+0x1e>
 8003964:	0ddb      	lsrs	r3, r3, #23
 8003966:	e7ec      	b.n	8003942 <scalbnf+0x46>
 8003968:	2b00      	cmp	r3, #0
 800396a:	dd06      	ble.n	800397a <scalbnf+0x7e>
 800396c:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8003970:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8003974:	ee00 3a90 	vmov	s1, r3
 8003978:	e7cf      	b.n	800391a <scalbnf+0x1e>
 800397a:	f113 0f16 	cmn.w	r3, #22
 800397e:	da06      	bge.n	800398e <scalbnf+0x92>
 8003980:	f24c 3350 	movw	r3, #50000	; 0xc350
 8003984:	4298      	cmp	r0, r3
 8003986:	dcdf      	bgt.n	8003948 <scalbnf+0x4c>
 8003988:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 80039b4 <scalbnf+0xb8>
 800398c:	e7de      	b.n	800394c <scalbnf+0x50>
 800398e:	3319      	adds	r3, #25
 8003990:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8003994:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8003998:	eddf 7a07 	vldr	s15, [pc, #28]	; 80039b8 <scalbnf+0xbc>
 800399c:	ee07 3a10 	vmov	s14, r3
 80039a0:	ee67 0a27 	vmul.f32	s1, s14, s15
 80039a4:	e7b9      	b.n	800391a <scalbnf+0x1e>
 80039a6:	bf00      	nop
 80039a8:	ffff3cb0 	.word	0xffff3cb0
 80039ac:	4c000000 	.word	0x4c000000
 80039b0:	7149f2ca 	.word	0x7149f2ca
 80039b4:	0da24260 	.word	0x0da24260
 80039b8:	33000000 	.word	0x33000000

080039bc <copysign>:
 80039bc:	ec53 2b10 	vmov	r2, r3, d0
 80039c0:	ee11 0a90 	vmov	r0, s3
 80039c4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80039c8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80039cc:	ea41 0300 	orr.w	r3, r1, r0
 80039d0:	ec43 2b10 	vmov	d0, r2, r3
 80039d4:	4770      	bx	lr

080039d6 <copysignf>:
 80039d6:	ee10 3a10 	vmov	r3, s0
 80039da:	ee10 2a90 	vmov	r2, s1
 80039de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80039e2:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80039e6:	4313      	orrs	r3, r2
 80039e8:	ee00 3a10 	vmov	s0, r3
 80039ec:	4770      	bx	lr
	...

080039f0 <__errno>:
 80039f0:	4b01      	ldr	r3, [pc, #4]	; (80039f8 <__errno+0x8>)
 80039f2:	6818      	ldr	r0, [r3, #0]
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	20000038 	.word	0x20000038

080039fc <__libc_init_array>:
 80039fc:	b570      	push	{r4, r5, r6, lr}
 80039fe:	4e0d      	ldr	r6, [pc, #52]	; (8003a34 <__libc_init_array+0x38>)
 8003a00:	4c0d      	ldr	r4, [pc, #52]	; (8003a38 <__libc_init_array+0x3c>)
 8003a02:	1ba4      	subs	r4, r4, r6
 8003a04:	10a4      	asrs	r4, r4, #2
 8003a06:	2500      	movs	r5, #0
 8003a08:	42a5      	cmp	r5, r4
 8003a0a:	d109      	bne.n	8003a20 <__libc_init_array+0x24>
 8003a0c:	4e0b      	ldr	r6, [pc, #44]	; (8003a3c <__libc_init_array+0x40>)
 8003a0e:	4c0c      	ldr	r4, [pc, #48]	; (8003a40 <__libc_init_array+0x44>)
 8003a10:	f000 f818 	bl	8003a44 <_init>
 8003a14:	1ba4      	subs	r4, r4, r6
 8003a16:	10a4      	asrs	r4, r4, #2
 8003a18:	2500      	movs	r5, #0
 8003a1a:	42a5      	cmp	r5, r4
 8003a1c:	d105      	bne.n	8003a2a <__libc_init_array+0x2e>
 8003a1e:	bd70      	pop	{r4, r5, r6, pc}
 8003a20:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003a24:	4798      	blx	r3
 8003a26:	3501      	adds	r5, #1
 8003a28:	e7ee      	b.n	8003a08 <__libc_init_array+0xc>
 8003a2a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003a2e:	4798      	blx	r3
 8003a30:	3501      	adds	r5, #1
 8003a32:	e7f2      	b.n	8003a1a <__libc_init_array+0x1e>
 8003a34:	08008c68 	.word	0x08008c68
 8003a38:	08008c68 	.word	0x08008c68
 8003a3c:	08008c68 	.word	0x08008c68
 8003a40:	08008c6c 	.word	0x08008c6c

08003a44 <_init>:
 8003a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a46:	bf00      	nop
 8003a48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a4a:	bc08      	pop	{r3}
 8003a4c:	469e      	mov	lr, r3
 8003a4e:	4770      	bx	lr

08003a50 <_fini>:
 8003a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a52:	bf00      	nop
 8003a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a56:	bc08      	pop	{r3}
 8003a58:	469e      	mov	lr, r3
 8003a5a:	4770      	bx	lr
