

================================================================
== Vivado HLS Report for 'linear_activation_1'
================================================================
* Date:           Thu Apr  5 21:36:49 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mnist
* Solution:       base
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  145|  145|  145|  145|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- NewInput  |  130|  130|         4|          1|          1|   128|    yes   |
        |- Result    |   11|   11|         3|          1|          1|    10|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond5)
	3  / (!exitcond5)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
	7  / true
7 --> 
	10  / (exitcond)
	8  / (!exitcond)
8 --> 
	9  / true
9 --> 
	7  / true
10 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str89, i32 0, i32 0, [1 x i8]* @p_str90, [1 x i8]* @p_str91, [1 x i8]* @p_str92, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str93, [1 x i8]* @p_str94)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str75, i32 0, i32 0, [1 x i8]* @p_str76, [1 x i8]* @p_str77, [1 x i8]* @p_str78, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str79, [1 x i8]* @p_str80)"
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %.preheader93" [mnist/linear_activation.hpp:24]

 <State 2> : 3.25ns
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%acc_9_V = phi i32 [ 0, %.preheader93.preheader ], [ %acc_9_V_1, %0 ]"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%acc_8_V = phi i32 [ 0, %.preheader93.preheader ], [ %acc_8_V_1, %0 ]"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%acc_7_V = phi i32 [ 0, %.preheader93.preheader ], [ %acc_7_V_1, %0 ]"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%acc_6_V = phi i32 [ 0, %.preheader93.preheader ], [ %acc_6_V_1, %0 ]"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%acc_5_V = phi i32 [ 0, %.preheader93.preheader ], [ %acc_5_V_1, %0 ]"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%acc_4_V = phi i32 [ 0, %.preheader93.preheader ], [ %acc_4_V_1, %0 ]"
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%acc_3_V = phi i32 [ 0, %.preheader93.preheader ], [ %acc_3_V_1, %0 ]"
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%acc_2_V = phi i32 [ 0, %.preheader93.preheader ], [ %acc_2_V_1, %0 ]"
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%acc_1_V = phi i32 [ 0, %.preheader93.preheader ], [ %acc_1_V_1, %0 ]"
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%acc_0_V = phi i32 [ 0, %.preheader93.preheader ], [ %acc_0_V_1, %0 ]"
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ii = phi i8 [ 0, %.preheader93.preheader ], [ %ii_2, %0 ]"
ST_2 : Operation 25 [1/1] (1.55ns)   --->   "%exitcond5 = icmp eq i8 %ii, -128" [mnist/linear_activation.hpp:24]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.91ns)   --->   "%ii_2 = add i8 %ii, 1" [mnist/linear_activation.hpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader.preheader, label %0" [mnist/linear_activation.hpp:24]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %ii to i64" [mnist/linear_activation.hpp:29]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_addr = getelementptr [128 x i80]* @L2_WEIGHTS_V, i64 0, i64 %tmp_s" [mnist/linear_activation.hpp:29]
ST_2 : Operation 30 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_load = load i80* %L2_WEIGHTS_V_addr, align 16" [mnist/linear_activation.hpp:29]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>

 <State 3> : 3.63ns
ST_3 : Operation 31 [1/1] (3.63ns)   --->   "%tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_in_V_V)" [mnist/linear_activation.hpp:26]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_3 : Operation 32 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_load = load i80* %L2_WEIGHTS_V_addr, align 16" [mnist/linear_activation.hpp:29]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i80 %L2_WEIGHTS_V_load to i8" [mnist/linear_activation.hpp:29]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i80.i32.i32(i80 %L2_WEIGHTS_V_load, i32 8, i32 15)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i80.i32.i32(i80 %L2_WEIGHTS_V_load, i32 16, i32 23)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i80.i32.i32(i80 %L2_WEIGHTS_V_load, i32 24, i32 31)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i80.i32.i32(i80 %L2_WEIGHTS_V_load, i32 32, i32 39)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i80.i32.i32(i80 %L2_WEIGHTS_V_load, i32 40, i32 47)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i80.i32.i32(i80 %L2_WEIGHTS_V_load, i32 48, i32 55)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i80.i32.i32(i80 %L2_WEIGHTS_V_load, i32 56, i32 63)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i80.i32.i32(i80 %L2_WEIGHTS_V_load, i32 64, i32 71)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i80.i32.i32(i80 %L2_WEIGHTS_V_load, i32 72, i32 79)" [mnist/linear_activation.hpp:29]

 <State 4> : 8.51ns
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_2 = sext i8 %tmp_1 to i32" [mnist/linear_activation.hpp:29]
ST_4 : Operation 44 [1/1] (8.51ns)   --->   "%tmp_3 = mul i32 %tmp_2, %tmp_V_1" [mnist/linear_activation.hpp:29]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_11_1 = sext i8 %tmp_4 to i32" [mnist/linear_activation.hpp:29]
ST_4 : Operation 46 [1/1] (8.51ns)   --->   "%tmp_12_1 = mul i32 %tmp_11_1, %tmp_V_1" [mnist/linear_activation.hpp:29]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_11_2 = sext i8 %tmp_5 to i32" [mnist/linear_activation.hpp:29]
ST_4 : Operation 48 [1/1] (8.51ns)   --->   "%tmp_12_2 = mul i32 %tmp_11_2, %tmp_V_1" [mnist/linear_activation.hpp:29]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_11_3 = sext i8 %tmp_6 to i32" [mnist/linear_activation.hpp:29]
ST_4 : Operation 50 [1/1] (8.51ns)   --->   "%tmp_12_3 = mul i32 %tmp_11_3, %tmp_V_1" [mnist/linear_activation.hpp:29]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_11_4 = sext i8 %tmp_9 to i32" [mnist/linear_activation.hpp:29]
ST_4 : Operation 52 [1/1] (8.51ns)   --->   "%tmp_12_4 = mul i32 %tmp_11_4, %tmp_V_1" [mnist/linear_activation.hpp:29]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_11_5 = sext i8 %tmp_10 to i32" [mnist/linear_activation.hpp:29]
ST_4 : Operation 54 [1/1] (8.51ns)   --->   "%tmp_12_5 = mul i32 %tmp_11_5, %tmp_V_1" [mnist/linear_activation.hpp:29]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_11_6 = sext i8 %tmp_11 to i32" [mnist/linear_activation.hpp:29]
ST_4 : Operation 56 [1/1] (8.51ns)   --->   "%tmp_12_6 = mul i32 %tmp_11_6, %tmp_V_1" [mnist/linear_activation.hpp:29]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_11_7 = sext i8 %tmp_12 to i32" [mnist/linear_activation.hpp:29]
ST_4 : Operation 58 [1/1] (8.51ns)   --->   "%tmp_12_7 = mul i32 %tmp_11_7, %tmp_V_1" [mnist/linear_activation.hpp:29]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_11_8 = sext i8 %tmp_13 to i32" [mnist/linear_activation.hpp:29]
ST_4 : Operation 60 [1/1] (8.51ns)   --->   "%tmp_12_8 = mul i32 %tmp_11_8, %tmp_V_1" [mnist/linear_activation.hpp:29]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_11_9 = sext i8 %tmp_14 to i32" [mnist/linear_activation.hpp:29]
ST_4 : Operation 62 [1/1] (8.51ns)   --->   "%tmp_12_9 = mul i32 %tmp_11_9, %tmp_V_1" [mnist/linear_activation.hpp:29]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 2.55ns
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str11) nounwind" [mnist/linear_activation.hpp:24]
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str11)" [mnist/linear_activation.hpp:24]
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [mnist/linear_activation.hpp:25]
ST_5 : Operation 67 [1/1] (2.55ns)   --->   "%acc_0_V_1 = add i32 %acc_0_V, %tmp_3" [mnist/linear_activation.hpp:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (2.55ns)   --->   "%acc_1_V_1 = add i32 %acc_1_V, %tmp_12_1" [mnist/linear_activation.hpp:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (2.55ns)   --->   "%acc_2_V_1 = add i32 %acc_2_V, %tmp_12_2" [mnist/linear_activation.hpp:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (2.55ns)   --->   "%acc_3_V_1 = add i32 %acc_3_V, %tmp_12_3" [mnist/linear_activation.hpp:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (2.55ns)   --->   "%acc_4_V_1 = add i32 %acc_4_V, %tmp_12_4" [mnist/linear_activation.hpp:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (2.55ns)   --->   "%acc_5_V_1 = add i32 %acc_5_V, %tmp_12_5" [mnist/linear_activation.hpp:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (2.55ns)   --->   "%acc_6_V_1 = add i32 %acc_6_V, %tmp_12_6" [mnist/linear_activation.hpp:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (2.55ns)   --->   "%acc_7_V_1 = add i32 %acc_7_V, %tmp_12_7" [mnist/linear_activation.hpp:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (2.55ns)   --->   "%acc_8_V_1 = add i32 %acc_8_V, %tmp_12_8" [mnist/linear_activation.hpp:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (2.55ns)   --->   "%acc_9_V_1 = add i32 %acc_9_V, %tmp_12_9" [mnist/linear_activation.hpp:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str11, i32 %tmp)" [mnist/linear_activation.hpp:31]
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br label %.preheader93" [mnist/linear_activation.hpp:24]

 <State 6> : 1.77ns
ST_6 : Operation 79 [1/1] (1.76ns)   --->   "br label %.preheader" [mnist/linear_activation.hpp:33]

 <State 7> : 3.25ns
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%ires = phi i4 [ %ires_1, %1 ], [ 0, %.preheader.preheader ]"
ST_7 : Operation 81 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %ires, -6" [mnist/linear_activation.hpp:33]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.73ns)   --->   "%ires_1 = add i4 %ires, 1" [mnist/linear_activation.hpp:33]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %1" [mnist/linear_activation.hpp:33]
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_7 = zext i4 %ires to i64" [mnist/linear_activation.hpp:35]
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%L2_BIAS_V_addr = getelementptr [10 x i4]* @L2_BIAS_V, i64 0, i64 %tmp_7" [mnist/linear_activation.hpp:35]
ST_7 : Operation 86 [2/2] (3.25ns)   --->   "%L2_BIAS_V_load = load i4* %L2_BIAS_V_addr, align 1" [mnist/linear_activation.hpp:35]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>

 <State 8> : 5.81ns
ST_8 : Operation 87 [1/2] (3.25ns)   --->   "%L2_BIAS_V_load = load i4* %L2_BIAS_V_addr, align 1" [mnist/linear_activation.hpp:35]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_8 : Operation 88 [1/1] (2.63ns)   --->   "%tmp_16 = call i32 @_ssdm_op_Mux.ap_auto.10i32.i4(i32 %acc_0_V, i32 %acc_1_V, i32 %acc_2_V, i32 %acc_3_V, i32 %acc_4_V, i32 %acc_5_V, i32 %acc_6_V, i32 %acc_7_V, i32 %acc_8_V, i32 %acc_9_V, i4 %ires)" [mnist/linear_activation.hpp:29]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_8 = sext i4 %L2_BIAS_V_load to i32" [mnist/linear_activation.hpp:35]
ST_8 : Operation 90 [1/1] (2.55ns)   --->   "%tmp_V = add i32 %tmp_16, %tmp_8" [mnist/linear_activation.hpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 3.63ns
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind" [mnist/linear_activation.hpp:33]
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str13)" [mnist/linear_activation.hpp:33]
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [mnist/linear_activation.hpp:34]
ST_9 : Operation 95 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %data_out_V_V, i32 %tmp_V)" [mnist/linear_activation.hpp:35]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str13, i32 %tmp_15)" [mnist/linear_activation.hpp:36]
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "br label %.preheader" [mnist/linear_activation.hpp:33]

 <State 10> : 0.00ns
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "ret void" [mnist/linear_activation.hpp:37]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('acc[9].V') with incoming values : ('acc[9].V', mnist/linear_activation.hpp:29) [9]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', mnist/linear_activation.hpp:24) [19]  (0 ns)
	'getelementptr' operation ('L2_WEIGHTS_V_addr', mnist/linear_activation.hpp:29) [30]  (0 ns)
	'load' operation ('L2_WEIGHTS_V_load', mnist/linear_activation.hpp:29) on array 'L2_WEIGHTS_V' [31]  (3.25 ns)

 <State 3>: 3.63ns
The critical path consists of the following:
	fifo read on port 'data_in_V_V' (mnist/linear_activation.hpp:26) [28]  (3.63 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_3', mnist/linear_activation.hpp:29) [34]  (8.51 ns)

 <State 5>: 2.55ns
The critical path consists of the following:
	'add' operation ('acc[0].V', mnist/linear_activation.hpp:29) [35]  (2.55 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ires') with incoming values : ('ires', mnist/linear_activation.hpp:33) [77]  (1.77 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('ires') with incoming values : ('ires', mnist/linear_activation.hpp:33) [77]  (0 ns)
	'getelementptr' operation ('L2_BIAS_V_addr', mnist/linear_activation.hpp:35) [87]  (0 ns)
	'load' operation ('L2_BIAS_V_load', mnist/linear_activation.hpp:35) on array 'L2_BIAS_V' [88]  (3.25 ns)

 <State 8>: 5.81ns
The critical path consists of the following:
	'load' operation ('L2_BIAS_V_load', mnist/linear_activation.hpp:35) on array 'L2_BIAS_V' [88]  (3.25 ns)
	'add' operation ('tmp.V', mnist/linear_activation.hpp:35) [91]  (2.55 ns)

 <State 9>: 3.63ns
The critical path consists of the following:
	fifo write on port 'data_out_V_V' (mnist/linear_activation.hpp:35) [92]  (3.63 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
