# compile vhdl design source files
vhdl xil_defaultlib  \
"gen9_func_synth.vhd" \
"../../../../../project_reti_logiche.srcs/sim_5/imports/testbench/gen9.vhd" \

# Do not sort compile order
nosort
