{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710255813501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710255813501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 15:03:33 2024 " "Processing started: Tue Mar 12 15:03:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710255813501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710255813501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJ300_Edmonds -c PROJ300_Edmonds " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJ300_Edmonds -c PROJ300_Edmonds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710255813501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710255813703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710255813703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710255817471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710255817471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_test " "Found entity 1: led_test" {  } { { "led_test.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/led_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710255817472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710255817472 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PWM_SERVO_CONTROL.sv(43) " "Verilog HDL information at PWM_SERVO_CONTROL.sv(43): always construct contains both blocking and non-blocking assignments" {  } { { "PWM_SERVO_CONTROL.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710255817473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_servo_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_servo_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_SERVO_CONTROL " "Found entity 1: PWM_SERVO_CONTROL" {  } { { "PWM_SERVO_CONTROL.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710255817473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710255817473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle_output_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file angle_output_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANGLE_OUTPUT_UNIT " "Found entity 1: ANGLE_OUTPUT_UNIT" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710255817473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710255817473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle_output_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file angle_output_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANGLE_OUTPUT_UNIT_TB " "Found entity 1: ANGLE_OUTPUT_UNIT_TB" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710255817474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710255817474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw1 ANGLE_OUTPUT_UNIT_TB.sv(16) " "Verilog HDL Implicit Net warning at ANGLE_OUTPUT_UNIT_TB.sv(16): created implicit net for \"sw1\"" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710255817475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw2 ANGLE_OUTPUT_UNIT_TB.sv(16) " "Verilog HDL Implicit Net warning at ANGLE_OUTPUT_UNIT_TB.sv(16): created implicit net for \"sw2\"" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710255817475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw3 ANGLE_OUTPUT_UNIT_TB.sv(16) " "Verilog HDL Implicit Net warning at ANGLE_OUTPUT_UNIT_TB.sv(16): created implicit net for \"sw3\"" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710255817475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw4 ANGLE_OUTPUT_UNIT_TB.sv(16) " "Verilog HDL Implicit Net warning at ANGLE_OUTPUT_UNIT_TB.sv(16): created implicit net for \"sw4\"" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710255817475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw6 ANGLE_OUTPUT_UNIT_TB.sv(16) " "Verilog HDL Implicit Net warning at ANGLE_OUTPUT_UNIT_TB.sv(16): created implicit net for \"sw6\"" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710255817475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw7 ANGLE_OUTPUT_UNIT_TB.sv(16) " "Verilog HDL Implicit Net warning at ANGLE_OUTPUT_UNIT_TB.sv(16): created implicit net for \"sw7\"" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710255817475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw8 ANGLE_OUTPUT_UNIT_TB.sv(16) " "Verilog HDL Implicit Net warning at ANGLE_OUTPUT_UNIT_TB.sv(16): created implicit net for \"sw8\"" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710255817475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw9 ANGLE_OUTPUT_UNIT_TB.sv(16) " "Verilog HDL Implicit Net warning at ANGLE_OUTPUT_UNIT_TB.sv(16): created implicit net for \"sw9\"" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710255817475 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "nextangle ANGLE_OUTPUT_UNIT_TB.sv(21) " "Verilog HDL error at ANGLE_OUTPUT_UNIT_TB.sv(21): object \"nextangle\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1710255817475 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/PROJ300_Edmonds.map.smsg " "Generated suppressed messages file C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/PROJ300_Edmonds.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710255817486 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710255817514 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 12 15:03:37 2024 " "Processing ended: Tue Mar 12 15:03:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710255817514 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710255817514 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710255817514 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710255817514 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710255818112 ""}
