INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xvlaa/project_1/project_1.srcs/sources_1/new/DEMUX4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMUX4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xvlaa/project_1/project_1.srcs/sources_1/new/MUX2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xvlaa/project_1/project_1.srcs/sources_1/new/MUX2B.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xvlaa/project_1/project_1.srcs/sources_1/new/NNOT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NNOT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xvlaa/project_1/project_1.srcs/sources_1/new/TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xvlaa/project_1/project_1.srcs/sources_1/new/parity_calc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parity_calc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xvlaa/project_1/project_1.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
