Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Tue May  2 21:12:53 2023
| Host         : ece29 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file bowling_game_wrapper_timing_summary_routed.rpt -pb bowling_game_wrapper_timing_summary_routed.pb -rpx bowling_game_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bowling_game_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    116         
TIMING-18  Warning           Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (116)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (268)
5. checking no_input_delay (3)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (116)
--------------------------
 There are 116 register/latch pins with no clock driven by root clock pin: bowling_game_i/clock_div_60hz_0/U0/inter_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (268)
--------------------------------------------------
 There are 268 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.128        0.000                      0                 1444        0.089        0.000                      0                 1444        3.500        0.000                       0                   321  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.128        0.000                      0                 1444        0.089        0.000                      0                 1444        3.500        0.000                       0                   321  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 bowling_game_i/controller_0/U0/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/controller_0/U0/fb_pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.798ns  (logic 1.961ns (25.146%)  route 5.837ns (74.854%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.680     5.348    bowling_game_i/controller_0/U0/clk
    SLICE_X11Y12         FDRE                                         r  bowling_game_i/controller_0/U0/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.456     5.804 r  bowling_game_i/controller_0/U0/pixel_y_reg[2]/Q
                         net (fo=110, routed)         1.402     7.206    bowling_game_i/controller_0/U0/pixel_y_reg[2]
    SLICE_X16Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.330 r  bowling_game_i/controller_0/U0/fb_pixel[2]_i_199/O
                         net (fo=1, routed)           0.000     7.330    bowling_game_i/controller_0/U0/fb_pixel[2]_i_199_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.843 r  bowling_game_i/controller_0/U0/fb_pixel_reg[2]_i_108/CO[3]
                         net (fo=3, routed)           1.167     9.011    bowling_game_i/controller_0/U0/fb_pixel475_in
    SLICE_X12Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.135 r  bowling_game_i/controller_0/U0/fb_pixel[2]_i_130/O
                         net (fo=1, routed)           0.466     9.601    bowling_game_i/controller_0/U0/fb_pixel[2]_i_130_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.725 r  bowling_game_i/controller_0/U0/fb_pixel[2]_i_55/O
                         net (fo=3, routed)           0.653    10.378    bowling_game_i/controller_0/U0/fb_pixel186_out
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.124    10.502 r  bowling_game_i/controller_0/U0/fb_pixel[2]_i_16/O
                         net (fo=2, routed)           0.632    11.134    bowling_game_i/controller_0/U0/fb_pixel[2]_i_16_n_0
    SLICE_X17Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.258 r  bowling_game_i/controller_0/U0/fb_pixel[1]_i_11/O
                         net (fo=2, routed)           0.446    11.704    bowling_game_i/controller_0/U0/fb_pixel[1]_i_11_n_0
    SLICE_X17Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.828 r  bowling_game_i/controller_0/U0/fb_pixel[1]_i_3/O
                         net (fo=2, routed)           0.419    12.247    bowling_game_i/controller_0/U0/fb_pixel[1]_i_3_n_0
    SLICE_X17Y13         LUT4 (Prop_lut4_I1_O)        0.124    12.371 r  bowling_game_i/controller_0/U0/fb_pixel[2]_i_6/O
                         net (fo=3, routed)           0.652    13.023    bowling_game_i/controller_0/U0/fb_pixel[2]_i_6_n_0
    SLICE_X19Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.147 r  bowling_game_i/controller_0/U0/fb_pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    13.147    bowling_game_i/controller_0/U0/fb_pixel[0]_i_1_n_0
    SLICE_X19Y13         FDRE                                         r  bowling_game_i/controller_0/U0/fb_pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.498    12.890    bowling_game_i/controller_0/U0/clk
    SLICE_X19Y13         FDRE                                         r  bowling_game_i/controller_0/U0/fb_pixel_reg[0]/C
                         clock pessimism              0.391    13.281    
                         clock uncertainty           -0.035    13.246    
    SLICE_X19Y13         FDRE (Setup_fdre_C_D)        0.029    13.275    bowling_game_i/controller_0/U0/fb_pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         13.275    
                         arrival time                         -13.147    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 bowling_game_i/controller_0/U0/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/controller_0/U0/fb_pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.749ns  (logic 1.961ns (25.308%)  route 5.788ns (74.692%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 12.897 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.680     5.348    bowling_game_i/controller_0/U0/clk
    SLICE_X11Y12         FDRE                                         r  bowling_game_i/controller_0/U0/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.456     5.804 r  bowling_game_i/controller_0/U0/pixel_y_reg[2]/Q
                         net (fo=110, routed)         1.402     7.206    bowling_game_i/controller_0/U0/pixel_y_reg[2]
    SLICE_X16Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.330 r  bowling_game_i/controller_0/U0/fb_pixel[2]_i_199/O
                         net (fo=1, routed)           0.000     7.330    bowling_game_i/controller_0/U0/fb_pixel[2]_i_199_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.843 r  bowling_game_i/controller_0/U0/fb_pixel_reg[2]_i_108/CO[3]
                         net (fo=3, routed)           1.167     9.011    bowling_game_i/controller_0/U0/fb_pixel475_in
    SLICE_X12Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.135 r  bowling_game_i/controller_0/U0/fb_pixel[2]_i_130/O
                         net (fo=1, routed)           0.466     9.601    bowling_game_i/controller_0/U0/fb_pixel[2]_i_130_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.725 r  bowling_game_i/controller_0/U0/fb_pixel[2]_i_55/O
                         net (fo=3, routed)           0.653    10.378    bowling_game_i/controller_0/U0/fb_pixel186_out
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.124    10.502 r  bowling_game_i/controller_0/U0/fb_pixel[2]_i_16/O
                         net (fo=2, routed)           0.632    11.134    bowling_game_i/controller_0/U0/fb_pixel[2]_i_16_n_0
    SLICE_X17Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.258 r  bowling_game_i/controller_0/U0/fb_pixel[1]_i_11/O
                         net (fo=2, routed)           0.446    11.704    bowling_game_i/controller_0/U0/fb_pixel[1]_i_11_n_0
    SLICE_X17Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.828 r  bowling_game_i/controller_0/U0/fb_pixel[1]_i_3/O
                         net (fo=2, routed)           0.419    12.247    bowling_game_i/controller_0/U0/fb_pixel[1]_i_3_n_0
    SLICE_X17Y13         LUT4 (Prop_lut4_I1_O)        0.124    12.371 r  bowling_game_i/controller_0/U0/fb_pixel[2]_i_6/O
                         net (fo=3, routed)           0.602    12.973    bowling_game_i/controller_0/U0/fb_pixel[2]_i_6_n_0
    SLICE_X12Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.097 r  bowling_game_i/controller_0/U0/fb_pixel[2]_i_1/O
                         net (fo=1, routed)           0.000    13.097    bowling_game_i/controller_0/U0/fb_pixel[2]_i_1_n_0
    SLICE_X12Y13         FDRE                                         r  bowling_game_i/controller_0/U0/fb_pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.505    12.897    bowling_game_i/controller_0/U0/clk
    SLICE_X12Y13         FDRE                                         r  bowling_game_i/controller_0/U0/fb_pixel_reg[2]/C
                         clock pessimism              0.425    13.322    
                         clock uncertainty           -0.035    13.287    
    SLICE_X12Y13         FDRE (Setup_fdre_C_D)        0.079    13.366    bowling_game_i/controller_0/U0/fb_pixel_reg[2]
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                         -13.097    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 bowling_game_i/controller_0/U0/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/controller_0/U0/fb_pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.474ns  (logic 1.961ns (26.238%)  route 5.513ns (73.762%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.680     5.348    bowling_game_i/controller_0/U0/clk
    SLICE_X11Y12         FDRE                                         r  bowling_game_i/controller_0/U0/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.456     5.804 r  bowling_game_i/controller_0/U0/pixel_y_reg[2]/Q
                         net (fo=110, routed)         1.402     7.206    bowling_game_i/controller_0/U0/pixel_y_reg[2]
    SLICE_X16Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.330 r  bowling_game_i/controller_0/U0/fb_pixel[2]_i_199/O
                         net (fo=1, routed)           0.000     7.330    bowling_game_i/controller_0/U0/fb_pixel[2]_i_199_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.843 r  bowling_game_i/controller_0/U0/fb_pixel_reg[2]_i_108/CO[3]
                         net (fo=3, routed)           1.167     9.011    bowling_game_i/controller_0/U0/fb_pixel475_in
    SLICE_X12Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.135 r  bowling_game_i/controller_0/U0/fb_pixel[2]_i_130/O
                         net (fo=1, routed)           0.466     9.601    bowling_game_i/controller_0/U0/fb_pixel[2]_i_130_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.725 r  bowling_game_i/controller_0/U0/fb_pixel[2]_i_55/O
                         net (fo=3, routed)           0.653    10.378    bowling_game_i/controller_0/U0/fb_pixel186_out
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.124    10.502 r  bowling_game_i/controller_0/U0/fb_pixel[2]_i_16/O
                         net (fo=2, routed)           0.632    11.134    bowling_game_i/controller_0/U0/fb_pixel[2]_i_16_n_0
    SLICE_X17Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.258 r  bowling_game_i/controller_0/U0/fb_pixel[1]_i_11/O
                         net (fo=2, routed)           0.446    11.704    bowling_game_i/controller_0/U0/fb_pixel[1]_i_11_n_0
    SLICE_X17Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.828 r  bowling_game_i/controller_0/U0/fb_pixel[1]_i_3/O
                         net (fo=2, routed)           0.419    12.247    bowling_game_i/controller_0/U0/fb_pixel[1]_i_3_n_0
    SLICE_X17Y13         LUT4 (Prop_lut4_I1_O)        0.124    12.371 r  bowling_game_i/controller_0/U0/fb_pixel[2]_i_6/O
                         net (fo=3, routed)           0.328    12.698    bowling_game_i/controller_0/U0/fb_pixel[2]_i_6_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.822 r  bowling_game_i/controller_0/U0/fb_pixel[1]_i_1/O
                         net (fo=1, routed)           0.000    12.822    bowling_game_i/controller_0/U0/fb_pixel[1]_i_1_n_0
    SLICE_X15Y13         FDRE                                         r  bowling_game_i/controller_0/U0/fb_pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.499    12.891    bowling_game_i/controller_0/U0/clk
    SLICE_X15Y13         FDRE                                         r  bowling_game_i/controller_0/U0/fb_pixel_reg[1]/C
                         clock pessimism              0.391    13.282    
                         clock uncertainty           -0.035    13.247    
    SLICE_X15Y13         FDRE (Setup_fdre_C_D)        0.029    13.276    bowling_game_i/controller_0/U0/fb_pixel_reg[1]
  -------------------------------------------------------------------
                         required time                         13.276    
                         arrival time                         -12.822    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/pixel_pusher_0/U0/R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 3.537ns (53.990%)  route 3.014ns (46.010%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 12.884 - 8.000 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.725     5.394    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X0Y8          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.266 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.331    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_2_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.756 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2/DOBDO[0]
                         net (fo=1, routed)           2.466    11.222    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_2_n_67
    SLICE_X28Y18         LUT6 (Prop_lut6_I1_O)        0.124    11.346 r  bowling_game_i/framebuffer_0/U0/dout2[2]_INST_0/O
                         net (fo=1, routed)           0.483    11.829    bowling_game_i/pixel_pusher_0/U0/pixel[2]
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.116    11.945 r  bowling_game_i/pixel_pusher_0/U0/R[4]_i_1/O
                         net (fo=1, routed)           0.000    11.945    bowling_game_i/pixel_pusher_0/U0/R[4]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.492    12.884    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X28Y18         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/R_reg[4]/C
                         clock pessimism              0.291    13.175    
                         clock uncertainty           -0.035    13.139    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.118    13.257    bowling_game_i/pixel_pusher_0/U0/R_reg[4]
  -------------------------------------------------------------------
                         required time                         13.257    
                         arrival time                         -11.945    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/pixel_pusher_0/U0/B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 3.545ns (56.055%)  route 2.779ns (43.945%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 12.884 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.723     5.392    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X0Y2          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.264 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.329    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_0_n_1
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.754 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_0/DOBDO[0]
                         net (fo=1, routed)           2.262    11.016    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_0_n_67
    SLICE_X28Y18         LUT6 (Prop_lut6_I1_O)        0.124    11.140 r  bowling_game_i/framebuffer_0/U0/dout2[0]_INST_0/O
                         net (fo=1, routed)           0.452    11.592    bowling_game_i/pixel_pusher_0/U0/pixel[0]
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.124    11.716 r  bowling_game_i/pixel_pusher_0/U0/B[4]_i_1/O
                         net (fo=1, routed)           0.000    11.716    bowling_game_i/pixel_pusher_0/U0/B[4]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.492    12.884    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X28Y18         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/B_reg[4]/C
                         clock pessimism              0.291    13.175    
                         clock uncertainty           -0.035    13.139    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.077    13.216    bowling_game_i/pixel_pusher_0/U0/B_reg[4]
  -------------------------------------------------------------------
                         required time                         13.216    
                         arrival time                         -11.716    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 bowling_game_i/controller_0/U0/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/controller_0/U0/fb_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 3.221ns (50.662%)  route 3.137ns (49.338%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.680     5.348    bowling_game_i/controller_0/U0/clk
    SLICE_X11Y12         FDRE                                         r  bowling_game_i/controller_0/U0/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.456     5.804 r  bowling_game_i/controller_0/U0/pixel_y_reg[2]/Q
                         net (fo=110, routed)         1.753     7.557    bowling_game_i/controller_0/U0/pixel_y_reg[2]
    SLICE_X15Y17         LUT2 (Prop_lut2_I0_O)        0.124     7.681 r  bowling_game_i/controller_0/U0/fb_addr[17]_i_13/O
                         net (fo=1, routed)           0.000     7.681    bowling_game_i/controller_0/U0/fb_addr[17]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.321 r  bowling_game_i/controller_0/U0/fb_addr_reg[17]_i_6/O[3]
                         net (fo=1, routed)           0.805     9.126    bowling_game_i/controller_0/U0/fb_addr_reg[17]_i_6_n_4
    SLICE_X14Y19         LUT2 (Prop_lut2_I1_O)        0.306     9.432 r  bowling_game_i/controller_0/U0/fb_addr[16]_i_3/O
                         net (fo=1, routed)           0.000     9.432    bowling_game_i/controller_0/U0/fb_addr[16]_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.982 r  bowling_game_i/controller_0/U0/fb_addr_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.982    bowling_game_i/controller_0/U0/fb_addr_reg[16]_i_2_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.204 r  bowling_game_i/controller_0/U0/fb_addr_reg[17]_i_4/O[0]
                         net (fo=1, routed)           0.580    10.783    bowling_game_i/controller_0/U0/multOp[16]
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    11.483 r  bowling_game_i/controller_0/U0/fb_addr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.483    bowling_game_i/controller_0/U0/fb_addr_reg[16]_i_1_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.706 r  bowling_game_i/controller_0/U0/fb_addr_reg[17]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.706    bowling_game_i/controller_0/U0/pixel_loc[17]
    SLICE_X13Y20         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.499    12.891    bowling_game_i/controller_0/U0/clk
    SLICE_X13Y20         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[17]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.281    
    SLICE_X13Y20         FDRE (Setup_fdre_C_D)        0.062    13.343    bowling_game_i/controller_0/U0/fb_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         13.343    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/pixel_pusher_0/U0/G_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 3.545ns (57.560%)  route 2.614ns (42.440%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.715     5.384    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X0Y6          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.256 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.321    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_1_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.746 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_1/DOBDO[0]
                         net (fo=1, routed)           2.387    11.133    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_1_n_67
    SLICE_X28Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.257 r  bowling_game_i/framebuffer_0/U0/dout2[1]_INST_0/O
                         net (fo=1, routed)           0.162    11.419    bowling_game_i/pixel_pusher_0/U0/pixel[1]
    SLICE_X28Y19         LUT3 (Prop_lut3_I2_O)        0.124    11.543 r  bowling_game_i/pixel_pusher_0/U0/G[5]_i_1/O
                         net (fo=1, routed)           0.000    11.543    bowling_game_i/pixel_pusher_0/U0/G[5]_i_1_n_0
    SLICE_X28Y19         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/G_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.491    12.883    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X28Y19         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/G_reg[5]/C
                         clock pessimism              0.291    13.174    
                         clock uncertainty           -0.035    13.138    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)        0.081    13.219    bowling_game_i/pixel_pusher_0/U0/G_reg[5]
  -------------------------------------------------------------------
                         required time                         13.219    
                         arrival time                         -11.543    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 bowling_game_i/controller_0/U0/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/controller_0/U0/fb_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 3.048ns (49.411%)  route 3.121ns (50.589%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.680     5.348    bowling_game_i/controller_0/U0/clk
    SLICE_X11Y12         FDRE                                         r  bowling_game_i/controller_0/U0/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.456     5.804 r  bowling_game_i/controller_0/U0/pixel_y_reg[2]/Q
                         net (fo=110, routed)         1.753     7.557    bowling_game_i/controller_0/U0/pixel_y_reg[2]
    SLICE_X15Y17         LUT2 (Prop_lut2_I0_O)        0.124     7.681 r  bowling_game_i/controller_0/U0/fb_addr[17]_i_13/O
                         net (fo=1, routed)           0.000     7.681    bowling_game_i/controller_0/U0/fb_addr[17]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.321 r  bowling_game_i/controller_0/U0/fb_addr_reg[17]_i_6/O[3]
                         net (fo=1, routed)           0.805     9.126    bowling_game_i/controller_0/U0/fb_addr_reg[17]_i_6_n_4
    SLICE_X14Y19         LUT2 (Prop_lut2_I1_O)        0.306     9.432 r  bowling_game_i/controller_0/U0/fb_addr[16]_i_3/O
                         net (fo=1, routed)           0.000     9.432    bowling_game_i/controller_0/U0/fb_addr[16]_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.012 r  bowling_game_i/controller_0/U0/fb_addr_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.563    10.575    bowling_game_i/controller_0/U0/multOp[14]
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942    11.517 r  bowling_game_i/controller_0/U0/fb_addr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.517    bowling_game_i/controller_0/U0/pixel_loc[16]
    SLICE_X13Y19         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.499    12.891    bowling_game_i/controller_0/U0/clk
    SLICE_X13Y19         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[16]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.281    
    SLICE_X13Y19         FDRE (Setup_fdre_C_D)        0.062    13.343    bowling_game_i/controller_0/U0/fb_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         13.343    
                         arrival time                         -11.517    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 bowling_game_i/controller_0/U0/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/controller_0/U0/fb_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 2.988ns (48.914%)  route 3.121ns (51.086%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.680     5.348    bowling_game_i/controller_0/U0/clk
    SLICE_X11Y12         FDRE                                         r  bowling_game_i/controller_0/U0/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.456     5.804 r  bowling_game_i/controller_0/U0/pixel_y_reg[2]/Q
                         net (fo=110, routed)         1.753     7.557    bowling_game_i/controller_0/U0/pixel_y_reg[2]
    SLICE_X15Y17         LUT2 (Prop_lut2_I0_O)        0.124     7.681 r  bowling_game_i/controller_0/U0/fb_addr[17]_i_13/O
                         net (fo=1, routed)           0.000     7.681    bowling_game_i/controller_0/U0/fb_addr[17]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.321 r  bowling_game_i/controller_0/U0/fb_addr_reg[17]_i_6/O[3]
                         net (fo=1, routed)           0.805     9.126    bowling_game_i/controller_0/U0/fb_addr_reg[17]_i_6_n_4
    SLICE_X14Y19         LUT2 (Prop_lut2_I1_O)        0.306     9.432 r  bowling_game_i/controller_0/U0/fb_addr[16]_i_3/O
                         net (fo=1, routed)           0.000     9.432    bowling_game_i/controller_0/U0/fb_addr[16]_i_3_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.012 r  bowling_game_i/controller_0/U0/fb_addr_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.563    10.575    bowling_game_i/controller_0/U0/multOp[14]
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    11.457 r  bowling_game_i/controller_0/U0/fb_addr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.457    bowling_game_i/controller_0/U0/pixel_loc[15]
    SLICE_X13Y19         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.499    12.891    bowling_game_i/controller_0/U0/clk
    SLICE_X13Y19         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[15]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.281    
    SLICE_X13Y19         FDRE (Setup_fdre_C_D)        0.062    13.343    bowling_game_i/controller_0/U0/fb_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         13.343    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 bowling_game_i/controller_0/U0/pixel_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/controller_0/U0/fb_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 3.156ns (51.991%)  route 2.914ns (48.009%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.680     5.348    bowling_game_i/controller_0/U0/clk
    SLICE_X11Y12         FDRE                                         r  bowling_game_i/controller_0/U0/pixel_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.456     5.804 r  bowling_game_i/controller_0/U0/pixel_y_reg[0]/Q
                         net (fo=97, routed)          1.537     7.341    bowling_game_i/controller_0/U0/pixel_y_reg[0]
    SLICE_X15Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.465 r  bowling_game_i/controller_0/U0/fb_addr[12]_i_8/O
                         net (fo=1, routed)           0.000     7.465    bowling_game_i/controller_0/U0/fb_addr[12]_i_8_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.866 r  bowling_game_i/controller_0/U0/fb_addr_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.866    bowling_game_i/controller_0/U0/fb_addr_reg[12]_i_7_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.088 r  bowling_game_i/controller_0/U0/fb_addr_reg[17]_i_6/O[0]
                         net (fo=1, routed)           0.808     8.896    bowling_game_i/controller_0/U0/fb_addr_reg[17]_i_6_n_7
    SLICE_X14Y18         LUT2 (Prop_lut2_I1_O)        0.299     9.195 r  bowling_game_i/controller_0/U0/fb_addr[12]_i_4/O
                         net (fo=1, routed)           0.000     9.195    bowling_game_i/controller_0/U0/fb_addr[12]_i_4_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.593 r  bowling_game_i/controller_0/U0/fb_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.593    bowling_game_i/controller_0/U0/fb_addr_reg[12]_i_2_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.815 r  bowling_game_i/controller_0/U0/fb_addr_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.569    10.385    bowling_game_i/controller_0/U0/multOp[12]
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    11.085 r  bowling_game_i/controller_0/U0/fb_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.085    bowling_game_i/controller_0/U0/fb_addr_reg[12]_i_1_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.419 r  bowling_game_i/controller_0/U0/fb_addr_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.419    bowling_game_i/controller_0/U0/pixel_loc[14]
    SLICE_X13Y19         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.499    12.891    bowling_game_i/controller_0/U0/clk
    SLICE_X13Y19         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[14]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.281    
    SLICE_X13Y19         FDRE (Setup_fdre_C_D)        0.062    13.343    bowling_game_i/controller_0/U0/fb_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         13.343    
                         arrival time                         -11.419    
  -------------------------------------------------------------------
                         slack                                  1.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.512%)  route 0.191ns (57.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.562     1.474    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X27Y12         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[0]/Q
                         net (fo=25, routed)          0.191     1.805    bowling_game_i/framebuffer_0/U0/addr2[0]
    RAMB36_X1Y2          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.873     2.032    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y2          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/CLKBWRCLK
                         clock pessimism             -0.499     1.533    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     1.716    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.380%)  route 0.192ns (57.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.562     1.474    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X27Y12         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[1]/Q
                         net (fo=25, routed)          0.192     1.806    bowling_game_i/framebuffer_0/U0/addr2[1]
    RAMB36_X1Y2          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.873     2.032    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y2          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/CLKBWRCLK
                         clock pessimism             -0.499     1.533    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.716    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.089%)  route 0.194ns (57.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.561     1.473    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X27Y14         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[9]/Q
                         net (fo=25, routed)          0.194     1.808    bowling_game_i/framebuffer_0/U0/addr2[9]
    RAMB36_X1Y2          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.873     2.032    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y2          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/CLKBWRCLK
                         clock pessimism             -0.499     1.533    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.716    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.789%)  route 0.196ns (58.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.561     1.473    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X27Y13         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[5]/Q
                         net (fo=25, routed)          0.196     1.810    bowling_game_i/framebuffer_0/U0/addr2[5]
    RAMB36_X1Y2          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.873     2.032    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y2          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/CLKBWRCLK
                         clock pessimism             -0.499     1.533    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.716    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bowling_game_i/clock_div_60hz_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/clock_div_60hz_0/U0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.566     1.478    bowling_game_i/clock_div_60hz_0/U0/clk
    SLICE_X18Y49         FDRE                                         r  bowling_game_i/clock_div_60hz_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  bowling_game_i/clock_div_60hz_0/U0/count_reg[6]/Q
                         net (fo=3, routed)           0.134     1.752    bowling_game_i/clock_div_60hz_0/U0/count_reg[6]
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.912 r  bowling_game_i/clock_div_60hz_0/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    bowling_game_i/clock_div_60hz_0/U0/count_reg[4]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.967 r  bowling_game_i/clock_div_60hz_0/U0/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.967    bowling_game_i/clock_div_60hz_0/U0/count_reg[8]_i_1_n_7
    SLICE_X18Y50         FDRE                                         r  bowling_game_i/clock_div_60hz_0/U0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.988    bowling_game_i/clock_div_60hz_0/U0/clk
    SLICE_X18Y50         FDRE                                         r  bowling_game_i/clock_div_60hz_0/U0/count_reg[8]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.105     1.846    bowling_game_i/clock_div_60hz_0/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bowling_game_i/clock_div_60hz_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/clock_div_60hz_0/U0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.566     1.478    bowling_game_i/clock_div_60hz_0/U0/clk
    SLICE_X18Y49         FDRE                                         r  bowling_game_i/clock_div_60hz_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  bowling_game_i/clock_div_60hz_0/U0/count_reg[6]/Q
                         net (fo=3, routed)           0.134     1.752    bowling_game_i/clock_div_60hz_0/U0/count_reg[6]
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.912 r  bowling_game_i/clock_div_60hz_0/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    bowling_game_i/clock_div_60hz_0/U0/count_reg[4]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.978 r  bowling_game_i/clock_div_60hz_0/U0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.978    bowling_game_i/clock_div_60hz_0/U0/count_reg[8]_i_1_n_5
    SLICE_X18Y50         FDRE                                         r  bowling_game_i/clock_div_60hz_0/U0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.829     1.988    bowling_game_i/clock_div_60hz_0/U0/clk
    SLICE_X18Y50         FDRE                                         r  bowling_game_i/clock_div_60hz_0/U0/count_reg[10]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.105     1.846    bowling_game_i/clock_div_60hz_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.304%)  route 0.237ns (62.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.561     1.473    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X27Y15         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[15]/Q
                         net (fo=37, routed)          0.237     1.851    bowling_game_i/framebuffer_0/U0/addr2[15]
    RAMB36_X1Y2          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.873     2.032    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y2          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/CLKBWRCLK
                         clock pessimism             -0.499     1.533    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     1.713    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.607%)  route 0.255ns (64.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.561     1.473    bowling_game_i/controller_0/U0/clk
    SLICE_X13Y18         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  bowling_game_i/controller_0/U0/fb_addr_reg[9]/Q
                         net (fo=24, routed)          0.255     1.869    bowling_game_i/framebuffer_0/U0/addr1[9]
    RAMB36_X0Y3          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.869     2.028    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X0Y3          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_0/CLKARDCLK
                         clock pessimism             -0.480     1.548    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.731    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_0
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.164ns (25.860%)  route 0.470ns (74.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.554     1.466    bowling_game_i/controller_0/U0/clk
    SLICE_X20Y19         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y19         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  bowling_game_i/controller_0/U0/fb_addr_reg[1]/Q
                         net (fo=24, routed)          0.470     2.100    bowling_game_i/framebuffer_0/U0/addr1[1]
    RAMB36_X1Y2          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.870     2.029    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y2          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/CLKARDCLK
                         clock pessimism             -0.252     1.778    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.961    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.919%)  route 0.241ns (63.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.561     1.473    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X27Y15         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[13]/Q
                         net (fo=25, routed)          0.241     1.855    bowling_game_i/framebuffer_0/U0/addr2[13]
    RAMB36_X1Y3          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.868     2.027    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y3          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_2/CLKBWRCLK
                         clock pessimism             -0.499     1.528    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.711    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_2
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y4   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X2Y5   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X2Y3   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y5   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X2Y6   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X2Y4   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X2Y1   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y6   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y2   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X2Y2   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y10  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y10  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y12  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y12  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y12  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y12  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y13  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y13  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y13  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y13  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y10  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y10  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y12  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y12  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y12  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y12  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y13  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y13  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y13  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y13  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[13]/C



