###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID ip-10-70-166-58.il-central-1.compute.internal)
#  Generated on:      Tue Feb 11 17:47:55 2025
#  Design:            lp_riscv_top
#  Command:           report_skew_groups -out_file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../reports/cts//skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

-----------------------------------------------------------------
Skew Group    Sources    Constrained Sinks    Unconstrained Sinks
-----------------------------------------------------------------
CLK              1             2189                    1
-----------------------------------------------------------------

Skew Group Summary:
===================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                Skew Group    ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
wc_dly_corner:setup.early    CLK               -        1.747     1.955     1.923        0.037       ignored                  -         0.207              -
wc_dly_corner:setup.late     CLK           none         1.747     1.955     1.923        0.038       auto computed       *0.186         0.207    99.3% {1.772, 1.955}
bc_dly_corner:hold.early     CLK               -        0.715     0.774     0.765        0.011       ignored                  -         0.059              -
bc_dly_corner:hold.late      CLK               -        0.715     0.774     0.766        0.011       ignored                  -         0.059              -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

-------------------------------------------------------------------------------
Timing Corner                Skew Group    Min ID    PathID    Max ID    PathID
-------------------------------------------------------------------------------
wc_dly_corner:setup.early    CLK           1.747       1       1.955       2
-    min lp_riscv/iram_prog_data_reg[2][2]/CK
-    max lp_riscv/i_riscv_core_id_stage_i_registers_i_rf_reg_reg[29][31]/CK
wc_dly_corner:setup.late     CLK           1.747       3       1.955       4
-    min lp_riscv/iram_prog_data_reg[2][2]/CK
-    max lp_riscv/i_riscv_core_id_stage_i_registers_i_rf_reg_reg[29][31]/CK
bc_dly_corner:hold.early     CLK           0.715       5       0.774       6
-    min lp_riscv/iram_prog_data_reg[2][7]/CK
-    max lp_riscv/i_riscv_core_id_stage_i_registers_i_rf_reg_reg[18][26]/CK
bc_dly_corner:hold.late      CLK           0.715       7       0.774       8
-    min lp_riscv/iram_prog_data_reg[2][7]/CK
-    max lp_riscv/i_riscv_core_id_stage_i_registers_i_rf_reg_reg[18][26]/CK
-------------------------------------------------------------------------------

Timing for timing corner wc_dly_corner:setup.early, min clock_path:
===================================================================

PathID    : 1
Path type : skew group CLK (path 1 of 1)
Start     : PAD_CLK
End       : lp_riscv/iram_prog_data_reg[2][2]/CK
Delay     : 1.747

---------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
PAD_CLK
-     -                rise   -       0.000   0.269  2.783  (1098.650,1998.500)  -           1     
i_ioring/i_CLK/PAD
-     PDDW1216SCDG     rise   0.002   0.002   0.223  -      (1098.650,1998.500)    0.000   -       
i_ioring/i_CLK/C
-     PDDW1216SCDG     rise   0.755   0.757   0.097  0.076  (1083.520,1880.265)  133.365     1     
lp_riscv/CTS_ccl_a_buf_00151/A
-     BUF_X13B_A9TR    rise   0.019   0.776   0.103  -      (1241.500,1205.500)  832.745   -       
lp_riscv/CTS_ccl_a_buf_00151/Y
-     BUF_X13B_A9TR    rise   0.204   0.980   0.158  0.090  (1242.500,1205.100)    1.400     4     
lp_riscv/CTS_ccl_buf_00146/A
-     BUF_X9B_A9TR     rise   0.024   1.004   0.190  -      (1013.500,1034.900)  399.200   -       
lp_riscv/CTS_ccl_buf_00146/Y
-     BUF_X9B_A9TR     rise   0.258   1.262   0.178  0.074  (1012.500,1035.100)    1.200     2     
lp_riscv/CTS_ccl_buf_00135/A
-     BUF_X9B_A9TR     rise   0.035   1.296   0.213  -      (857.700,503.500)    686.400   -       
lp_riscv/CTS_ccl_buf_00135/Y
-     BUF_X9B_A9TR     rise   0.243   1.540   0.113  0.041  (858.700,503.300)      1.200     4     
lp_riscv/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICG_X2B_A9TL  rise   0.001   1.541   0.120  -      (886.100,503.100)     27.600   -       
lp_riscv/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICG_X2B_A9TL  rise   0.206   1.747   0.133  0.015  (888.500,503.900)      3.200     8     
lp_riscv/iram_prog_data_reg[2][2]/CK
-     DFFRPQ_X1M_A9TL  rise   0.000   1.747   0.133  -      (877.500,501.900)     13.000   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner wc_dly_corner:setup.early, max clock_path:
===================================================================

PathID    : 2
Path type : skew group CLK (path 1 of 1)
Start     : PAD_CLK
End       : lp_riscv/i_riscv_core_id_stage_i_registers_i_rf_reg_reg[29][2]/CK
Delay     : 1.955

---------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
PAD_CLK
-     -                rise   -       0.000   0.269  2.783  (1098.650,1998.500)  -            1    
i_ioring/i_CLK/PAD
-     PDDW1216SCDG     rise   0.002   0.002   0.223  -      (1098.650,1998.500)    0.000   -       
i_ioring/i_CLK/C
-     PDDW1216SCDG     rise   0.755   0.757   0.097  0.076  (1083.520,1880.265)  133.365      1    
lp_riscv/CTS_ccl_a_buf_00151/A
-     BUF_X13B_A9TR    rise   0.019   0.776   0.103  -      (1241.500,1205.500)  832.745   -       
lp_riscv/CTS_ccl_a_buf_00151/Y
-     BUF_X13B_A9TR    rise   0.204   0.980   0.158  0.090  (1242.500,1205.100)    1.400      4    
lp_riscv/g79630/A
-     AND2_X4M_A9TL    rise   0.030   1.010   0.190  -      (1512.900,950.100)   525.400   -       
lp_riscv/g79630/Y
-     AND2_X4M_A9TL    rise   0.168   1.178   0.100  0.023  (1513.900,949.500)     1.600      2    
lp_riscv/CTS_ccl_a_buf_00147/A
-     BUF_X13B_A9TR    rise   0.002   1.180   0.105  -      (1537.900,935.500)    38.000   -       
lp_riscv/CTS_ccl_a_buf_00147/Y
-     BUF_X13B_A9TR    rise   0.197   1.377   0.126  0.068  (1538.900,935.100)     1.400      5    
lp_riscv/CTS_ccl_a_buf_00140/A
-     BUF_X11B_A9TR    rise   0.010   1.387   0.140  -      (1646.700,894.500)   148.400   -       
lp_riscv/CTS_ccl_a_buf_00140/Y
-     BUF_X11B_A9TR    rise   0.198   1.585   0.095  0.039  (1645.500,894.900)     1.600      7    
lp_riscv/RC_CG_HIER_INST38/RC_CGIC_INST/CK
-     PREICG_X5B_A9TL  rise   0.001   1.586   0.099  -      (1633.500,891.300)    15.600   -       
lp_riscv/RC_CG_HIER_INST38/RC_CGIC_INST/ECK
-     PREICG_X5B_A9TL  rise   0.161   1.747   0.088  0.021  (1630.700,890.900)     3.200      2    
lp_riscv/CTS_ccl_a_buf_00050/A
-     BUF_X11B_A9TR    rise   0.002   1.749   0.092  -      (1643.700,880.100)    23.800   -       
lp_riscv/CTS_ccl_a_buf_00050/Y
-     BUF_X11B_A9TR    rise   0.201   1.950   0.137  0.067  (1642.500,880.500)     1.600     18    
lp_riscv/i_riscv_core_id_stage_i_registers_i_rf_reg_reg[29][2]/CK
-     DFFRPQ_X3M_A9TL  rise   0.004   1.955   0.138  -      (1546.300,890.700)   106.400   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner wc_dly_corner:setup.late, min clock_path:
==================================================================

PathID    : 3
Path type : skew group CLK (path 1 of 1)
Start     : PAD_CLK
End       : lp_riscv/iram_prog_data_reg[2][2]/CK
Delay     : 1.747

---------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
PAD_CLK
-     -                rise   -       0.000   0.269  2.783  (1098.650,1998.500)  -           1     
i_ioring/i_CLK/PAD
-     PDDW1216SCDG     rise   0.002   0.002   0.223  -      (1098.650,1998.500)    0.000   -       
i_ioring/i_CLK/C
-     PDDW1216SCDG     rise   0.755   0.757   0.097  0.076  (1083.520,1880.265)  133.365     1     
lp_riscv/CTS_ccl_a_buf_00151/A
-     BUF_X13B_A9TR    rise   0.019   0.776   0.103  -      (1241.500,1205.500)  832.745   -       
lp_riscv/CTS_ccl_a_buf_00151/Y
-     BUF_X13B_A9TR    rise   0.204   0.980   0.158  0.090  (1242.500,1205.100)    1.400     4     
lp_riscv/CTS_ccl_buf_00146/A
-     BUF_X9B_A9TR     rise   0.024   1.004   0.190  -      (1013.500,1034.900)  399.200   -       
lp_riscv/CTS_ccl_buf_00146/Y
-     BUF_X9B_A9TR     rise   0.258   1.262   0.178  0.074  (1012.500,1035.100)    1.200     2     
lp_riscv/CTS_ccl_buf_00135/A
-     BUF_X9B_A9TR     rise   0.035   1.296   0.213  -      (857.700,503.500)    686.400   -       
lp_riscv/CTS_ccl_buf_00135/Y
-     BUF_X9B_A9TR     rise   0.243   1.540   0.113  0.041  (858.700,503.300)      1.200     4     
lp_riscv/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICG_X2B_A9TL  rise   0.001   1.541   0.120  -      (886.100,503.100)     27.600   -       
lp_riscv/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICG_X2B_A9TL  rise   0.206   1.747   0.133  0.015  (888.500,503.900)      3.200     8     
lp_riscv/iram_prog_data_reg[2][2]/CK
-     DFFRPQ_X1M_A9TL  rise   0.000   1.747   0.133  -      (877.500,501.900)     13.000   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner wc_dly_corner:setup.late, max clock_path:
==================================================================

PathID    : 4
Path type : skew group CLK (path 1 of 1)
Start     : PAD_CLK
End       : lp_riscv/i_riscv_core_id_stage_i_registers_i_rf_reg_reg[29][2]/CK
Delay     : 1.955

---------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
PAD_CLK
-     -                rise   -       0.000   0.269  2.783  (1098.650,1998.500)  -            1    
i_ioring/i_CLK/PAD
-     PDDW1216SCDG     rise   0.002   0.002   0.223  -      (1098.650,1998.500)    0.000   -       
i_ioring/i_CLK/C
-     PDDW1216SCDG     rise   0.755   0.757   0.097  0.076  (1083.520,1880.265)  133.365      1    
lp_riscv/CTS_ccl_a_buf_00151/A
-     BUF_X13B_A9TR    rise   0.019   0.776   0.103  -      (1241.500,1205.500)  832.745   -       
lp_riscv/CTS_ccl_a_buf_00151/Y
-     BUF_X13B_A9TR    rise   0.204   0.980   0.158  0.090  (1242.500,1205.100)    1.400      4    
lp_riscv/g79630/A
-     AND2_X4M_A9TL    rise   0.030   1.010   0.190  -      (1512.900,950.100)   525.400   -       
lp_riscv/g79630/Y
-     AND2_X4M_A9TL    rise   0.168   1.178   0.100  0.023  (1513.900,949.500)     1.600      2    
lp_riscv/CTS_ccl_a_buf_00147/A
-     BUF_X13B_A9TR    rise   0.002   1.180   0.105  -      (1537.900,935.500)    38.000   -       
lp_riscv/CTS_ccl_a_buf_00147/Y
-     BUF_X13B_A9TR    rise   0.197   1.377   0.126  0.068  (1538.900,935.100)     1.400      5    
lp_riscv/CTS_ccl_a_buf_00140/A
-     BUF_X11B_A9TR    rise   0.010   1.387   0.140  -      (1646.700,894.500)   148.400   -       
lp_riscv/CTS_ccl_a_buf_00140/Y
-     BUF_X11B_A9TR    rise   0.198   1.585   0.095  0.039  (1645.500,894.900)     1.600      7    
lp_riscv/RC_CG_HIER_INST38/RC_CGIC_INST/CK
-     PREICG_X5B_A9TL  rise   0.001   1.586   0.099  -      (1633.500,891.300)    15.600   -       
lp_riscv/RC_CG_HIER_INST38/RC_CGIC_INST/ECK
-     PREICG_X5B_A9TL  rise   0.161   1.747   0.089  0.021  (1630.700,890.900)     3.200      2    
lp_riscv/CTS_ccl_a_buf_00050/A
-     BUF_X11B_A9TR    rise   0.002   1.749   0.092  -      (1643.700,880.100)    23.800   -       
lp_riscv/CTS_ccl_a_buf_00050/Y
-     BUF_X11B_A9TR    rise   0.201   1.950   0.137  0.067  (1642.500,880.500)     1.600     18    
lp_riscv/i_riscv_core_id_stage_i_registers_i_rf_reg_reg[29][2]/CK
-     DFFRPQ_X3M_A9TL  rise   0.004   1.955   0.138  -      (1546.300,890.700)   106.400   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner bc_dly_corner:hold.early, min clock_path:
==================================================================

PathID    : 5
Path type : skew group CLK (path 1 of 1)
Start     : PAD_CLK
End       : lp_riscv/iram_prog_data_reg[2][7]/CK
Delay     : 0.715

---------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
PAD_CLK
-     -                rise   -       0.000   0.143  2.545  (1098.650,1998.500)  -           1     
i_ioring/i_CLK/PAD
-     PDDW1216SCDG     rise   0.000   0.000   0.118  -      (1098.650,1998.500)    0.000   -       
i_ioring/i_CLK/C
-     PDDW1216SCDG     rise   0.452   0.452   0.050  0.076  (1083.520,1880.265)  133.365     1     
lp_riscv/CTS_ccl_a_buf_00151/A
-     BUF_X13B_A9TR    rise   0.017   0.469   0.060  -      (1241.500,1205.500)  832.745   -       
lp_riscv/CTS_ccl_a_buf_00151/Y
-     BUF_X13B_A9TR    rise   0.055   0.525   0.045  0.091  (1242.500,1205.100)    1.400     4     
lp_riscv/CTS_ccl_buf_00146/A
-     BUF_X9B_A9TR     rise   0.009   0.534   0.059  -      (1013.500,1034.900)  399.200   -       
lp_riscv/CTS_ccl_buf_00146/Y
-     BUF_X9B_A9TR     rise   0.059   0.593   0.050  0.073  (1012.500,1035.100)    1.200     2     
lp_riscv/CTS_ccl_buf_00135/A
-     BUF_X9B_A9TR     rise   0.014   0.606   0.064  -      (857.700,503.500)    686.400   -       
lp_riscv/CTS_ccl_buf_00135/Y
-     BUF_X9B_A9TR     rise   0.055   0.661   0.034  0.043  (858.700,503.300)      1.200     4     
lp_riscv/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICG_X2B_A9TL  rise   0.000   0.661   0.036  -      (886.100,503.100)     27.600   -       
lp_riscv/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICG_X2B_A9TL  rise   0.053   0.715   0.043  0.016  (888.500,503.900)      3.200     8     
lp_riscv/iram_prog_data_reg[2][7]/CK
-     DFFRPQ_X1M_A9TL  rise   0.000   0.715   0.043  -      (927.100,507.300)     42.000   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner bc_dly_corner:hold.early, max clock_path:
==================================================================

PathID    : 6
Path type : skew group CLK (path 1 of 1)
Start     : PAD_CLK
End       : lp_riscv/i_riscv_core_id_stage_i_registers_i_rf_reg_reg[18][25]/CK
Delay     : 0.774

---------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
PAD_CLK
-     -                rise   -       0.000   0.143  2.545  (1098.650,1998.500)  -            1    
i_ioring/i_CLK/PAD
-     PDDW1216SCDG     rise   0.000   0.000   0.118  -      (1098.650,1998.500)    0.000   -       
i_ioring/i_CLK/C
-     PDDW1216SCDG     rise   0.452   0.452   0.050  0.076  (1083.520,1880.265)  133.365      1    
lp_riscv/CTS_ccl_a_buf_00151/A
-     BUF_X13B_A9TR    rise   0.017   0.469   0.060  -      (1241.500,1205.500)  832.745   -       
lp_riscv/CTS_ccl_a_buf_00151/Y
-     BUF_X13B_A9TR    rise   0.055   0.525   0.045  0.091  (1242.500,1205.100)    1.400      4    
lp_riscv/g79630/A
-     AND2_X4M_A9TL    rise   0.012   0.537   0.059  -      (1512.900,950.100)   525.400   -       
lp_riscv/g79630/Y
-     AND2_X4M_A9TL    rise   0.041   0.578   0.034  0.025  (1513.900,949.500)     1.600      2    
lp_riscv/CTS_ccl_a_buf_00147/A
-     BUF_X13B_A9TR    rise   0.000   0.578   0.035  -      (1537.900,935.500)    38.000   -       
lp_riscv/CTS_ccl_a_buf_00147/Y
-     BUF_X13B_A9TR    rise   0.049   0.628   0.038  0.073  (1538.900,935.100)     1.400      5    
lp_riscv/CTS_ccl_a_buf_00139/A
-     BUF_X13B_A9TR    rise   0.004   0.632   0.043  -      (1646.700,887.300)   155.600   -       
lp_riscv/CTS_ccl_a_buf_00139/Y
-     BUF_X13B_A9TR    rise   0.053   0.684   0.036  0.070  (1645.700,887.700)     1.400     10    
lp_riscv/RC_CG_HIER_INST20/RC_CGIC_INST/CK
-     PREICG_X5B_A9TL  rise   0.001   0.685   0.037  -      (1633.500,858.900)    41.000   -       
lp_riscv/RC_CG_HIER_INST20/RC_CGIC_INST/ECK
-     PREICG_X5B_A9TL  rise   0.041   0.726   0.025  0.018  (1630.700,858.500)     3.200      2    
lp_riscv/CTS_ccl_a_buf_00087/A
-     BUF_X11B_A9TR    rise   0.000   0.726   0.026  -      (1631.700,862.100)     4.600   -       
lp_riscv/CTS_ccl_a_buf_00087/Y
-     BUF_X11B_A9TR    rise   0.047   0.773   0.034  0.059  (1630.500,862.500)     1.600     19    
lp_riscv/i_riscv_core_id_stage_i_registers_i_rf_reg_reg[18][25]/CK
-     DFFRPQ_X3M_A9TL  rise   0.001   0.774   0.034  -      (1637.500,897.900)    42.400   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner bc_dly_corner:hold.late, min clock_path:
=================================================================

PathID    : 7
Path type : skew group CLK (path 1 of 1)
Start     : PAD_CLK
End       : lp_riscv/iram_prog_data_reg[2][7]/CK
Delay     : 0.715

---------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
PAD_CLK
-     -                rise   -       0.000   0.143  2.545  (1098.650,1998.500)  -           1     
i_ioring/i_CLK/PAD
-     PDDW1216SCDG     rise   0.000   0.000   0.118  -      (1098.650,1998.500)    0.000   -       
i_ioring/i_CLK/C
-     PDDW1216SCDG     rise   0.452   0.452   0.050  0.076  (1083.520,1880.265)  133.365     1     
lp_riscv/CTS_ccl_a_buf_00151/A
-     BUF_X13B_A9TR    rise   0.017   0.469   0.060  -      (1241.500,1205.500)  832.745   -       
lp_riscv/CTS_ccl_a_buf_00151/Y
-     BUF_X13B_A9TR    rise   0.055   0.525   0.045  0.091  (1242.500,1205.100)    1.400     4     
lp_riscv/CTS_ccl_buf_00146/A
-     BUF_X9B_A9TR     rise   0.009   0.534   0.059  -      (1013.500,1034.900)  399.200   -       
lp_riscv/CTS_ccl_buf_00146/Y
-     BUF_X9B_A9TR     rise   0.059   0.593   0.050  0.073  (1012.500,1035.100)    1.200     2     
lp_riscv/CTS_ccl_buf_00135/A
-     BUF_X9B_A9TR     rise   0.014   0.606   0.064  -      (857.700,503.500)    686.400   -       
lp_riscv/CTS_ccl_buf_00135/Y
-     BUF_X9B_A9TR     rise   0.055   0.661   0.034  0.043  (858.700,503.300)      1.200     4     
lp_riscv/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICG_X2B_A9TL  rise   0.000   0.661   0.036  -      (886.100,503.100)     27.600   -       
lp_riscv/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICG_X2B_A9TL  rise   0.053   0.715   0.043  0.016  (888.500,503.900)      3.200     8     
lp_riscv/iram_prog_data_reg[2][7]/CK
-     DFFRPQ_X1M_A9TL  rise   0.000   0.715   0.043  -      (927.100,507.300)     42.000   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner bc_dly_corner:hold.late, max clock_path:
=================================================================

PathID    : 8
Path type : skew group CLK (path 1 of 1)
Start     : PAD_CLK
End       : lp_riscv/i_riscv_core_id_stage_i_registers_i_rf_reg_reg[29][2]/CK
Delay     : 0.774

---------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
PAD_CLK
-     -                rise   -       0.000   0.143  2.545  (1098.650,1998.500)  -            1    
i_ioring/i_CLK/PAD
-     PDDW1216SCDG     rise   0.000   0.000   0.118  -      (1098.650,1998.500)    0.000   -       
i_ioring/i_CLK/C
-     PDDW1216SCDG     rise   0.452   0.452   0.050  0.076  (1083.520,1880.265)  133.365      1    
lp_riscv/CTS_ccl_a_buf_00151/A
-     BUF_X13B_A9TR    rise   0.017   0.469   0.060  -      (1241.500,1205.500)  832.745   -       
lp_riscv/CTS_ccl_a_buf_00151/Y
-     BUF_X13B_A9TR    rise   0.055   0.525   0.045  0.091  (1242.500,1205.100)    1.400      4    
lp_riscv/g79630/A
-     AND2_X4M_A9TL    rise   0.012   0.537   0.059  -      (1512.900,950.100)   525.400   -       
lp_riscv/g79630/Y
-     AND2_X4M_A9TL    rise   0.041   0.578   0.034  0.025  (1513.900,949.500)     1.600      2    
lp_riscv/CTS_ccl_a_buf_00147/A
-     BUF_X13B_A9TR    rise   0.000   0.578   0.035  -      (1537.900,935.500)    38.000   -       
lp_riscv/CTS_ccl_a_buf_00147/Y
-     BUF_X13B_A9TR    rise   0.049   0.628   0.038  0.073  (1538.900,935.100)     1.400      5    
lp_riscv/CTS_ccl_a_buf_00140/A
-     BUF_X11B_A9TR    rise   0.004   0.632   0.043  -      (1646.700,894.500)   148.400   -       
lp_riscv/CTS_ccl_a_buf_00140/Y
-     BUF_X11B_A9TR    rise   0.047   0.679   0.029  0.043  (1645.500,894.900)     1.600      7    
lp_riscv/RC_CG_HIER_INST38/RC_CGIC_INST/CK
-     PREICG_X5B_A9TL  rise   0.000   0.679   0.030  -      (1633.500,891.300)    15.600   -       
lp_riscv/RC_CG_HIER_INST38/RC_CGIC_INST/ECK
-     PREICG_X5B_A9TL  rise   0.042   0.721   0.029  0.023  (1630.700,890.900)     3.200      2    
lp_riscv/CTS_ccl_a_buf_00050/A
-     BUF_X11B_A9TR    rise   0.001   0.722   0.030  -      (1643.700,880.100)    23.800   -       
lp_riscv/CTS_ccl_a_buf_00050/Y
-     BUF_X11B_A9TR    rise   0.050   0.773   0.040  0.070  (1642.500,880.500)     1.600     18    
lp_riscv/i_riscv_core_id_stage_i_registers_i_rf_reg_reg[29][2]/CK
-     DFFRPQ_X3M_A9TL  rise   0.002   0.774   0.040  -      (1546.300,890.700)   106.400   -       
---------------------------------------------------------------------------------------------------------

