
../main.c,114
GPIO_InitTypeDef  GPIO_InitStructure;34,1266
int main(48,1813
void Delay(106,3401
void assert_failed(122,3752

../stm32f4xx_it.c,274
void NMI_Handler(51,2150
void HardFault_Handler(60,2277
void MemManage_Handler(73,2494
void BusFault_Handler(86,2710
void UsageFault_Handler(99,2923
void SVC_Handler(112,3135
void DebugMon_Handler(121,3265
void PendSV_Handler(130,3394
void SysTick_Handler(139,3519

../system_stm32f4xx.c,355
#define VECT_TAB_OFFSET 142,7116
#define PLL_M 147,7321
#define PLL_N 148,7342
#define PLL_P 151,7397
#define PLL_Q 154,7474
  uint32_t SystemCoreClock 172,7655
  __I uint8_t AHBPrescTable[AHBPrescTable174,7696
void SystemInit(204,8282
void SystemCoreClockUpdate(277,11194
static void SetSysClock(333,12985
void SystemInit_ExtMemCtl(420,15547

../../../../Utilities/STM32F4-Discovery/stm32f4_discovery.c,735
GPIO_TypeDef* GPIO_PORT[GPIO_PORT67,1869
const uint16_t GPIO_PIN[GPIO_PIN69,2000
const uint32_t GPIO_CLK[GPIO_CLK71,2107
GPIO_TypeDef* BUTTON_PORT[BUTTON_PORT74,2235
const uint16_t BUTTON_PIN[BUTTON_PIN76,2300
const uint32_t BUTTON_CLK[BUTTON_CLK78,2359
const uint16_t BUTTON_EXTI_LINE[BUTTON_EXTI_LINE80,2422
const uint8_t BUTTON_PORT_SOURCE[BUTTON_PORT_SOURCE82,2492
const uint8_t BUTTON_PIN_SOURCE[BUTTON_PIN_SOURCE84,2578
const uint8_t BUTTON_IRQn[BUTTON_IRQn85,2654
NVIC_InitTypeDef   NVIC_InitStructure;87,2718
void STM_EVAL_LEDInit(116,3194
void STM_EVAL_LEDOn(142,3935
void STM_EVAL_LEDOff(157,4261
void STM_EVAL_LEDToggle(172,4593
void STM_EVAL_PBInit(188,5170
uint32_t STM_EVAL_PBGetState(232,6781

../../../../Utilities/STM32F4-Discovery/stm32f4_discovery_audio_codec.c,2531
#define I2S_ENABLE_MASK 156,8789
#define CODEC_RESET_DELAY 159,8885
 #define  CODEC_STANDARD 163,8990
 #define I2S_STANDARD 164,9035
 #define  CODEC_STANDARD 166,9138
 #define I2S_STANDARD 167,9183
 #define  CODEC_STANDARD 169,9276
 #define I2S_STANDARD 170,9321
#define CODEC_ADDRESS 176,9536
DMA_InitTypeDef DMA_InitStructure;192,9870
DMA_InitTypeDef AUDIO_MAL_DMA_InitStructure;193,9906
uint32_t AudioTotalSize 195,9952
uint32_t AudioRemSize 196,10045
uint16_t *CurrentPos CurrentPos197,10138
__IO uint32_t  CODECTimeout 199,10238
__IO uint8_t OutputDev 200,10291
__IO uint32_t CurrAudioInterface 203,10321
 uint32_t AUDIO_MAL_DMA_CLOCK 254,12315
 DMA_Stream_TypeDef * AUDIO_MAL_DMA_STREAM 255,12371
 uint32_t AUDIO_MAL_DMA_DREG 256,12448
 uint32_t AUDIO_MAL_DMA_CHANNEL 257,12503
 uint32_t AUDIO_MAL_DMA_IRQ 258,12561
 uint32_t AUDIO_MAL_DMA_FLAG_TC 259,12617
 uint32_t AUDIO_MAL_DMA_FLAG_HT 260,12675
 uint32_t AUDIO_MAL_DMA_FLAG_FE 261,12733
 uint32_t AUDIO_MAL_DMA_FLAG_TE 262,12791
 uint32_t AUDIO_MAL_DMA_FLAG_DME 263,12849
void EVAL_AUDIO_SetAudioInterface(270,13059
uint32_t EVAL_AUDIO_Init(312,14783
uint32_t EVAL_AUDIO_DeInit(336,15483
uint32_t EVAL_AUDIO_Play(353,15895
uint32_t EVAL_AUDIO_PauseResume(386,17088
uint32_t EVAL_AUDIO_Stop(412,17943
uint32_t EVAL_AUDIO_VolumeCtl(438,18581
uint32_t EVAL_AUDIO_Mute(450,19037
static void Audio_MAL_IRQHandler(461,19301
void Audio_MAL_I2S_IRQHandler(561,23208
void Audio_MAL_DAC_IRQHandler(571,23422
void Audio_I2S_IRQHandler(581,23570
static uint32_t Codec_Init(609,24690
static uint32_t Codec_DeInit(689,27350
static uint32_t Codec_Play(718,28043
static uint32_t Codec_PauseResume(734,28460
static uint32_t Codec_Stop(773,29809
static uint32_t Codec_VolumeCtrl(806,30664
static uint32_t Codec_Mute(832,31363
static void Codec_Reset(856,31967
static uint32_t Codec_WriteRegister(875,32621
static uint32_t Codec_ReadRegister(945,34868
static void Codec_CtrlInterface_Init(1047,38006
static void Codec_CtrlInterface_DeInit(1074,38925
static void Codec_AudioInterface_Init(1089,39519
static void Codec_AudioInterface_DeInit(1153,41488
static void Codec_GPIO_Init(1171,41977
static void Codec_GPIO_DeInit(1248,45174
static void Delay(1282,46474
uint32_t Codec_TIMEOUT_UserCallback(1293,46687
static void Audio_MAL_Init(1313,47177
static void Audio_MAL_DeInit(1474,54135
void Audio_MAL_Play(1503,55135
static void Audio_MAL_PauseResume(1546,56512
static void Audio_MAL_Stop(1586,57904
void DAC_Config(1608,58580

../../../../Utilities/STM32F4-Discovery/stm32f4_discovery_lis302dl.c,613
__IO uint32_t  LIS302DLTimeout 50,1523
#define READWRITE_CMD 53,1608
#define MULTIPLEBYTE_CMD 55,1700
#define DUMMY_BYTE 57,1849
void LIS302DL_Init(99,2578
void LIS302DL_FilterConfig(121,3470
void LIS302DL_InterruptConfig(147,4655
void LIS302DL_LowpowerCmd(171,5583
void LIS302DL_DataRateCmd(194,6257
void LIS302DL_FullScaleCmd(217,6904
void LIS302DL_RebootCmd(237,7368
void LIS302DL_Write(257,7986
void LIS302DL_Read(291,9096
void LIS302DL_ReadACC(326,10081
static void LIS302DL_LowLevel_Init(362,10933
static uint8_t LIS302DL_SendByte(447,14311
uint32_t LIS302DL_TIMEOUT_UserCallback(476,15165

../../../../Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c,211
#define AIRCR_VECTKEY_MASK 83,5072
void NVIC_PriorityGroupConfig(112,6543
void NVIC_Init(130,7267
void NVIC_SetVectorTable(174,9138
void NVIC_SystemLPConfig(193,9905
void SysTick_CLKSourceConfig(217,10618

../../../../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c,484
void DCMI_DeInit(122,5270
void DCMI_Init(139,5702
void DCMI_StructInit(181,7519
void DCMI_CROPConfig(201,8486
void DCMI_CROPCmd(219,9241
void DCMI_SetEmbeddedSynchroCodes(242,9825
void DCMI_JPEGCmd(257,10517
void DCMI_Cmd(295,11410
void DCMI_CaptureCmd(318,11952
uint32_t DCMI_ReadData(340,12404
void DCMI_ITConfig(373,13545
FlagStatus DCMI_GetFlagStatus(410,15010
void DCMI_ClearFlag(457,16250
ITStatus DCMI_GetITStatus(479,17065
void DCMI_ClearITPendingBit(511,17986

../../../../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c,1149
#define TRANSFER_IT_ENABLE_MASK 132,7780
#define DMA_Stream0_IT_MASK 135,7933
#define DMA_Stream1_IT_MASK 139,8152
#define DMA_Stream2_IT_MASK 140,8221
#define DMA_Stream3_IT_MASK 141,8291
#define DMA_Stream4_IT_MASK 142,8361
#define DMA_Stream5_IT_MASK 143,8448
#define DMA_Stream6_IT_MASK 144,8535
#define DMA_Stream7_IT_MASK 145,8622
#define TRANSFER_IT_MASK 146,8709
#define HIGH_ISR_MASK 147,8762
#define RESERVED_MASK 148,8815
void DMA_DeInit(188,10447
void DMA_Init(311,14156
void DMA_StructInit(395,18088
void DMA_Cmd(470,21204
void DMA_PeriphIncOffsetSizeConfig(506,22660
void DMA_FlowControllerConfig(542,24122
void DMA_SetCurrDataCounter(626,27653
uint16_t DMA_GetCurrDataCounter(641,28228
void DMA_DoubleBufferModeConfig(718,31873
void DMA_DoubleBufferModeCmd(749,32954
void DMA_MemoryTargetConfig(790,34655
uint32_t DMA_GetCurrentMemoryTarget(816,35497
FunctionalState DMA_GetCmdStatus(925,40325
uint32_t DMA_GetFIFOStatus(959,41553
FlagStatus DMA_GetFlagStatus(986,42608
void DMA_ClearFlag(1053,44450
void DMA_ITConfig(1100,46004
ITStatus DMA_GetITStatus(1152,47887
void DMA_ClearITPendingBit(1234,50331

../../../../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_exti.c,298
#define EXTI_LINENONE 75,3624
void EXTI_DeInit(103,4598
void EXTI_Init(119,5051
void EXTI_StructInit(175,6680
void EXTI_GenerateSWInterrupt(190,7227
FlagStatus EXTI_GetFlagStatus(220,8056
void EXTI_ClearFlag(243,8584
ITStatus EXTI_GetITStatus(257,8986
void EXTI_ClearITPendingBit(282,9610

../../../../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c,1164
#define SECTOR_MASK 83,3704
void FLASH_SetLatency(166,8956
void FLASH_PrefetchBufferCmd(181,9413
void FLASH_InstructionCacheCmd(203,9925
void FLASH_DataCacheCmd(224,10375
void FLASH_InstructionCacheReset(245,10800
void FLASH_DataCacheReset(256,11034
void FLASH_Unlock(300,12524
void FLASH_Lock(315,12808
FLASH_Status FLASH_EraseSector(341,14158
FLASH_Status FLASH_EraseAllSectors(406,16480
FLASH_Status FLASH_ProgramDoubleWord(459,18069
FLASH_Status FLASH_ProgramWord(497,19406
FLASH_Status FLASH_ProgramHalfWord(535,20750
FLASH_Status FLASH_ProgramByte(573,22088
void FLASH_OB_Unlock(658,25180
void FLASH_OB_Lock(673,25510
void FLASH_OB_WRPConfig(689,26155
void FLASH_OB_RDPConfig(724,27126
void FLASH_OB_UserConfig(756,28289
void FLASH_OB_BORConfig(789,29512
FLASH_Status FLASH_OB_Launch(806,30005
uint8_t FLASH_OB_GetUser(825,30496
uint16_t FLASH_OB_GetWRP(836,30759
FlagStatus FLASH_OB_GetRDP(849,31144
uint8_t FLASH_OB_GetBOR(873,31767
void FLASH_ITConfig(903,32698
FlagStatus FLASH_GetFlagStatus(934,33824
void FLASH_ClearFlag(964,34834
FLASH_Status FLASH_GetStatus(979,35246
FLASH_Status FLASH_WaitForLastOperation(1022,36222

../../../../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c,902
#define BCR_MBKEN_SET 47,1842
#define BCR_MBKEN_RESET 48,1896
#define BCR_FACCEN_SET 49,1950
#define PCR_PBKEN_SET 52,2026
#define PCR_PBKEN_RESET 53,2080
#define PCR_ECCEN_SET 54,2134
#define PCR_ECCEN_RESET 55,2188
#define PCR_MEMORYTYPE_NAND 56,2242
void FSMC_NORSRAMDeInit(116,4763
void FSMC_NORSRAMInit(143,5620
void FSMC_NORSRAMStructInit(225,11044
void FSMC_NORSRAMCmd(268,13836
void FSMC_NANDDeInit(339,16485
void FSMC_NANDInit(370,17441
void FSMC_NANDStructInit(435,20961
void FSMC_NANDCmd(464,22552
void FSMC_NANDECCCmd(504,23681
uint32_t FSMC_GetECC(543,24758
void FSMC_PCCARDDeInit(607,26807
void FSMC_PCCARDInit(624,27406
void FSMC_PCCARDStructInit(676,31137
void FSMC_PCCARDCmd(702,32605
void FSMC_ITConfig(749,34280
FlagStatus FSMC_GetFlagStatus(809,36155
void FSMC_ClearFlag(859,37525
ITStatus FSMC_GetITStatus(894,38732
void FSMC_ClearITPendingBit(945,40186

../../../../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c,462
void GPIO_DeInit(120,5538
void GPIO_Init(182,7402
void GPIO_StructInit(234,9396
void GPIO_PinLockConfig(255,10288
uint8_t GPIO_ReadInputDataBit(299,11384
uint16_t GPIO_ReadInputData(323,11946
uint8_t GPIO_ReadOutputDataBit(338,12404
uint16_t GPIO_ReadOutputData(362,12969
void GPIO_SetBits(380,13629
void GPIO_ResetBits(399,14332
void GPIO_WriteBit(419,15072
void GPIO_Write(442,15667
void GPIO_ToggleBits(456,16024
void GPIO_PinAFConfig(529,19687

../../../../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c,2561
#define RCC_OFFSET 70,3404
#define CR_OFFSET 73,3526
#define HSION_BitNumber 74,3580
#define CR_HSION_BB 75,3619
#define CSSON_BitNumber 77,3751
#define CR_CSSON_BB 78,3790
#define PLLON_BitNumber 80,3922
#define CR_PLLON_BB 81,3961
#define PLLI2SON_BitNumber 83,4096
#define CR_PLLI2SON_BB 84,4135
#define CFGR_OFFSET 88,4299
#define I2SSRC_BitNumber 89,4353
#define CFGR_I2SSRC_BB 90,4392
#define BDCR_OFFSET 94,4555
#define RTCEN_BitNumber 95,4609
#define BDCR_RTCEN_BB 96,4648
#define BDRST_BitNumber 98,4782
#define BDCR_BDRST_BB 99,4821
#define CSR_OFFSET 102,4981
#define LSION_BitNumber 103,5035
#define CSR_LSION_BB 104,5074
#define CFGR_MCO2_RESET_MASK 107,5275
#define CFGR_MCO1_RESET_MASK 108,5332
#define FLAG_MASK 111,5410
#define CR_BYTE3_ADDRESS 114,5513
#define CIR_BYTE2_ADDRESS 117,5623
#define CIR_BYTE3_ADDRESS 120,5748
#define BDCR_ADDRESS 123,5853
static __I uint8_t APBAHBPrescTable[APBAHBPrescTable127,6078
void RCC_DeInit(196,9090
void RCC_HSEConfig(237,10744
ErrorStatus RCC_WaitForHSEStartUp(261,11724
void RCC_AdjustHSICalibrationValue(292,12631
void RCC_HSICmd(328,14134
void RCC_LSEConfig(353,15314
void RCC_LSICmd(393,16616
void RCC_PLLConfig(436,18730
void RCC_PLLCmd(459,19732
void RCC_PLLI2SConfig(485,20780
void RCC_PLLI2SCmd(500,21268
void RCC_ClockSecuritySystemCmd(518,22054
void RCC_MCO1Config(543,23310
void RCC_MCO2Config(581,24868
void RCC_SYSCLKConfig(687,30819
uint8_t RCC_GetSYSCLKSource(715,31548
void RCC_HCLKConfig(740,32722
void RCC_PCLK1Config(772,33620
void RCC_PCLK2Config(803,34512
void RCC_GetClocksFreq(855,36724
void RCC_RTCCLKConfig(980,41578
void RCC_RTCCLKCmd(1012,42526
void RCC_BackupResetCmd(1029,43119
void RCC_I2SCLKConfig(1046,43826
void RCC_AHB1PeriphClockCmd(1085,45862
void RCC_AHB2PeriphClockCmd(1117,47033
void RCC_AHB3PeriphClockCmd(1144,47904
void RCC_APB1PeriphClockCmd(1194,50062
void RCC_APB2PeriphClockCmd(1234,51681
void RCC_AHB1PeriphResetCmd(1273,53178
void RCC_AHB2PeriphResetCmd(1302,54143
void RCC_AHB3PeriphResetCmd(1326,54808
void RCC_APB1PeriphResetCmd(1373,56757
void RCC_APB2PeriphResetCmd(1409,58167
void RCC_AHB1PeriphClockLPModeCmd(1455,60376
void RCC_AHB2PeriphClockLPModeCmd(1487,61666
void RCC_AHB3PeriphClockLPModeCmd(1514,62651
void RCC_APB1PeriphClockLPModeCmd(1564,64905
void RCC_APB2PeriphClockLPModeCmd(1604,66620
void RCC_ITConfig(1649,68083
FlagStatus RCC_GetFlagStatus(1685,69597
void RCC_ClearFlag(1730,70648
ITStatus RCC_GetITStatus(1749,71425
void RCC_ClearITPendingBit(1782,72422

../../../../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c,2511
#define RTC_TR_RESERVED_MASK 293,17801
#define RTC_DR_RESERVED_MASK 294,17856
#define RTC_INIT_MASK 295,17912
#define RTC_RSF_MASK 296,17969
#define RTC_FLAGS_MASK 297,18024
#define INITMODE_TIMEOUT 302,18410
#define SYNCHRO_TIMEOUT 303,18467
#define RECALPF_TIMEOUT 304,18524
#define SHPF_TIMEOUT 305,18581
ErrorStatus RTC_DeInit(367,21485
ErrorStatus RTC_Init(445,23652
void RTC_StructInit(491,24904
void RTC_WriteProtectionCmd(513,25728
ErrorStatus RTC_EnterInitMode(540,26460
void RTC_ExitInitMode(585,27590
ErrorStatus RTC_WaitForSynchro(607,28604
ErrorStatus RTC_RefClockCmd(650,29695
void RTC_BypassShadowCmd(698,30830
ErrorStatus RTC_SetTime(753,32437
void RTC_TimeStructInit(849,35144
void RTC_GetTime(868,35852
uint32_t RTC_GetSubSecond(901,37144
ErrorStatus RTC_SetDate(926,38014
void RTC_DateStructInit(1009,40416
void RTC_GetDate(1028,41143
void RTC_SetAlarm(1088,43502
void RTC_AlarmStructInit(1199,47631
void RTC_GetAlarm(1229,48952
ErrorStatus RTC_AlarmCmd(1283,51465
void RTC_AlarmSubSecondConfig(1377,55776
uint32_t RTC_GetAlarmSubSecond(1418,56995
void RTC_WakeUpClockConfig(1467,58633
void RTC_SetWakeUpCounter(1494,59468
uint32_t RTC_GetWakeUpCounter(1515,60000
ErrorStatus RTC_WakeUpCmd(1527,60308
void RTC_DayLightSavingConfig(1604,62502
uint32_t RTC_GetStoreOperation(1631,63322
void RTC_OutputConfig(1670,64825
ErrorStatus RTC_CoarseCalibConfig(1724,66705
ErrorStatus RTC_CoarseCalibCmd(1765,67801
void RTC_CalibOutputCmd(1811,68825
void RTC_CalibOutputConfig(1843,69726
ErrorStatus RTC_SmoothCalibConfig(1879,71240
void RTC_TimeStampCmd(1955,73756
void RTC_GetTimeStamp(1999,75208
uint32_t RTC_GetTimeStampSubSecond(2043,77333
void RTC_TamperTriggerConfig(2078,78582
void RTC_TamperCmd(2104,79378
void RTC_TamperFilterConfig(2135,80488
void RTC_TamperSamplingFreqConfig(2169,82409
void RTC_TamperPinsPrechargeDuration(2192,83504
void RTC_TimeStampOnTamperDetectionCmd(2212,84225
void RTC_TamperPullUpCmd(2235,84844
void RTC_WriteBackupRegister(2276,86051
uint32_t RTC_ReadBackupRegister(2297,86652
void RTC_TamperPinSelection(2337,87820
void RTC_TimeStampPinSelection(2354,88416
void RTC_OutputTypeConfig(2373,89151
ErrorStatus RTC_SynchroShiftConfig(2411,90523
void RTC_ITConfig(2530,94765
FlagStatus RTC_GetFlagStatus(2576,96561
void RTC_ClearFlag(2612,97586
ITStatus RTC_GetITStatus(2632,98410
void RTC_ClearITPendingBit(2672,99653
static uint8_t RTC_ByteToBcd2(2695,100215
static uint8_t RTC_Bcd2ToByte(2713,100531

../../../../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c,1058
#define CR1_CLEAR_MASK 168,8646
#define I2SCFGR_CLEAR_MASK 169,8699
#define PLLCFGR_PPLR_MASK 172,8774
#define PLLCFGR_PPLN_MASK 173,8831
#define SPI_CR2_FRF 175,8889
#define SPI_SR_TIFRFE 176,8942
void SPI_I2S_DeInit(218,10671
void SPI_Init(257,11847
void I2S_Init(321,15088
void SPI_StructInit(453,19741
void I2S_StructInit(481,20905
void SPI_Cmd(510,21904
void I2S_Cmd(535,22638
void SPI_DataSizeConfig(562,23505
void SPI_BiDirectionalLineConfig(582,24302
void SPI_NSSInternalSoftwareConfig(608,25152
void SPI_SSOutputCmd(632,25904
void SPI_TIModeCmd(663,26917
void I2S_FullDuplexConfig(700,28353
uint16_t SPI_I2S_ReceiveData(775,31021
void SPI_I2S_SendData(791,31513
void SPI_CalculateCRC(880,35585
void SPI_TransmitCRC(902,36152
uint16_t SPI_GetCRC(920,36805
uint16_t SPI_GetCRCPolynomial(945,37434
void SPI_I2S_DMACmd(982,38711
void SPI_I2S_ITConfig(1091,43596
FlagStatus SPI_I2S_GetFlagStatus(1135,45160
void SPI_I2S_ClearFlag(1176,46725
ITStatus SPI_I2S_GetITStatus(1201,47894
void SPI_I2S_ClearITPendingBit(1256,49886

../../../../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c,481
#define SYSCFG_OFFSET 58,2389
#define PMC_OFFSET 61,2525
#define MII_RMII_SEL_BitNumber 62,2583
#define PMC_MII_RMII_SEL_BB 63,2634
#define CMPCR_OFFSET 67,2808
#define CMP_PD_BitNumber 68,2866
#define CMPCR_CMP_PD_BB 69,2917
void SYSCFG_DeInit(86,3566
void SYSCFG_MemoryRemapConfig(102,4299
void SYSCFG_EXTILineConfig(119,4916
void SYSCFG_ETH_MediaInterfaceConfig(140,5778
void SYSCFG_CompensationCellCmd(157,6512
FlagStatus SYSCFG_GetCompensationCellStatus(170,6897

../../../../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c,3473
#define SMCR_ETR_MASK 130,6283
#define CCMR_OFFSET 131,6330
#define CCER_CCE_SET 132,6376
#define	CCER_CCNE_SET 133,6424
#define CCMR_OC13M_MASK 134,6471
#define CCMR_OC24M_MASK 135,6517
void TIM_DeInit(194,9112
void TIM_TimeBaseInit(282,11854
void TIM_TimeBaseStructInit(334,13463
void TIM_PrescalerConfig(354,14380
void TIM_CounterModeConfig(377,15382
void TIM_SetCounter(403,16046
void TIM_SetAutoreload(418,16460
uint32_t TIM_GetCounter(432,16825
uint16_t TIM_GetPrescaler(446,17164
void TIM_UpdateDisableConfig(462,17606
void TIM_UpdateRequestConfig(491,18602
void TIM_ARRPreloadConfig(516,19305
void TIM_SelectOnePulseMode(543,20039
void TIM_SetClockDivision(566,20784
void TIM_Cmd(586,21356
void TIM_OC1Init(665,24487
void TIM_OC2Init(746,27330
void TIM_OC3Init(827,30306
void TIM_OC4Init(907,33262
void TIM_OCStructInit(970,35292
void TIM_SelectOCxM(1006,36948
void TIM_SetCompare1(1052,38267
void TIM_SetCompare2(1068,38736
void TIM_SetCompare3(1083,39185
void TIM_SetCompare4(1098,39634
void TIM_ForcedOC1Config(1116,40341
void TIM_ForcedOC2Config(1145,41318
void TIM_ForcedOC3Config(1173,42292
void TIM_ForcedOC4Config(1202,43250
void TIM_OC1PreloadConfig(1230,44146
void TIM_OC2PreloadConfig(1260,45059
void TIM_OC3PreloadConfig(1289,45969
void TIM_OC4PreloadConfig(1318,46862
void TIM_OC1FastConfig(1347,47816
void TIM_OC2FastConfig(1378,48778
void TIM_OC3FastConfig(1408,49739
void TIM_OC4FastConfig(1438,50683
void TIM_ClearOC1Ref(1468,51647
void TIM_ClearOC2Ref(1498,52578
void TIM_ClearOC3Ref(1527,53506
void TIM_ClearOC4Ref(1556,54417
void TIM_OC1PolarityConfig(1585,55313
void TIM_OC1NPolarityConfig(1612,56135
void TIM_OC2PolarityConfig(1639,56991
void TIM_OC2NPolarityConfig(1666,57830
void TIM_OC3PolarityConfig(1693,58683
void TIM_OC3NPolarityConfig(1720,59520
void TIM_OC4PolarityConfig(1747,60376
void TIM_CCxCmd(1778,61438
void TIM_CCxNCmd(1808,62451
void TIM_ICInit(1890,65855
void TIM_ICStructInit(1946,68021
void TIM_PWMIConfig(1965,68831
uint32_t TIM_GetCapture1(2022,70863
uint32_t TIM_GetCapture2(2037,71253
uint32_t TIM_GetCapture3(2051,71623
uint32_t TIM_GetCapture4(2065,71994
void TIM_SetIC1Prescaler(2085,72746
void TIM_SetIC2Prescaler(2110,73653
void TIM_SetIC3Prescaler(2134,74557
void TIM_SetIC4Prescaler(2158,75444
void TIM_BDTRConfig(2211,77532
void TIM_BDTRStructInit(2236,78826
void TIM_CtrlPWMOutputs(2255,79632
void TIM_SelectCOM(2280,80296
void TIM_CCPreloadControl(2305,80972
void TIM_ITConfig(2362,83197
void TIM_GenerateEvent(2400,84686
FlagStatus TIM_GetFlagStatus(2433,86171
void TIM_ClearFlag(2475,87711
ITStatus TIM_GetITStatus(2503,88927
void TIM_ClearITPendingBit(2544,90382
void TIM_DMAConfig(2581,91724
void TIM_DMACmd(2608,92963
void TIM_SelectCCDMA(2634,93720
void TIM_InternalClockConfig(2673,94636
void TIM_ITRxExternalClockConfig(2694,95406
void TIM_TIxExternalClockConfig(2724,96678
void TIM_ETRClockMode1Config(2764,98437
void TIM_ETRClockMode2Config(2811,100319
void TIM_SelectInputTrigger(2879,103458
void TIM_SelectOutputTrigger(2922,105227
void TIM_SelectSlaveMode(2946,106356
void TIM_SelectMasterSlaveMode(2969,107215
void TIM_ETRConfig(2999,108543
void TIM_EncoderInterfaceConfig(3057,110823
void TIM_SelectHallSensor(3109,112471
void TIM_RemapConfig(3160,114500
static void TI1_Config(3191,115726
static void TI2_Config(3232,117473
static void TI3_Config(3274,119256
static void TI4_Config(3315,121024

../../../../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c,1141
#define CR1_CLEAR_MASK 101,4594
#define CR2_CLOCK_CLEAR_MASK 106,4883
#define CR3_CLEAR_MASK 110,5107
#define IT_MASK 113,5218
void USART_DeInit(178,8157
void USART_Init(227,9651
void USART_StructInit(340,13653
void USART_ClockInit(360,14627
void USART_ClockStructInit(391,16056
void USART_Cmd(408,16731
void USART_SetPrescaler(434,17532
void USART_OverSampling8Cmd(455,18283
void USART_OneBitMethodCmd(481,19139
void USART_SendData(538,21058
uint16_t USART_ReceiveData(554,21525
void USART_SetAddress(605,23462
void USART_ReceiverWakeUpCmd(625,24122
void USART_WakeUpConfig(652,25084
void USART_LINBreakDetectLengthConfig(721,27787
void USART_LINCmd(739,28445
void USART_SendBreak(763,29111
void USART_HalfDuplexCmd(816,30909
void USART_SetGuardTime(901,34113
void USART_SmartCardCmd(920,34744
void USART_SmartCardNACKCmd(945,35528
void USART_IrDAConfig(1016,38358
void USART_IrDACmd(1034,38951
void USART_DMACmd(1080,40404
void USART_ITConfig(1208,46345
FlagStatus USART_GetFlagStatus(1272,48466
void USART_ClearFlag(1321,50386
ITStatus USART_GetITStatus(1355,51964
void USART_ClearITPendingBit(1429,54556

../../../../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c,459
#define WWDG_OFFSET 96,4731
#define CFR_OFFSET 98,4819
#define EWI_BitNumber 99,4866
#define CFR_EWI_BB 100,4897
#define CFR_WDGTB_MASK 104,5088
#define CFR_W_MASK 105,5137
#define BIT_MASK 106,5186
void WWDG_DeInit(134,6177
void WWDG_SetPrescaler(150,6762
void WWDG_SetWindowValue(169,7332
void WWDG_EnableIT(192,7894
void WWDG_SetCounter(204,8212
void WWDG_Enable(235,9125
FlagStatus WWDG_GetFlagStatus(262,9854
void WWDG_ClearFlag(282,10147

../../../../Libraries/CMSIS/ST/STM32F4xx/Include/stm32f4xx.h,199446
#define __STM32F4xx_H48,2181
  #define STM32F4XX63,2452
  #define HSE_VALUE 92,3448
  #define HSE_STARTUP_TIMEOUT 100,3717
  #define HSI_VALUE 104,3871
#define __STM32F4XX_STDPERIPH_VERSION_MAIN 110,4069
#define __STM32F4XX_STDPERIPH_VERSION_SUB1 111,4184
#define __STM32F4XX_STDPERIPH_VERSION_SUB2 112,4265
#define __STM32F4XX_STDPERIPH_VERSION_RC 113,4346
#define __STM32F4XX_STDPERIPH_VERSION 114,4432
#define __CM4_REV 130,4988
#define __MPU_PRESENT 131,5084
#define __NVIC_PRIO_BITS 132,5180
#define __Vendor_SysTickConfig 133,5276
  #define __FPU_PRESENT 136,5404
typedef enum IRQn145,5674
  NonMaskableInt_IRQn 148,5808
  MemoryManagement_IRQn 149,5922
  BusFault_IRQn 150,6036
  UsageFault_IRQn 151,6150
  SVCall_IRQn 152,6264
  DebugMonitor_IRQn 153,6378
  PendSV_IRQn 154,6492
  SysTick_IRQn 155,6606
  WWDG_IRQn 157,6834
  PVD_IRQn 158,6948
  TAMP_STAMP_IRQn 159,7062
  RTC_WKUP_IRQn 160,7176
  FLASH_IRQn 161,7290
  RCC_IRQn 162,7404
  EXTI0_IRQn 163,7518
  EXTI1_IRQn 164,7632
  EXTI2_IRQn 165,7746
  EXTI3_IRQn 166,7860
  EXTI4_IRQn 167,7974
  DMA1_Stream0_IRQn 168,8088
  DMA1_Stream1_IRQn 169,8202
  DMA1_Stream2_IRQn 170,8316
  DMA1_Stream3_IRQn 171,8430
  DMA1_Stream4_IRQn 172,8544
  DMA1_Stream5_IRQn 173,8658
  DMA1_Stream6_IRQn 174,8772
  ADC_IRQn 175,8886
  CAN1_TX_IRQn 176,9000
  CAN1_RX0_IRQn 177,9114
  CAN1_RX1_IRQn 178,9228
  CAN1_SCE_IRQn 179,9342
  EXTI9_5_IRQn 180,9456
  TIM1_BRK_TIM9_IRQn 181,9570
  TIM1_UP_TIM10_IRQn 182,9684
  TIM1_TRG_COM_TIM11_IRQn 183,9798
  TIM1_CC_IRQn 184,9912
  TIM2_IRQn 185,10026
  TIM3_IRQn 186,10140
  TIM4_IRQn 187,10254
  I2C1_EV_IRQn 188,10368
  I2C1_ER_IRQn 189,10482
  I2C2_EV_IRQn 190,10596
  I2C2_ER_IRQn 191,10710
  SPI1_IRQn 192,10826
  SPI2_IRQn 193,10940
  USART1_IRQn 194,11054
  USART2_IRQn 195,11168
  USART3_IRQn 196,11282
  EXTI15_10_IRQn 197,11396
  RTC_Alarm_IRQn 198,11510
  OTG_FS_WKUP_IRQn 199,11624
  TIM8_BRK_TIM12_IRQn 200,11742
  TIM8_UP_TIM13_IRQn 201,11856
  TIM8_TRG_COM_TIM14_IRQn 202,11970
  TIM8_CC_IRQn 203,12084
  DMA1_Stream7_IRQn 204,12198
  FSMC_IRQn 205,12312
  SDIO_IRQn 206,12426
  TIM5_IRQn 207,12540
  SPI3_IRQn 208,12654
  UART4_IRQn 209,12768
  UART5_IRQn 210,12882
  TIM6_DAC_IRQn 211,12996
  TIM7_IRQn 212,13110
  DMA2_Stream0_IRQn 213,13224
  DMA2_Stream1_IRQn 214,13338
  DMA2_Stream2_IRQn 215,13452
  DMA2_Stream3_IRQn 216,13566
  DMA2_Stream4_IRQn 217,13680
  ETH_IRQn 218,13794
  ETH_WKUP_IRQn 219,13908
  CAN2_TX_IRQn 220,14022
  CAN2_RX0_IRQn 221,14136
  CAN2_RX1_IRQn 222,14250
  CAN2_SCE_IRQn 223,14364
  OTG_FS_IRQn 224,14478
  DMA2_Stream5_IRQn 225,14592
  DMA2_Stream6_IRQn 226,14706
  DMA2_Stream7_IRQn 227,14820
  USART6_IRQn 228,14934
  I2C3_EV_IRQn 229,15049
  I2C3_ER_IRQn 230,15163
  OTG_HS_EP1_OUT_IRQn 231,15277
  OTG_HS_EP1_IN_IRQn 232,15391
  OTG_HS_WKUP_IRQn 233,15505
  OTG_HS_IRQn 234,15619
  DCMI_IRQn 235,15733
  CRYP_IRQn 236,15847
  HASH_RNG_IRQn 237,15961
  FPU_IRQn 238,16076
} IRQn_Type;239,16190
typedef int32_t  s32;253,16486
typedef int16_t s16;254,16508
typedef int8_t  s8;255,16529
typedef const int32_t sc32;257,16550
typedef const int16_t sc16;258,16597
typedef const int8_t sc8;259,16644
typedef __IO int32_t  vs32;261,16691
typedef __IO int16_t  vs16;262,16719
typedef __IO int8_t   vs8;263,16747
typedef __I int32_t vsc32;265,16775
typedef __I int16_t vsc16;266,16821
typedef __I int8_t vsc8;267,16867
typedef uint32_t  u32;269,16913
typedef uint16_t u16;270,16936
typedef uint8_t  u8;271,16958
typedef const uint32_t uc32;273,16980
typedef const uint16_t uc16;274,17028
typedef const uint8_t uc8;275,17076
typedef __IO uint32_t  vu32;277,17124
typedef __IO uint16_t vu16;278,17153
typedef __IO uint8_t  vu8;279,17181
typedef __I uint32_t vuc32;281,17209
typedef __I uint16_t vuc16;282,17256
typedef __I uint8_t vuc8;283,17303
typedef enum {RESET RESET285,17350
typedef enum {RESET = 0, SET 285,17350
typedef enum {RESET = 0, SET = !RESET}RESET285,17350
typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;285,17350
typedef enum {DISABLE DISABLE287,17412
typedef enum {DISABLE = 0, ENABLE 287,17412
typedef enum {DISABLE = 0, ENABLE = !DISABLE}DISABLE287,17412
typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;287,17412
#define IS_FUNCTIONAL_STATE(288,17475
typedef enum {ERROR ERROR290,17557
typedef enum {ERROR = 0, SUCCESS 290,17557
typedef enum {ERROR = 0, SUCCESS = !ERROR}ERROR290,17557
typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;290,17557
  __IO uint32_t SR;306,17764
  __IO uint32_t CR1;307,17862
  __IO uint32_t CR2;308,17966
  __IO uint32_t SMPR1;309,18064
  __IO uint32_t SMPR2;310,18162
  __IO uint32_t JOFR1;311,18260
  __IO uint32_t JOFR2;312,18358
  __IO uint32_t JOFR3;313,18456
  __IO uint32_t JOFR4;314,18554
  __IO uint32_t HTR;315,18652
  __IO uint32_t LTR;316,18750
  __IO uint32_t SQR1;317,18848
  __IO uint32_t SQR2;318,18946
  __IO uint32_t SQR3;319,19044
  __IO uint32_t JSQR;320,19142
  __IO uint32_t JDR1;321,19239
  __IO uint32_t JDR2;322,19337
  __IO uint32_t JDR3;323,19435
  __IO uint32_t JDR4;324,19533
  __IO uint32_t DR;325,19631
} ADC_TypeDef;326,19729
  __IO uint32_t CSR;330,19762
  __IO uint32_t CCR;331,19881
  __IO uint32_t CDR;332,20000
} ADC_Common_TypeDef;334,20190
  __IO uint32_t TIR;343,20288
  __IO uint32_t TDTR;344,20353
  __IO uint32_t TDLR;345,20439
  __IO uint32_t TDHR;346,20499
} CAN_TxMailBox_TypeDef;347,20560
  __IO uint32_t RIR;355,20664
  __IO uint32_t RDTR;356,20739
  __IO uint32_t RDLR;357,20838
  __IO uint32_t RDHR;358,20911
} CAN_FIFOMailBox_TypeDef;359,20985
  __IO uint32_t FR1;367,21094
  __IO uint32_t FR2;368,21150
} CAN_FilterRegister_TypeDef;369,21206
  __IO uint32_t              MCR;377,21303
  __IO uint32_t              MSR;378,21428
  __IO uint32_t              TSR;379,21553
  __IO uint32_t              RF0R;380,21678
  __IO uint32_t              RF1R;381,21803
  __IO uint32_t              IER;382,21928
  __IO uint32_t              ESR;383,22053
  __IO uint32_t              BTR;384,22178
  uint32_t                   RESERVED0[RESERVED0385,22303
  CAN_TxMailBox_TypeDef      sTxMailBox[sTxMailBox386,22428
  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[sFIFOMailBox387,22553
  uint32_t                   RESERVED1[RESERVED1388,22678
  __IO uint32_t              FMR;389,22803
  __IO uint32_t              FM1R;390,22928
  uint32_t                   RESERVED2;391,23053
  __IO uint32_t              FS1R;392,23178
  uint32_t                   RESERVED3;393,23303
  __IO uint32_t              FFA1R;394,23428
  uint32_t                   RESERVED4;395,23553
  __IO uint32_t              FA1R;396,23678
  uint32_t                   RESERVED5[RESERVED5397,23803
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister398,23929
} CAN_TypeDef;399,24054
  __IO uint32_t DR;407,24131
  __IO uint8_t  IDR;408,24219
  uint8_t       RESERVED0;409,24307
  uint16_t      RESERVED1;410,24395
  __IO uint32_t CR;411,24483
} CRC_TypeDef;412,24571
  __IO uint32_t CR;420,24654
  __IO uint32_t SWTRIGR;421,24766
  __IO uint32_t DHR12R1;422,24878
  __IO uint32_t DHR12L1;423,24990
  __IO uint32_t DHR8R1;424,25102
  __IO uint32_t DHR12R2;425,25214
  __IO uint32_t DHR12L2;426,25326
  __IO uint32_t DHR8R2;427,25438
  __IO uint32_t DHR12RD;428,25550
  __IO uint32_t DHR12LD;429,25662
  __IO uint32_t DHR8RD;430,25774
  __IO uint32_t DOR1;431,25886
  __IO uint32_t DOR2;432,25998
  __IO uint32_t SR;433,26110
} DAC_TypeDef;434,26222
  __IO uint32_t IDCODE;442,26287
  __IO uint32_t CR;443,26375
  __IO uint32_t APB1FZ;444,26463
  __IO uint32_t APB2FZ;445,26551
}DBGMCU_TypeDef;DBGMCU_TypeDef446,26639
  __IO uint32_t CR;454,26701
  __IO uint32_t SR;455,26803
  __IO uint32_t RISR;456,26905
  __IO uint32_t IER;457,27007
  __IO uint32_t MISR;458,27109
  __IO uint32_t ICR;459,27211
  __IO uint32_t ESCR;460,27313
  __IO uint32_t ESUR;461,27415
  __IO uint32_t CWSTRTR;462,27517
  __IO uint32_t CWSIZER;463,27619
  __IO uint32_t DR;464,27721
} DCMI_TypeDef;465,27823
  __IO uint32_t CR;473,27894
  __IO uint32_t NDTR;474,27967
  __IO uint32_t PAR;475,28040
  __IO uint32_t M0AR;476,28113
  __IO uint32_t M1AR;477,28186
  __IO uint32_t FCR;478,28259
} DMA_Stream_TypeDef;479,28332
  __IO uint32_t LISR;483,28372
  __IO uint32_t HISR;484,28465
  __IO uint32_t LIFCR;485,28558
  __IO uint32_t HIFCR;486,28651
} DMA_TypeDef;487,28744
  __IO uint32_t MACCR;495,28812
  __IO uint32_t MACFFR;496,28835
  __IO uint32_t MACHTHR;497,28859
  __IO uint32_t MACHTLR;498,28884
  __IO uint32_t MACMIIAR;499,28909
  __IO uint32_t MACMIIDR;500,28935
  __IO uint32_t MACFCR;501,28961
  __IO uint32_t MACVLANTR;502,28985
  uint32_t      RESERVED0[RESERVED0503,29035
  __IO uint32_t MACRWUFFR;504,29065
  __IO uint32_t MACPMTCSR;505,29115
  uint32_t      RESERVED1[RESERVED1506,29142
  __IO uint32_t MACSR;507,29172
  __IO uint32_t MACIMR;508,29222
  __IO uint32_t MACA0HR;509,29246
  __IO uint32_t MACA0LR;510,29271
  __IO uint32_t MACA1HR;511,29296
  __IO uint32_t MACA1LR;512,29321
  __IO uint32_t MACA2HR;513,29346
  __IO uint32_t MACA2LR;514,29371
  __IO uint32_t MACA3HR;515,29396
  __IO uint32_t MACA3LR;516,29421
  uint32_t      RESERVED2[RESERVED2517,29471
  __IO uint32_t MMCCR;518,29502
  __IO uint32_t MMCRIR;519,29552
  __IO uint32_t MMCTIR;520,29576
  __IO uint32_t MMCRIMR;521,29600
  __IO uint32_t MMCTIMR;522,29625
  uint32_t      RESERVED3[RESERVED3523,29675
  __IO uint32_t MMCTGFSCCR;524,29706
  __IO uint32_t MMCTGFMSCCR;525,29756
  uint32_t      RESERVED4[RESERVED4526,29785
  __IO uint32_t MMCTGFCR;527,29815
  uint32_t      RESERVED5[RESERVED5528,29841
  __IO uint32_t MMCRFCECR;529,29872
  __IO uint32_t MMCRFAECR;530,29899
  uint32_t      RESERVED6[RESERVED6531,29926
  __IO uint32_t MMCRGUFCR;532,29957
  uint32_t      RESERVED7[RESERVED7533,29984
  __IO uint32_t PTPTSCR;534,30016
  __IO uint32_t PTPSSIR;535,30041
  __IO uint32_t PTPTSHR;536,30066
  __IO uint32_t PTPTSLR;537,30091
  __IO uint32_t PTPTSHUR;538,30116
  __IO uint32_t PTPTSLUR;539,30142
  __IO uint32_t PTPTSAR;540,30168
  __IO uint32_t PTPTTHR;541,30193
  __IO uint32_t PTPTTLR;542,30218
  __IO uint32_t RESERVED8;543,30243
  __IO uint32_t PTPTSSR;544,30270
  uint32_t      RESERVED9[RESERVED9545,30295
  __IO uint32_t DMABMR;546,30327
  __IO uint32_t DMATPDR;547,30351
  __IO uint32_t DMARPDR;548,30376
  __IO uint32_t DMARDLAR;549,30401
  __IO uint32_t DMATDLAR;550,30427
  __IO uint32_t DMASR;551,30453
  __IO uint32_t DMAOMR;552,30476
  __IO uint32_t DMAIER;553,30500
  __IO uint32_t DMAMFBOCR;554,30524
  __IO uint32_t DMARSWTR;555,30551
  uint32_t      RESERVED10[RESERVED10556,30577
  __IO uint32_t DMACHTDR;557,30608
  __IO uint32_t DMACHRDR;558,30634
  __IO uint32_t DMACHTBAR;559,30660
  __IO uint32_t DMACHRBAR;560,30687
} ETH_TypeDef;561,30714
  __IO uint32_t IMR;569,30805
  __IO uint32_t EMR;570,30899
  __IO uint32_t RTSR;571,30993
  __IO uint32_t FTSR;572,31087
  __IO uint32_t SWIER;573,31181
  __IO uint32_t PR;574,31275
} EXTI_TypeDef;575,31369
  __IO uint32_t ACR;583,31441
  __IO uint32_t KEYR;584,31527
  __IO uint32_t OPTKEYR;585,31613
  __IO uint32_t SR;586,31699
  __IO uint32_t CR;587,31785
  __IO uint32_t OPTCR;588,31871
} FLASH_TypeDef;589,31957
  __IO uint32_t BTCR[BTCR597,32048
} FSMC_Bank1_TypeDef;598,32193
  __IO uint32_t BWTR[BWTR606,32299
} FSMC_Bank1E_TypeDef;607,32397
  __IO uint32_t PCR2;615,32502
  __IO uint32_t SR2;616,32612
  __IO uint32_t PMEM2;617,32722
  __IO uint32_t PATT2;618,32832
  uint32_t      RESERVED0;619,32942
  __IO uint32_t ECCR2;620,33052
} FSMC_Bank2_TypeDef;621,33162
  __IO uint32_t PCR3;629,33266
  __IO uint32_t SR3;630,33376
  __IO uint32_t PMEM3;631,33486
  __IO uint32_t PATT3;632,33596
  uint32_t      RESERVED0;633,33706
  __IO uint32_t ECCR3;634,33816
} FSMC_Bank3_TypeDef;635,33926
  __IO uint32_t PCR4;643,34030
  __IO uint32_t SR4;644,34138
  __IO uint32_t PMEM4;645,34246
  __IO uint32_t PATT4;646,34354
  __IO uint32_t PIO4;647,34462
} FSMC_Bank4_TypeDef;648,34570
  __IO uint32_t MODER;656,34653
  __IO uint32_t OTYPER;657,34752
  __IO uint32_t OSPEEDR;658,34851
  __IO uint32_t PUPDR;659,34950
  __IO uint32_t IDR;660,35049
  __IO uint32_t ODR;661,35148
  __IO uint16_t BSRRL;662,35247
  __IO uint16_t BSRRH;663,35346
  __IO uint32_t LCKR;664,35445
  __IO uint32_t AFR[AFR665,35544
} GPIO_TypeDef;666,35643
  __IO uint32_t MEMRMP;674,35733
  __IO uint32_t PMC;675,35848
  __IO uint32_t EXTICR[EXTICR676,35963
  uint32_t      RESERVED[RESERVED677,36078
  __IO uint32_t CMPCR;678,36194
} SYSCFG_TypeDef;679,36309
  __IO uint16_t CR1;687,36402
  uint16_t      RESERVED0;688,36487
  __IO uint16_t CR2;689,36572
  uint16_t      RESERVED1;690,36657
  __IO uint16_t OAR1;691,36742
  uint16_t      RESERVED2;692,36827
  __IO uint16_t OAR2;693,36912
  uint16_t      RESERVED3;694,36997
  __IO uint16_t DR;695,37082
  uint16_t      RESERVED4;696,37167
  __IO uint16_t SR1;697,37252
  uint16_t      RESERVED5;698,37337
  __IO uint16_t SR2;699,37422
  uint16_t      RESERVED6;700,37507
  __IO uint16_t CCR;701,37592
  uint16_t      RESERVED7;702,37677
  __IO uint16_t TRISE;703,37762
  uint16_t      RESERVED8;704,37847
} I2C_TypeDef;705,37932
  __IO uint32_t KR;713,38008
  __IO uint32_t PR;714,38084
  __IO uint32_t RLR;715,38160
  __IO uint32_t SR;716,38236
} IWDG_TypeDef;717,38312
  __IO uint32_t CR;725,38382
  __IO uint32_t CSR;726,38468
} PWR_TypeDef;727,38554
  __IO uint32_t CR;735,38633
  __IO uint32_t PLLCFGR;736,38754
  __IO uint32_t CFGR;737,38875
  __IO uint32_t CIR;738,38996
  __IO uint32_t AHB1RSTR;739,39117
  __IO uint32_t AHB2RSTR;740,39238
  __IO uint32_t AHB3RSTR;741,39359
  uint32_t      RESERVED0;742,39480
  __IO uint32_t APB1RSTR;743,39601
  __IO uint32_t APB2RSTR;744,39722
  uint32_t      RESERVED1[RESERVED1745,39843
  __IO uint32_t AHB1ENR;746,39964
  __IO uint32_t AHB2ENR;747,40085
  __IO uint32_t AHB3ENR;748,40206
  uint32_t      RESERVED2;749,40327
  __IO uint32_t APB1ENR;750,40448
  __IO uint32_t APB2ENR;751,40569
  uint32_t      RESERVED3[RESERVED3752,40690
  __IO uint32_t AHB1LPENR;753,40811
  __IO uint32_t AHB2LPENR;754,40932
  __IO uint32_t AHB3LPENR;755,41053
  uint32_t      RESERVED4;756,41174
  __IO uint32_t APB1LPENR;757,41295
  __IO uint32_t APB2LPENR;758,41416
  uint32_t      RESERVED5[RESERVED5759,41537
  __IO uint32_t BDCR;760,41658
  __IO uint32_t CSR;761,41779
  uint32_t      RESERVED6[RESERVED6762,41900
  __IO uint32_t SSCGR;763,42021
  __IO uint32_t PLLI2SCFGR;764,42142
} RCC_TypeDef;765,42263
  __IO uint32_t TR;773,42334
  __IO uint32_t DR;774,42446
  __IO uint32_t CR;775,42558
  __IO uint32_t ISR;776,42670
  __IO uint32_t PRER;777,42782
  __IO uint32_t WUTR;778,42894
  __IO uint32_t CALIBR;779,43006
  __IO uint32_t ALRMAR;780,43118
  __IO uint32_t ALRMBR;781,43230
  __IO uint32_t WPR;782,43342
  __IO uint32_t SSR;783,43454
  __IO uint32_t SHIFTR;784,43566
  __IO uint32_t TSTR;785,43678
  __IO uint32_t TSDR;786,43790
  __IO uint32_t TSSSR;787,43902
  __IO uint32_t CALR;788,44014
  __IO uint32_t TAFCR;789,44126
  __IO uint32_t ALRMASSR;790,44238
  __IO uint32_t ALRMBSSR;791,44350
  uint32_t RESERVED7;792,44462
  __IO uint32_t BKP0R;793,44574
  __IO uint32_t BKP1R;794,44686
  __IO uint32_t BKP2R;795,44798
  __IO uint32_t BKP3R;796,44910
  __IO uint32_t BKP4R;797,45022
  __IO uint32_t BKP5R;798,45134
  __IO uint32_t BKP6R;799,45246
  __IO uint32_t BKP7R;800,45358
  __IO uint32_t BKP8R;801,45470
  __IO uint32_t BKP9R;802,45582
  __IO uint32_t BKP10R;803,45694
  __IO uint32_t BKP11R;804,45806
  __IO uint32_t BKP12R;805,45918
  __IO uint32_t BKP13R;806,46030
  __IO uint32_t BKP14R;807,46142
  __IO uint32_t BKP15R;808,46254
  __IO uint32_t BKP16R;809,46366
  __IO uint32_t BKP17R;810,46478
  __IO uint32_t BKP18R;811,46590
  __IO uint32_t BKP19R;812,46702
} RTC_TypeDef;813,46814
  __IO uint32_t POWER;821,46887
  __IO uint32_t CLKCR;822,46980
  __IO uint32_t ARG;823,47073
  __IO uint32_t CMD;824,47166
  __I uint32_t  RESPCMD;825,47259
  __I uint32_t  RESP1;826,47352
  __I uint32_t  RESP2;827,47445
  __I uint32_t  RESP3;828,47538
  __I uint32_t  RESP4;829,47631
  __IO uint32_t DTIMER;830,47724
  __IO uint32_t DLEN;831,47817
  __IO uint32_t DCTRL;832,47910
  __I uint32_t  DCOUNT;833,48003
  __I uint32_t  STA;834,48096
  __IO uint32_t ICR;835,48189
  __IO uint32_t MASK;836,48282
  uint32_t      RESERVED0[RESERVED0837,48375
  __I uint32_t  FIFOCNT;838,48468
  uint32_t      RESERVED1[RESERVED1839,48561
  __IO uint32_t FIFO;840,48654
} SDIO_TypeDef;841,48747
  __IO uint16_t CR1;849,48831
  uint16_t      RESERVED0;850,48940
  __IO uint16_t CR2;851,49049
  uint16_t      RESERVED1;852,49158
  __IO uint16_t SR;853,49267
  uint16_t      RESERVED2;854,49376
  __IO uint16_t DR;855,49485
  uint16_t      RESERVED3;856,49594
  __IO uint16_t CRCPR;857,49703
  uint16_t      RESERVED4;858,49812
  __IO uint16_t RXCRCR;859,49921
  uint16_t      RESERVED5;860,50030
  __IO uint16_t TXCRCR;861,50139
  uint16_t      RESERVED6;862,50248
  __IO uint16_t I2SCFGR;863,50357
  uint16_t      RESERVED7;864,50466
  __IO uint16_t I2SPR;865,50575
  uint16_t      RESERVED8;866,50684
} SPI_TypeDef;867,50793
  __IO uint16_t CR1;875,50852
  uint16_t      RESERVED0;876,50947
  __IO uint16_t CR2;877,51042
  uint16_t      RESERVED1;878,51137
  __IO uint16_t SMCR;879,51232
  uint16_t      RESERVED2;880,51327
  __IO uint16_t DIER;881,51422
  uint16_t      RESERVED3;882,51517
  __IO uint16_t SR;883,51612
  uint16_t      RESERVED4;884,51707
  __IO uint16_t EGR;885,51802
  uint16_t      RESERVED5;886,51897
  __IO uint16_t CCMR1;887,51992
  uint16_t      RESERVED6;888,52087
  __IO uint16_t CCMR2;889,52182
  uint16_t      RESERVED7;890,52277
  __IO uint16_t CCER;891,52372
  uint16_t      RESERVED8;892,52467
  __IO uint32_t CNT;893,52562
  __IO uint16_t PSC;894,52657
  uint16_t      RESERVED9;895,52752
  __IO uint32_t ARR;896,52847
  __IO uint16_t RCR;897,52942
  uint16_t      RESERVED10;898,53037
  __IO uint32_t CCR1;899,53132
  __IO uint32_t CCR2;900,53227
  __IO uint32_t CCR3;901,53322
  __IO uint32_t CCR4;902,53417
  __IO uint16_t BDTR;903,53512
  uint16_t      RESERVED11;904,53607
  __IO uint16_t DCR;905,53702
  uint16_t      RESERVED12;906,53797
  __IO uint16_t DMAR;907,53892
  uint16_t      RESERVED13;908,53987
  __IO uint16_t OR;909,54082
  uint16_t      RESERVED14;910,54177
} TIM_TypeDef;911,54272
  __IO uint16_t SR;919,54384
  uint16_t      RESERVED0;920,54482
  __IO uint16_t DR;921,54580
  uint16_t      RESERVED1;922,54678
  __IO uint16_t BRR;923,54776
  uint16_t      RESERVED2;924,54874
  __IO uint16_t CR1;925,54972
  uint16_t      RESERVED3;926,55070
  __IO uint16_t CR2;927,55168
  uint16_t      RESERVED4;928,55266
  __IO uint16_t CR3;929,55364
  uint16_t      RESERVED5;930,55462
  __IO uint16_t GTPR;931,55560
  uint16_t      RESERVED6;932,55658
} USART_TypeDef;933,55756
  __IO uint32_t CR;941,55829
  __IO uint32_t CFR;942,55909
  __IO uint32_t SR;943,55989
} WWDG_TypeDef;944,56069
  __IO uint32_t CR;952,56142
  __IO uint32_t SR;953,56245
  __IO uint32_t DR;954,56348
  __IO uint32_t DOUT;955,56451
  __IO uint32_t DMACR;956,56554
  __IO uint32_t IMSCR;957,56657
  __IO uint32_t RISR;958,56760
  __IO uint32_t MISR;959,56863
  __IO uint32_t K0LR;960,56966
  __IO uint32_t K0RR;961,57069
  __IO uint32_t K1LR;962,57172
  __IO uint32_t K1RR;963,57275
  __IO uint32_t K2LR;964,57378
  __IO uint32_t K2RR;965,57481
  __IO uint32_t K3LR;966,57584
  __IO uint32_t K3RR;967,57687
  __IO uint32_t IV0LR;968,57790
  __IO uint32_t IV0RR;969,57893
  __IO uint32_t IV1LR;970,57996
  __IO uint32_t IV1RR;971,58099
} CRYP_TypeDef;972,58202
  __IO uint32_t CR;980,58266
  __IO uint32_t DIN;981,58361
  __IO uint32_t STR;982,58456
  __IO uint32_t HR[HR983,58551
  __IO uint32_t IMR;984,58646
  __IO uint32_t SR;985,58741
  uint32_t  RESERVED[RESERVED986,58836
  __IO uint32_t CSR[CSR987,58931
} HASH_TypeDef;988,59028
  __IO uint32_t CR;996,59092
  __IO uint32_t SR;997,59164
  __IO uint32_t DR;998,59236
} RNG_TypeDef;999,59308
#define FLASH_BASE 1008,59393
#define CCMDATARAM_BASE 1009,59529
#define SRAM1_BASE 1010,59665
#define SRAM2_BASE 1011,59801
#define PERIPH_BASE 1012,59937
#define BKPSRAM_BASE 1013,60073
#define FSMC_R_BASE 1014,60209
#define CCMDATARAM_BB_BASE 1016,60346
#define SRAM1_BB_BASE 1017,60485
#define SRAM2_BB_BASE 1018,60624
#define PERIPH_BB_BASE 1019,60763
#define BKPSRAM_BB_BASE 1020,60902
#define SRAM_BASE 1023,61063
#define SRAM_BB_BASE 1024,61104
#define APB1PERIPH_BASE 1028,61180
#define APB2PERIPH_BASE 1029,61222
#define AHB1PERIPH_BASE 1030,61279
#define AHB2PERIPH_BASE 1031,61336
#define TIM2_BASE 1034,61419
#define TIM3_BASE 1035,61476
#define TIM4_BASE 1036,61533
#define TIM5_BASE 1037,61590
#define TIM6_BASE 1038,61647
#define TIM7_BASE 1039,61704
#define TIM12_BASE 1040,61761
#define TIM13_BASE 1041,61818
#define TIM14_BASE 1042,61875
#define RTC_BASE 1043,61932
#define WWDG_BASE 1044,61989
#define IWDG_BASE 1045,62046
#define I2S2ext_BASE 1046,62103
#define SPI2_BASE 1047,62160
#define SPI3_BASE 1048,62217
#define I2S3ext_BASE 1049,62274
#define USART2_BASE 1050,62331
#define USART3_BASE 1051,62388
#define UART4_BASE 1052,62445
#define UART5_BASE 1053,62502
#define I2C1_BASE 1054,62559
#define I2C2_BASE 1055,62616
#define I2C3_BASE 1056,62673
#define CAN1_BASE 1057,62730
#define CAN2_BASE 1058,62787
#define PWR_BASE 1059,62844
#define DAC_BASE 1060,62901
#define TIM1_BASE 1063,62984
#define TIM8_BASE 1064,63041
#define USART1_BASE 1065,63098
#define USART6_BASE 1066,63155
#define ADC1_BASE 1067,63212
#define ADC2_BASE 1068,63269
#define ADC3_BASE 1069,63326
#define ADC_BASE 1070,63383
#define SDIO_BASE 1071,63440
#define SPI1_BASE 1072,63497
#define SYSCFG_BASE 1073,63554
#define EXTI_BASE 1074,63611
#define TIM9_BASE 1075,63668
#define TIM10_BASE 1076,63725
#define TIM11_BASE 1077,63782
#define GPIOA_BASE 1080,63865
#define GPIOB_BASE 1081,63922
#define GPIOC_BASE 1082,63979
#define GPIOD_BASE 1083,64036
#define GPIOE_BASE 1084,64093
#define GPIOF_BASE 1085,64150
#define GPIOG_BASE 1086,64207
#define GPIOH_BASE 1087,64264
#define GPIOI_BASE 1088,64321
#define CRC_BASE 1089,64378
#define RCC_BASE 1090,64435
#define FLASH_R_BASE 1091,64492
#define DMA1_BASE 1092,64549
#define DMA1_Stream0_BASE 1093,64606
#define DMA1_Stream1_BASE 1094,64656
#define DMA1_Stream2_BASE 1095,64706
#define DMA1_Stream3_BASE 1096,64756
#define DMA1_Stream4_BASE 1097,64806
#define DMA1_Stream5_BASE 1098,64856
#define DMA1_Stream6_BASE 1099,64906
#define DMA1_Stream7_BASE 1100,64956
#define DMA2_BASE 1101,65006
#define DMA2_Stream0_BASE 1102,65063
#define DMA2_Stream1_BASE 1103,65113
#define DMA2_Stream2_BASE 1104,65163
#define DMA2_Stream3_BASE 1105,65213
#define DMA2_Stream4_BASE 1106,65263
#define DMA2_Stream5_BASE 1107,65313
#define DMA2_Stream6_BASE 1108,65363
#define DMA2_Stream7_BASE 1109,65413
#define ETH_BASE 1110,65463
#define ETH_MAC_BASE 1111,65520
#define ETH_MMC_BASE 1112,65561
#define ETH_PTP_BASE 1113,65611
#define ETH_DMA_BASE 1114,65661
#define DCMI_BASE 1117,65737
#define CRYP_BASE 1118,65795
#define HASH_BASE 1119,65853
#define RNG_BASE 1120,65911
#define FSMC_Bank1_R_BASE 1123,66012
#define FSMC_Bank1E_R_BASE 1124,66065
#define FSMC_Bank2_R_BASE 1125,66118
#define FSMC_Bank3_R_BASE 1126,66171
#define FSMC_Bank4_R_BASE 1127,66224
#define DBGMCU_BASE 1130,66317
#define TIM2 1139,66444
#define TIM3 1140,66500
#define TIM4 1141,66556
#define TIM5 1142,66612
#define TIM6 1143,66668
#define TIM7 1144,66724
#define TIM12 1145,66780
#define TIM13 1146,66837
#define TIM14 1147,66894
#define RTC 1148,66951
#define WWDG 1149,67006
#define IWDG 1150,67063
#define I2S2ext 1151,67120
#define SPI2 1152,67179
#define SPI3 1153,67235
#define I2S3ext 1154,67291
#define USART2 1155,67350
#define USART3 1156,67410
#define UART4 1157,67470
#define UART5 1158,67529
#define I2C1 1159,67588
#define I2C2 1160,67644
#define I2C3 1161,67700
#define CAN1 1162,67756
#define CAN2 1163,67812
#define PWR 1164,67868
#define DAC 1165,67923
#define TIM1 1166,67978
#define TIM8 1167,68034
#define USART1 1168,68090
#define USART6 1169,68150
#define ADC 1170,68210
#define ADC1 1171,68272
#define ADC2 1172,68328
#define ADC3 1173,68384
#define SDIO 1174,68440
#define SPI1 1175,68497
#define SYSCFG 1176,68553
#define EXTI 1177,68614
#define TIM9 1178,68671
#define TIM10 1179,68727
#define TIM11 1180,68784
#define GPIOA 1181,68841
#define GPIOB 1182,68899
#define GPIOC 1183,68957
#define GPIOD 1184,69015
#define GPIOE 1185,69073
#define GPIOF 1186,69131
#define GPIOG 1187,69189
#define GPIOH 1188,69247
#define GPIOI 1189,69305
#define CRC 1190,69363
#define RCC 1191,69418
#define FLASH 1192,69473
#define DMA1 1193,69534
#define DMA1_Stream0 1194,69590
#define DMA1_Stream1 1195,69661
#define DMA1_Stream2 1196,69732
#define DMA1_Stream3 1197,69803
#define DMA1_Stream4 1198,69874
#define DMA1_Stream5 1199,69945
#define DMA1_Stream6 1200,70016
#define DMA1_Stream7 1201,70087
#define DMA2 1202,70158
#define DMA2_Stream0 1203,70214
#define DMA2_Stream1 1204,70285
#define DMA2_Stream2 1205,70356
#define DMA2_Stream3 1206,70427
#define DMA2_Stream4 1207,70498
#define DMA2_Stream5 1208,70569
#define DMA2_Stream6 1209,70640
#define DMA2_Stream7 1210,70711
#define ETH 1211,70782
#define DCMI 1212,70839
#define CRYP 1213,70896
#define HASH 1214,70953
#define RNG 1215,71010
#define FSMC_Bank1 1216,71065
#define FSMC_Bank1E 1217,71136
#define FSMC_Bank2 1218,71209
#define FSMC_Bank3 1219,71280
#define FSMC_Bank4 1220,71351
#define DBGMCU 1221,71422
#define  ADC_SR_AWD 1245,72353
#define  ADC_SR_EOC 1246,72456
#define  ADC_SR_JEOC 1247,72556
#define  ADC_SR_JSTRT 1248,72673
#define  ADC_SR_STRT 1249,72783
#define  ADC_SR_OVR 1250,72892
#define  ADC_CR1_AWDCH 1253,73069
#define  ADC_CR1_AWDCH_0 1254,73205
#define  ADC_CR1_AWDCH_1 1255,73293
#define  ADC_CR1_AWDCH_2 1256,73381
#define  ADC_CR1_AWDCH_3 1257,73469
#define  ADC_CR1_AWDCH_4 1258,73557
#define  ADC_CR1_EOCIE 1259,73645
#define  ADC_CR1_AWDIE 1260,73752
#define  ADC_CR1_JEOCIE 1261,73868
#define  ADC_CR1_SCAN 1262,73989
#define  ADC_CR1_AWDSGL 1263,74081
#define  ADC_CR1_JAUTO 1264,74216
#define  ADC_CR1_DISCEN 1265,74334
#define  ADC_CR1_JDISCEN 1266,74455
#define  ADC_CR1_DISCNUM 1267,74577
#define  ADC_CR1_DISCNUM_0 1268,74712
#define  ADC_CR1_DISCNUM_1 1269,74800
#define  ADC_CR1_DISCNUM_2 1270,74888
#define  ADC_CR1_JAWDEN 1271,74976
#define  ADC_CR1_AWDEN 1272,75102
#define  ADC_CR1_RES 1273,75227
#define  ADC_CR1_RES_0 1274,75336
#define  ADC_CR1_RES_1 1275,75424
#define  ADC_CR1_OVRIE 1276,75512
#define  ADC_CR2_ADON 1279,75704
#define  ADC_CR2_CONT 1280,75809
#define  ADC_CR2_DMA 1281,75913
#define  ADC_CR2_DDS 1282,76021
#define  ADC_CR2_EOCS 1283,76138
#define  ADC_CR2_ALIGN 1284,76248
#define  ADC_CR2_JEXTSEL 1285,76345
#define  ADC_CR2_JEXTSEL_0 1286,76488
#define  ADC_CR2_JEXTSEL_1 1287,76576
#define  ADC_CR2_JEXTSEL_2 1288,76664
#define  ADC_CR2_JEXTSEL_3 1289,76752
#define  ADC_CR2_JEXTEN 1290,76840
#define  ADC_CR2_JEXTEN_0 1291,76997
#define  ADC_CR2_JEXTEN_1 1292,77085
#define  ADC_CR2_JSWSTART 1293,77173
#define  ADC_CR2_EXTSEL 1294,77293
#define  ADC_CR2_EXTSEL_0 1295,77434
#define  ADC_CR2_EXTSEL_1 1296,77522
#define  ADC_CR2_EXTSEL_2 1297,77610
#define  ADC_CR2_EXTSEL_3 1298,77698
#define  ADC_CR2_EXTEN 1299,77786
#define  ADC_CR2_EXTEN_0 1300,77941
#define  ADC_CR2_EXTEN_1 1301,78029
#define  ADC_CR2_SWSTART 1302,78117
#define  ADC_SMPR1_SMP10 1305,78318
#define  ADC_SMPR1_SMP10_0 1306,78451
#define  ADC_SMPR1_SMP10_1 1307,78539
#define  ADC_SMPR1_SMP10_2 1308,78627
#define  ADC_SMPR1_SMP11 1309,78715
#define  ADC_SMPR1_SMP11_0 1310,78848
#define  ADC_SMPR1_SMP11_1 1311,78936
#define  ADC_SMPR1_SMP11_2 1312,79024
#define  ADC_SMPR1_SMP12 1313,79112
#define  ADC_SMPR1_SMP12_0 1314,79245
#define  ADC_SMPR1_SMP12_1 1315,79333
#define  ADC_SMPR1_SMP12_2 1316,79421
#define  ADC_SMPR1_SMP13 1317,79509
#define  ADC_SMPR1_SMP13_0 1318,79642
#define  ADC_SMPR1_SMP13_1 1319,79730
#define  ADC_SMPR1_SMP13_2 1320,79818
#define  ADC_SMPR1_SMP14 1321,79906
#define  ADC_SMPR1_SMP14_0 1322,80039
#define  ADC_SMPR1_SMP14_1 1323,80127
#define  ADC_SMPR1_SMP14_2 1324,80215
#define  ADC_SMPR1_SMP15 1325,80303
#define  ADC_SMPR1_SMP15_0 1326,80436
#define  ADC_SMPR1_SMP15_1 1327,80524
#define  ADC_SMPR1_SMP15_2 1328,80612
#define  ADC_SMPR1_SMP16 1329,80700
#define  ADC_SMPR1_SMP16_0 1330,80833
#define  ADC_SMPR1_SMP16_1 1331,80921
#define  ADC_SMPR1_SMP16_2 1332,81009
#define  ADC_SMPR1_SMP17 1333,81097
#define  ADC_SMPR1_SMP17_0 1334,81230
#define  ADC_SMPR1_SMP17_1 1335,81318
#define  ADC_SMPR1_SMP17_2 1336,81406
#define  ADC_SMPR1_SMP18 1337,81494
#define  ADC_SMPR1_SMP18_0 1338,81627
#define  ADC_SMPR1_SMP18_1 1339,81715
#define  ADC_SMPR1_SMP18_2 1340,81803
#define  ADC_SMPR2_SMP0 1343,81973
#define  ADC_SMPR2_SMP0_0 1344,82104
#define  ADC_SMPR2_SMP0_1 1345,82192
#define  ADC_SMPR2_SMP0_2 1346,82280
#define  ADC_SMPR2_SMP1 1347,82368
#define  ADC_SMPR2_SMP1_0 1348,82499
#define  ADC_SMPR2_SMP1_1 1349,82587
#define  ADC_SMPR2_SMP1_2 1350,82675
#define  ADC_SMPR2_SMP2 1351,82763
#define  ADC_SMPR2_SMP2_0 1352,82894
#define  ADC_SMPR2_SMP2_1 1353,82982
#define  ADC_SMPR2_SMP2_2 1354,83070
#define  ADC_SMPR2_SMP3 1355,83158
#define  ADC_SMPR2_SMP3_0 1356,83289
#define  ADC_SMPR2_SMP3_1 1357,83377
#define  ADC_SMPR2_SMP3_2 1358,83465
#define  ADC_SMPR2_SMP4 1359,83553
#define  ADC_SMPR2_SMP4_0 1360,83684
#define  ADC_SMPR2_SMP4_1 1361,83772
#define  ADC_SMPR2_SMP4_2 1362,83860
#define  ADC_SMPR2_SMP5 1363,83948
#define  ADC_SMPR2_SMP5_0 1364,84079
#define  ADC_SMPR2_SMP5_1 1365,84167
#define  ADC_SMPR2_SMP5_2 1366,84255
#define  ADC_SMPR2_SMP6 1367,84343
#define  ADC_SMPR2_SMP6_0 1368,84474
#define  ADC_SMPR2_SMP6_1 1369,84562
#define  ADC_SMPR2_SMP6_2 1370,84650
#define  ADC_SMPR2_SMP7 1371,84738
#define  ADC_SMPR2_SMP7_0 1372,84869
#define  ADC_SMPR2_SMP7_1 1373,84957
#define  ADC_SMPR2_SMP7_2 1374,85045
#define  ADC_SMPR2_SMP8 1375,85133
#define  ADC_SMPR2_SMP8_0 1376,85264
#define  ADC_SMPR2_SMP8_1 1377,85352
#define  ADC_SMPR2_SMP8_2 1378,85440
#define  ADC_SMPR2_SMP9 1379,85528
#define  ADC_SMPR2_SMP9_0 1380,85659
#define  ADC_SMPR2_SMP9_1 1381,85747
#define  ADC_SMPR2_SMP9_2 1382,85835
#define  ADC_JOFR1_JOFFSET1 1385,86005
#define  ADC_JOFR2_JOFFSET2 1388,86204
#define  ADC_JOFR3_JOFFSET3 1391,86403
#define  ADC_JOFR4_JOFFSET4 1394,86602
#define  ADC_HTR_HT 1397,86801
#define  ADC_LTR_LT 1400,86996
#define  ADC_SQR1_SQ13 1403,87190
#define  ADC_SQR1_SQ13_0 1404,87325
#define  ADC_SQR1_SQ13_1 1405,87413
#define  ADC_SQR1_SQ13_2 1406,87501
#define  ADC_SQR1_SQ13_3 1407,87589
#define  ADC_SQR1_SQ13_4 1408,87677
#define  ADC_SQR1_SQ14 1409,87765
#define  ADC_SQR1_SQ14_0 1410,87900
#define  ADC_SQR1_SQ14_1 1411,87988
#define  ADC_SQR1_SQ14_2 1412,88076
#define  ADC_SQR1_SQ14_3 1413,88164
#define  ADC_SQR1_SQ14_4 1414,88252
#define  ADC_SQR1_SQ15 1415,88340
#define  ADC_SQR1_SQ15_0 1416,88475
#define  ADC_SQR1_SQ15_1 1417,88563
#define  ADC_SQR1_SQ15_2 1418,88651
#define  ADC_SQR1_SQ15_3 1419,88739
#define  ADC_SQR1_SQ15_4 1420,88827
#define  ADC_SQR1_SQ16 1421,88915
#define  ADC_SQR1_SQ16_0 1422,89050
#define  ADC_SQR1_SQ16_1 1423,89138
#define  ADC_SQR1_SQ16_2 1424,89226
#define  ADC_SQR1_SQ16_3 1425,89314
#define  ADC_SQR1_SQ16_4 1426,89402
#define  ADC_SQR1_L 1427,89490
#define  ADC_SQR1_L_0 1428,89618
#define  ADC_SQR1_L_1 1429,89706
#define  ADC_SQR1_L_2 1430,89794
#define  ADC_SQR1_L_3 1431,89882
#define  ADC_SQR2_SQ7 1434,90052
#define  ADC_SQR2_SQ7_0 1435,90185
#define  ADC_SQR2_SQ7_1 1436,90273
#define  ADC_SQR2_SQ7_2 1437,90361
#define  ADC_SQR2_SQ7_3 1438,90449
#define  ADC_SQR2_SQ7_4 1439,90537
#define  ADC_SQR2_SQ8 1440,90625
#define  ADC_SQR2_SQ8_0 1441,90758
#define  ADC_SQR2_SQ8_1 1442,90846
#define  ADC_SQR2_SQ8_2 1443,90934
#define  ADC_SQR2_SQ8_3 1444,91022
#define  ADC_SQR2_SQ8_4 1445,91110
#define  ADC_SQR2_SQ9 1446,91198
#define  ADC_SQR2_SQ9_0 1447,91331
#define  ADC_SQR2_SQ9_1 1448,91419
#define  ADC_SQR2_SQ9_2 1449,91507
#define  ADC_SQR2_SQ9_3 1450,91595
#define  ADC_SQR2_SQ9_4 1451,91683
#define  ADC_SQR2_SQ10 1452,91771
#define  ADC_SQR2_SQ10_0 1453,91906
#define  ADC_SQR2_SQ10_1 1454,91994
#define  ADC_SQR2_SQ10_2 1455,92082
#define  ADC_SQR2_SQ10_3 1456,92170
#define  ADC_SQR2_SQ10_4 1457,92258
#define  ADC_SQR2_SQ11 1458,92346
#define  ADC_SQR2_SQ11_0 1459,92481
#define  ADC_SQR2_SQ11_1 1460,92569
#define  ADC_SQR2_SQ11_2 1461,92657
#define  ADC_SQR2_SQ11_3 1462,92745
#define  ADC_SQR2_SQ11_4 1463,92833
#define  ADC_SQR2_SQ12 1464,92921
#define  ADC_SQR2_SQ12_0 1465,93056
#define  ADC_SQR2_SQ12_1 1466,93144
#define  ADC_SQR2_SQ12_2 1467,93232
#define  ADC_SQR2_SQ12_3 1468,93320
#define  ADC_SQR2_SQ12_4 1469,93408
#define  ADC_SQR3_SQ1 1472,93578
#define  ADC_SQR3_SQ1_0 1473,93711
#define  ADC_SQR3_SQ1_1 1474,93799
#define  ADC_SQR3_SQ1_2 1475,93887
#define  ADC_SQR3_SQ1_3 1476,93975
#define  ADC_SQR3_SQ1_4 1477,94063
#define  ADC_SQR3_SQ2 1478,94151
#define  ADC_SQR3_SQ2_0 1479,94284
#define  ADC_SQR3_SQ2_1 1480,94372
#define  ADC_SQR3_SQ2_2 1481,94460
#define  ADC_SQR3_SQ2_3 1482,94548
#define  ADC_SQR3_SQ2_4 1483,94636
#define  ADC_SQR3_SQ3 1484,94724
#define  ADC_SQR3_SQ3_0 1485,94857
#define  ADC_SQR3_SQ3_1 1486,94945
#define  ADC_SQR3_SQ3_2 1487,95033
#define  ADC_SQR3_SQ3_3 1488,95121
#define  ADC_SQR3_SQ3_4 1489,95209
#define  ADC_SQR3_SQ4 1490,95297
#define  ADC_SQR3_SQ4_0 1491,95430
#define  ADC_SQR3_SQ4_1 1492,95518
#define  ADC_SQR3_SQ4_2 1493,95606
#define  ADC_SQR3_SQ4_3 1494,95694
#define  ADC_SQR3_SQ4_4 1495,95782
#define  ADC_SQR3_SQ5 1496,95870
#define  ADC_SQR3_SQ5_0 1497,96003
#define  ADC_SQR3_SQ5_1 1498,96091
#define  ADC_SQR3_SQ5_2 1499,96179
#define  ADC_SQR3_SQ5_3 1500,96267
#define  ADC_SQR3_SQ5_4 1501,96355
#define  ADC_SQR3_SQ6 1502,96443
#define  ADC_SQR3_SQ6_0 1503,96576
#define  ADC_SQR3_SQ6_1 1504,96664
#define  ADC_SQR3_SQ6_2 1505,96752
#define  ADC_SQR3_SQ6_3 1506,96840
#define  ADC_SQR3_SQ6_4 1507,96928
#define  ADC_JSQR_JSQ1 1510,97098
#define  ADC_JSQR_JSQ1_0 1511,97235
#define  ADC_JSQR_JSQ1_1 1512,97323
#define  ADC_JSQR_JSQ1_2 1513,97411
#define  ADC_JSQR_JSQ1_3 1514,97499
#define  ADC_JSQR_JSQ1_4 1515,97587
#define  ADC_JSQR_JSQ2 1516,97675
#define  ADC_JSQR_JSQ2_0 1517,97810
#define  ADC_JSQR_JSQ2_1 1518,97898
#define  ADC_JSQR_JSQ2_2 1519,97986
#define  ADC_JSQR_JSQ2_3 1520,98074
#define  ADC_JSQR_JSQ2_4 1521,98162
#define  ADC_JSQR_JSQ3 1522,98250
#define  ADC_JSQR_JSQ3_0 1523,98385
#define  ADC_JSQR_JSQ3_1 1524,98473
#define  ADC_JSQR_JSQ3_2 1525,98561
#define  ADC_JSQR_JSQ3_3 1526,98649
#define  ADC_JSQR_JSQ3_4 1527,98737
#define  ADC_JSQR_JSQ4 1528,98825
#define  ADC_JSQR_JSQ4_0 1529,98960
#define  ADC_JSQR_JSQ4_1 1530,99048
#define  ADC_JSQR_JSQ4_2 1531,99136
#define  ADC_JSQR_JSQ4_3 1532,99224
#define  ADC_JSQR_JSQ4_4 1533,99312
#define  ADC_JSQR_JL 1534,99400
#define  ADC_JSQR_JL_0 1535,99522
#define  ADC_JSQR_JL_1 1536,99610
#define  ADC_JDR1_JDATA 1539,99780
#define  ADC_JDR2_JDATA 1542,99958
#define  ADC_JDR3_JDATA 1545,100136
#define  ADC_JDR4_JDATA 1548,100314
#define  ADC_DR_DATA 1551,100492
#define  ADC_DR_ADC2DATA 1552,100587
#define  ADC_CSR_AWD1 1555,100761
#define  ADC_CSR_EOC1 1556,100869
#define  ADC_CSR_JEOC1 1557,100974
#define  ADC_CSR_JSTRT1 1558,101096
#define  ADC_CSR_STRT1 1559,101211
#define  ADC_CSR_DOVR1 1560,101325
#define  ADC_CSR_AWD2 1561,101430
#define  ADC_CSR_EOC2 1562,101538
#define  ADC_CSR_JEOC2 1563,101643
#define  ADC_CSR_JSTRT2 1564,101765
#define  ADC_CSR_STRT2 1565,101880
#define  ADC_CSR_DOVR2 1566,101994
#define  ADC_CSR_AWD3 1567,102099
#define  ADC_CSR_EOC3 1568,102207
#define  ADC_CSR_JEOC3 1569,102312
#define  ADC_CSR_JSTRT3 1570,102434
#define  ADC_CSR_STRT3 1571,102549
#define  ADC_CSR_DOVR3 1572,102663
#define  ADC_CCR_MULTI 1575,102850
#define  ADC_CCR_MULTI_0 1576,102977
#define  ADC_CCR_MULTI_1 1577,103065
#define  ADC_CCR_MULTI_2 1578,103153
#define  ADC_CCR_MULTI_3 1579,103241
#define  ADC_CCR_MULTI_4 1580,103329
#define  ADC_CCR_DELAY 1581,103417
#define  ADC_CCR_DELAY_0 1582,103551
#define  ADC_CCR_DELAY_1 1583,103639
#define  ADC_CCR_DELAY_2 1584,103727
#define  ADC_CCR_DELAY_3 1585,103815
#define  ADC_CCR_DDS 1586,103903
#define  ADC_CCR_DMA 1587,104024
#define  ADC_CCR_DMA_0 1588,104164
#define  ADC_CCR_DMA_1 1589,104252
#define  ADC_CCR_ADCPRE 1590,104340
#define  ADC_CCR_ADCPRE_0 1591,104457
#define  ADC_CCR_ADCPRE_1 1592,104545
#define  ADC_CCR_VBATE 1593,104633
#define  ADC_CCR_TSVREFE 1594,104727
#define  ADC_CDR_DATA1 1597,104929
#define  ADC_CDR_DATA2 1598,105053
#define  CAN_MCR_INRQ 1607,105704
#define  CAN_MCR_SLEEP 1608,105809
#define  CAN_MCR_TXFP 1609,105910
#define  CAN_MCR_RFLM 1610,106015
#define  CAN_MCR_NART 1611,106122
#define  CAN_MCR_AWUM 1612,106232
#define  CAN_MCR_ABOM 1613,106336
#define  CAN_MCR_TTCM 1614,106447
#define  CAN_MCR_RESET 1615,106563
#define  CAN_MSR_INAK 1618,106755
#define  CAN_MSR_SLAK 1619,106864
#define  CAN_MSR_ERRI 1620,106964
#define  CAN_MSR_WKUI 1621,107062
#define  CAN_MSR_SLAKI 1622,107161
#define  CAN_MSR_TXM 1623,107271
#define  CAN_MSR_RXM 1624,107367
#define  CAN_MSR_SAMP 1625,107462
#define  CAN_MSR_RX 1626,107562
#define  CAN_TSR_RQCP0 1629,107740
#define  CAN_TSR_TXOK0 1630,107849
#define  CAN_TSR_ALST0 1631,107959
#define  CAN_TSR_TERR0 1632,108071
#define  CAN_TSR_ABRQ0 1633,108184
#define  CAN_TSR_RQCP1 1634,108293
#define  CAN_TSR_TXOK1 1635,108402
#define  CAN_TSR_ALST1 1636,108512
#define  CAN_TSR_TERR1 1637,108624
#define  CAN_TSR_ABRQ1 1638,108737
#define  CAN_TSR_RQCP2 1639,108847
#define  CAN_TSR_TXOK2 1640,108956
#define  CAN_TSR_ALST2 1641,109067
#define  CAN_TSR_TERR2 1642,109180
#define  CAN_TSR_ABRQ2 1643,109294
#define  CAN_TSR_CODE 1644,109404
#define  CAN_TSR_TME 1646,109500
#define  CAN_TSR_TME0 1647,109596
#define  CAN_TSR_TME1 1648,109703
#define  CAN_TSR_TME2 1649,109810
#define  CAN_TSR_LOW 1651,109918
#define  CAN_TSR_LOW0 1652,110014
#define  CAN_TSR_LOW1 1653,110131
#define  CAN_TSR_LOW2 1654,110248
#define  CAN_RF0R_FMP0 1657,110447
#define  CAN_RF0R_FULL0 1658,110552
#define  CAN_RF0R_FOVR0 1659,110646
#define  CAN_RF0R_RFOM0 1660,110743
#define  CAN_RF1R_FMP1 1663,110937
#define  CAN_RF1R_FULL1 1664,111042
#define  CAN_RF1R_FOVR1 1665,111136
#define  CAN_RF1R_RFOM1 1666,111233
#define  CAN_IER_TMEIE 1669,111427
#define  CAN_IER_FMPIE0 1670,111549
#define  CAN_IER_FFIE0 1671,111669
#define  CAN_IER_FOVIE0 1672,111778
#define  CAN_IER_FMPIE1 1673,111890
#define  CAN_IER_FFIE1 1674,112010
#define  CAN_IER_FOVIE1 1675,112119
#define  CAN_IER_EWGIE 1676,112231
#define  CAN_IER_EPVIE 1677,112344
#define  CAN_IER_BOFIE 1678,112457
#define  CAN_IER_LECIE 1679,112564
#define  CAN_IER_ERRIE 1680,112679
#define  CAN_IER_WKUIE 1681,112784
#define  CAN_IER_SLKIE 1682,112890
#define  CAN_ESR_EWGF 1685,113077
#define  CAN_ESR_EPVF 1686,113178
#define  CAN_ESR_BOFF 1687,113279
#define  CAN_ESR_LEC 1689,113375
#define  CAN_ESR_LEC_0 1690,113489
#define  CAN_ESR_LEC_1 1691,113577
#define  CAN_ESR_LEC_2 1692,113665
#define  CAN_ESR_TEC 1694,113754
#define  CAN_ESR_REC 1695,113895
#define  CAN_BTR_BRP 1698,114081
#define  CAN_BTR_TS1 1699,114183
#define  CAN_BTR_TS2 1700,114280
#define  CAN_BTR_SJW 1701,114377
#define  CAN_BTR_LBKM 1702,114488
#define  CAN_BTR_SILM 1703,114593
#define  CAN_TI0R_TXRQ 1707,114794
#define  CAN_TI0R_RTR 1708,114901
#define  CAN_TI0R_IDE 1709,115011
#define  CAN_TI0R_EXID 1710,115114
#define  CAN_TI0R_STID 1711,115216
#define  CAN_TDT0R_DLC 1714,115423
#define  CAN_TDT0R_TGT 1715,115522
#define  CAN_TDT0R_TIME 1716,115625
#define  CAN_TDL0R_DATA0 1719,115808
#define  CAN_TDL0R_DATA1 1720,115902
#define  CAN_TDL0R_DATA2 1721,115996
#define  CAN_TDL0R_DATA3 1722,116090
#define  CAN_TDH0R_DATA4 1725,116266
#define  CAN_TDH0R_DATA5 1726,116360
#define  CAN_TDH0R_DATA6 1727,116454
#define  CAN_TDH0R_DATA7 1728,116548
#define  CAN_TI1R_TXRQ 1731,116724
#define  CAN_TI1R_RTR 1732,116831
#define  CAN_TI1R_IDE 1733,116941
#define  CAN_TI1R_EXID 1734,117044
#define  CAN_TI1R_STID 1735,117146
#define  CAN_TDT1R_DLC 1738,117353
#define  CAN_TDT1R_TGT 1739,117452
#define  CAN_TDT1R_TIME 1740,117555
#define  CAN_TDL1R_DATA0 1743,117738
#define  CAN_TDL1R_DATA1 1744,117832
#define  CAN_TDL1R_DATA2 1745,117926
#define  CAN_TDL1R_DATA3 1746,118020
#define  CAN_TDH1R_DATA4 1749,118196
#define  CAN_TDH1R_DATA5 1750,118290
#define  CAN_TDH1R_DATA6 1751,118384
#define  CAN_TDH1R_DATA7 1752,118478
#define  CAN_TI2R_TXRQ 1755,118654
#define  CAN_TI2R_RTR 1756,118761
#define  CAN_TI2R_IDE 1757,118871
#define  CAN_TI2R_EXID 1758,118974
#define  CAN_TI2R_STID 1759,119076
#define  CAN_TDT2R_DLC 1762,119285
#define  CAN_TDT2R_TGT 1763,119384
#define  CAN_TDT2R_TIME 1764,119487
#define  CAN_TDL2R_DATA0 1767,119670
#define  CAN_TDL2R_DATA1 1768,119764
#define  CAN_TDL2R_DATA2 1769,119858
#define  CAN_TDL2R_DATA3 1770,119952
#define  CAN_TDH2R_DATA4 1773,120128
#define  CAN_TDH2R_DATA5 1774,120222
#define  CAN_TDH2R_DATA6 1775,120316
#define  CAN_TDH2R_DATA7 1776,120410
#define  CAN_RI0R_RTR 1779,120586
#define  CAN_RI0R_IDE 1780,120696
#define  CAN_RI0R_EXID 1781,120799
#define  CAN_RI0R_STID 1782,120901
#define  CAN_RDT0R_DLC 1785,121108
#define  CAN_RDT0R_FMI 1786,121207
#define  CAN_RDT0R_TIME 1787,121308
#define  CAN_RDL0R_DATA0 1790,121491
#define  CAN_RDL0R_DATA1 1791,121585
#define  CAN_RDL0R_DATA2 1792,121679
#define  CAN_RDL0R_DATA3 1793,121773
#define  CAN_RDH0R_DATA4 1796,121949
#define  CAN_RDH0R_DATA5 1797,122043
#define  CAN_RDH0R_DATA6 1798,122137
#define  CAN_RDH0R_DATA7 1799,122231
#define  CAN_RI1R_RTR 1802,122407
#define  CAN_RI1R_IDE 1803,122517
#define  CAN_RI1R_EXID 1804,122620
#define  CAN_RI1R_STID 1805,122722
#define  CAN_RDT1R_DLC 1808,122929
#define  CAN_RDT1R_FMI 1809,123028
#define  CAN_RDT1R_TIME 1810,123129
#define  CAN_RDL1R_DATA0 1813,123312
#define  CAN_RDL1R_DATA1 1814,123406
#define  CAN_RDL1R_DATA2 1815,123500
#define  CAN_RDL1R_DATA3 1816,123594
#define  CAN_RDH1R_DATA4 1819,123770
#define  CAN_RDH1R_DATA5 1820,123864
#define  CAN_RDH1R_DATA6 1821,123958
#define  CAN_RDH1R_DATA7 1822,124052
#define  CAN_FMR_FINIT 1826,124256
#define  CAN_FM1R_FBM 1829,124437
#define  CAN_FM1R_FBM0 1830,124531
#define  CAN_FM1R_FBM1 1831,124636
#define  CAN_FM1R_FBM2 1832,124741
#define  CAN_FM1R_FBM3 1833,124846
#define  CAN_FM1R_FBM4 1834,124951
#define  CAN_FM1R_FBM5 1835,125056
#define  CAN_FM1R_FBM6 1836,125161
#define  CAN_FM1R_FBM7 1837,125266
#define  CAN_FM1R_FBM8 1838,125371
#define  CAN_FM1R_FBM9 1839,125476
#define  CAN_FM1R_FBM10 1840,125581
#define  CAN_FM1R_FBM11 1841,125687
#define  CAN_FM1R_FBM12 1842,125793
#define  CAN_FM1R_FBM13 1843,125899
#define  CAN_FS1R_FSC 1846,126087
#define  CAN_FS1R_FSC0 1847,126196
#define  CAN_FS1R_FSC1 1848,126311
#define  CAN_FS1R_FSC2 1849,126426
#define  CAN_FS1R_FSC3 1850,126541
#define  CAN_FS1R_FSC4 1851,126656
#define  CAN_FS1R_FSC5 1852,126771
#define  CAN_FS1R_FSC6 1853,126886
#define  CAN_FS1R_FSC7 1854,127001
#define  CAN_FS1R_FSC8 1855,127116
#define  CAN_FS1R_FSC9 1856,127231
#define  CAN_FS1R_FSC10 1857,127346
#define  CAN_FS1R_FSC11 1858,127462
#define  CAN_FS1R_FSC12 1859,127578
#define  CAN_FS1R_FSC13 1860,127694
#define  CAN_FFA1R_FFA 1863,127892
#define  CAN_FFA1R_FFA0 1864,127997
#define  CAN_FFA1R_FFA1 1865,128115
#define  CAN_FFA1R_FFA2 1866,128233
#define  CAN_FFA1R_FFA3 1867,128351
#define  CAN_FFA1R_FFA4 1868,128469
#define  CAN_FFA1R_FFA5 1869,128587
#define  CAN_FFA1R_FFA6 1870,128705
#define  CAN_FFA1R_FFA7 1871,128823
#define  CAN_FFA1R_FFA8 1872,128941
#define  CAN_FFA1R_FFA9 1873,129059
#define  CAN_FFA1R_FFA10 1874,129177
#define  CAN_FFA1R_FFA11 1875,129296
#define  CAN_FFA1R_FFA12 1876,129415
#define  CAN_FFA1R_FFA13 1877,129534
#define  CAN_FA1R_FACT 1880,129735
#define  CAN_FA1R_FACT0 1881,129831
#define  CAN_FA1R_FACT1 1882,129929
#define  CAN_FA1R_FACT2 1883,130027
#define  CAN_FA1R_FACT3 1884,130125
#define  CAN_FA1R_FACT4 1885,130223
#define  CAN_FA1R_FACT5 1886,130321
#define  CAN_FA1R_FACT6 1887,130419
#define  CAN_FA1R_FACT7 1888,130517
#define  CAN_FA1R_FACT8 1889,130615
#define  CAN_FA1R_FACT9 1890,130713
#define  CAN_FA1R_FACT10 1891,130811
#define  CAN_FA1R_FACT11 1892,130910
#define  CAN_FA1R_FACT12 1893,131009
#define  CAN_FA1R_FACT13 1894,131108
#define  CAN_F0R1_FB0 1897,131289
#define  CAN_F0R1_FB1 1898,131384
#define  CAN_F0R1_FB2 1899,131479
#define  CAN_F0R1_FB3 1900,131574
#define  CAN_F0R1_FB4 1901,131669
#define  CAN_F0R1_FB5 1902,131764
#define  CAN_F0R1_FB6 1903,131859
#define  CAN_F0R1_FB7 1904,131954
#define  CAN_F0R1_FB8 1905,132049
#define  CAN_F0R1_FB9 1906,132144
#define  CAN_F0R1_FB10 1907,132239
#define  CAN_F0R1_FB11 1908,132335
#define  CAN_F0R1_FB12 1909,132431
#define  CAN_F0R1_FB13 1910,132527
#define  CAN_F0R1_FB14 1911,132623
#define  CAN_F0R1_FB15 1912,132719
#define  CAN_F0R1_FB16 1913,132815
#define  CAN_F0R1_FB17 1914,132911
#define  CAN_F0R1_FB18 1915,133007
#define  CAN_F0R1_FB19 1916,133103
#define  CAN_F0R1_FB20 1917,133199
#define  CAN_F0R1_FB21 1918,133295
#define  CAN_F0R1_FB22 1919,133391
#define  CAN_F0R1_FB23 1920,133487
#define  CAN_F0R1_FB24 1921,133583
#define  CAN_F0R1_FB25 1922,133679
#define  CAN_F0R1_FB26 1923,133775
#define  CAN_F0R1_FB27 1924,133871
#define  CAN_F0R1_FB28 1925,133967
#define  CAN_F0R1_FB29 1926,134063
#define  CAN_F0R1_FB30 1927,134159
#define  CAN_F0R1_FB31 1928,134255
#define  CAN_F1R1_FB0 1931,134433
#define  CAN_F1R1_FB1 1932,134528
#define  CAN_F1R1_FB2 1933,134623
#define  CAN_F1R1_FB3 1934,134718
#define  CAN_F1R1_FB4 1935,134813
#define  CAN_F1R1_FB5 1936,134908
#define  CAN_F1R1_FB6 1937,135003
#define  CAN_F1R1_FB7 1938,135098
#define  CAN_F1R1_FB8 1939,135193
#define  CAN_F1R1_FB9 1940,135288
#define  CAN_F1R1_FB10 1941,135383
#define  CAN_F1R1_FB11 1942,135479
#define  CAN_F1R1_FB12 1943,135575
#define  CAN_F1R1_FB13 1944,135671
#define  CAN_F1R1_FB14 1945,135767
#define  CAN_F1R1_FB15 1946,135863
#define  CAN_F1R1_FB16 1947,135959
#define  CAN_F1R1_FB17 1948,136055
#define  CAN_F1R1_FB18 1949,136151
#define  CAN_F1R1_FB19 1950,136247
#define  CAN_F1R1_FB20 1951,136343
#define  CAN_F1R1_FB21 1952,136439
#define  CAN_F1R1_FB22 1953,136535
#define  CAN_F1R1_FB23 1954,136631
#define  CAN_F1R1_FB24 1955,136727
#define  CAN_F1R1_FB25 1956,136823
#define  CAN_F1R1_FB26 1957,136919
#define  CAN_F1R1_FB27 1958,137015
#define  CAN_F1R1_FB28 1959,137111
#define  CAN_F1R1_FB29 1960,137207
#define  CAN_F1R1_FB30 1961,137303
#define  CAN_F1R1_FB31 1962,137399
#define  CAN_F2R1_FB0 1965,137577
#define  CAN_F2R1_FB1 1966,137672
#define  CAN_F2R1_FB2 1967,137767
#define  CAN_F2R1_FB3 1968,137862
#define  CAN_F2R1_FB4 1969,137957
#define  CAN_F2R1_FB5 1970,138052
#define  CAN_F2R1_FB6 1971,138147
#define  CAN_F2R1_FB7 1972,138242
#define  CAN_F2R1_FB8 1973,138337
#define  CAN_F2R1_FB9 1974,138432
#define  CAN_F2R1_FB10 1975,138527
#define  CAN_F2R1_FB11 1976,138623
#define  CAN_F2R1_FB12 1977,138719
#define  CAN_F2R1_FB13 1978,138815
#define  CAN_F2R1_FB14 1979,138911
#define  CAN_F2R1_FB15 1980,139007
#define  CAN_F2R1_FB16 1981,139103
#define  CAN_F2R1_FB17 1982,139199
#define  CAN_F2R1_FB18 1983,139295
#define  CAN_F2R1_FB19 1984,139391
#define  CAN_F2R1_FB20 1985,139487
#define  CAN_F2R1_FB21 1986,139583
#define  CAN_F2R1_FB22 1987,139679
#define  CAN_F2R1_FB23 1988,139775
#define  CAN_F2R1_FB24 1989,139871
#define  CAN_F2R1_FB25 1990,139967
#define  CAN_F2R1_FB26 1991,140063
#define  CAN_F2R1_FB27 1992,140159
#define  CAN_F2R1_FB28 1993,140255
#define  CAN_F2R1_FB29 1994,140351
#define  CAN_F2R1_FB30 1995,140447
#define  CAN_F2R1_FB31 1996,140543
#define  CAN_F3R1_FB0 1999,140721
#define  CAN_F3R1_FB1 2000,140816
#define  CAN_F3R1_FB2 2001,140911
#define  CAN_F3R1_FB3 2002,141006
#define  CAN_F3R1_FB4 2003,141101
#define  CAN_F3R1_FB5 2004,141196
#define  CAN_F3R1_FB6 2005,141291
#define  CAN_F3R1_FB7 2006,141386
#define  CAN_F3R1_FB8 2007,141481
#define  CAN_F3R1_FB9 2008,141576
#define  CAN_F3R1_FB10 2009,141671
#define  CAN_F3R1_FB11 2010,141767
#define  CAN_F3R1_FB12 2011,141863
#define  CAN_F3R1_FB13 2012,141959
#define  CAN_F3R1_FB14 2013,142055
#define  CAN_F3R1_FB15 2014,142151
#define  CAN_F3R1_FB16 2015,142247
#define  CAN_F3R1_FB17 2016,142343
#define  CAN_F3R1_FB18 2017,142439
#define  CAN_F3R1_FB19 2018,142535
#define  CAN_F3R1_FB20 2019,142631
#define  CAN_F3R1_FB21 2020,142727
#define  CAN_F3R1_FB22 2021,142823
#define  CAN_F3R1_FB23 2022,142919
#define  CAN_F3R1_FB24 2023,143015
#define  CAN_F3R1_FB25 2024,143111
#define  CAN_F3R1_FB26 2025,143207
#define  CAN_F3R1_FB27 2026,143303
#define  CAN_F3R1_FB28 2027,143399
#define  CAN_F3R1_FB29 2028,143495
#define  CAN_F3R1_FB30 2029,143591
#define  CAN_F3R1_FB31 2030,143687
#define  CAN_F4R1_FB0 2033,143865
#define  CAN_F4R1_FB1 2034,143960
#define  CAN_F4R1_FB2 2035,144055
#define  CAN_F4R1_FB3 2036,144150
#define  CAN_F4R1_FB4 2037,144245
#define  CAN_F4R1_FB5 2038,144340
#define  CAN_F4R1_FB6 2039,144435
#define  CAN_F4R1_FB7 2040,144530
#define  CAN_F4R1_FB8 2041,144625
#define  CAN_F4R1_FB9 2042,144720
#define  CAN_F4R1_FB10 2043,144815
#define  CAN_F4R1_FB11 2044,144911
#define  CAN_F4R1_FB12 2045,145007
#define  CAN_F4R1_FB13 2046,145103
#define  CAN_F4R1_FB14 2047,145199
#define  CAN_F4R1_FB15 2048,145295
#define  CAN_F4R1_FB16 2049,145391
#define  CAN_F4R1_FB17 2050,145487
#define  CAN_F4R1_FB18 2051,145583
#define  CAN_F4R1_FB19 2052,145679
#define  CAN_F4R1_FB20 2053,145775
#define  CAN_F4R1_FB21 2054,145871
#define  CAN_F4R1_FB22 2055,145967
#define  CAN_F4R1_FB23 2056,146063
#define  CAN_F4R1_FB24 2057,146159
#define  CAN_F4R1_FB25 2058,146255
#define  CAN_F4R1_FB26 2059,146351
#define  CAN_F4R1_FB27 2060,146447
#define  CAN_F4R1_FB28 2061,146543
#define  CAN_F4R1_FB29 2062,146639
#define  CAN_F4R1_FB30 2063,146735
#define  CAN_F4R1_FB31 2064,146831
#define  CAN_F5R1_FB0 2067,147009
#define  CAN_F5R1_FB1 2068,147104
#define  CAN_F5R1_FB2 2069,147199
#define  CAN_F5R1_FB3 2070,147294
#define  CAN_F5R1_FB4 2071,147389
#define  CAN_F5R1_FB5 2072,147484
#define  CAN_F5R1_FB6 2073,147579
#define  CAN_F5R1_FB7 2074,147674
#define  CAN_F5R1_FB8 2075,147769
#define  CAN_F5R1_FB9 2076,147864
#define  CAN_F5R1_FB10 2077,147959
#define  CAN_F5R1_FB11 2078,148055
#define  CAN_F5R1_FB12 2079,148151
#define  CAN_F5R1_FB13 2080,148247
#define  CAN_F5R1_FB14 2081,148343
#define  CAN_F5R1_FB15 2082,148439
#define  CAN_F5R1_FB16 2083,148535
#define  CAN_F5R1_FB17 2084,148631
#define  CAN_F5R1_FB18 2085,148727
#define  CAN_F5R1_FB19 2086,148823
#define  CAN_F5R1_FB20 2087,148919
#define  CAN_F5R1_FB21 2088,149015
#define  CAN_F5R1_FB22 2089,149111
#define  CAN_F5R1_FB23 2090,149207
#define  CAN_F5R1_FB24 2091,149303
#define  CAN_F5R1_FB25 2092,149399
#define  CAN_F5R1_FB26 2093,149495
#define  CAN_F5R1_FB27 2094,149591
#define  CAN_F5R1_FB28 2095,149687
#define  CAN_F5R1_FB29 2096,149783
#define  CAN_F5R1_FB30 2097,149879
#define  CAN_F5R1_FB31 2098,149975
#define  CAN_F6R1_FB0 2101,150153
#define  CAN_F6R1_FB1 2102,150248
#define  CAN_F6R1_FB2 2103,150343
#define  CAN_F6R1_FB3 2104,150438
#define  CAN_F6R1_FB4 2105,150533
#define  CAN_F6R1_FB5 2106,150628
#define  CAN_F6R1_FB6 2107,150723
#define  CAN_F6R1_FB7 2108,150818
#define  CAN_F6R1_FB8 2109,150913
#define  CAN_F6R1_FB9 2110,151008
#define  CAN_F6R1_FB10 2111,151103
#define  CAN_F6R1_FB11 2112,151199
#define  CAN_F6R1_FB12 2113,151295
#define  CAN_F6R1_FB13 2114,151391
#define  CAN_F6R1_FB14 2115,151487
#define  CAN_F6R1_FB15 2116,151583
#define  CAN_F6R1_FB16 2117,151679
#define  CAN_F6R1_FB17 2118,151775
#define  CAN_F6R1_FB18 2119,151871
#define  CAN_F6R1_FB19 2120,151967
#define  CAN_F6R1_FB20 2121,152063
#define  CAN_F6R1_FB21 2122,152159
#define  CAN_F6R1_FB22 2123,152255
#define  CAN_F6R1_FB23 2124,152351
#define  CAN_F6R1_FB24 2125,152447
#define  CAN_F6R1_FB25 2126,152543
#define  CAN_F6R1_FB26 2127,152639
#define  CAN_F6R1_FB27 2128,152735
#define  CAN_F6R1_FB28 2129,152831
#define  CAN_F6R1_FB29 2130,152927
#define  CAN_F6R1_FB30 2131,153023
#define  CAN_F6R1_FB31 2132,153119
#define  CAN_F7R1_FB0 2135,153297
#define  CAN_F7R1_FB1 2136,153392
#define  CAN_F7R1_FB2 2137,153487
#define  CAN_F7R1_FB3 2138,153582
#define  CAN_F7R1_FB4 2139,153677
#define  CAN_F7R1_FB5 2140,153772
#define  CAN_F7R1_FB6 2141,153867
#define  CAN_F7R1_FB7 2142,153962
#define  CAN_F7R1_FB8 2143,154057
#define  CAN_F7R1_FB9 2144,154152
#define  CAN_F7R1_FB10 2145,154247
#define  CAN_F7R1_FB11 2146,154343
#define  CAN_F7R1_FB12 2147,154439
#define  CAN_F7R1_FB13 2148,154535
#define  CAN_F7R1_FB14 2149,154631
#define  CAN_F7R1_FB15 2150,154727
#define  CAN_F7R1_FB16 2151,154823
#define  CAN_F7R1_FB17 2152,154919
#define  CAN_F7R1_FB18 2153,155015
#define  CAN_F7R1_FB19 2154,155111
#define  CAN_F7R1_FB20 2155,155207
#define  CAN_F7R1_FB21 2156,155303
#define  CAN_F7R1_FB22 2157,155399
#define  CAN_F7R1_FB23 2158,155495
#define  CAN_F7R1_FB24 2159,155591
#define  CAN_F7R1_FB25 2160,155687
#define  CAN_F7R1_FB26 2161,155783
#define  CAN_F7R1_FB27 2162,155879
#define  CAN_F7R1_FB28 2163,155975
#define  CAN_F7R1_FB29 2164,156071
#define  CAN_F7R1_FB30 2165,156167
#define  CAN_F7R1_FB31 2166,156263
#define  CAN_F8R1_FB0 2169,156441
#define  CAN_F8R1_FB1 2170,156536
#define  CAN_F8R1_FB2 2171,156631
#define  CAN_F8R1_FB3 2172,156726
#define  CAN_F8R1_FB4 2173,156821
#define  CAN_F8R1_FB5 2174,156916
#define  CAN_F8R1_FB6 2175,157011
#define  CAN_F8R1_FB7 2176,157106
#define  CAN_F8R1_FB8 2177,157201
#define  CAN_F8R1_FB9 2178,157296
#define  CAN_F8R1_FB10 2179,157391
#define  CAN_F8R1_FB11 2180,157487
#define  CAN_F8R1_FB12 2181,157583
#define  CAN_F8R1_FB13 2182,157679
#define  CAN_F8R1_FB14 2183,157775
#define  CAN_F8R1_FB15 2184,157871
#define  CAN_F8R1_FB16 2185,157967
#define  CAN_F8R1_FB17 2186,158063
#define  CAN_F8R1_FB18 2187,158159
#define  CAN_F8R1_FB19 2188,158255
#define  CAN_F8R1_FB20 2189,158351
#define  CAN_F8R1_FB21 2190,158447
#define  CAN_F8R1_FB22 2191,158543
#define  CAN_F8R1_FB23 2192,158639
#define  CAN_F8R1_FB24 2193,158735
#define  CAN_F8R1_FB25 2194,158831
#define  CAN_F8R1_FB26 2195,158927
#define  CAN_F8R1_FB27 2196,159023
#define  CAN_F8R1_FB28 2197,159119
#define  CAN_F8R1_FB29 2198,159215
#define  CAN_F8R1_FB30 2199,159311
#define  CAN_F8R1_FB31 2200,159407
#define  CAN_F9R1_FB0 2203,159585
#define  CAN_F9R1_FB1 2204,159680
#define  CAN_F9R1_FB2 2205,159775
#define  CAN_F9R1_FB3 2206,159870
#define  CAN_F9R1_FB4 2207,159965
#define  CAN_F9R1_FB5 2208,160060
#define  CAN_F9R1_FB6 2209,160155
#define  CAN_F9R1_FB7 2210,160250
#define  CAN_F9R1_FB8 2211,160345
#define  CAN_F9R1_FB9 2212,160440
#define  CAN_F9R1_FB10 2213,160535
#define  CAN_F9R1_FB11 2214,160631
#define  CAN_F9R1_FB12 2215,160727
#define  CAN_F9R1_FB13 2216,160823
#define  CAN_F9R1_FB14 2217,160919
#define  CAN_F9R1_FB15 2218,161015
#define  CAN_F9R1_FB16 2219,161111
#define  CAN_F9R1_FB17 2220,161207
#define  CAN_F9R1_FB18 2221,161303
#define  CAN_F9R1_FB19 2222,161399
#define  CAN_F9R1_FB20 2223,161495
#define  CAN_F9R1_FB21 2224,161591
#define  CAN_F9R1_FB22 2225,161687
#define  CAN_F9R1_FB23 2226,161783
#define  CAN_F9R1_FB24 2227,161879
#define  CAN_F9R1_FB25 2228,161975
#define  CAN_F9R1_FB26 2229,162071
#define  CAN_F9R1_FB27 2230,162167
#define  CAN_F9R1_FB28 2231,162263
#define  CAN_F9R1_FB29 2232,162359
#define  CAN_F9R1_FB30 2233,162455
#define  CAN_F9R1_FB31 2234,162551
#define  CAN_F10R1_FB0 2237,162729
#define  CAN_F10R1_FB1 2238,162824
#define  CAN_F10R1_FB2 2239,162919
#define  CAN_F10R1_FB3 2240,163014
#define  CAN_F10R1_FB4 2241,163109
#define  CAN_F10R1_FB5 2242,163204
#define  CAN_F10R1_FB6 2243,163299
#define  CAN_F10R1_FB7 2244,163394
#define  CAN_F10R1_FB8 2245,163489
#define  CAN_F10R1_FB9 2246,163584
#define  CAN_F10R1_FB10 2247,163679
#define  CAN_F10R1_FB11 2248,163775
#define  CAN_F10R1_FB12 2249,163871
#define  CAN_F10R1_FB13 2250,163967
#define  CAN_F10R1_FB14 2251,164063
#define  CAN_F10R1_FB15 2252,164159
#define  CAN_F10R1_FB16 2253,164255
#define  CAN_F10R1_FB17 2254,164351
#define  CAN_F10R1_FB18 2255,164447
#define  CAN_F10R1_FB19 2256,164543
#define  CAN_F10R1_FB20 2257,164639
#define  CAN_F10R1_FB21 2258,164735
#define  CAN_F10R1_FB22 2259,164831
#define  CAN_F10R1_FB23 2260,164927
#define  CAN_F10R1_FB24 2261,165023
#define  CAN_F10R1_FB25 2262,165119
#define  CAN_F10R1_FB26 2263,165215
#define  CAN_F10R1_FB27 2264,165311
#define  CAN_F10R1_FB28 2265,165407
#define  CAN_F10R1_FB29 2266,165503
#define  CAN_F10R1_FB30 2267,165599
#define  CAN_F10R1_FB31 2268,165695
#define  CAN_F11R1_FB0 2271,165873
#define  CAN_F11R1_FB1 2272,165968
#define  CAN_F11R1_FB2 2273,166063
#define  CAN_F11R1_FB3 2274,166158
#define  CAN_F11R1_FB4 2275,166253
#define  CAN_F11R1_FB5 2276,166348
#define  CAN_F11R1_FB6 2277,166443
#define  CAN_F11R1_FB7 2278,166538
#define  CAN_F11R1_FB8 2279,166633
#define  CAN_F11R1_FB9 2280,166728
#define  CAN_F11R1_FB10 2281,166823
#define  CAN_F11R1_FB11 2282,166919
#define  CAN_F11R1_FB12 2283,167015
#define  CAN_F11R1_FB13 2284,167111
#define  CAN_F11R1_FB14 2285,167207
#define  CAN_F11R1_FB15 2286,167303
#define  CAN_F11R1_FB16 2287,167399
#define  CAN_F11R1_FB17 2288,167495
#define  CAN_F11R1_FB18 2289,167591
#define  CAN_F11R1_FB19 2290,167687
#define  CAN_F11R1_FB20 2291,167783
#define  CAN_F11R1_FB21 2292,167879
#define  CAN_F11R1_FB22 2293,167975
#define  CAN_F11R1_FB23 2294,168071
#define  CAN_F11R1_FB24 2295,168167
#define  CAN_F11R1_FB25 2296,168263
#define  CAN_F11R1_FB26 2297,168359
#define  CAN_F11R1_FB27 2298,168455
#define  CAN_F11R1_FB28 2299,168551
#define  CAN_F11R1_FB29 2300,168647
#define  CAN_F11R1_FB30 2301,168743
#define  CAN_F11R1_FB31 2302,168839
#define  CAN_F12R1_FB0 2305,169017
#define  CAN_F12R1_FB1 2306,169112
#define  CAN_F12R1_FB2 2307,169207
#define  CAN_F12R1_FB3 2308,169302
#define  CAN_F12R1_FB4 2309,169397
#define  CAN_F12R1_FB5 2310,169492
#define  CAN_F12R1_FB6 2311,169587
#define  CAN_F12R1_FB7 2312,169682
#define  CAN_F12R1_FB8 2313,169777
#define  CAN_F12R1_FB9 2314,169872
#define  CAN_F12R1_FB10 2315,169967
#define  CAN_F12R1_FB11 2316,170063
#define  CAN_F12R1_FB12 2317,170159
#define  CAN_F12R1_FB13 2318,170255
#define  CAN_F12R1_FB14 2319,170351
#define  CAN_F12R1_FB15 2320,170447
#define  CAN_F12R1_FB16 2321,170543
#define  CAN_F12R1_FB17 2322,170639
#define  CAN_F12R1_FB18 2323,170735
#define  CAN_F12R1_FB19 2324,170831
#define  CAN_F12R1_FB20 2325,170927
#define  CAN_F12R1_FB21 2326,171023
#define  CAN_F12R1_FB22 2327,171119
#define  CAN_F12R1_FB23 2328,171215
#define  CAN_F12R1_FB24 2329,171311
#define  CAN_F12R1_FB25 2330,171407
#define  CAN_F12R1_FB26 2331,171503
#define  CAN_F12R1_FB27 2332,171599
#define  CAN_F12R1_FB28 2333,171695
#define  CAN_F12R1_FB29 2334,171791
#define  CAN_F12R1_FB30 2335,171887
#define  CAN_F12R1_FB31 2336,171983
#define  CAN_F13R1_FB0 2339,172161
#define  CAN_F13R1_FB1 2340,172256
#define  CAN_F13R1_FB2 2341,172351
#define  CAN_F13R1_FB3 2342,172446
#define  CAN_F13R1_FB4 2343,172541
#define  CAN_F13R1_FB5 2344,172636
#define  CAN_F13R1_FB6 2345,172731
#define  CAN_F13R1_FB7 2346,172826
#define  CAN_F13R1_FB8 2347,172921
#define  CAN_F13R1_FB9 2348,173016
#define  CAN_F13R1_FB10 2349,173111
#define  CAN_F13R1_FB11 2350,173207
#define  CAN_F13R1_FB12 2351,173303
#define  CAN_F13R1_FB13 2352,173399
#define  CAN_F13R1_FB14 2353,173495
#define  CAN_F13R1_FB15 2354,173591
#define  CAN_F13R1_FB16 2355,173687
#define  CAN_F13R1_FB17 2356,173783
#define  CAN_F13R1_FB18 2357,173879
#define  CAN_F13R1_FB19 2358,173975
#define  CAN_F13R1_FB20 2359,174071
#define  CAN_F13R1_FB21 2360,174167
#define  CAN_F13R1_FB22 2361,174263
#define  CAN_F13R1_FB23 2362,174359
#define  CAN_F13R1_FB24 2363,174455
#define  CAN_F13R1_FB25 2364,174551
#define  CAN_F13R1_FB26 2365,174647
#define  CAN_F13R1_FB27 2366,174743
#define  CAN_F13R1_FB28 2367,174839
#define  CAN_F13R1_FB29 2368,174935
#define  CAN_F13R1_FB30 2369,175031
#define  CAN_F13R1_FB31 2370,175127
#define  CAN_F0R2_FB0 2373,175305
#define  CAN_F0R2_FB1 2374,175400
#define  CAN_F0R2_FB2 2375,175495
#define  CAN_F0R2_FB3 2376,175590
#define  CAN_F0R2_FB4 2377,175685
#define  CAN_F0R2_FB5 2378,175780
#define  CAN_F0R2_FB6 2379,175875
#define  CAN_F0R2_FB7 2380,175970
#define  CAN_F0R2_FB8 2381,176065
#define  CAN_F0R2_FB9 2382,176160
#define  CAN_F0R2_FB10 2383,176255
#define  CAN_F0R2_FB11 2384,176351
#define  CAN_F0R2_FB12 2385,176447
#define  CAN_F0R2_FB13 2386,176543
#define  CAN_F0R2_FB14 2387,176639
#define  CAN_F0R2_FB15 2388,176735
#define  CAN_F0R2_FB16 2389,176831
#define  CAN_F0R2_FB17 2390,176927
#define  CAN_F0R2_FB18 2391,177023
#define  CAN_F0R2_FB19 2392,177119
#define  CAN_F0R2_FB20 2393,177215
#define  CAN_F0R2_FB21 2394,177311
#define  CAN_F0R2_FB22 2395,177407
#define  CAN_F0R2_FB23 2396,177503
#define  CAN_F0R2_FB24 2397,177599
#define  CAN_F0R2_FB25 2398,177695
#define  CAN_F0R2_FB26 2399,177791
#define  CAN_F0R2_FB27 2400,177887
#define  CAN_F0R2_FB28 2401,177983
#define  CAN_F0R2_FB29 2402,178079
#define  CAN_F0R2_FB30 2403,178175
#define  CAN_F0R2_FB31 2404,178271
#define  CAN_F1R2_FB0 2407,178449
#define  CAN_F1R2_FB1 2408,178544
#define  CAN_F1R2_FB2 2409,178639
#define  CAN_F1R2_FB3 2410,178734
#define  CAN_F1R2_FB4 2411,178829
#define  CAN_F1R2_FB5 2412,178924
#define  CAN_F1R2_FB6 2413,179019
#define  CAN_F1R2_FB7 2414,179114
#define  CAN_F1R2_FB8 2415,179209
#define  CAN_F1R2_FB9 2416,179304
#define  CAN_F1R2_FB10 2417,179399
#define  CAN_F1R2_FB11 2418,179495
#define  CAN_F1R2_FB12 2419,179591
#define  CAN_F1R2_FB13 2420,179687
#define  CAN_F1R2_FB14 2421,179783
#define  CAN_F1R2_FB15 2422,179879
#define  CAN_F1R2_FB16 2423,179975
#define  CAN_F1R2_FB17 2424,180071
#define  CAN_F1R2_FB18 2425,180167
#define  CAN_F1R2_FB19 2426,180263
#define  CAN_F1R2_FB20 2427,180359
#define  CAN_F1R2_FB21 2428,180455
#define  CAN_F1R2_FB22 2429,180551
#define  CAN_F1R2_FB23 2430,180647
#define  CAN_F1R2_FB24 2431,180743
#define  CAN_F1R2_FB25 2432,180839
#define  CAN_F1R2_FB26 2433,180935
#define  CAN_F1R2_FB27 2434,181031
#define  CAN_F1R2_FB28 2435,181127
#define  CAN_F1R2_FB29 2436,181223
#define  CAN_F1R2_FB30 2437,181319
#define  CAN_F1R2_FB31 2438,181415
#define  CAN_F2R2_FB0 2441,181593
#define  CAN_F2R2_FB1 2442,181688
#define  CAN_F2R2_FB2 2443,181783
#define  CAN_F2R2_FB3 2444,181878
#define  CAN_F2R2_FB4 2445,181973
#define  CAN_F2R2_FB5 2446,182068
#define  CAN_F2R2_FB6 2447,182163
#define  CAN_F2R2_FB7 2448,182258
#define  CAN_F2R2_FB8 2449,182353
#define  CAN_F2R2_FB9 2450,182448
#define  CAN_F2R2_FB10 2451,182543
#define  CAN_F2R2_FB11 2452,182639
#define  CAN_F2R2_FB12 2453,182735
#define  CAN_F2R2_FB13 2454,182831
#define  CAN_F2R2_FB14 2455,182927
#define  CAN_F2R2_FB15 2456,183023
#define  CAN_F2R2_FB16 2457,183119
#define  CAN_F2R2_FB17 2458,183215
#define  CAN_F2R2_FB18 2459,183311
#define  CAN_F2R2_FB19 2460,183407
#define  CAN_F2R2_FB20 2461,183503
#define  CAN_F2R2_FB21 2462,183599
#define  CAN_F2R2_FB22 2463,183695
#define  CAN_F2R2_FB23 2464,183791
#define  CAN_F2R2_FB24 2465,183887
#define  CAN_F2R2_FB25 2466,183983
#define  CAN_F2R2_FB26 2467,184079
#define  CAN_F2R2_FB27 2468,184175
#define  CAN_F2R2_FB28 2469,184271
#define  CAN_F2R2_FB29 2470,184367
#define  CAN_F2R2_FB30 2471,184463
#define  CAN_F2R2_FB31 2472,184559
#define  CAN_F3R2_FB0 2475,184737
#define  CAN_F3R2_FB1 2476,184832
#define  CAN_F3R2_FB2 2477,184927
#define  CAN_F3R2_FB3 2478,185022
#define  CAN_F3R2_FB4 2479,185117
#define  CAN_F3R2_FB5 2480,185212
#define  CAN_F3R2_FB6 2481,185307
#define  CAN_F3R2_FB7 2482,185402
#define  CAN_F3R2_FB8 2483,185497
#define  CAN_F3R2_FB9 2484,185592
#define  CAN_F3R2_FB10 2485,185687
#define  CAN_F3R2_FB11 2486,185783
#define  CAN_F3R2_FB12 2487,185879
#define  CAN_F3R2_FB13 2488,185975
#define  CAN_F3R2_FB14 2489,186071
#define  CAN_F3R2_FB15 2490,186167
#define  CAN_F3R2_FB16 2491,186263
#define  CAN_F3R2_FB17 2492,186359
#define  CAN_F3R2_FB18 2493,186455
#define  CAN_F3R2_FB19 2494,186551
#define  CAN_F3R2_FB20 2495,186647
#define  CAN_F3R2_FB21 2496,186743
#define  CAN_F3R2_FB22 2497,186839
#define  CAN_F3R2_FB23 2498,186935
#define  CAN_F3R2_FB24 2499,187031
#define  CAN_F3R2_FB25 2500,187127
#define  CAN_F3R2_FB26 2501,187223
#define  CAN_F3R2_FB27 2502,187319
#define  CAN_F3R2_FB28 2503,187415
#define  CAN_F3R2_FB29 2504,187511
#define  CAN_F3R2_FB30 2505,187607
#define  CAN_F3R2_FB31 2506,187703
#define  CAN_F4R2_FB0 2509,187881
#define  CAN_F4R2_FB1 2510,187976
#define  CAN_F4R2_FB2 2511,188071
#define  CAN_F4R2_FB3 2512,188166
#define  CAN_F4R2_FB4 2513,188261
#define  CAN_F4R2_FB5 2514,188356
#define  CAN_F4R2_FB6 2515,188451
#define  CAN_F4R2_FB7 2516,188546
#define  CAN_F4R2_FB8 2517,188641
#define  CAN_F4R2_FB9 2518,188736
#define  CAN_F4R2_FB10 2519,188831
#define  CAN_F4R2_FB11 2520,188927
#define  CAN_F4R2_FB12 2521,189023
#define  CAN_F4R2_FB13 2522,189119
#define  CAN_F4R2_FB14 2523,189215
#define  CAN_F4R2_FB15 2524,189311
#define  CAN_F4R2_FB16 2525,189407
#define  CAN_F4R2_FB17 2526,189503
#define  CAN_F4R2_FB18 2527,189599
#define  CAN_F4R2_FB19 2528,189695
#define  CAN_F4R2_FB20 2529,189791
#define  CAN_F4R2_FB21 2530,189887
#define  CAN_F4R2_FB22 2531,189983
#define  CAN_F4R2_FB23 2532,190079
#define  CAN_F4R2_FB24 2533,190175
#define  CAN_F4R2_FB25 2534,190271
#define  CAN_F4R2_FB26 2535,190367
#define  CAN_F4R2_FB27 2536,190463
#define  CAN_F4R2_FB28 2537,190559
#define  CAN_F4R2_FB29 2538,190655
#define  CAN_F4R2_FB30 2539,190751
#define  CAN_F4R2_FB31 2540,190847
#define  CAN_F5R2_FB0 2543,191025
#define  CAN_F5R2_FB1 2544,191120
#define  CAN_F5R2_FB2 2545,191215
#define  CAN_F5R2_FB3 2546,191310
#define  CAN_F5R2_FB4 2547,191405
#define  CAN_F5R2_FB5 2548,191500
#define  CAN_F5R2_FB6 2549,191595
#define  CAN_F5R2_FB7 2550,191690
#define  CAN_F5R2_FB8 2551,191785
#define  CAN_F5R2_FB9 2552,191880
#define  CAN_F5R2_FB10 2553,191975
#define  CAN_F5R2_FB11 2554,192071
#define  CAN_F5R2_FB12 2555,192167
#define  CAN_F5R2_FB13 2556,192263
#define  CAN_F5R2_FB14 2557,192359
#define  CAN_F5R2_FB15 2558,192455
#define  CAN_F5R2_FB16 2559,192551
#define  CAN_F5R2_FB17 2560,192647
#define  CAN_F5R2_FB18 2561,192743
#define  CAN_F5R2_FB19 2562,192839
#define  CAN_F5R2_FB20 2563,192935
#define  CAN_F5R2_FB21 2564,193031
#define  CAN_F5R2_FB22 2565,193127
#define  CAN_F5R2_FB23 2566,193223
#define  CAN_F5R2_FB24 2567,193319
#define  CAN_F5R2_FB25 2568,193415
#define  CAN_F5R2_FB26 2569,193511
#define  CAN_F5R2_FB27 2570,193607
#define  CAN_F5R2_FB28 2571,193703
#define  CAN_F5R2_FB29 2572,193799
#define  CAN_F5R2_FB30 2573,193895
#define  CAN_F5R2_FB31 2574,193991
#define  CAN_F6R2_FB0 2577,194169
#define  CAN_F6R2_FB1 2578,194264
#define  CAN_F6R2_FB2 2579,194359
#define  CAN_F6R2_FB3 2580,194454
#define  CAN_F6R2_FB4 2581,194549
#define  CAN_F6R2_FB5 2582,194644
#define  CAN_F6R2_FB6 2583,194739
#define  CAN_F6R2_FB7 2584,194834
#define  CAN_F6R2_FB8 2585,194929
#define  CAN_F6R2_FB9 2586,195024
#define  CAN_F6R2_FB10 2587,195119
#define  CAN_F6R2_FB11 2588,195215
#define  CAN_F6R2_FB12 2589,195311
#define  CAN_F6R2_FB13 2590,195407
#define  CAN_F6R2_FB14 2591,195503
#define  CAN_F6R2_FB15 2592,195599
#define  CAN_F6R2_FB16 2593,195695
#define  CAN_F6R2_FB17 2594,195791
#define  CAN_F6R2_FB18 2595,195887
#define  CAN_F6R2_FB19 2596,195983
#define  CAN_F6R2_FB20 2597,196079
#define  CAN_F6R2_FB21 2598,196175
#define  CAN_F6R2_FB22 2599,196271
#define  CAN_F6R2_FB23 2600,196367
#define  CAN_F6R2_FB24 2601,196463
#define  CAN_F6R2_FB25 2602,196559
#define  CAN_F6R2_FB26 2603,196655
#define  CAN_F6R2_FB27 2604,196751
#define  CAN_F6R2_FB28 2605,196847
#define  CAN_F6R2_FB29 2606,196943
#define  CAN_F6R2_FB30 2607,197039
#define  CAN_F6R2_FB31 2608,197135
#define  CAN_F7R2_FB0 2611,197313
#define  CAN_F7R2_FB1 2612,197408
#define  CAN_F7R2_FB2 2613,197503
#define  CAN_F7R2_FB3 2614,197598
#define  CAN_F7R2_FB4 2615,197693
#define  CAN_F7R2_FB5 2616,197788
#define  CAN_F7R2_FB6 2617,197883
#define  CAN_F7R2_FB7 2618,197978
#define  CAN_F7R2_FB8 2619,198073
#define  CAN_F7R2_FB9 2620,198168
#define  CAN_F7R2_FB10 2621,198263
#define  CAN_F7R2_FB11 2622,198359
#define  CAN_F7R2_FB12 2623,198455
#define  CAN_F7R2_FB13 2624,198551
#define  CAN_F7R2_FB14 2625,198647
#define  CAN_F7R2_FB15 2626,198743
#define  CAN_F7R2_FB16 2627,198839
#define  CAN_F7R2_FB17 2628,198935
#define  CAN_F7R2_FB18 2629,199031
#define  CAN_F7R2_FB19 2630,199127
#define  CAN_F7R2_FB20 2631,199223
#define  CAN_F7R2_FB21 2632,199319
#define  CAN_F7R2_FB22 2633,199415
#define  CAN_F7R2_FB23 2634,199511
#define  CAN_F7R2_FB24 2635,199607
#define  CAN_F7R2_FB25 2636,199703
#define  CAN_F7R2_FB26 2637,199799
#define  CAN_F7R2_FB27 2638,199895
#define  CAN_F7R2_FB28 2639,199991
#define  CAN_F7R2_FB29 2640,200087
#define  CAN_F7R2_FB30 2641,200183
#define  CAN_F7R2_FB31 2642,200279
#define  CAN_F8R2_FB0 2645,200457
#define  CAN_F8R2_FB1 2646,200552
#define  CAN_F8R2_FB2 2647,200647
#define  CAN_F8R2_FB3 2648,200742
#define  CAN_F8R2_FB4 2649,200837
#define  CAN_F8R2_FB5 2650,200932
#define  CAN_F8R2_FB6 2651,201027
#define  CAN_F8R2_FB7 2652,201122
#define  CAN_F8R2_FB8 2653,201217
#define  CAN_F8R2_FB9 2654,201312
#define  CAN_F8R2_FB10 2655,201407
#define  CAN_F8R2_FB11 2656,201503
#define  CAN_F8R2_FB12 2657,201599
#define  CAN_F8R2_FB13 2658,201695
#define  CAN_F8R2_FB14 2659,201791
#define  CAN_F8R2_FB15 2660,201887
#define  CAN_F8R2_FB16 2661,201983
#define  CAN_F8R2_FB17 2662,202079
#define  CAN_F8R2_FB18 2663,202175
#define  CAN_F8R2_FB19 2664,202271
#define  CAN_F8R2_FB20 2665,202367
#define  CAN_F8R2_FB21 2666,202463
#define  CAN_F8R2_FB22 2667,202559
#define  CAN_F8R2_FB23 2668,202655
#define  CAN_F8R2_FB24 2669,202751
#define  CAN_F8R2_FB25 2670,202847
#define  CAN_F8R2_FB26 2671,202943
#define  CAN_F8R2_FB27 2672,203039
#define  CAN_F8R2_FB28 2673,203135
#define  CAN_F8R2_FB29 2674,203231
#define  CAN_F8R2_FB30 2675,203327
#define  CAN_F8R2_FB31 2676,203423
#define  CAN_F9R2_FB0 2679,203601
#define  CAN_F9R2_FB1 2680,203696
#define  CAN_F9R2_FB2 2681,203791
#define  CAN_F9R2_FB3 2682,203886
#define  CAN_F9R2_FB4 2683,203981
#define  CAN_F9R2_FB5 2684,204076
#define  CAN_F9R2_FB6 2685,204171
#define  CAN_F9R2_FB7 2686,204266
#define  CAN_F9R2_FB8 2687,204361
#define  CAN_F9R2_FB9 2688,204456
#define  CAN_F9R2_FB10 2689,204551
#define  CAN_F9R2_FB11 2690,204647
#define  CAN_F9R2_FB12 2691,204743
#define  CAN_F9R2_FB13 2692,204839
#define  CAN_F9R2_FB14 2693,204935
#define  CAN_F9R2_FB15 2694,205031
#define  CAN_F9R2_FB16 2695,205127
#define  CAN_F9R2_FB17 2696,205223
#define  CAN_F9R2_FB18 2697,205319
#define  CAN_F9R2_FB19 2698,205415
#define  CAN_F9R2_FB20 2699,205511
#define  CAN_F9R2_FB21 2700,205607
#define  CAN_F9R2_FB22 2701,205703
#define  CAN_F9R2_FB23 2702,205799
#define  CAN_F9R2_FB24 2703,205895
#define  CAN_F9R2_FB25 2704,205991
#define  CAN_F9R2_FB26 2705,206087
#define  CAN_F9R2_FB27 2706,206183
#define  CAN_F9R2_FB28 2707,206279
#define  CAN_F9R2_FB29 2708,206375
#define  CAN_F9R2_FB30 2709,206471
#define  CAN_F9R2_FB31 2710,206567
#define  CAN_F10R2_FB0 2713,206745
#define  CAN_F10R2_FB1 2714,206840
#define  CAN_F10R2_FB2 2715,206935
#define  CAN_F10R2_FB3 2716,207030
#define  CAN_F10R2_FB4 2717,207125
#define  CAN_F10R2_FB5 2718,207220
#define  CAN_F10R2_FB6 2719,207315
#define  CAN_F10R2_FB7 2720,207410
#define  CAN_F10R2_FB8 2721,207505
#define  CAN_F10R2_FB9 2722,207600
#define  CAN_F10R2_FB10 2723,207695
#define  CAN_F10R2_FB11 2724,207791
#define  CAN_F10R2_FB12 2725,207887
#define  CAN_F10R2_FB13 2726,207983
#define  CAN_F10R2_FB14 2727,208079
#define  CAN_F10R2_FB15 2728,208175
#define  CAN_F10R2_FB16 2729,208271
#define  CAN_F10R2_FB17 2730,208367
#define  CAN_F10R2_FB18 2731,208463
#define  CAN_F10R2_FB19 2732,208559
#define  CAN_F10R2_FB20 2733,208655
#define  CAN_F10R2_FB21 2734,208751
#define  CAN_F10R2_FB22 2735,208847
#define  CAN_F10R2_FB23 2736,208943
#define  CAN_F10R2_FB24 2737,209039
#define  CAN_F10R2_FB25 2738,209135
#define  CAN_F10R2_FB26 2739,209231
#define  CAN_F10R2_FB27 2740,209327
#define  CAN_F10R2_FB28 2741,209423
#define  CAN_F10R2_FB29 2742,209519
#define  CAN_F10R2_FB30 2743,209615
#define  CAN_F10R2_FB31 2744,209711
#define  CAN_F11R2_FB0 2747,209889
#define  CAN_F11R2_FB1 2748,209984
#define  CAN_F11R2_FB2 2749,210079
#define  CAN_F11R2_FB3 2750,210174
#define  CAN_F11R2_FB4 2751,210269
#define  CAN_F11R2_FB5 2752,210364
#define  CAN_F11R2_FB6 2753,210459
#define  CAN_F11R2_FB7 2754,210554
#define  CAN_F11R2_FB8 2755,210649
#define  CAN_F11R2_FB9 2756,210744
#define  CAN_F11R2_FB10 2757,210839
#define  CAN_F11R2_FB11 2758,210935
#define  CAN_F11R2_FB12 2759,211031
#define  CAN_F11R2_FB13 2760,211127
#define  CAN_F11R2_FB14 2761,211223
#define  CAN_F11R2_FB15 2762,211319
#define  CAN_F11R2_FB16 2763,211415
#define  CAN_F11R2_FB17 2764,211511
#define  CAN_F11R2_FB18 2765,211607
#define  CAN_F11R2_FB19 2766,211703
#define  CAN_F11R2_FB20 2767,211799
#define  CAN_F11R2_FB21 2768,211895
#define  CAN_F11R2_FB22 2769,211991
#define  CAN_F11R2_FB23 2770,212087
#define  CAN_F11R2_FB24 2771,212183
#define  CAN_F11R2_FB25 2772,212279
#define  CAN_F11R2_FB26 2773,212375
#define  CAN_F11R2_FB27 2774,212471
#define  CAN_F11R2_FB28 2775,212567
#define  CAN_F11R2_FB29 2776,212663
#define  CAN_F11R2_FB30 2777,212759
#define  CAN_F11R2_FB31 2778,212855
#define  CAN_F12R2_FB0 2781,213033
#define  CAN_F12R2_FB1 2782,213128
#define  CAN_F12R2_FB2 2783,213223
#define  CAN_F12R2_FB3 2784,213318
#define  CAN_F12R2_FB4 2785,213413
#define  CAN_F12R2_FB5 2786,213508
#define  CAN_F12R2_FB6 2787,213603
#define  CAN_F12R2_FB7 2788,213698
#define  CAN_F12R2_FB8 2789,213793
#define  CAN_F12R2_FB9 2790,213888
#define  CAN_F12R2_FB10 2791,213983
#define  CAN_F12R2_FB11 2792,214079
#define  CAN_F12R2_FB12 2793,214175
#define  CAN_F12R2_FB13 2794,214271
#define  CAN_F12R2_FB14 2795,214367
#define  CAN_F12R2_FB15 2796,214463
#define  CAN_F12R2_FB16 2797,214559
#define  CAN_F12R2_FB17 2798,214655
#define  CAN_F12R2_FB18 2799,214751
#define  CAN_F12R2_FB19 2800,214847
#define  CAN_F12R2_FB20 2801,214943
#define  CAN_F12R2_FB21 2802,215039
#define  CAN_F12R2_FB22 2803,215135
#define  CAN_F12R2_FB23 2804,215231
#define  CAN_F12R2_FB24 2805,215327
#define  CAN_F12R2_FB25 2806,215423
#define  CAN_F12R2_FB26 2807,215519
#define  CAN_F12R2_FB27 2808,215615
#define  CAN_F12R2_FB28 2809,215711
#define  CAN_F12R2_FB29 2810,215807
#define  CAN_F12R2_FB30 2811,215903
#define  CAN_F12R2_FB31 2812,215999
#define  CAN_F13R2_FB0 2815,216177
#define  CAN_F13R2_FB1 2816,216272
#define  CAN_F13R2_FB2 2817,216367
#define  CAN_F13R2_FB3 2818,216462
#define  CAN_F13R2_FB4 2819,216557
#define  CAN_F13R2_FB5 2820,216652
#define  CAN_F13R2_FB6 2821,216747
#define  CAN_F13R2_FB7 2822,216842
#define  CAN_F13R2_FB8 2823,216937
#define  CAN_F13R2_FB9 2824,217032
#define  CAN_F13R2_FB10 2825,217127
#define  CAN_F13R2_FB11 2826,217223
#define  CAN_F13R2_FB12 2827,217319
#define  CAN_F13R2_FB13 2828,217415
#define  CAN_F13R2_FB14 2829,217511
#define  CAN_F13R2_FB15 2830,217607
#define  CAN_F13R2_FB16 2831,217703
#define  CAN_F13R2_FB17 2832,217799
#define  CAN_F13R2_FB18 2833,217895
#define  CAN_F13R2_FB19 2834,217991
#define  CAN_F13R2_FB20 2835,218087
#define  CAN_F13R2_FB21 2836,218183
#define  CAN_F13R2_FB22 2837,218279
#define  CAN_F13R2_FB23 2838,218375
#define  CAN_F13R2_FB24 2839,218471
#define  CAN_F13R2_FB25 2840,218567
#define  CAN_F13R2_FB26 2841,218663
#define  CAN_F13R2_FB27 2842,218759
#define  CAN_F13R2_FB28 2843,218855
#define  CAN_F13R2_FB29 2844,218951
#define  CAN_F13R2_FB30 2845,219047
#define  CAN_F13R2_FB31 2846,219143
#define  CRC_DR_DR 2854,219726
#define  CRC_IDR_IDR 2858,219904
#define  CRC_CR_RESET 2862,220104
#define CRYP_CR_ALGODIR 2870,220677
#define CRYP_CR_ALGOMODE 2872,220746
#define CRYP_CR_ALGOMODE_0 2873,220814
#define CRYP_CR_ALGOMODE_1 2874,220882
#define CRYP_CR_ALGOMODE_2 2875,220950
#define CRYP_CR_ALGOMODE_TDES_ECB 2876,221018
#define CRYP_CR_ALGOMODE_TDES_CBC 2877,221086
#define CRYP_CR_ALGOMODE_DES_ECB 2878,221154
#define CRYP_CR_ALGOMODE_DES_CBC 2879,221222
#define CRYP_CR_ALGOMODE_AES_ECB 2880,221290
#define CRYP_CR_ALGOMODE_AES_CBC 2881,221358
#define CRYP_CR_ALGOMODE_AES_CTR 2882,221426
#define CRYP_CR_ALGOMODE_AES_KEY 2883,221494
#define CRYP_CR_DATATYPE 2885,221563
#define CRYP_CR_DATATYPE_0 2886,221631
#define CRYP_CR_DATATYPE_1 2887,221699
#define CRYP_CR_KEYSIZE 2888,221767
#define CRYP_CR_KEYSIZE_0 2889,221835
#define CRYP_CR_KEYSIZE_1 2890,221903
#define CRYP_CR_FFLUSH 2891,221971
#define CRYP_CR_CRYPEN 2892,222039
#define CRYP_SR_IFEM 2894,222188
#define CRYP_SR_IFNF 2895,222256
#define CRYP_SR_OFNE 2896,222324
#define CRYP_SR_OFFU 2897,222392
#define CRYP_SR_BUSY 2898,222460
#define CRYP_DMACR_DIEN 2900,222609
#define CRYP_DMACR_DOEN 2901,222677
#define CRYP_IMSCR_INIM 2903,222826
#define CRYP_IMSCR_OUTIM 2904,222894
#define CRYP_RISR_OUTRIS 2906,223043
#define CRYP_RISR_INRIS 2907,223111
#define CRYP_MISR_INMIS 2909,223260
#define CRYP_MISR_OUTMIS 2910,223328
#define  DAC_CR_EN1 2918,223883
#define  DAC_CR_BOFF1 2919,223985
#define  DAC_CR_TEN1 2920,224102
#define  DAC_CR_TSEL1 2922,224213
#define  DAC_CR_TSEL1_0 2923,224339
#define  DAC_CR_TSEL1_1 2924,224427
#define  DAC_CR_TSEL1_2 2925,224515
#define  DAC_CR_WAVE1 2927,224604
#define  DAC_CR_WAVE1_0 2928,224750
#define  DAC_CR_WAVE1_1 2929,224838
#define  DAC_CR_MAMP1 2931,224927
#define  DAC_CR_MAMP1_0 2932,225059
#define  DAC_CR_MAMP1_1 2933,225147
#define  DAC_CR_MAMP1_2 2934,225235
#define  DAC_CR_MAMP1_3 2935,225323
#define  DAC_CR_DMAEN1 2937,225412
#define  DAC_CR_EN2 2938,225518
#define  DAC_CR_BOFF2 2939,225620
#define  DAC_CR_TEN2 2940,225737
#define  DAC_CR_TSEL2 2942,225848
#define  DAC_CR_TSEL2_0 2943,225974
#define  DAC_CR_TSEL2_1 2944,226062
#define  DAC_CR_TSEL2_2 2945,226150
#define  DAC_CR_WAVE2 2947,226239
#define  DAC_CR_WAVE2_0 2948,226385
#define  DAC_CR_WAVE2_1 2949,226473
#define  DAC_CR_MAMP2 2951,226562
#define  DAC_CR_MAMP2_0 2952,226694
#define  DAC_CR_MAMP2_1 2953,226782
#define  DAC_CR_MAMP2_2 2954,226870
#define  DAC_CR_MAMP2_3 2955,226958
#define  DAC_CR_DMAEN2 2957,227047
#define  DAC_SWTRIGR_SWTRIG1 2960,227236
#define  DAC_SWTRIGR_SWTRIG2 2961,227348
#define  DAC_DHR12R1_DACC1DHR 2964,227542
#define  DAC_DHR12L1_DACC1DHR 2967,227745
#define  DAC_DHR8R1_DACC1DHR 2970,227947
#define  DAC_DHR12R2_DACC2DHR 2973,228149
#define  DAC_DHR12L2_DACC2DHR 2976,228352
#define  DAC_DHR8R2_DACC2DHR 2979,228554
#define  DAC_DHR12RD_DACC1DHR 2982,228756
#define  DAC_DHR12RD_DACC2DHR 2983,228877
#define  DAC_DHR12LD_DACC1DHR 2986,229080
#define  DAC_DHR12LD_DACC2DHR 2987,229200
#define  DAC_DHR8RD_DACC1DHR 2990,229402
#define  DAC_DHR8RD_DACC2DHR 2991,229522
#define  DAC_DOR1_DACC1DOR 2994,229724
#define  DAC_DOR2_DACC2DOR 2997,229913
#define  DAC_SR_DMAUDR1 3000,230102
#define  DAC_SR_DMAUDR2 3001,230215
#define DCMI_CR_CAPTURE 3015,231221
#define DCMI_CR_CM 3016,231289
#define DCMI_CR_CROP 3017,231357
#define DCMI_CR_JPEG 3018,231425
#define DCMI_CR_ESS 3019,231493
#define DCMI_CR_PCKPOL 3020,231561
#define DCMI_CR_HSPOL 3021,231629
#define DCMI_CR_VSPOL 3022,231697
#define DCMI_CR_FCRC_0 3023,231765
#define DCMI_CR_FCRC_1 3024,231833
#define DCMI_CR_EDM_0 3025,231901
#define DCMI_CR_EDM_1 3026,231969
#define DCMI_CR_CRE 3027,232037
#define DCMI_CR_ENABLE 3028,232105
#define DCMI_SR_HSYNC 3031,232255
#define DCMI_SR_VSYNC 3032,232323
#define DCMI_SR_FNE 3033,232391
#define DCMI_RISR_FRAME_RIS 3036,232541
#define DCMI_RISR_OVF_RIS 3037,232609
#define DCMI_RISR_ERR_RIS 3038,232677
#define DCMI_RISR_VSYNC_RIS 3039,232745
#define DCMI_RISR_LINE_RIS 3040,232813
#define DCMI_IER_FRAME_IE 3043,232963
#define DCMI_IER_OVF_IE 3044,233031
#define DCMI_IER_ERR_IE 3045,233099
#define DCMI_IER_VSYNC_IE 3046,233167
#define DCMI_IER_LINE_IE 3047,233235
#define DCMI_MISR_FRAME_MIS 3050,233385
#define DCMI_MISR_OVF_MIS 3051,233453
#define DCMI_MISR_ERR_MIS 3052,233521
#define DCMI_MISR_VSYNC_MIS 3053,233589
#define DCMI_MISR_LINE_MIS 3054,233657
#define DCMI_ICR_FRAME_ISC 3057,233807
#define DCMI_ICR_OVF_ISC 3058,233875
#define DCMI_ICR_ERR_ISC 3059,233943
#define DCMI_ICR_VSYNC_ISC 3060,234011
#define DCMI_ICR_LINE_ISC 3061,234079
#define DMA_SxCR_CHSEL 3069,234635
#define DMA_SxCR_CHSEL_0 3070,234703
#define DMA_SxCR_CHSEL_1 3071,234771
#define DMA_SxCR_CHSEL_2 3072,234839
#define DMA_SxCR_MBURST 3073,234908
#define DMA_SxCR_MBURST_0 3074,234976
#define DMA_SxCR_MBURST_1 3075,235044
#define DMA_SxCR_PBURST 3076,235112
#define DMA_SxCR_PBURST_0 3077,235180
#define DMA_SxCR_PBURST_1 3078,235248
#define DMA_SxCR_ACK 3079,235316
#define DMA_SxCR_CT 3080,235384
#define DMA_SxCR_DBM 3081,235454
#define DMA_SxCR_PL 3082,235522
#define DMA_SxCR_PL_0 3083,235590
#define DMA_SxCR_PL_1 3084,235658
#define DMA_SxCR_PINCOS 3085,235726
#define DMA_SxCR_MSIZE 3086,235794
#define DMA_SxCR_MSIZE_0 3087,235862
#define DMA_SxCR_MSIZE_1 3088,235930
#define DMA_SxCR_PSIZE 3089,235998
#define DMA_SxCR_PSIZE_0 3090,236066
#define DMA_SxCR_PSIZE_1 3091,236134
#define DMA_SxCR_MINC 3092,236202
#define DMA_SxCR_PINC 3093,236270
#define DMA_SxCR_CIRC 3094,236338
#define DMA_SxCR_DIR 3095,236406
#define DMA_SxCR_DIR_0 3096,236474
#define DMA_SxCR_DIR_1 3097,236542
#define DMA_SxCR_PFCTRL 3098,236610
#define DMA_SxCR_TCIE 3099,236678
#define DMA_SxCR_HTIE 3100,236746
#define DMA_SxCR_TEIE 3101,236814
#define DMA_SxCR_DMEIE 3102,236882
#define DMA_SxCR_EN 3103,236950
#define DMA_SxNDT 3106,237100
#define DMA_SxNDT_0 3107,237168
#define DMA_SxNDT_1 3108,237236
#define DMA_SxNDT_2 3109,237304
#define DMA_SxNDT_3 3110,237372
#define DMA_SxNDT_4 3111,237440
#define DMA_SxNDT_5 3112,237508
#define DMA_SxNDT_6 3113,237576
#define DMA_SxNDT_7 3114,237644
#define DMA_SxNDT_8 3115,237712
#define DMA_SxNDT_9 3116,237780
#define DMA_SxNDT_10 3117,237848
#define DMA_SxNDT_11 3118,237916
#define DMA_SxNDT_12 3119,237984
#define DMA_SxNDT_13 3120,238052
#define DMA_SxNDT_14 3121,238120
#define DMA_SxNDT_15 3122,238188
#define DMA_SxFCR_FEIE 3125,238339
#define DMA_SxFCR_FS 3126,238407
#define DMA_SxFCR_FS_0 3127,238475
#define DMA_SxFCR_FS_1 3128,238543
#define DMA_SxFCR_FS_2 3129,238611
#define DMA_SxFCR_DMDIS 3130,238679
#define DMA_SxFCR_FTH 3131,238747
#define DMA_SxFCR_FTH_0 3132,238815
#define DMA_SxFCR_FTH_1 3133,238883
#define DMA_LISR_TCIF3 3136,239034
#define DMA_LISR_HTIF3 3137,239102
#define DMA_LISR_TEIF3 3138,239170
#define DMA_LISR_DMEIF3 3139,239238
#define DMA_LISR_FEIF3 3140,239306
#define DMA_LISR_TCIF2 3141,239374
#define DMA_LISR_HTIF2 3142,239442
#define DMA_LISR_TEIF2 3143,239510
#define DMA_LISR_DMEIF2 3144,239578
#define DMA_LISR_FEIF2 3145,239646
#define DMA_LISR_TCIF1 3146,239714
#define DMA_LISR_HTIF1 3147,239782
#define DMA_LISR_TEIF1 3148,239850
#define DMA_LISR_DMEIF1 3149,239918
#define DMA_LISR_FEIF1 3150,239986
#define DMA_LISR_TCIF0 3151,240054
#define DMA_LISR_HTIF0 3152,240122
#define DMA_LISR_TEIF0 3153,240190
#define DMA_LISR_DMEIF0 3154,240258
#define DMA_LISR_FEIF0 3155,240326
#define DMA_HISR_TCIF7 3158,240477
#define DMA_HISR_HTIF7 3159,240545
#define DMA_HISR_TEIF7 3160,240613
#define DMA_HISR_DMEIF7 3161,240681
#define DMA_HISR_FEIF7 3162,240749
#define DMA_HISR_TCIF6 3163,240817
#define DMA_HISR_HTIF6 3164,240885
#define DMA_HISR_TEIF6 3165,240953
#define DMA_HISR_DMEIF6 3166,241021
#define DMA_HISR_FEIF6 3167,241089
#define DMA_HISR_TCIF5 3168,241157
#define DMA_HISR_HTIF5 3169,241225
#define DMA_HISR_TEIF5 3170,241293
#define DMA_HISR_DMEIF5 3171,241361
#define DMA_HISR_FEIF5 3172,241429
#define DMA_HISR_TCIF4 3173,241497
#define DMA_HISR_HTIF4 3174,241565
#define DMA_HISR_TEIF4 3175,241633
#define DMA_HISR_DMEIF4 3176,241701
#define DMA_HISR_FEIF4 3177,241769
#define DMA_LIFCR_CTCIF3 3180,241920
#define DMA_LIFCR_CHTIF3 3181,241988
#define DMA_LIFCR_CTEIF3 3182,242056
#define DMA_LIFCR_CDMEIF3 3183,242124
#define DMA_LIFCR_CFEIF3 3184,242192
#define DMA_LIFCR_CTCIF2 3185,242260
#define DMA_LIFCR_CHTIF2 3186,242328
#define DMA_LIFCR_CTEIF2 3187,242396
#define DMA_LIFCR_CDMEIF2 3188,242464
#define DMA_LIFCR_CFEIF2 3189,242532
#define DMA_LIFCR_CTCIF1 3190,242600
#define DMA_LIFCR_CHTIF1 3191,242668
#define DMA_LIFCR_CTEIF1 3192,242736
#define DMA_LIFCR_CDMEIF1 3193,242804
#define DMA_LIFCR_CFEIF1 3194,242872
#define DMA_LIFCR_CTCIF0 3195,242940
#define DMA_LIFCR_CHTIF0 3196,243008
#define DMA_LIFCR_CTEIF0 3197,243076
#define DMA_LIFCR_CDMEIF0 3198,243144
#define DMA_LIFCR_CFEIF0 3199,243212
#define DMA_HIFCR_CTCIF7 3202,243364
#define DMA_HIFCR_CHTIF7 3203,243432
#define DMA_HIFCR_CTEIF7 3204,243500
#define DMA_HIFCR_CDMEIF7 3205,243568
#define DMA_HIFCR_CFEIF7 3206,243636
#define DMA_HIFCR_CTCIF6 3207,243704
#define DMA_HIFCR_CHTIF6 3208,243772
#define DMA_HIFCR_CTEIF6 3209,243840
#define DMA_HIFCR_CDMEIF6 3210,243908
#define DMA_HIFCR_CFEIF6 3211,243976
#define DMA_HIFCR_CTCIF5 3212,244044
#define DMA_HIFCR_CHTIF5 3213,244112
#define DMA_HIFCR_CTEIF5 3214,244180
#define DMA_HIFCR_CDMEIF5 3215,244248
#define DMA_HIFCR_CFEIF5 3216,244316
#define DMA_HIFCR_CTCIF4 3217,244384
#define DMA_HIFCR_CHTIF4 3218,244452
#define DMA_HIFCR_CTEIF4 3219,244520
#define DMA_HIFCR_CDMEIF4 3220,244588
#define DMA_HIFCR_CFEIF4 3221,244656
#define  EXTI_IMR_MR0 3229,245211
#define  EXTI_IMR_MR1 3230,245319
#define  EXTI_IMR_MR2 3231,245427
#define  EXTI_IMR_MR3 3232,245535
#define  EXTI_IMR_MR4 3233,245643
#define  EXTI_IMR_MR5 3234,245751
#define  EXTI_IMR_MR6 3235,245859
#define  EXTI_IMR_MR7 3236,245967
#define  EXTI_IMR_MR8 3237,246075
#define  EXTI_IMR_MR9 3238,246183
#define  EXTI_IMR_MR10 3239,246291
#define  EXTI_IMR_MR11 3240,246400
#define  EXTI_IMR_MR12 3241,246509
#define  EXTI_IMR_MR13 3242,246618
#define  EXTI_IMR_MR14 3243,246727
#define  EXTI_IMR_MR15 3244,246836
#define  EXTI_IMR_MR16 3245,246945
#define  EXTI_IMR_MR17 3246,247054
#define  EXTI_IMR_MR18 3247,247163
#define  EXTI_IMR_MR19 3248,247272
#define  EXTI_EMR_MR0 3251,247463
#define  EXTI_EMR_MR1 3252,247567
#define  EXTI_EMR_MR2 3253,247671
#define  EXTI_EMR_MR3 3254,247775
#define  EXTI_EMR_MR4 3255,247879
#define  EXTI_EMR_MR5 3256,247983
#define  EXTI_EMR_MR6 3257,248087
#define  EXTI_EMR_MR7 3258,248191
#define  EXTI_EMR_MR8 3259,248295
#define  EXTI_EMR_MR9 3260,248399
#define  EXTI_EMR_MR10 3261,248503
#define  EXTI_EMR_MR11 3262,248608
#define  EXTI_EMR_MR12 3263,248713
#define  EXTI_EMR_MR13 3264,248818
#define  EXTI_EMR_MR14 3265,248923
#define  EXTI_EMR_MR15 3266,249028
#define  EXTI_EMR_MR16 3267,249133
#define  EXTI_EMR_MR17 3268,249238
#define  EXTI_EMR_MR18 3269,249343
#define  EXTI_EMR_MR19 3270,249448
#define  EXTI_RTSR_TR0 3273,249635
#define  EXTI_RTSR_TR1 3274,249767
#define  EXTI_RTSR_TR2 3275,249899
#define  EXTI_RTSR_TR3 3276,250031
#define  EXTI_RTSR_TR4 3277,250163
#define  EXTI_RTSR_TR5 3278,250295
#define  EXTI_RTSR_TR6 3279,250427
#define  EXTI_RTSR_TR7 3280,250559
#define  EXTI_RTSR_TR8 3281,250691
#define  EXTI_RTSR_TR9 3282,250823
#define  EXTI_RTSR_TR10 3283,250955
#define  EXTI_RTSR_TR11 3284,251088
#define  EXTI_RTSR_TR12 3285,251221
#define  EXTI_RTSR_TR13 3286,251354
#define  EXTI_RTSR_TR14 3287,251487
#define  EXTI_RTSR_TR15 3288,251620
#define  EXTI_RTSR_TR16 3289,251753
#define  EXTI_RTSR_TR17 3290,251886
#define  EXTI_RTSR_TR18 3291,252019
#define  EXTI_RTSR_TR19 3292,252152
#define  EXTI_FTSR_TR0 3295,252367
#define  EXTI_FTSR_TR1 3296,252500
#define  EXTI_FTSR_TR2 3297,252633
#define  EXTI_FTSR_TR3 3298,252766
#define  EXTI_FTSR_TR4 3299,252899
#define  EXTI_FTSR_TR5 3300,253032
#define  EXTI_FTSR_TR6 3301,253165
#define  EXTI_FTSR_TR7 3302,253298
#define  EXTI_FTSR_TR8 3303,253431
#define  EXTI_FTSR_TR9 3304,253564
#define  EXTI_FTSR_TR10 3305,253697
#define  EXTI_FTSR_TR11 3306,253831
#define  EXTI_FTSR_TR12 3307,253965
#define  EXTI_FTSR_TR13 3308,254099
#define  EXTI_FTSR_TR14 3309,254233
#define  EXTI_FTSR_TR15 3310,254367
#define  EXTI_FTSR_TR16 3311,254501
#define  EXTI_FTSR_TR17 3312,254635
#define  EXTI_FTSR_TR18 3313,254769
#define  EXTI_FTSR_TR19 3314,254903
#define  EXTI_SWIER_SWIER0 3317,255119
#define  EXTI_SWIER_SWIER1 3318,255231
#define  EXTI_SWIER_SWIER2 3319,255343
#define  EXTI_SWIER_SWIER3 3320,255455
#define  EXTI_SWIER_SWIER4 3321,255567
#define  EXTI_SWIER_SWIER5 3322,255679
#define  EXTI_SWIER_SWIER6 3323,255791
#define  EXTI_SWIER_SWIER7 3324,255903
#define  EXTI_SWIER_SWIER8 3325,256015
#define  EXTI_SWIER_SWIER9 3326,256127
#define  EXTI_SWIER_SWIER10 3327,256239
#define  EXTI_SWIER_SWIER11 3328,256352
#define  EXTI_SWIER_SWIER12 3329,256465
#define  EXTI_SWIER_SWIER13 3330,256578
#define  EXTI_SWIER_SWIER14 3331,256691
#define  EXTI_SWIER_SWIER15 3332,256804
#define  EXTI_SWIER_SWIER16 3333,256917
#define  EXTI_SWIER_SWIER17 3334,257030
#define  EXTI_SWIER_SWIER18 3335,257143
#define  EXTI_SWIER_SWIER19 3336,257256
#define  EXTI_PR_PR0 3339,257451
#define  EXTI_PR_PR1 3340,257557
#define  EXTI_PR_PR2 3341,257663
#define  EXTI_PR_PR3 3342,257769
#define  EXTI_PR_PR4 3343,257875
#define  EXTI_PR_PR5 3344,257981
#define  EXTI_PR_PR6 3345,258087
#define  EXTI_PR_PR7 3346,258193
#define  EXTI_PR_PR8 3347,258299
#define  EXTI_PR_PR9 3348,258405
#define  EXTI_PR_PR10 3349,258511
#define  EXTI_PR_PR11 3350,258618
#define  EXTI_PR_PR12 3351,258725
#define  EXTI_PR_PR13 3352,258832
#define  EXTI_PR_PR14 3353,258939
#define  EXTI_PR_PR15 3354,259046
#define  EXTI_PR_PR16 3355,259153
#define  EXTI_PR_PR17 3356,259260
#define  EXTI_PR_PR18 3357,259367
#define  EXTI_PR_PR19 3358,259474
#define FLASH_ACR_LATENCY 3366,260068
#define FLASH_ACR_LATENCY_0WS 3367,260136
#define FLASH_ACR_LATENCY_1WS 3368,260204
#define FLASH_ACR_LATENCY_2WS 3369,260272
#define FLASH_ACR_LATENCY_3WS 3370,260340
#define FLASH_ACR_LATENCY_4WS 3371,260408
#define FLASH_ACR_LATENCY_5WS 3372,260476
#define FLASH_ACR_LATENCY_6WS 3373,260544
#define FLASH_ACR_LATENCY_7WS 3374,260612
#define FLASH_ACR_PRFTEN 3376,260681
#define FLASH_ACR_ICEN 3377,260749
#define FLASH_ACR_DCEN 3378,260817
#define FLASH_ACR_ICRST 3379,260885
#define FLASH_ACR_DCRST 3380,260953
#define FLASH_ACR_BYTE0_ADDRESS 3381,261021
#define FLASH_ACR_BYTE2_ADDRESS 3382,261089
#define FLASH_SR_EOP 3385,261239
#define FLASH_SR_SOP 3386,261307
#define FLASH_SR_WRPERR 3387,261375
#define FLASH_SR_PGAERR 3388,261443
#define FLASH_SR_PGPERR 3389,261511
#define FLASH_SR_PGSERR 3390,261579
#define FLASH_SR_BSY 3391,261647
#define FLASH_CR_PG 3394,261797
#define FLASH_CR_SER 3395,261865
#define FLASH_CR_MER 3396,261933
#define FLASH_CR_SNB_0 3397,262001
#define FLASH_CR_SNB_1 3398,262069
#define FLASH_CR_SNB_2 3399,262137
#define FLASH_CR_SNB_3 3400,262205
#define FLASH_CR_PSIZE_0 3401,262273
#define FLASH_CR_PSIZE_1 3402,262341
#define FLASH_CR_STRT 3403,262409
#define FLASH_CR_EOPIE 3404,262477
#define FLASH_CR_LOCK 3405,262545
#define FLASH_OPTCR_OPTLOCK 3408,262695
#define FLASH_OPTCR_OPTSTRT 3409,262763
#define FLASH_OPTCR_BOR_LEV_0 3410,262831
#define FLASH_OPTCR_BOR_LEV_1 3411,262899
#define FLASH_OPTCR_BOR_LEV 3412,262967
#define FLASH_OPTCR_WDG_SW 3413,263035
#define FLASH_OPTCR_nRST_STOP 3414,263103
#define FLASH_OPTCR_nRST_STDBY 3415,263171
#define FLASH_OPTCR_RDP_0 3416,263239
#define FLASH_OPTCR_RDP_1 3417,263307
#define FLASH_OPTCR_RDP_2 3418,263375
#define FLASH_OPTCR_RDP_3 3419,263443
#define FLASH_OPTCR_RDP_4 3420,263511
#define FLASH_OPTCR_RDP_5 3421,263579
#define FLASH_OPTCR_RDP_6 3422,263647
#define FLASH_OPTCR_RDP_7 3423,263715
#define FLASH_OPTCR_nWRP_0 3424,263783
#define FLASH_OPTCR_nWRP_1 3425,263851
#define FLASH_OPTCR_nWRP_2 3426,263919
#define FLASH_OPTCR_nWRP_3 3427,263987
#define FLASH_OPTCR_nWRP_4 3428,264055
#define FLASH_OPTCR_nWRP_5 3429,264123
#define FLASH_OPTCR_nWRP_6 3430,264191
#define FLASH_OPTCR_nWRP_7 3431,264259
#define FLASH_OPTCR_nWRP_8 3432,264327
#define FLASH_OPTCR_nWRP_9 3433,264395
#define FLASH_OPTCR_nWRP_10 3434,264463
#define FLASH_OPTCR_nWRP_11 3435,264531
#define  FSMC_BCR1_MBKEN 3443,265086
#define  FSMC_BCR1_MUXEN 3444,265191
#define  FSMC_BCR1_MTYP 3446,265311
#define  FSMC_BCR1_MTYP_0 3447,265422
#define  FSMC_BCR1_MTYP_1 3448,265510
#define  FSMC_BCR1_MWID 3450,265599
#define  FSMC_BCR1_MWID_0 3451,265720
#define  FSMC_BCR1_MWID_1 3452,265808
#define  FSMC_BCR1_FACCEN 3454,265897
#define  FSMC_BCR1_BURSTEN 3455,265999
#define  FSMC_BCR1_WAITPOL 3456,266098
#define  FSMC_BCR1_WRAPMOD 3457,266205
#define  FSMC_BCR1_WAITCFG 3458,266314
#define  FSMC_BCR1_WREN 3459,266422
#define  FSMC_BCR1_WAITEN 3460,266521
#define  FSMC_BCR1_EXTMOD 3461,266619
#define  FSMC_BCR1_ASYNCWAIT 3462,266722
#define  FSMC_BCR1_CBURSTRW 3463,266822
#define  FSMC_BCR2_MBKEN 3466,267005
#define  FSMC_BCR2_MUXEN 3467,267110
#define  FSMC_BCR2_MTYP 3469,267230
#define  FSMC_BCR2_MTYP_0 3470,267341
#define  FSMC_BCR2_MTYP_1 3471,267429
#define  FSMC_BCR2_MWID 3473,267518
#define  FSMC_BCR2_MWID_0 3474,267639
#define  FSMC_BCR2_MWID_1 3475,267727
#define  FSMC_BCR2_FACCEN 3477,267816
#define  FSMC_BCR2_BURSTEN 3478,267918
#define  FSMC_BCR2_WAITPOL 3479,268017
#define  FSMC_BCR2_WRAPMOD 3480,268124
#define  FSMC_BCR2_WAITCFG 3481,268233
#define  FSMC_BCR2_WREN 3482,268341
#define  FSMC_BCR2_WAITEN 3483,268440
#define  FSMC_BCR2_EXTMOD 3484,268538
#define  FSMC_BCR2_ASYNCWAIT 3485,268641
#define  FSMC_BCR2_CBURSTRW 3486,268741
#define  FSMC_BCR3_MBKEN 3489,268924
#define  FSMC_BCR3_MUXEN 3490,269029
#define  FSMC_BCR3_MTYP 3492,269149
#define  FSMC_BCR3_MTYP_0 3493,269260
#define  FSMC_BCR3_MTYP_1 3494,269348
#define  FSMC_BCR3_MWID 3496,269437
#define  FSMC_BCR3_MWID_0 3497,269558
#define  FSMC_BCR3_MWID_1 3498,269646
#define  FSMC_BCR3_FACCEN 3500,269735
#define  FSMC_BCR3_BURSTEN 3501,269837
#define  FSMC_BCR3_WAITPOL 3502,269936
#define  FSMC_BCR3_WRAPMOD 3503,270044
#define  FSMC_BCR3_WAITCFG 3504,270153
#define  FSMC_BCR3_WREN 3505,270261
#define  FSMC_BCR3_WAITEN 3506,270360
#define  FSMC_BCR3_EXTMOD 3507,270458
#define  FSMC_BCR3_ASYNCWAIT 3508,270561
#define  FSMC_BCR3_CBURSTRW 3509,270661
#define  FSMC_BCR4_MBKEN 3512,270844
#define  FSMC_BCR4_MUXEN 3513,270949
#define  FSMC_BCR4_MTYP 3515,271069
#define  FSMC_BCR4_MTYP_0 3516,271180
#define  FSMC_BCR4_MTYP_1 3517,271268
#define  FSMC_BCR4_MWID 3519,271357
#define  FSMC_BCR4_MWID_0 3520,271478
#define  FSMC_BCR4_MWID_1 3521,271566
#define  FSMC_BCR4_FACCEN 3523,271655
#define  FSMC_BCR4_BURSTEN 3524,271757
#define  FSMC_BCR4_WAITPOL 3525,271856
#define  FSMC_BCR4_WRAPMOD 3526,271963
#define  FSMC_BCR4_WAITCFG 3527,272072
#define  FSMC_BCR4_WREN 3528,272180
#define  FSMC_BCR4_WAITEN 3529,272279
#define  FSMC_BCR4_EXTMOD 3530,272377
#define  FSMC_BCR4_ASYNCWAIT 3531,272480
#define  FSMC_BCR4_CBURSTRW 3532,272580
#define  FSMC_BTR1_ADDSET 3535,272762
#define  FSMC_BTR1_ADDSET_0 3536,272892
#define  FSMC_BTR1_ADDSET_1 3537,272980
#define  FSMC_BTR1_ADDSET_2 3538,273068
#define  FSMC_BTR1_ADDSET_3 3539,273156
#define  FSMC_BTR1_ADDHLD 3541,273245
#define  FSMC_BTR1_ADDHLD_0 3542,273374
#define  FSMC_BTR1_ADDHLD_1 3543,273462
#define  FSMC_BTR1_ADDHLD_2 3544,273550
#define  FSMC_BTR1_ADDHLD_3 3545,273638
#define  FSMC_BTR1_DATAST 3547,273727
#define  FSMC_BTR1_DATAST_0 3548,273849
#define  FSMC_BTR1_DATAST_1 3549,273937
#define  FSMC_BTR1_DATAST_2 3550,274025
#define  FSMC_BTR1_DATAST_3 3551,274113
#define  FSMC_BTR1_BUSTURN 3553,274202
#define  FSMC_BTR1_BUSTURN_0 3554,274334
#define  FSMC_BTR1_BUSTURN_1 3555,274422
#define  FSMC_BTR1_BUSTURN_2 3556,274510
#define  FSMC_BTR1_BUSTURN_3 3557,274598
#define  FSMC_BTR1_CLKDIV 3559,274687
#define  FSMC_BTR1_CLKDIV_0 3560,274807
#define  FSMC_BTR1_CLKDIV_1 3561,274895
#define  FSMC_BTR1_CLKDIV_2 3562,274983
#define  FSMC_BTR1_CLKDIV_3 3563,275071
#define  FSMC_BTR1_DATLAT 3565,275160
#define  FSMC_BTR1_DATLAT_0 3566,275273
#define  FSMC_BTR1_DATLAT_1 3567,275361
#define  FSMC_BTR1_DATLAT_2 3568,275449
#define  FSMC_BTR1_DATLAT_3 3569,275537
#define  FSMC_BTR1_ACCMOD 3571,275626
#define  FSMC_BTR1_ACCMOD_0 3572,275739
#define  FSMC_BTR1_ACCMOD_1 3573,275827
#define  FSMC_BTR2_ADDSET 3576,275997
#define  FSMC_BTR2_ADDSET_0 3577,276127
#define  FSMC_BTR2_ADDSET_1 3578,276215
#define  FSMC_BTR2_ADDSET_2 3579,276303
#define  FSMC_BTR2_ADDSET_3 3580,276391
#define  FSMC_BTR2_ADDHLD 3582,276480
#define  FSMC_BTR2_ADDHLD_0 3583,276609
#define  FSMC_BTR2_ADDHLD_1 3584,276697
#define  FSMC_BTR2_ADDHLD_2 3585,276785
#define  FSMC_BTR2_ADDHLD_3 3586,276873
#define  FSMC_BTR2_DATAST 3588,276962
#define  FSMC_BTR2_DATAST_0 3589,277084
#define  FSMC_BTR2_DATAST_1 3590,277172
#define  FSMC_BTR2_DATAST_2 3591,277260
#define  FSMC_BTR2_DATAST_3 3592,277348
#define  FSMC_BTR2_BUSTURN 3594,277437
#define  FSMC_BTR2_BUSTURN_0 3595,277569
#define  FSMC_BTR2_BUSTURN_1 3596,277657
#define  FSMC_BTR2_BUSTURN_2 3597,277745
#define  FSMC_BTR2_BUSTURN_3 3598,277833
#define  FSMC_BTR2_CLKDIV 3600,277922
#define  FSMC_BTR2_CLKDIV_0 3601,278042
#define  FSMC_BTR2_CLKDIV_1 3602,278130
#define  FSMC_BTR2_CLKDIV_2 3603,278218
#define  FSMC_BTR2_CLKDIV_3 3604,278306
#define  FSMC_BTR2_DATLAT 3606,278395
#define  FSMC_BTR2_DATLAT_0 3607,278508
#define  FSMC_BTR2_DATLAT_1 3608,278596
#define  FSMC_BTR2_DATLAT_2 3609,278684
#define  FSMC_BTR2_DATLAT_3 3610,278772
#define  FSMC_BTR2_ACCMOD 3612,278861
#define  FSMC_BTR2_ACCMOD_0 3613,278974
#define  FSMC_BTR2_ACCMOD_1 3614,279062
#define  FSMC_BTR3_ADDSET 3617,279233
#define  FSMC_BTR3_ADDSET_0 3618,279363
#define  FSMC_BTR3_ADDSET_1 3619,279451
#define  FSMC_BTR3_ADDSET_2 3620,279539
#define  FSMC_BTR3_ADDSET_3 3621,279627
#define  FSMC_BTR3_ADDHLD 3623,279716
#define  FSMC_BTR3_ADDHLD_0 3624,279845
#define  FSMC_BTR3_ADDHLD_1 3625,279933
#define  FSMC_BTR3_ADDHLD_2 3626,280021
#define  FSMC_BTR3_ADDHLD_3 3627,280109
#define  FSMC_BTR3_DATAST 3629,280198
#define  FSMC_BTR3_DATAST_0 3630,280320
#define  FSMC_BTR3_DATAST_1 3631,280408
#define  FSMC_BTR3_DATAST_2 3632,280496
#define  FSMC_BTR3_DATAST_3 3633,280584
#define  FSMC_BTR3_BUSTURN 3635,280673
#define  FSMC_BTR3_BUSTURN_0 3636,280805
#define  FSMC_BTR3_BUSTURN_1 3637,280893
#define  FSMC_BTR3_BUSTURN_2 3638,280981
#define  FSMC_BTR3_BUSTURN_3 3639,281069
#define  FSMC_BTR3_CLKDIV 3641,281158
#define  FSMC_BTR3_CLKDIV_0 3642,281278
#define  FSMC_BTR3_CLKDIV_1 3643,281366
#define  FSMC_BTR3_CLKDIV_2 3644,281454
#define  FSMC_BTR3_CLKDIV_3 3645,281542
#define  FSMC_BTR3_DATLAT 3647,281631
#define  FSMC_BTR3_DATLAT_0 3648,281744
#define  FSMC_BTR3_DATLAT_1 3649,281832
#define  FSMC_BTR3_DATLAT_2 3650,281920
#define  FSMC_BTR3_DATLAT_3 3651,282008
#define  FSMC_BTR3_ACCMOD 3653,282097
#define  FSMC_BTR3_ACCMOD_0 3654,282210
#define  FSMC_BTR3_ACCMOD_1 3655,282298
#define  FSMC_BTR4_ADDSET 3658,282468
#define  FSMC_BTR4_ADDSET_0 3659,282598
#define  FSMC_BTR4_ADDSET_1 3660,282686
#define  FSMC_BTR4_ADDSET_2 3661,282774
#define  FSMC_BTR4_ADDSET_3 3662,282862
#define  FSMC_BTR4_ADDHLD 3664,282951
#define  FSMC_BTR4_ADDHLD_0 3665,283080
#define  FSMC_BTR4_ADDHLD_1 3666,283168
#define  FSMC_BTR4_ADDHLD_2 3667,283256
#define  FSMC_BTR4_ADDHLD_3 3668,283344
#define  FSMC_BTR4_DATAST 3670,283433
#define  FSMC_BTR4_DATAST_0 3671,283555
#define  FSMC_BTR4_DATAST_1 3672,283643
#define  FSMC_BTR4_DATAST_2 3673,283731
#define  FSMC_BTR4_DATAST_3 3674,283819
#define  FSMC_BTR4_BUSTURN 3676,283908
#define  FSMC_BTR4_BUSTURN_0 3677,284040
#define  FSMC_BTR4_BUSTURN_1 3678,284128
#define  FSMC_BTR4_BUSTURN_2 3679,284216
#define  FSMC_BTR4_BUSTURN_3 3680,284304
#define  FSMC_BTR4_CLKDIV 3682,284393
#define  FSMC_BTR4_CLKDIV_0 3683,284513
#define  FSMC_BTR4_CLKDIV_1 3684,284601
#define  FSMC_BTR4_CLKDIV_2 3685,284689
#define  FSMC_BTR4_CLKDIV_3 3686,284777
#define  FSMC_BTR4_DATLAT 3688,284866
#define  FSMC_BTR4_DATLAT_0 3689,284979
#define  FSMC_BTR4_DATLAT_1 3690,285067
#define  FSMC_BTR4_DATLAT_2 3691,285155
#define  FSMC_BTR4_DATLAT_3 3692,285243
#define  FSMC_BTR4_ACCMOD 3694,285332
#define  FSMC_BTR4_ACCMOD_0 3695,285445
#define  FSMC_BTR4_ACCMOD_1 3696,285533
#define  FSMC_BWTR1_ADDSET 3699,285703
#define  FSMC_BWTR1_ADDSET_0 3700,285833
#define  FSMC_BWTR1_ADDSET_1 3701,285921
#define  FSMC_BWTR1_ADDSET_2 3702,286009
#define  FSMC_BWTR1_ADDSET_3 3703,286097
#define  FSMC_BWTR1_ADDHLD 3705,286186
#define  FSMC_BWTR1_ADDHLD_0 3706,286315
#define  FSMC_BWTR1_ADDHLD_1 3707,286403
#define  FSMC_BWTR1_ADDHLD_2 3708,286491
#define  FSMC_BWTR1_ADDHLD_3 3709,286579
#define  FSMC_BWTR1_DATAST 3711,286668
#define  FSMC_BWTR1_DATAST_0 3712,286790
#define  FSMC_BWTR1_DATAST_1 3713,286878
#define  FSMC_BWTR1_DATAST_2 3714,286966
#define  FSMC_BWTR1_DATAST_3 3715,287054
#define  FSMC_BWTR1_CLKDIV 3717,287143
#define  FSMC_BWTR1_CLKDIV_0 3718,287263
#define  FSMC_BWTR1_CLKDIV_1 3719,287351
#define  FSMC_BWTR1_CLKDIV_2 3720,287439
#define  FSMC_BWTR1_CLKDIV_3 3721,287527
#define  FSMC_BWTR1_DATLAT 3723,287616
#define  FSMC_BWTR1_DATLAT_0 3724,287729
#define  FSMC_BWTR1_DATLAT_1 3725,287817
#define  FSMC_BWTR1_DATLAT_2 3726,287905
#define  FSMC_BWTR1_DATLAT_3 3727,287993
#define  FSMC_BWTR1_ACCMOD 3729,288082
#define  FSMC_BWTR1_ACCMOD_0 3730,288195
#define  FSMC_BWTR1_ACCMOD_1 3731,288283
#define  FSMC_BWTR2_ADDSET 3734,288453
#define  FSMC_BWTR2_ADDSET_0 3735,288583
#define  FSMC_BWTR2_ADDSET_1 3736,288671
#define  FSMC_BWTR2_ADDSET_2 3737,288759
#define  FSMC_BWTR2_ADDSET_3 3738,288847
#define  FSMC_BWTR2_ADDHLD 3740,288936
#define  FSMC_BWTR2_ADDHLD_0 3741,289065
#define  FSMC_BWTR2_ADDHLD_1 3742,289153
#define  FSMC_BWTR2_ADDHLD_2 3743,289241
#define  FSMC_BWTR2_ADDHLD_3 3744,289329
#define  FSMC_BWTR2_DATAST 3746,289418
#define  FSMC_BWTR2_DATAST_0 3747,289540
#define  FSMC_BWTR2_DATAST_1 3748,289628
#define  FSMC_BWTR2_DATAST_2 3749,289716
#define  FSMC_BWTR2_DATAST_3 3750,289804
#define  FSMC_BWTR2_CLKDIV 3752,289893
#define  FSMC_BWTR2_CLKDIV_0 3753,290013
#define  FSMC_BWTR2_CLKDIV_1 3754,290101
#define  FSMC_BWTR2_CLKDIV_2 3755,290188
#define  FSMC_BWTR2_CLKDIV_3 3756,290276
#define  FSMC_BWTR2_DATLAT 3758,290365
#define  FSMC_BWTR2_DATLAT_0 3759,290478
#define  FSMC_BWTR2_DATLAT_1 3760,290566
#define  FSMC_BWTR2_DATLAT_2 3761,290654
#define  FSMC_BWTR2_DATLAT_3 3762,290742
#define  FSMC_BWTR2_ACCMOD 3764,290831
#define  FSMC_BWTR2_ACCMOD_0 3765,290944
#define  FSMC_BWTR2_ACCMOD_1 3766,291032
#define  FSMC_BWTR3_ADDSET 3769,291202
#define  FSMC_BWTR3_ADDSET_0 3770,291332
#define  FSMC_BWTR3_ADDSET_1 3771,291420
#define  FSMC_BWTR3_ADDSET_2 3772,291508
#define  FSMC_BWTR3_ADDSET_3 3773,291596
#define  FSMC_BWTR3_ADDHLD 3775,291685
#define  FSMC_BWTR3_ADDHLD_0 3776,291814
#define  FSMC_BWTR3_ADDHLD_1 3777,291902
#define  FSMC_BWTR3_ADDHLD_2 3778,291990
#define  FSMC_BWTR3_ADDHLD_3 3779,292078
#define  FSMC_BWTR3_DATAST 3781,292167
#define  FSMC_BWTR3_DATAST_0 3782,292289
#define  FSMC_BWTR3_DATAST_1 3783,292377
#define  FSMC_BWTR3_DATAST_2 3784,292465
#define  FSMC_BWTR3_DATAST_3 3785,292553
#define  FSMC_BWTR3_CLKDIV 3787,292642
#define  FSMC_BWTR3_CLKDIV_0 3788,292762
#define  FSMC_BWTR3_CLKDIV_1 3789,292850
#define  FSMC_BWTR3_CLKDIV_2 3790,292938
#define  FSMC_BWTR3_CLKDIV_3 3791,293026
#define  FSMC_BWTR3_DATLAT 3793,293115
#define  FSMC_BWTR3_DATLAT_0 3794,293228
#define  FSMC_BWTR3_DATLAT_1 3795,293316
#define  FSMC_BWTR3_DATLAT_2 3796,293404
#define  FSMC_BWTR3_DATLAT_3 3797,293492
#define  FSMC_BWTR3_ACCMOD 3799,293581
#define  FSMC_BWTR3_ACCMOD_0 3800,293694
#define  FSMC_BWTR3_ACCMOD_1 3801,293782
#define  FSMC_BWTR4_ADDSET 3804,293952
#define  FSMC_BWTR4_ADDSET_0 3805,294082
#define  FSMC_BWTR4_ADDSET_1 3806,294170
#define  FSMC_BWTR4_ADDSET_2 3807,294258
#define  FSMC_BWTR4_ADDSET_3 3808,294346
#define  FSMC_BWTR4_ADDHLD 3810,294435
#define  FSMC_BWTR4_ADDHLD_0 3811,294564
#define  FSMC_BWTR4_ADDHLD_1 3812,294652
#define  FSMC_BWTR4_ADDHLD_2 3813,294740
#define  FSMC_BWTR4_ADDHLD_3 3814,294828
#define  FSMC_BWTR4_DATAST 3816,294917
#define  FSMC_BWTR4_DATAST_0 3817,295039
#define  FSMC_BWTR4_DATAST_1 3818,295127
#define  FSMC_BWTR4_DATAST_2 3819,295215
#define  FSMC_BWTR4_DATAST_3 3820,295303
#define  FSMC_BWTR4_CLKDIV 3822,295392
#define  FSMC_BWTR4_CLKDIV_0 3823,295512
#define  FSMC_BWTR4_CLKDIV_1 3824,295600
#define  FSMC_BWTR4_CLKDIV_2 3825,295688
#define  FSMC_BWTR4_CLKDIV_3 3826,295776
#define  FSMC_BWTR4_DATLAT 3828,295865
#define  FSMC_BWTR4_DATLAT_0 3829,295978
#define  FSMC_BWTR4_DATLAT_1 3830,296066
#define  FSMC_BWTR4_DATLAT_2 3831,296154
#define  FSMC_BWTR4_DATLAT_3 3832,296242
#define  FSMC_BWTR4_ACCMOD 3834,296331
#define  FSMC_BWTR4_ACCMOD_0 3835,296444
#define  FSMC_BWTR4_ACCMOD_1 3836,296532
#define  FSMC_PCR2_PWAITEN 3839,296702
#define  FSMC_PCR2_PBKEN 3840,296808
#define  FSMC_PCR2_PTYP 3841,296932
#define  FSMC_PCR2_PWID 3843,297027
#define  FSMC_PCR2_PWID_0 3844,297151
#define  FSMC_PCR2_PWID_1 3845,297239
#define  FSMC_PCR2_ECCEN 3847,297328
#define  FSMC_PCR2_TCLR 3849,297444
#define  FSMC_PCR2_TCLR_0 3850,297559
#define  FSMC_PCR2_TCLR_1 3851,297647
#define  FSMC_PCR2_TCLR_2 3852,297735
#define  FSMC_PCR2_TCLR_3 3853,297823
#define  FSMC_PCR2_TAR 3855,297912
#define  FSMC_PCR2_TAR_0 3856,298026
#define  FSMC_PCR2_TAR_1 3857,298114
#define  FSMC_PCR2_TAR_2 3858,298202
#define  FSMC_PCR2_TAR_3 3859,298290
#define  FSMC_PCR2_ECCPS 3861,298379
#define  FSMC_PCR2_ECCPS_0 3862,298493
#define  FSMC_PCR2_ECCPS_1 3863,298581
#define  FSMC_PCR2_ECCPS_2 3864,298669
#define  FSMC_PCR3_PWAITEN 3867,298839
#define  FSMC_PCR3_PBKEN 3868,298945
#define  FSMC_PCR3_PTYP 3869,299069
#define  FSMC_PCR3_PWID 3871,299164
#define  FSMC_PCR3_PWID_0 3872,299288
#define  FSMC_PCR3_PWID_1 3873,299376
#define  FSMC_PCR3_ECCEN 3875,299465
#define  FSMC_PCR3_TCLR 3877,299581
#define  FSMC_PCR3_TCLR_0 3878,299696
#define  FSMC_PCR3_TCLR_1 3879,299784
#define  FSMC_PCR3_TCLR_2 3880,299872
#define  FSMC_PCR3_TCLR_3 3881,299960
#define  FSMC_PCR3_TAR 3883,300049
#define  FSMC_PCR3_TAR_0 3884,300163
#define  FSMC_PCR3_TAR_1 3885,300251
#define  FSMC_PCR3_TAR_2 3886,300339
#define  FSMC_PCR3_TAR_3 3887,300427
#define  FSMC_PCR3_ECCPS 3889,300516
#define  FSMC_PCR3_ECCPS_0 3890,300630
#define  FSMC_PCR3_ECCPS_1 3891,300718
#define  FSMC_PCR3_ECCPS_2 3892,300806
#define  FSMC_PCR4_PWAITEN 3895,300976
#define  FSMC_PCR4_PBKEN 3896,301082
#define  FSMC_PCR4_PTYP 3897,301206
#define  FSMC_PCR4_PWID 3899,301301
#define  FSMC_PCR4_PWID_0 3900,301425
#define  FSMC_PCR4_PWID_1 3901,301513
#define  FSMC_PCR4_ECCEN 3903,301602
#define  FSMC_PCR4_TCLR 3905,301718
#define  FSMC_PCR4_TCLR_0 3906,301833
#define  FSMC_PCR4_TCLR_1 3907,301921
#define  FSMC_PCR4_TCLR_2 3908,302009
#define  FSMC_PCR4_TCLR_3 3909,302097
#define  FSMC_PCR4_TAR 3911,302186
#define  FSMC_PCR4_TAR_0 3912,302300
#define  FSMC_PCR4_TAR_1 3913,302388
#define  FSMC_PCR4_TAR_2 3914,302476
#define  FSMC_PCR4_TAR_3 3915,302564
#define  FSMC_PCR4_ECCPS 3917,302653
#define  FSMC_PCR4_ECCPS_0 3918,302767
#define  FSMC_PCR4_ECCPS_1 3919,302855
#define  FSMC_PCR4_ECCPS_2 3920,302943
#define  FSMC_SR2_IRS 3923,303113
#define  FSMC_SR2_ILS 3924,303224
#define  FSMC_SR2_IFS 3925,303329
#define  FSMC_SR2_IREN 3926,303441
#define  FSMC_SR2_ILEN 3927,303566
#define  FSMC_SR2_IFEN 3928,303685
#define  FSMC_SR2_FEMPT 3929,303811
#define  FSMC_SR3_IRS 3932,303986
#define  FSMC_SR3_ILS 3933,304097
#define  FSMC_SR3_IFS 3934,304202
#define  FSMC_SR3_IREN 3935,304314
#define  FSMC_SR3_ILEN 3936,304439
#define  FSMC_SR3_IFEN 3937,304558
#define  FSMC_SR3_FEMPT 3938,304684
#define  FSMC_SR4_IRS 3941,304859
#define  FSMC_SR4_ILS 3942,304970
#define  FSMC_SR4_IFS 3943,305075
#define  FSMC_SR4_IREN 3944,305187
#define  FSMC_SR4_ILEN 3945,305312
#define  FSMC_SR4_IFEN 3946,305431
#define  FSMC_SR4_FEMPT 3947,305557
#define  FSMC_PMEM2_MEMSET2 3950,305732
#define  FSMC_PMEM2_MEMSET2_0 3951,305861
#define  FSMC_PMEM2_MEMSET2_1 3952,305949
#define  FSMC_PMEM2_MEMSET2_2 3953,306037
#define  FSMC_PMEM2_MEMSET2_3 3954,306125
#define  FSMC_PMEM2_MEMSET2_4 3955,306213
#define  FSMC_PMEM2_MEMSET2_5 3956,306301
#define  FSMC_PMEM2_MEMSET2_6 3957,306389
#define  FSMC_PMEM2_MEMSET2_7 3958,306477
#define  FSMC_PMEM2_MEMWAIT2 3960,306566
#define  FSMC_PMEM2_MEMWAIT2_0 3961,306695
#define  FSMC_PMEM2_MEMWAIT2_1 3962,306783
#define  FSMC_PMEM2_MEMWAIT2_2 3963,306871
#define  FSMC_PMEM2_MEMWAIT2_3 3964,306959
#define  FSMC_PMEM2_MEMWAIT2_4 3965,307047
#define  FSMC_PMEM2_MEMWAIT2_5 3966,307135
#define  FSMC_PMEM2_MEMWAIT2_6 3967,307223
#define  FSMC_PMEM2_MEMWAIT2_7 3968,307311
#define  FSMC_PMEM2_MEMHOLD2 3970,307400
#define  FSMC_PMEM2_MEMHOLD2_0 3971,307529
#define  FSMC_PMEM2_MEMHOLD2_1 3972,307617
#define  FSMC_PMEM2_MEMHOLD2_2 3973,307705
#define  FSMC_PMEM2_MEMHOLD2_3 3974,307793
#define  FSMC_PMEM2_MEMHOLD2_4 3975,307881
#define  FSMC_PMEM2_MEMHOLD2_5 3976,307969
#define  FSMC_PMEM2_MEMHOLD2_6 3977,308057
#define  FSMC_PMEM2_MEMHOLD2_7 3978,308145
#define  FSMC_PMEM2_MEMHIZ2 3980,308234
#define  FSMC_PMEM2_MEMHIZ2_0 3981,308369
#define  FSMC_PMEM2_MEMHIZ2_1 3982,308457
#define  FSMC_PMEM2_MEMHIZ2_2 3983,308545
#define  FSMC_PMEM2_MEMHIZ2_3 3984,308633
#define  FSMC_PMEM2_MEMHIZ2_4 3985,308721
#define  FSMC_PMEM2_MEMHIZ2_5 3986,308809
#define  FSMC_PMEM2_MEMHIZ2_6 3987,308897
#define  FSMC_PMEM2_MEMHIZ2_7 3988,308985
#define  FSMC_PMEM3_MEMSET3 3991,309155
#define  FSMC_PMEM3_MEMSET3_0 3992,309284
#define  FSMC_PMEM3_MEMSET3_1 3993,309372
#define  FSMC_PMEM3_MEMSET3_2 3994,309460
#define  FSMC_PMEM3_MEMSET3_3 3995,309548
#define  FSMC_PMEM3_MEMSET3_4 3996,309636
#define  FSMC_PMEM3_MEMSET3_5 3997,309724
#define  FSMC_PMEM3_MEMSET3_6 3998,309812
#define  FSMC_PMEM3_MEMSET3_7 3999,309900
#define  FSMC_PMEM3_MEMWAIT3 4001,309989
#define  FSMC_PMEM3_MEMWAIT3_0 4002,310118
#define  FSMC_PMEM3_MEMWAIT3_1 4003,310206
#define  FSMC_PMEM3_MEMWAIT3_2 4004,310294
#define  FSMC_PMEM3_MEMWAIT3_3 4005,310382
#define  FSMC_PMEM3_MEMWAIT3_4 4006,310470
#define  FSMC_PMEM3_MEMWAIT3_5 4007,310558
#define  FSMC_PMEM3_MEMWAIT3_6 4008,310646
#define  FSMC_PMEM3_MEMWAIT3_7 4009,310734
#define  FSMC_PMEM3_MEMHOLD3 4011,310823
#define  FSMC_PMEM3_MEMHOLD3_0 4012,310952
#define  FSMC_PMEM3_MEMHOLD3_1 4013,311040
#define  FSMC_PMEM3_MEMHOLD3_2 4014,311128
#define  FSMC_PMEM3_MEMHOLD3_3 4015,311216
#define  FSMC_PMEM3_MEMHOLD3_4 4016,311304
#define  FSMC_PMEM3_MEMHOLD3_5 4017,311392
#define  FSMC_PMEM3_MEMHOLD3_6 4018,311480
#define  FSMC_PMEM3_MEMHOLD3_7 4019,311568
#define  FSMC_PMEM3_MEMHIZ3 4021,311657
#define  FSMC_PMEM3_MEMHIZ3_0 4022,311792
#define  FSMC_PMEM3_MEMHIZ3_1 4023,311880
#define  FSMC_PMEM3_MEMHIZ3_2 4024,311968
#define  FSMC_PMEM3_MEMHIZ3_3 4025,312056
#define  FSMC_PMEM3_MEMHIZ3_4 4026,312144
#define  FSMC_PMEM3_MEMHIZ3_5 4027,312232
#define  FSMC_PMEM3_MEMHIZ3_6 4028,312320
#define  FSMC_PMEM3_MEMHIZ3_7 4029,312408
#define  FSMC_PMEM4_MEMSET4 4032,312578
#define  FSMC_PMEM4_MEMSET4_0 4033,312707
#define  FSMC_PMEM4_MEMSET4_1 4034,312795
#define  FSMC_PMEM4_MEMSET4_2 4035,312883
#define  FSMC_PMEM4_MEMSET4_3 4036,312971
#define  FSMC_PMEM4_MEMSET4_4 4037,313059
#define  FSMC_PMEM4_MEMSET4_5 4038,313147
#define  FSMC_PMEM4_MEMSET4_6 4039,313235
#define  FSMC_PMEM4_MEMSET4_7 4040,313323
#define  FSMC_PMEM4_MEMWAIT4 4042,313412
#define  FSMC_PMEM4_MEMWAIT4_0 4043,313541
#define  FSMC_PMEM4_MEMWAIT4_1 4044,313629
#define  FSMC_PMEM4_MEMWAIT4_2 4045,313717
#define  FSMC_PMEM4_MEMWAIT4_3 4046,313805
#define  FSMC_PMEM4_MEMWAIT4_4 4047,313893
#define  FSMC_PMEM4_MEMWAIT4_5 4048,313981
#define  FSMC_PMEM4_MEMWAIT4_6 4049,314069
#define  FSMC_PMEM4_MEMWAIT4_7 4050,314157
#define  FSMC_PMEM4_MEMHOLD4 4052,314246
#define  FSMC_PMEM4_MEMHOLD4_0 4053,314375
#define  FSMC_PMEM4_MEMHOLD4_1 4054,314463
#define  FSMC_PMEM4_MEMHOLD4_2 4055,314551
#define  FSMC_PMEM4_MEMHOLD4_3 4056,314639
#define  FSMC_PMEM4_MEMHOLD4_4 4057,314727
#define  FSMC_PMEM4_MEMHOLD4_5 4058,314815
#define  FSMC_PMEM4_MEMHOLD4_6 4059,314903
#define  FSMC_PMEM4_MEMHOLD4_7 4060,314991
#define  FSMC_PMEM4_MEMHIZ4 4062,315080
#define  FSMC_PMEM4_MEMHIZ4_0 4063,315215
#define  FSMC_PMEM4_MEMHIZ4_1 4064,315303
#define  FSMC_PMEM4_MEMHIZ4_2 4065,315391
#define  FSMC_PMEM4_MEMHIZ4_3 4066,315479
#define  FSMC_PMEM4_MEMHIZ4_4 4067,315567
#define  FSMC_PMEM4_MEMHIZ4_5 4068,315655
#define  FSMC_PMEM4_MEMHIZ4_6 4069,315743
#define  FSMC_PMEM4_MEMHIZ4_7 4070,315831
#define  FSMC_PATT2_ATTSET2 4073,316001
#define  FSMC_PATT2_ATTSET2_0 4074,316133
#define  FSMC_PATT2_ATTSET2_1 4075,316221
#define  FSMC_PATT2_ATTSET2_2 4076,316309
#define  FSMC_PATT2_ATTSET2_3 4077,316397
#define  FSMC_PATT2_ATTSET2_4 4078,316485
#define  FSMC_PATT2_ATTSET2_5 4079,316573
#define  FSMC_PATT2_ATTSET2_6 4080,316661
#define  FSMC_PATT2_ATTSET2_7 4081,316749
#define  FSMC_PATT2_ATTWAIT2 4083,316838
#define  FSMC_PATT2_ATTWAIT2_0 4084,316970
#define  FSMC_PATT2_ATTWAIT2_1 4085,317058
#define  FSMC_PATT2_ATTWAIT2_2 4086,317146
#define  FSMC_PATT2_ATTWAIT2_3 4087,317234
#define  FSMC_PATT2_ATTWAIT2_4 4088,317322
#define  FSMC_PATT2_ATTWAIT2_5 4089,317410
#define  FSMC_PATT2_ATTWAIT2_6 4090,317498
#define  FSMC_PATT2_ATTWAIT2_7 4091,317586
#define  FSMC_PATT2_ATTHOLD2 4093,317675
#define  FSMC_PATT2_ATTHOLD2_0 4094,317807
#define  FSMC_PATT2_ATTHOLD2_1 4095,317895
#define  FSMC_PATT2_ATTHOLD2_2 4096,317983
#define  FSMC_PATT2_ATTHOLD2_3 4097,318071
#define  FSMC_PATT2_ATTHOLD2_4 4098,318159
#define  FSMC_PATT2_ATTHOLD2_5 4099,318247
#define  FSMC_PATT2_ATTHOLD2_6 4100,318335
#define  FSMC_PATT2_ATTHOLD2_7 4101,318423
#define  FSMC_PATT2_ATTHIZ2 4103,318512
#define  FSMC_PATT2_ATTHIZ2_0 4104,318650
#define  FSMC_PATT2_ATTHIZ2_1 4105,318738
#define  FSMC_PATT2_ATTHIZ2_2 4106,318826
#define  FSMC_PATT2_ATTHIZ2_3 4107,318914
#define  FSMC_PATT2_ATTHIZ2_4 4108,319002
#define  FSMC_PATT2_ATTHIZ2_5 4109,319090
#define  FSMC_PATT2_ATTHIZ2_6 4110,319178
#define  FSMC_PATT2_ATTHIZ2_7 4111,319266
#define  FSMC_PATT3_ATTSET3 4114,319436
#define  FSMC_PATT3_ATTSET3_0 4115,319568
#define  FSMC_PATT3_ATTSET3_1 4116,319656
#define  FSMC_PATT3_ATTSET3_2 4117,319744
#define  FSMC_PATT3_ATTSET3_3 4118,319832
#define  FSMC_PATT3_ATTSET3_4 4119,319920
#define  FSMC_PATT3_ATTSET3_5 4120,320008
#define  FSMC_PATT3_ATTSET3_6 4121,320096
#define  FSMC_PATT3_ATTSET3_7 4122,320184
#define  FSMC_PATT3_ATTWAIT3 4124,320273
#define  FSMC_PATT3_ATTWAIT3_0 4125,320405
#define  FSMC_PATT3_ATTWAIT3_1 4126,320493
#define  FSMC_PATT3_ATTWAIT3_2 4127,320581
#define  FSMC_PATT3_ATTWAIT3_3 4128,320669
#define  FSMC_PATT3_ATTWAIT3_4 4129,320757
#define  FSMC_PATT3_ATTWAIT3_5 4130,320845
#define  FSMC_PATT3_ATTWAIT3_6 4131,320933
#define  FSMC_PATT3_ATTWAIT3_7 4132,321021
#define  FSMC_PATT3_ATTHOLD3 4134,321110
#define  FSMC_PATT3_ATTHOLD3_0 4135,321242
#define  FSMC_PATT3_ATTHOLD3_1 4136,321330
#define  FSMC_PATT3_ATTHOLD3_2 4137,321418
#define  FSMC_PATT3_ATTHOLD3_3 4138,321506
#define  FSMC_PATT3_ATTHOLD3_4 4139,321594
#define  FSMC_PATT3_ATTHOLD3_5 4140,321682
#define  FSMC_PATT3_ATTHOLD3_6 4141,321770
#define  FSMC_PATT3_ATTHOLD3_7 4142,321858
#define  FSMC_PATT3_ATTHIZ3 4144,321947
#define  FSMC_PATT3_ATTHIZ3_0 4145,322085
#define  FSMC_PATT3_ATTHIZ3_1 4146,322173
#define  FSMC_PATT3_ATTHIZ3_2 4147,322261
#define  FSMC_PATT3_ATTHIZ3_3 4148,322349
#define  FSMC_PATT3_ATTHIZ3_4 4149,322437
#define  FSMC_PATT3_ATTHIZ3_5 4150,322525
#define  FSMC_PATT3_ATTHIZ3_6 4151,322613
#define  FSMC_PATT3_ATTHIZ3_7 4152,322701
#define  FSMC_PATT4_ATTSET4 4155,322871
#define  FSMC_PATT4_ATTSET4_0 4156,323003
#define  FSMC_PATT4_ATTSET4_1 4157,323091
#define  FSMC_PATT4_ATTSET4_2 4158,323179
#define  FSMC_PATT4_ATTSET4_3 4159,323267
#define  FSMC_PATT4_ATTSET4_4 4160,323355
#define  FSMC_PATT4_ATTSET4_5 4161,323443
#define  FSMC_PATT4_ATTSET4_6 4162,323531
#define  FSMC_PATT4_ATTSET4_7 4163,323619
#define  FSMC_PATT4_ATTWAIT4 4165,323708
#define  FSMC_PATT4_ATTWAIT4_0 4166,323840
#define  FSMC_PATT4_ATTWAIT4_1 4167,323928
#define  FSMC_PATT4_ATTWAIT4_2 4168,324016
#define  FSMC_PATT4_ATTWAIT4_3 4169,324104
#define  FSMC_PATT4_ATTWAIT4_4 4170,324192
#define  FSMC_PATT4_ATTWAIT4_5 4171,324280
#define  FSMC_PATT4_ATTWAIT4_6 4172,324368
#define  FSMC_PATT4_ATTWAIT4_7 4173,324456
#define  FSMC_PATT4_ATTHOLD4 4175,324545
#define  FSMC_PATT4_ATTHOLD4_0 4176,324677
#define  FSMC_PATT4_ATTHOLD4_1 4177,324765
#define  FSMC_PATT4_ATTHOLD4_2 4178,324853
#define  FSMC_PATT4_ATTHOLD4_3 4179,324941
#define  FSMC_PATT4_ATTHOLD4_4 4180,325029
#define  FSMC_PATT4_ATTHOLD4_5 4181,325117
#define  FSMC_PATT4_ATTHOLD4_6 4182,325205
#define  FSMC_PATT4_ATTHOLD4_7 4183,325293
#define  FSMC_PATT4_ATTHIZ4 4185,325382
#define  FSMC_PATT4_ATTHIZ4_0 4186,325520
#define  FSMC_PATT4_ATTHIZ4_1 4187,325608
#define  FSMC_PATT4_ATTHIZ4_2 4188,325696
#define  FSMC_PATT4_ATTHIZ4_3 4189,325784
#define  FSMC_PATT4_ATTHIZ4_4 4190,325872
#define  FSMC_PATT4_ATTHIZ4_5 4191,325960
#define  FSMC_PATT4_ATTHIZ4_6 4192,326048
#define  FSMC_PATT4_ATTHIZ4_7 4193,326136
#define  FSMC_PIO4_IOSET4 4196,326306
#define  FSMC_PIO4_IOSET4_0 4197,326424
#define  FSMC_PIO4_IOSET4_1 4198,326512
#define  FSMC_PIO4_IOSET4_2 4199,326600
#define  FSMC_PIO4_IOSET4_3 4200,326688
#define  FSMC_PIO4_IOSET4_4 4201,326776
#define  FSMC_PIO4_IOSET4_5 4202,326864
#define  FSMC_PIO4_IOSET4_6 4203,326952
#define  FSMC_PIO4_IOSET4_7 4204,327040
#define  FSMC_PIO4_IOWAIT4 4206,327129
#define  FSMC_PIO4_IOWAIT4_0 4207,327247
#define  FSMC_PIO4_IOWAIT4_1 4208,327335
#define  FSMC_PIO4_IOWAIT4_2 4209,327423
#define  FSMC_PIO4_IOWAIT4_3 4210,327511
#define  FSMC_PIO4_IOWAIT4_4 4211,327599
#define  FSMC_PIO4_IOWAIT4_5 4212,327687
#define  FSMC_PIO4_IOWAIT4_6 4213,327775
#define  FSMC_PIO4_IOWAIT4_7 4214,327863
#define  FSMC_PIO4_IOHOLD4 4216,327952
#define  FSMC_PIO4_IOHOLD4_0 4217,328070
#define  FSMC_PIO4_IOHOLD4_1 4218,328158
#define  FSMC_PIO4_IOHOLD4_2 4219,328246
#define  FSMC_PIO4_IOHOLD4_3 4220,328334
#define  FSMC_PIO4_IOHOLD4_4 4221,328422
#define  FSMC_PIO4_IOHOLD4_5 4222,328510
#define  FSMC_PIO4_IOHOLD4_6 4223,328598
#define  FSMC_PIO4_IOHOLD4_7 4224,328686
#define  FSMC_PIO4_IOHIZ4 4226,328775
#define  FSMC_PIO4_IOHIZ4_0 4227,328899
#define  FSMC_PIO4_IOHIZ4_1 4228,328987
#define  FSMC_PIO4_IOHIZ4_2 4229,329075
#define  FSMC_PIO4_IOHIZ4_3 4230,329163
#define  FSMC_PIO4_IOHIZ4_4 4231,329251
#define  FSMC_PIO4_IOHIZ4_5 4232,329339
#define  FSMC_PIO4_IOHIZ4_6 4233,329427
#define  FSMC_PIO4_IOHIZ4_7 4234,329515
#define  FSMC_ECCR2_ECC2 4237,329685
#define  FSMC_ECCR3_ECC3 4240,329860
#define GPIO_MODER_MODER0 4248,330440
#define GPIO_MODER_MODER0_0 4249,330508
#define GPIO_MODER_MODER0_1 4250,330576
#define GPIO_MODER_MODER1 4252,330645
#define GPIO_MODER_MODER1_0 4253,330713
#define GPIO_MODER_MODER1_1 4254,330781
#define GPIO_MODER_MODER2 4256,330850
#define GPIO_MODER_MODER2_0 4257,330918
#define GPIO_MODER_MODER2_1 4258,330986
#define GPIO_MODER_MODER3 4260,331055
#define GPIO_MODER_MODER3_0 4261,331123
#define GPIO_MODER_MODER3_1 4262,331191
#define GPIO_MODER_MODER4 4264,331260
#define GPIO_MODER_MODER4_0 4265,331328
#define GPIO_MODER_MODER4_1 4266,331396
#define GPIO_MODER_MODER5 4268,331465
#define GPIO_MODER_MODER5_0 4269,331533
#define GPIO_MODER_MODER5_1 4270,331601
#define GPIO_MODER_MODER6 4272,331670
#define GPIO_MODER_MODER6_0 4273,331738
#define GPIO_MODER_MODER6_1 4274,331806
#define GPIO_MODER_MODER7 4276,331875
#define GPIO_MODER_MODER7_0 4277,331943
#define GPIO_MODER_MODER7_1 4278,332011
#define GPIO_MODER_MODER8 4280,332080
#define GPIO_MODER_MODER8_0 4281,332148
#define GPIO_MODER_MODER8_1 4282,332216
#define GPIO_MODER_MODER9 4284,332285
#define GPIO_MODER_MODER9_0 4285,332353
#define GPIO_MODER_MODER9_1 4286,332421
#define GPIO_MODER_MODER10 4288,332490
#define GPIO_MODER_MODER10_0 4289,332558
#define GPIO_MODER_MODER10_1 4290,332626
#define GPIO_MODER_MODER11 4292,332695
#define GPIO_MODER_MODER11_0 4293,332763
#define GPIO_MODER_MODER11_1 4294,332831
#define GPIO_MODER_MODER12 4296,332900
#define GPIO_MODER_MODER12_0 4297,332968
#define GPIO_MODER_MODER12_1 4298,333036
#define GPIO_MODER_MODER13 4300,333105
#define GPIO_MODER_MODER13_0 4301,333173
#define GPIO_MODER_MODER13_1 4302,333241
#define GPIO_MODER_MODER14 4304,333310
#define GPIO_MODER_MODER14_0 4305,333378
#define GPIO_MODER_MODER14_1 4306,333446
#define GPIO_MODER_MODER15 4308,333515
#define GPIO_MODER_MODER15_0 4309,333583
#define GPIO_MODER_MODER15_1 4310,333651
#define GPIO_OTYPER_OT_0 4313,333801
#define GPIO_OTYPER_OT_1 4314,333869
#define GPIO_OTYPER_OT_2 4315,333937
#define GPIO_OTYPER_OT_3 4316,334005
#define GPIO_OTYPER_OT_4 4317,334073
#define GPIO_OTYPER_OT_5 4318,334141
#define GPIO_OTYPER_OT_6 4319,334209
#define GPIO_OTYPER_OT_7 4320,334277
#define GPIO_OTYPER_OT_8 4321,334345
#define GPIO_OTYPER_OT_9 4322,334413
#define GPIO_OTYPER_OT_10 4323,334481
#define GPIO_OTYPER_OT_11 4324,334549
#define GPIO_OTYPER_OT_12 4325,334617
#define GPIO_OTYPER_OT_13 4326,334685
#define GPIO_OTYPER_OT_14 4327,334753
#define GPIO_OTYPER_OT_15 4328,334821
#define GPIO_OSPEEDER_OSPEEDR0 4331,334971
#define GPIO_OSPEEDER_OSPEEDR0_0 4332,335039
#define GPIO_OSPEEDER_OSPEEDR0_1 4333,335107
#define GPIO_OSPEEDER_OSPEEDR1 4335,335176
#define GPIO_OSPEEDER_OSPEEDR1_0 4336,335244
#define GPIO_OSPEEDER_OSPEEDR1_1 4337,335312
#define GPIO_OSPEEDER_OSPEEDR2 4339,335381
#define GPIO_OSPEEDER_OSPEEDR2_0 4340,335449
#define GPIO_OSPEEDER_OSPEEDR2_1 4341,335517
#define GPIO_OSPEEDER_OSPEEDR3 4343,335586
#define GPIO_OSPEEDER_OSPEEDR3_0 4344,335654
#define GPIO_OSPEEDER_OSPEEDR3_1 4345,335722
#define GPIO_OSPEEDER_OSPEEDR4 4347,335791
#define GPIO_OSPEEDER_OSPEEDR4_0 4348,335859
#define GPIO_OSPEEDER_OSPEEDR4_1 4349,335927
#define GPIO_OSPEEDER_OSPEEDR5 4351,335996
#define GPIO_OSPEEDER_OSPEEDR5_0 4352,336064
#define GPIO_OSPEEDER_OSPEEDR5_1 4353,336132
#define GPIO_OSPEEDER_OSPEEDR6 4355,336201
#define GPIO_OSPEEDER_OSPEEDR6_0 4356,336269
#define GPIO_OSPEEDER_OSPEEDR6_1 4357,336337
#define GPIO_OSPEEDER_OSPEEDR7 4359,336406
#define GPIO_OSPEEDER_OSPEEDR7_0 4360,336474
#define GPIO_OSPEEDER_OSPEEDR7_1 4361,336542
#define GPIO_OSPEEDER_OSPEEDR8 4363,336611
#define GPIO_OSPEEDER_OSPEEDR8_0 4364,336679
#define GPIO_OSPEEDER_OSPEEDR8_1 4365,336747
#define GPIO_OSPEEDER_OSPEEDR9 4367,336816
#define GPIO_OSPEEDER_OSPEEDR9_0 4368,336884
#define GPIO_OSPEEDER_OSPEEDR9_1 4369,336952
#define GPIO_OSPEEDER_OSPEEDR10 4371,337021
#define GPIO_OSPEEDER_OSPEEDR10_0 4372,337089
#define GPIO_OSPEEDER_OSPEEDR10_1 4373,337157
#define GPIO_OSPEEDER_OSPEEDR11 4375,337226
#define GPIO_OSPEEDER_OSPEEDR11_0 4376,337294
#define GPIO_OSPEEDER_OSPEEDR11_1 4377,337362
#define GPIO_OSPEEDER_OSPEEDR12 4379,337431
#define GPIO_OSPEEDER_OSPEEDR12_0 4380,337499
#define GPIO_OSPEEDER_OSPEEDR12_1 4381,337567
#define GPIO_OSPEEDER_OSPEEDR13 4383,337636
#define GPIO_OSPEEDER_OSPEEDR13_0 4384,337704
#define GPIO_OSPEEDER_OSPEEDR13_1 4385,337772
#define GPIO_OSPEEDER_OSPEEDR14 4387,337841
#define GPIO_OSPEEDER_OSPEEDR14_0 4388,337909
#define GPIO_OSPEEDER_OSPEEDR14_1 4389,337977
#define GPIO_OSPEEDER_OSPEEDR15 4391,338046
#define GPIO_OSPEEDER_OSPEEDR15_0 4392,338114
#define GPIO_OSPEEDER_OSPEEDR15_1 4393,338182
#define GPIO_PUPDR_PUPDR0 4396,338332
#define GPIO_PUPDR_PUPDR0_0 4397,338400
#define GPIO_PUPDR_PUPDR0_1 4398,338468
#define GPIO_PUPDR_PUPDR1 4400,338537
#define GPIO_PUPDR_PUPDR1_0 4401,338605
#define GPIO_PUPDR_PUPDR1_1 4402,338673
#define GPIO_PUPDR_PUPDR2 4404,338742
#define GPIO_PUPDR_PUPDR2_0 4405,338810
#define GPIO_PUPDR_PUPDR2_1 4406,338878
#define GPIO_PUPDR_PUPDR3 4408,338947
#define GPIO_PUPDR_PUPDR3_0 4409,339015
#define GPIO_PUPDR_PUPDR3_1 4410,339083
#define GPIO_PUPDR_PUPDR4 4412,339152
#define GPIO_PUPDR_PUPDR4_0 4413,339220
#define GPIO_PUPDR_PUPDR4_1 4414,339288
#define GPIO_PUPDR_PUPDR5 4416,339357
#define GPIO_PUPDR_PUPDR5_0 4417,339425
#define GPIO_PUPDR_PUPDR5_1 4418,339493
#define GPIO_PUPDR_PUPDR6 4420,339562
#define GPIO_PUPDR_PUPDR6_0 4421,339630
#define GPIO_PUPDR_PUPDR6_1 4422,339698
#define GPIO_PUPDR_PUPDR7 4424,339767
#define GPIO_PUPDR_PUPDR7_0 4425,339835
#define GPIO_PUPDR_PUPDR7_1 4426,339903
#define GPIO_PUPDR_PUPDR8 4428,339972
#define GPIO_PUPDR_PUPDR8_0 4429,340040
#define GPIO_PUPDR_PUPDR8_1 4430,340108
#define GPIO_PUPDR_PUPDR9 4432,340177
#define GPIO_PUPDR_PUPDR9_0 4433,340245
#define GPIO_PUPDR_PUPDR9_1 4434,340313
#define GPIO_PUPDR_PUPDR10 4436,340382
#define GPIO_PUPDR_PUPDR10_0 4437,340450
#define GPIO_PUPDR_PUPDR10_1 4438,340518
#define GPIO_PUPDR_PUPDR11 4440,340587
#define GPIO_PUPDR_PUPDR11_0 4441,340655
#define GPIO_PUPDR_PUPDR11_1 4442,340723
#define GPIO_PUPDR_PUPDR12 4444,340792
#define GPIO_PUPDR_PUPDR12_0 4445,340860
#define GPIO_PUPDR_PUPDR12_1 4446,340928
#define GPIO_PUPDR_PUPDR13 4448,340997
#define GPIO_PUPDR_PUPDR13_0 4449,341065
#define GPIO_PUPDR_PUPDR13_1 4450,341133
#define GPIO_PUPDR_PUPDR14 4452,341202
#define GPIO_PUPDR_PUPDR14_0 4453,341270
#define GPIO_PUPDR_PUPDR14_1 4454,341338
#define GPIO_PUPDR_PUPDR15 4456,341407
#define GPIO_PUPDR_PUPDR15_0 4457,341475
#define GPIO_PUPDR_PUPDR15_1 4458,341543
#define GPIO_IDR_IDR_0 4461,341693
#define GPIO_IDR_IDR_1 4462,341761
#define GPIO_IDR_IDR_2 4463,341829
#define GPIO_IDR_IDR_3 4464,341897
#define GPIO_IDR_IDR_4 4465,341965
#define GPIO_IDR_IDR_5 4466,342033
#define GPIO_IDR_IDR_6 4467,342101
#define GPIO_IDR_IDR_7 4468,342169
#define GPIO_IDR_IDR_8 4469,342237
#define GPIO_IDR_IDR_9 4470,342305
#define GPIO_IDR_IDR_10 4471,342373
#define GPIO_IDR_IDR_11 4472,342441
#define GPIO_IDR_IDR_12 4473,342509
#define GPIO_IDR_IDR_13 4474,342577
#define GPIO_IDR_IDR_14 4475,342645
#define GPIO_IDR_IDR_15 4476,342713
#define GPIO_OTYPER_IDR_0 4478,342856
#define GPIO_OTYPER_IDR_1 4479,342916
#define GPIO_OTYPER_IDR_2 4480,342976
#define GPIO_OTYPER_IDR_3 4481,343036
#define GPIO_OTYPER_IDR_4 4482,343096
#define GPIO_OTYPER_IDR_5 4483,343156
#define GPIO_OTYPER_IDR_6 4484,343216
#define GPIO_OTYPER_IDR_7 4485,343276
#define GPIO_OTYPER_IDR_8 4486,343336
#define GPIO_OTYPER_IDR_9 4487,343396
#define GPIO_OTYPER_IDR_10 4488,343456
#define GPIO_OTYPER_IDR_11 4489,343517
#define GPIO_OTYPER_IDR_12 4490,343578
#define GPIO_OTYPER_IDR_13 4491,343639
#define GPIO_OTYPER_IDR_14 4492,343700
#define GPIO_OTYPER_IDR_15 4493,343761
#define GPIO_ODR_ODR_0 4496,343904
#define GPIO_ODR_ODR_1 4497,343972
#define GPIO_ODR_ODR_2 4498,344040
#define GPIO_ODR_ODR_3 4499,344108
#define GPIO_ODR_ODR_4 4500,344176
#define GPIO_ODR_ODR_5 4501,344244
#define GPIO_ODR_ODR_6 4502,344312
#define GPIO_ODR_ODR_7 4503,344380
#define GPIO_ODR_ODR_8 4504,344448
#define GPIO_ODR_ODR_9 4505,344516
#define GPIO_ODR_ODR_10 4506,344584
#define GPIO_ODR_ODR_11 4507,344652
#define GPIO_ODR_ODR_12 4508,344720
#define GPIO_ODR_ODR_13 4509,344788
#define GPIO_ODR_ODR_14 4510,344856
#define GPIO_ODR_ODR_15 4511,344924
#define GPIO_OTYPER_ODR_0 4513,345067
#define GPIO_OTYPER_ODR_1 4514,345127
#define GPIO_OTYPER_ODR_2 4515,345187
#define GPIO_OTYPER_ODR_3 4516,345247
#define GPIO_OTYPER_ODR_4 4517,345307
#define GPIO_OTYPER_ODR_5 4518,345367
#define GPIO_OTYPER_ODR_6 4519,345427
#define GPIO_OTYPER_ODR_7 4520,345487
#define GPIO_OTYPER_ODR_8 4521,345547
#define GPIO_OTYPER_ODR_9 4522,345607
#define GPIO_OTYPER_ODR_10 4523,345667
#define GPIO_OTYPER_ODR_11 4524,345728
#define GPIO_OTYPER_ODR_12 4525,345789
#define GPIO_OTYPER_ODR_13 4526,345850
#define GPIO_OTYPER_ODR_14 4527,345911
#define GPIO_OTYPER_ODR_15 4528,345972
#define GPIO_BSRR_BS_0 4531,346115
#define GPIO_BSRR_BS_1 4532,346183
#define GPIO_BSRR_BS_2 4533,346251
#define GPIO_BSRR_BS_3 4534,346319
#define GPIO_BSRR_BS_4 4535,346387
#define GPIO_BSRR_BS_5 4536,346455
#define GPIO_BSRR_BS_6 4537,346523
#define GPIO_BSRR_BS_7 4538,346591
#define GPIO_BSRR_BS_8 4539,346659
#define GPIO_BSRR_BS_9 4540,346727
#define GPIO_BSRR_BS_10 4541,346795
#define GPIO_BSRR_BS_11 4542,346863
#define GPIO_BSRR_BS_12 4543,346931
#define GPIO_BSRR_BS_13 4544,346999
#define GPIO_BSRR_BS_14 4545,347067
#define GPIO_BSRR_BS_15 4546,347135
#define GPIO_BSRR_BR_0 4547,347203
#define GPIO_BSRR_BR_1 4548,347271
#define GPIO_BSRR_BR_2 4549,347339
#define GPIO_BSRR_BR_3 4550,347407
#define GPIO_BSRR_BR_4 4551,347475
#define GPIO_BSRR_BR_5 4552,347543
#define GPIO_BSRR_BR_6 4553,347611
#define GPIO_BSRR_BR_7 4554,347679
#define GPIO_BSRR_BR_8 4555,347747
#define GPIO_BSRR_BR_9 4556,347815
#define GPIO_BSRR_BR_10 4557,347883
#define GPIO_BSRR_BR_11 4558,347951
#define GPIO_BSRR_BR_12 4559,348019
#define GPIO_BSRR_BR_13 4560,348087
#define GPIO_BSRR_BR_14 4561,348155
#define GPIO_BSRR_BR_15 4562,348223
#define HASH_CR_INIT 4570,348778
#define HASH_CR_DMAE 4571,348846
#define HASH_CR_DATATYPE 4572,348914
#define HASH_CR_DATATYPE_0 4573,348982
#define HASH_CR_DATATYPE_1 4574,349050
#define HASH_CR_MODE 4575,349118
#define HASH_CR_ALGO 4576,349186
#define HASH_CR_NBW 4577,349254
#define HASH_CR_NBW_0 4578,349322
#define HASH_CR_NBW_1 4579,349390
#define HASH_CR_NBW_2 4580,349458
#define HASH_CR_NBW_3 4581,349526
#define HASH_CR_DINNE 4582,349594
#define HASH_CR_LKEY 4583,349662
#define HASH_STR_NBW 4586,349812
#define HASH_STR_NBW_0 4587,349880
#define HASH_STR_NBW_1 4588,349948
#define HASH_STR_NBW_2 4589,350016
#define HASH_STR_NBW_3 4590,350084
#define HASH_STR_NBW_4 4591,350152
#define HASH_STR_DCAL 4592,350220
#define HASH_IMR_DINIM 4595,350370
#define HASH_IMR_DCIM 4596,350438
#define HASH_SR_DINIS 4599,350588
#define HASH_SR_DCIS 4600,350656
#define HASH_SR_DMAS 4601,350724
#define HASH_SR_BUSY 4602,350792
#define  I2C_CR1_PE 4610,351347
#define  I2C_CR1_SMBUS 4611,351447
#define  I2C_CR1_SMBTYPE 4612,351540
#define  I2C_CR1_ENARP 4613,351633
#define  I2C_CR1_ENPEC 4614,351726
#define  I2C_CR1_ENGC 4615,351819
#define  I2C_CR1_NOSTRETCH 4616,351921
#define  I2C_CR1_START 4617,352041
#define  I2C_CR1_STOP 4618,352140
#define  I2C_CR1_ACK 4619,352238
#define  I2C_CR1_POS 4620,352339
#define  I2C_CR1_PEC 4621,352467
#define  I2C_CR1_ALERT 4622,352571
#define  I2C_CR1_SWRST 4623,352665
#define  I2C_CR2_FREQ 4626,352844
#define  I2C_CR2_FREQ_0 4627,352970
#define  I2C_CR2_FREQ_1 4628,353058
#define  I2C_CR2_FREQ_2 4629,353146
#define  I2C_CR2_FREQ_3 4630,353234
#define  I2C_CR2_FREQ_4 4631,353322
#define  I2C_CR2_FREQ_5 4632,353410
#define  I2C_CR2_ITERREN 4634,353499
#define  I2C_CR2_ITEVTEN 4635,353604
#define  I2C_CR2_ITBUFEN 4636,353709
#define  I2C_CR2_DMAEN 4637,353815
#define  I2C_CR2_LAST 4638,353917
#define  I2C_OAR1_ADD1_7 4641,354099
#define  I2C_OAR1_ADD8_9 4642,354199
#define  I2C_OAR1_ADD0 4644,354300
#define  I2C_OAR1_ADD1 4645,354388
#define  I2C_OAR1_ADD2 4646,354476
#define  I2C_OAR1_ADD3 4647,354564
#define  I2C_OAR1_ADD4 4648,354652
#define  I2C_OAR1_ADD5 4649,354740
#define  I2C_OAR1_ADD6 4650,354828
#define  I2C_OAR1_ADD7 4651,354916
#define  I2C_OAR1_ADD8 4652,355004
#define  I2C_OAR1_ADD9 4653,355092
#define  I2C_OAR1_ADDMODE 4655,355181
#define  I2C_OAR2_ENDUAL 4658,355374
#define  I2C_OAR2_ADD2 4659,355484
#define  I2C_DR_DR 4662,355666
#define  I2C_SR1_SB 4665,355850
#define  I2C_SR1_ADDR 4666,355956
#define  I2C_SR1_BTF 4667,356086
#define  I2C_SR1_ADD10 4668,356191
#define  I2C_SR1_STOPF 4669,356306
#define  I2C_SR1_RXNE 4670,356416
#define  I2C_SR1_TXE 4671,356534
#define  I2C_SR1_BERR 4672,356651
#define  I2C_SR1_ARLO 4673,356743
#define  I2C_SR1_AF 4674,356856
#define  I2C_SR1_OVR 4675,356958
#define  I2C_SR1_PECERR 4676,357057
#define  I2C_SR1_TIMEOUT 4677,357162
#define  I2C_SR1_SMBALERT 4678,357266
#define  I2C_SR2_MSL 4681,357442
#define  I2C_SR2_BUSY 4682,357537
#define  I2C_SR2_TRA 4683,357628
#define  I2C_SR2_GENCALL 4684,357731
#define  I2C_SR2_SMBDEFAULT 4685,357847
#define  I2C_SR2_SMBHOST 4686,357971
#define  I2C_SR2_DUALF 4687,358084
#define  I2C_SR2_PEC 4688,358189
#define  I2C_CCR_CCR 4691,358384
#define  I2C_CCR_DUTY 4692,358525
#define  I2C_CCR_FS 4693,358628
#define  I2C_TRISE_TRISE 4696,358818
#define  IWDG_KR_KEY 4704,359441
#define  IWDG_PR_PR 4707,359640
#define  IWDG_PR_PR_0 4708,359750
#define  IWDG_PR_PR_1 4709,359838
#define  IWDG_PR_PR_2 4710,359926
#define  IWDG_RLR_RL 4713,360096
#define  IWDG_SR_PVU 4716,360290
#define  IWDG_SR_RVU 4717,360404
#define  PWR_CR_LPDS 4725,361010
#define  PWR_CR_PDDS 4726,361106
#define  PWR_CR_CWUF 4727,361203
#define  PWR_CR_CSBF 4728,361297
#define  PWR_CR_PVDE 4729,361392
#define  PWR_CR_PLS 4731,361499
#define  PWR_CR_PLS_0 4732,361611
#define  PWR_CR_PLS_1 4733,361693
#define  PWR_CR_PLS_2 4734,361775
#define  PWR_CR_PLS_LEV0 4738,361891
#define  PWR_CR_PLS_LEV1 4739,361979
#define  PWR_CR_PLS_LEV2 4740,362067
#define  PWR_CR_PLS_LEV3 4741,362155
#define  PWR_CR_PLS_LEV4 4742,362243
#define  PWR_CR_PLS_LEV5 4743,362331
#define  PWR_CR_PLS_LEV6 4744,362419
#define  PWR_CR_PLS_LEV7 4745,362507
#define  PWR_CR_DBP 4747,362596
#define  PWR_CR_FPDS 4748,362711
#define  PWR_CR_VOS 4749,362817
#define  PWR_CR_PMODE 4751,362956
#define  PWR_CSR_WUF 4754,363094
#define  PWR_CSR_SBF 4755,363182
#define  PWR_CSR_PVDO 4756,363271
#define  PWR_CSR_BRR 4757,363358
#define  PWR_CSR_EWUP 4758,363457
#define  PWR_CSR_BRE 4759,363549
#define  PWR_CSR_VOSRDY 4760,363649
#define  PWR_CSR_REGRDY 4762,363794
#define  RCC_CR_HSION 4770,364341
#define  RCC_CR_HSIRDY 4771,364409
#define  RCC_CR_HSITRIM 4773,364478
#define  RCC_CR_HSITRIM_0 4774,364546
#define  RCC_CR_HSITRIM_1 4775,364626
#define  RCC_CR_HSITRIM_2 4776,364706
#define  RCC_CR_HSITRIM_3 4777,364786
#define  RCC_CR_HSITRIM_4 4778,364866
#define  RCC_CR_HSICAL 4780,364947
#define  RCC_CR_HSICAL_0 4781,365015
#define  RCC_CR_HSICAL_1 4782,365095
#define  RCC_CR_HSICAL_2 4783,365175
#define  RCC_CR_HSICAL_3 4784,365255
#define  RCC_CR_HSICAL_4 4785,365335
#define  RCC_CR_HSICAL_5 4786,365415
#define  RCC_CR_HSICAL_6 4787,365495
#define  RCC_CR_HSICAL_7 4788,365575
#define  RCC_CR_HSEON 4790,365656
#define  RCC_CR_HSERDY 4791,365724
#define  RCC_CR_HSEBYP 4792,365792
#define  RCC_CR_CSSON 4793,365860
#define  RCC_CR_PLLON 4794,365928
#define  RCC_CR_PLLRDY 4795,365996
#define  RCC_CR_PLLI2SON 4796,366064
#define  RCC_CR_PLLI2SRDY 4797,366132
#define  RCC_PLLCFGR_PLLM 4800,366282
#define  RCC_PLLCFGR_PLLM_0 4801,366350
#define  RCC_PLLCFGR_PLLM_1 4802,366418
#define  RCC_PLLCFGR_PLLM_2 4803,366486
#define  RCC_PLLCFGR_PLLM_3 4804,366554
#define  RCC_PLLCFGR_PLLM_4 4805,366622
#define  RCC_PLLCFGR_PLLM_5 4806,366690
#define  RCC_PLLCFGR_PLLN 4808,366759
#define  RCC_PLLCFGR_PLLN_0 4809,366828
#define  RCC_PLLCFGR_PLLN_1 4810,366897
#define  RCC_PLLCFGR_PLLN_2 4811,366966
#define  RCC_PLLCFGR_PLLN_3 4812,367035
#define  RCC_PLLCFGR_PLLN_4 4813,367104
#define  RCC_PLLCFGR_PLLN_5 4814,367173
#define  RCC_PLLCFGR_PLLN_6 4815,367242
#define  RCC_PLLCFGR_PLLN_7 4816,367311
#define  RCC_PLLCFGR_PLLN_8 4817,367380
#define  RCC_PLLCFGR_PLLP 4819,367450
#define  RCC_PLLCFGR_PLLP_0 4820,367518
#define  RCC_PLLCFGR_PLLP_1 4821,367586
#define  RCC_PLLCFGR_PLLSRC 4823,367655
#define  RCC_PLLCFGR_PLLSRC_HSE 4824,367723
#define  RCC_PLLCFGR_PLLSRC_HSI 4825,367791
#define  RCC_PLLCFGR_PLLQ 4827,367860
#define  RCC_PLLCFGR_PLLQ_0 4828,367928
#define  RCC_PLLCFGR_PLLQ_1 4829,367996
#define  RCC_PLLCFGR_PLLQ_2 4830,368064
#define  RCC_PLLCFGR_PLLQ_3 4831,368132
#define  RCC_CFGR_SW 4835,368307
#define  RCC_CFGR_SW_0 4836,368425
#define  RCC_CFGR_SW_1 4837,368514
#define  RCC_CFGR_SW_HSI 4839,368604
#define  RCC_CFGR_SW_HSE 4840,368716
#define  RCC_CFGR_SW_PLL 4841,368828
#define  RCC_CFGR_SWS 4844,368967
#define  RCC_CFGR_SWS_0 4845,369093
#define  RCC_CFGR_SWS_1 4846,369182
#define  RCC_CFGR_SWS_HSI 4848,369272
#define  RCC_CFGR_SWS_HSE 4849,369391
#define  RCC_CFGR_SWS_PLL 4850,369510
#define  RCC_CFGR_HPRE 4853,369646
#define  RCC_CFGR_HPRE_0 4854,369760
#define  RCC_CFGR_HPRE_1 4855,369849
#define  RCC_CFGR_HPRE_2 4856,369938
#define  RCC_CFGR_HPRE_3 4857,370027
#define  RCC_CFGR_HPRE_DIV1 4859,370117
#define  RCC_CFGR_HPRE_DIV2 4860,370219
#define  RCC_CFGR_HPRE_DIV4 4861,370322
#define  RCC_CFGR_HPRE_DIV8 4862,370425
#define  RCC_CFGR_HPRE_DIV16 4863,370528
#define  RCC_CFGR_HPRE_DIV64 4864,370632
#define  RCC_CFGR_HPRE_DIV128 4865,370736
#define  RCC_CFGR_HPRE_DIV256 4866,370841
#define  RCC_CFGR_HPRE_DIV512 4867,370946
#define  RCC_CFGR_PPRE1 4870,371080
#define  RCC_CFGR_PPRE1_0 4871,371195
#define  RCC_CFGR_PPRE1_1 4872,371284
#define  RCC_CFGR_PPRE1_2 4873,371373
#define  RCC_CFGR_PPRE1_DIV1 4875,371463
#define  RCC_CFGR_PPRE1_DIV2 4876,371563
#define  RCC_CFGR_PPRE1_DIV4 4877,371664
#define  RCC_CFGR_PPRE1_DIV8 4878,371765
#define  RCC_CFGR_PPRE1_DIV16 4879,371866
#define  RCC_CFGR_PPRE2 4882,371997
#define  RCC_CFGR_PPRE2_0 4883,372112
#define  RCC_CFGR_PPRE2_1 4884,372201
#define  RCC_CFGR_PPRE2_2 4885,372290
#define  RCC_CFGR_PPRE2_DIV1 4887,372380
#define  RCC_CFGR_PPRE2_DIV2 4888,372480
#define  RCC_CFGR_PPRE2_DIV4 4889,372581
#define  RCC_CFGR_PPRE2_DIV8 4890,372682
#define  RCC_CFGR_PPRE2_DIV16 4891,372783
#define  RCC_CFGR_RTCPRE 4894,372915
#define  RCC_CFGR_RTCPRE_0 4895,372983
#define  RCC_CFGR_RTCPRE_1 4896,373051
#define  RCC_CFGR_RTCPRE_2 4897,373119
#define  RCC_CFGR_RTCPRE_3 4898,373187
#define  RCC_CFGR_RTCPRE_4 4899,373255
#define  RCC_CFGR_MCO1 4902,373351
#define  RCC_CFGR_MCO1_0 4903,373419
#define  RCC_CFGR_MCO1_1 4904,373487
#define  RCC_CFGR_I2SSRC 4906,373556
#define  RCC_CFGR_MCO1PRE 4908,373625
#define  RCC_CFGR_MCO1PRE_0 4909,373693
#define  RCC_CFGR_MCO1PRE_1 4910,373761
#define  RCC_CFGR_MCO1PRE_2 4911,373829
#define  RCC_CFGR_MCO2PRE 4913,373898
#define  RCC_CFGR_MCO2PRE_0 4914,373966
#define  RCC_CFGR_MCO2PRE_1 4915,374034
#define  RCC_CFGR_MCO2PRE_2 4916,374102
#define  RCC_CFGR_MCO2 4918,374171
#define  RCC_CFGR_MCO2_0 4919,374239
#define  RCC_CFGR_MCO2_1 4920,374307
#define  RCC_CIR_LSIRDYF 4923,374457
#define  RCC_CIR_LSERDYF 4924,374525
#define  RCC_CIR_HSIRDYF 4925,374593
#define  RCC_CIR_HSERDYF 4926,374661
#define  RCC_CIR_PLLRDYF 4927,374729
#define  RCC_CIR_PLLI2SRDYF 4928,374797
#define  RCC_CIR_CSSF 4929,374865
#define  RCC_CIR_LSIRDYIE 4930,374933
#define  RCC_CIR_LSERDYIE 4931,375001
#define  RCC_CIR_HSIRDYIE 4932,375069
#define  RCC_CIR_HSERDYIE 4933,375137
#define  RCC_CIR_PLLRDYIE 4934,375205
#define  RCC_CIR_PLLI2SRDYIE 4935,375273
#define  RCC_CIR_LSIRDYC 4936,375341
#define  RCC_CIR_LSERDYC 4937,375409
#define  RCC_CIR_HSIRDYC 4938,375477
#define  RCC_CIR_HSERDYC 4939,375545
#define  RCC_CIR_PLLRDYC 4940,375613
#define  RCC_CIR_PLLI2SRDYC 4941,375681
#define  RCC_CIR_CSSC 4942,375749
#define  RCC_AHB1RSTR_GPIOARST 4945,375899
#define  RCC_AHB1RSTR_GPIOBRST 4946,375967
#define  RCC_AHB1RSTR_GPIOCRST 4947,376035
#define  RCC_AHB1RSTR_GPIODRST 4948,376103
#define  RCC_AHB1RSTR_GPIOERST 4949,376171
#define  RCC_AHB1RSTR_GPIOFRST 4950,376239
#define  RCC_AHB1RSTR_GPIOGRST 4951,376307
#define  RCC_AHB1RSTR_GPIOHRST 4952,376375
#define  RCC_AHB1RSTR_GPIOIRST 4953,376443
#define  RCC_AHB1RSTR_CRCRST 4954,376511
#define  RCC_AHB1RSTR_DMA1RST 4955,376579
#define  RCC_AHB1RSTR_DMA2RST 4956,376647
#define  RCC_AHB1RSTR_ETHMACRST 4957,376715
#define  RCC_AHB1RSTR_OTGHRST 4958,376783
#define  RCC_AHB2RSTR_DCMIRST 4961,376933
#define  RCC_AHB2RSTR_CRYPRST 4962,377001
#define  RCC_AHB2RSTR_HSAHRST 4963,377069
#define  RCC_AHB2RSTR_RNGRST 4964,377137
#define  RCC_AHB2RSTR_OTGFSRST 4965,377205
#define  RCC_AHB3RSTR_FSMCRST 4968,377355
#define  RCC_APB1RSTR_TIM2RST 4971,377505
#define  RCC_APB1RSTR_TIM3RST 4972,377573
#define  RCC_APB1RSTR_TIM4RST 4973,377641
#define  RCC_APB1RSTR_TIM5RST 4974,377709
#define  RCC_APB1RSTR_TIM6RST 4975,377777
#define  RCC_APB1RSTR_TIM7RST 4976,377845
#define  RCC_APB1RSTR_TIM12RST 4977,377913
#define  RCC_APB1RSTR_TIM13RST 4978,377981
#define  RCC_APB1RSTR_TIM14RST 4979,378049
#define  RCC_APB1RSTR_WWDGEN 4980,378117
#define  RCC_APB1RSTR_SPI2RST 4981,378185
#define  RCC_APB1RSTR_SPI3RST 4982,378253
#define  RCC_APB1RSTR_USART2RST 4983,378321
#define  RCC_APB1RSTR_USART3RST 4984,378389
#define  RCC_APB1RSTR_UART4RST 4985,378457
#define  RCC_APB1RSTR_UART5RST 4986,378525
#define  RCC_APB1RSTR_I2C1RST 4987,378593
#define  RCC_APB1RSTR_I2C2RST 4988,378661
#define  RCC_APB1RSTR_I2C3RST 4989,378729
#define  RCC_APB1RSTR_CAN1RST 4990,378797
#define  RCC_APB1RSTR_CAN2RST 4991,378865
#define  RCC_APB1RSTR_PWRRST 4992,378933
#define  RCC_APB1RSTR_DACRST 4993,379001
#define  RCC_APB2RSTR_TIM1RST 4996,379151
#define  RCC_APB2RSTR_TIM8RST 4997,379219
#define  RCC_APB2RSTR_USART1RST 4998,379287
#define  RCC_APB2RSTR_USART6RST 4999,379355
#define  RCC_APB2RSTR_ADCRST 5000,379423
#define  RCC_APB2RSTR_SDIORST 5001,379491
#define  RCC_APB2RSTR_SPI1RST 5002,379559
#define  RCC_APB2RSTR_SYSCFGRST 5003,379627
#define  RCC_APB2RSTR_TIM9RST 5004,379695
#define  RCC_APB2RSTR_TIM10RST 5005,379763
#define  RCC_APB2RSTR_TIM11RST 5006,379831
#define  RCC_APB2RSTR_SPI1 5008,379963
#define  RCC_AHB1ENR_GPIOAEN 5011,380111
#define  RCC_AHB1ENR_GPIOBEN 5012,380179
#define  RCC_AHB1ENR_GPIOCEN 5013,380247
#define  RCC_AHB1ENR_GPIODEN 5014,380315
#define  RCC_AHB1ENR_GPIOEEN 5015,380383
#define  RCC_AHB1ENR_GPIOFEN 5016,380451
#define  RCC_AHB1ENR_GPIOGEN 5017,380519
#define  RCC_AHB1ENR_GPIOHEN 5018,380587
#define  RCC_AHB1ENR_GPIOIEN 5019,380655
#define  RCC_AHB1ENR_CRCEN 5020,380723
#define  RCC_AHB1ENR_BKPSRAMEN 5021,380791
#define  RCC_AHB1ENR_CCMDATARAMEN 5022,380859
#define  RCC_AHB1ENR_DMA1EN 5023,380927
#define  RCC_AHB1ENR_DMA2EN 5024,380995
#define  RCC_AHB1ENR_ETHMACEN 5025,381063
#define  RCC_AHB1ENR_ETHMACTXEN 5026,381131
#define  RCC_AHB1ENR_ETHMACRXEN 5027,381199
#define  RCC_AHB1ENR_ETHMACPTPEN 5028,381267
#define  RCC_AHB1ENR_OTGHSEN 5029,381335
#define  RCC_AHB1ENR_OTGHSULPIEN 5030,381403
#define  RCC_AHB2ENR_DCMIEN 5033,381553
#define  RCC_AHB2ENR_CRYPEN 5034,381621
#define  RCC_AHB2ENR_HASHEN 5035,381689
#define  RCC_AHB2ENR_RNGEN 5036,381757
#define  RCC_AHB2ENR_OTGFSEN 5037,381825
#define  RCC_AHB3ENR_FSMCEN 5040,381975
#define  RCC_APB1ENR_TIM2EN 5043,382125
#define  RCC_APB1ENR_TIM3EN 5044,382193
#define  RCC_APB1ENR_TIM4EN 5045,382261
#define  RCC_APB1ENR_TIM5EN 5046,382329
#define  RCC_APB1ENR_TIM6EN 5047,382397
#define  RCC_APB1ENR_TIM7EN 5048,382465
#define  RCC_APB1ENR_TIM12EN 5049,382533
#define  RCC_APB1ENR_TIM13EN 5050,382601
#define  RCC_APB1ENR_TIM14EN 5051,382669
#define  RCC_APB1ENR_WWDGEN 5052,382737
#define  RCC_APB1ENR_SPI2EN 5053,382805
#define  RCC_APB1ENR_SPI3EN 5054,382873
#define  RCC_APB1ENR_USART2EN 5055,382941
#define  RCC_APB1ENR_USART3EN 5056,383009
#define  RCC_APB1ENR_UART4EN 5057,383077
#define  RCC_APB1ENR_UART5EN 5058,383145
#define  RCC_APB1ENR_I2C1EN 5059,383213
#define  RCC_APB1ENR_I2C2EN 5060,383281
#define  RCC_APB1ENR_I2C3EN 5061,383349
#define  RCC_APB1ENR_CAN1EN 5062,383417
#define  RCC_APB1ENR_CAN2EN 5063,383485
#define  RCC_APB1ENR_PWREN 5064,383553
#define  RCC_APB1ENR_DACEN 5065,383621
#define  RCC_APB2ENR_TIM1EN 5068,383771
#define  RCC_APB2ENR_TIM8EN 5069,383839
#define  RCC_APB2ENR_USART1EN 5070,383907
#define  RCC_APB2ENR_USART6EN 5071,383975
#define  RCC_APB2ENR_ADC1EN 5072,384043
#define  RCC_APB2ENR_ADC2EN 5073,384111
#define  RCC_APB2ENR_ADC3EN 5074,384179
#define  RCC_APB2ENR_SDIOEN 5075,384247
#define  RCC_APB2ENR_SPI1EN 5076,384315
#define  RCC_APB2ENR_SYSCFGEN 5077,384383
#define  RCC_APB2ENR_TIM11EN 5078,384451
#define  RCC_APB2ENR_TIM10EN 5079,384519
#define  RCC_APB2ENR_TIM9EN 5080,384587
#define  RCC_AHB1LPENR_GPIOALPEN 5083,384737
#define  RCC_AHB1LPENR_GPIOBLPEN 5084,384805
#define  RCC_AHB1LPENR_GPIOCLPEN 5085,384873
#define  RCC_AHB1LPENR_GPIODLPEN 5086,384941
#define  RCC_AHB1LPENR_GPIOELPEN 5087,385009
#define  RCC_AHB1LPENR_GPIOFLPEN 5088,385077
#define  RCC_AHB1LPENR_GPIOGLPEN 5089,385145
#define  RCC_AHB1LPENR_GPIOHLPEN 5090,385213
#define  RCC_AHB1LPENR_GPIOILPEN 5091,385281
#define  RCC_AHB1LPENR_CRCLPEN 5092,385349
#define  RCC_AHB1LPENR_FLITFLPEN 5093,385417
#define  RCC_AHB1LPENR_SRAM1LPEN 5094,385485
#define  RCC_AHB1LPENR_SRAM2LPEN 5095,385553
#define  RCC_AHB1LPENR_BKPSRAMLPEN 5096,385621
#define  RCC_AHB1LPENR_DMA1LPEN 5097,385689
#define  RCC_AHB1LPENR_DMA2LPEN 5098,385757
#define  RCC_AHB1LPENR_ETHMACLPEN 5099,385825
#define  RCC_AHB1LPENR_ETHMACTXLPEN 5100,385893
#define  RCC_AHB1LPENR_ETHMACRXLPEN 5101,385961
#define  RCC_AHB1LPENR_ETHMACPTPLPEN 5102,386029
#define  RCC_AHB1LPENR_OTGHSLPEN 5103,386097
#define  RCC_AHB1LPENR_OTGHSULPILPEN 5104,386165
#define  RCC_AHB2LPENR_DCMILPEN 5107,386315
#define  RCC_AHB2LPENR_CRYPLPEN 5108,386383
#define  RCC_AHB2LPENR_HASHLPEN 5109,386451
#define  RCC_AHB2LPENR_RNGLPEN 5110,386519
#define  RCC_AHB2LPENR_OTGFSLPEN 5111,386587
#define  RCC_AHB3LPENR_FSMCLPEN 5114,386737
#define  RCC_APB1LPENR_TIM2LPEN 5117,386887
#define  RCC_APB1LPENR_TIM3LPEN 5118,386955
#define  RCC_APB1LPENR_TIM4LPEN 5119,387023
#define  RCC_APB1LPENR_TIM5LPEN 5120,387091
#define  RCC_APB1LPENR_TIM6LPEN 5121,387159
#define  RCC_APB1LPENR_TIM7LPEN 5122,387227
#define  RCC_APB1LPENR_TIM12LPEN 5123,387295
#define  RCC_APB1LPENR_TIM13LPEN 5124,387363
#define  RCC_APB1LPENR_TIM14LPEN 5125,387431
#define  RCC_APB1LPENR_WWDGLPEN 5126,387499
#define  RCC_APB1LPENR_SPI2LPEN 5127,387567
#define  RCC_APB1LPENR_SPI3LPEN 5128,387635
#define  RCC_APB1LPENR_USART2LPEN 5129,387703
#define  RCC_APB1LPENR_USART3LPEN 5130,387771
#define  RCC_APB1LPENR_UART4LPEN 5131,387839
#define  RCC_APB1LPENR_UART5LPEN 5132,387907
#define  RCC_APB1LPENR_I2C1LPEN 5133,387975
#define  RCC_APB1LPENR_I2C2LPEN 5134,388043
#define  RCC_APB1LPENR_I2C3LPEN 5135,388111
#define  RCC_APB1LPENR_CAN1LPEN 5136,388179
#define  RCC_APB1LPENR_CAN2LPEN 5137,388247
#define  RCC_APB1LPENR_PWRLPEN 5138,388315
#define  RCC_APB1LPENR_DACLPEN 5139,388383
#define  RCC_APB2LPENR_TIM1LPEN 5142,388533
#define  RCC_APB2LPENR_TIM8LPEN 5143,388601
#define  RCC_APB2LPENR_USART1LPEN 5144,388669
#define  RCC_APB2LPENR_USART6LPEN 5145,388737
#define  RCC_APB2LPENR_ADC1LPEN 5146,388805
#define  RCC_APB2LPENR_ADC2PEN 5147,388873
#define  RCC_APB2LPENR_ADC3LPEN 5148,388941
#define  RCC_APB2LPENR_SDIOLPEN 5149,389009
#define  RCC_APB2LPENR_SPI1LPEN 5150,389077
#define  RCC_APB2LPENR_SYSCFGLPEN 5151,389145
#define  RCC_APB2LPENR_TIM9LPEN 5152,389213
#define  RCC_APB2LPENR_TIM10LPEN 5153,389281
#define  RCC_APB2LPENR_TIM11LPEN 5154,389349
#define  RCC_BDCR_LSEON 5157,389499
#define  RCC_BDCR_LSERDY 5158,389567
#define  RCC_BDCR_LSEBYP 5159,389635
#define  RCC_BDCR_RTCSEL 5161,389704
#define  RCC_BDCR_RTCSEL_0 5162,389771
#define  RCC_BDCR_RTCSEL_1 5163,389838
#define  RCC_BDCR_RTCEN 5165,389906
#define  RCC_BDCR_BDRST 5166,389974
#define  RCC_CSR_LSION 5169,390124
#define  RCC_CSR_LSIRDY 5170,390192
#define  RCC_CSR_RMVF 5171,390260
#define  RCC_CSR_BORRSTF 5172,390328
#define  RCC_CSR_PADRSTF 5173,390396
#define  RCC_CSR_PORRSTF 5174,390464
#define  RCC_CSR_SFTRSTF 5175,390532
#define  RCC_CSR_WDGRSTF 5176,390600
#define  RCC_CSR_WWDGRSTF 5177,390668
#define  RCC_CSR_LPWRRSTF 5178,390736
#define  RCC_SSCGR_MODPER 5181,390886
#define  RCC_SSCGR_INCSTEP 5182,390954
#define  RCC_SSCGR_SPREADSEL 5183,391022
#define  RCC_SSCGR_SSCGEN 5184,391090
#define  RCC_PLLI2SCFGR_PLLI2SN 5187,391240
#define  RCC_PLLI2SCFGR_PLLI2SR 5188,391308
#define RNG_CR_RNGEN 5196,391863
#define RNG_CR_IE 5197,391931
#define RNG_SR_DRDY 5200,392081
#define RNG_SR_CECS 5201,392149
#define RNG_SR_SECS 5202,392217
#define RNG_SR_CEIS 5203,392285
#define RNG_SR_SEIS 5204,392353
#define RTC_TR_PM 5212,392908
#define RTC_TR_HT 5213,392976
#define RTC_TR_HT_0 5214,393044
#define RTC_TR_HT_1 5215,393112
#define RTC_TR_HU 5216,393180
#define RTC_TR_HU_0 5217,393248
#define RTC_TR_HU_1 5218,393316
#define RTC_TR_HU_2 5219,393384
#define RTC_TR_HU_3 5220,393452
#define RTC_TR_MNT 5221,393520
#define RTC_TR_MNT_0 5222,393588
#define RTC_TR_MNT_1 5223,393656
#define RTC_TR_MNT_2 5224,393724
#define RTC_TR_MNU 5225,393792
#define RTC_TR_MNU_0 5226,393860
#define RTC_TR_MNU_1 5227,393928
#define RTC_TR_MNU_2 5228,393996
#define RTC_TR_MNU_3 5229,394064
#define RTC_TR_ST 5230,394132
#define RTC_TR_ST_0 5231,394200
#define RTC_TR_ST_1 5232,394268
#define RTC_TR_ST_2 5233,394336
#define RTC_TR_SU 5234,394404
#define RTC_TR_SU_0 5235,394472
#define RTC_TR_SU_1 5236,394540
#define RTC_TR_SU_2 5237,394608
#define RTC_TR_SU_3 5238,394676
#define RTC_DR_YT 5241,394826
#define RTC_DR_YT_0 5242,394894
#define RTC_DR_YT_1 5243,394962
#define RTC_DR_YT_2 5244,395030
#define RTC_DR_YT_3 5245,395098
#define RTC_DR_YU 5246,395166
#define RTC_DR_YU_0 5247,395234
#define RTC_DR_YU_1 5248,395302
#define RTC_DR_YU_2 5249,395370
#define RTC_DR_YU_3 5250,395438
#define RTC_DR_WDU 5251,395506
#define RTC_DR_WDU_0 5252,395574
#define RTC_DR_WDU_1 5253,395642
#define RTC_DR_WDU_2 5254,395710
#define RTC_DR_MT 5255,395778
#define RTC_DR_MU 5256,395846
#define RTC_DR_MU_0 5257,395914
#define RTC_DR_MU_1 5258,395982
#define RTC_DR_MU_2 5259,396050
#define RTC_DR_MU_3 5260,396118
#define RTC_DR_DT 5261,396186
#define RTC_DR_DT_0 5262,396254
#define RTC_DR_DT_1 5263,396322
#define RTC_DR_DU 5264,396390
#define RTC_DR_DU_0 5265,396458
#define RTC_DR_DU_1 5266,396526
#define RTC_DR_DU_2 5267,396594
#define RTC_DR_DU_3 5268,396662
#define RTC_CR_COE 5271,396812
#define RTC_CR_OSEL 5272,396880
#define RTC_CR_OSEL_0 5273,396948
#define RTC_CR_OSEL_1 5274,397016
#define RTC_CR_POL 5275,397084
#define RTC_CR_COSEL 5276,397152
#define RTC_CR_BCK 5277,397220
#define RTC_CR_SUB1H 5278,397288
#define RTC_CR_ADD1H 5279,397356
#define RTC_CR_TSIE 5280,397424
#define RTC_CR_WUTIE 5281,397492
#define RTC_CR_ALRBIE 5282,397560
#define RTC_CR_ALRAIE 5283,397628
#define RTC_CR_TSE 5284,397696
#define RTC_CR_WUTE 5285,397764
#define RTC_CR_ALRBE 5286,397832
#define RTC_CR_ALRAE 5287,397900
#define RTC_CR_DCE 5288,397968
#define RTC_CR_FMT 5289,398036
#define RTC_CR_BYPSHAD 5290,398104
#define RTC_CR_REFCKON 5291,398172
#define RTC_CR_TSEDGE 5292,398240
#define RTC_CR_WUCKSEL 5293,398308
#define RTC_CR_WUCKSEL_0 5294,398376
#define RTC_CR_WUCKSEL_1 5295,398444
#define RTC_CR_WUCKSEL_2 5296,398512
#define RTC_ISR_RECALPF 5299,398662
#define RTC_ISR_TAMP1F 5300,398730
#define RTC_ISR_TSOVF 5301,398798
#define RTC_ISR_TSF 5302,398866
#define RTC_ISR_WUTF 5303,398934
#define RTC_ISR_ALRBF 5304,399002
#define RTC_ISR_ALRAF 5305,399070
#define RTC_ISR_INIT 5306,399138
#define RTC_ISR_INITF 5307,399206
#define RTC_ISR_RSF 5308,399274
#define RTC_ISR_INITS 5309,399342
#define RTC_ISR_SHPF 5310,399410
#define RTC_ISR_WUTWF 5311,399478
#define RTC_ISR_ALRBWF 5312,399546
#define RTC_ISR_ALRAWF 5313,399614
#define RTC_PRER_PREDIV_A 5316,399764
#define RTC_PRER_PREDIV_S 5317,399832
#define RTC_WUTR_WUT 5320,399982
#define RTC_CALIBR_DCS 5323,400132
#define RTC_CALIBR_DC 5324,400200
#define RTC_ALRMAR_MSK4 5327,400350
#define RTC_ALRMAR_WDSEL 5328,400418
#define RTC_ALRMAR_DT 5329,400486
#define RTC_ALRMAR_DT_0 5330,400554
#define RTC_ALRMAR_DT_1 5331,400622
#define RTC_ALRMAR_DU 5332,400690
#define RTC_ALRMAR_DU_0 5333,400758
#define RTC_ALRMAR_DU_1 5334,400826
#define RTC_ALRMAR_DU_2 5335,400894
#define RTC_ALRMAR_DU_3 5336,400962
#define RTC_ALRMAR_MSK3 5337,401030
#define RTC_ALRMAR_PM 5338,401098
#define RTC_ALRMAR_HT 5339,401166
#define RTC_ALRMAR_HT_0 5340,401234
#define RTC_ALRMAR_HT_1 5341,401302
#define RTC_ALRMAR_HU 5342,401370
#define RTC_ALRMAR_HU_0 5343,401438
#define RTC_ALRMAR_HU_1 5344,401506
#define RTC_ALRMAR_HU_2 5345,401574
#define RTC_ALRMAR_HU_3 5346,401642
#define RTC_ALRMAR_MSK2 5347,401710
#define RTC_ALRMAR_MNT 5348,401778
#define RTC_ALRMAR_MNT_0 5349,401846
#define RTC_ALRMAR_MNT_1 5350,401914
#define RTC_ALRMAR_MNT_2 5351,401982
#define RTC_ALRMAR_MNU 5352,402050
#define RTC_ALRMAR_MNU_0 5353,402118
#define RTC_ALRMAR_MNU_1 5354,402186
#define RTC_ALRMAR_MNU_2 5355,402254
#define RTC_ALRMAR_MNU_3 5356,402322
#define RTC_ALRMAR_MSK1 5357,402390
#define RTC_ALRMAR_ST 5358,402458
#define RTC_ALRMAR_ST_0 5359,402526
#define RTC_ALRMAR_ST_1 5360,402594
#define RTC_ALRMAR_ST_2 5361,402662
#define RTC_ALRMAR_SU 5362,402730
#define RTC_ALRMAR_SU_0 5363,402798
#define RTC_ALRMAR_SU_1 5364,402866
#define RTC_ALRMAR_SU_2 5365,402934
#define RTC_ALRMAR_SU_3 5366,403002
#define RTC_ALRMBR_MSK4 5369,403152
#define RTC_ALRMBR_WDSEL 5370,403220
#define RTC_ALRMBR_DT 5371,403288
#define RTC_ALRMBR_DT_0 5372,403356
#define RTC_ALRMBR_DT_1 5373,403424
#define RTC_ALRMBR_DU 5374,403492
#define RTC_ALRMBR_DU_0 5375,403560
#define RTC_ALRMBR_DU_1 5376,403628
#define RTC_ALRMBR_DU_2 5377,403696
#define RTC_ALRMBR_DU_3 5378,403764
#define RTC_ALRMBR_MSK3 5379,403832
#define RTC_ALRMBR_PM 5380,403900
#define RTC_ALRMBR_HT 5381,403968
#define RTC_ALRMBR_HT_0 5382,404036
#define RTC_ALRMBR_HT_1 5383,404104
#define RTC_ALRMBR_HU 5384,404172
#define RTC_ALRMBR_HU_0 5385,404240
#define RTC_ALRMBR_HU_1 5386,404308
#define RTC_ALRMBR_HU_2 5387,404376
#define RTC_ALRMBR_HU_3 5388,404444
#define RTC_ALRMBR_MSK2 5389,404512
#define RTC_ALRMBR_MNT 5390,404580
#define RTC_ALRMBR_MNT_0 5391,404648
#define RTC_ALRMBR_MNT_1 5392,404716
#define RTC_ALRMBR_MNT_2 5393,404784
#define RTC_ALRMBR_MNU 5394,404852
#define RTC_ALRMBR_MNU_0 5395,404920
#define RTC_ALRMBR_MNU_1 5396,404988
#define RTC_ALRMBR_MNU_2 5397,405056
#define RTC_ALRMBR_MNU_3 5398,405124
#define RTC_ALRMBR_MSK1 5399,405192
#define RTC_ALRMBR_ST 5400,405260
#define RTC_ALRMBR_ST_0 5401,405328
#define RTC_ALRMBR_ST_1 5402,405396
#define RTC_ALRMBR_ST_2 5403,405464
#define RTC_ALRMBR_SU 5404,405532
#define RTC_ALRMBR_SU_0 5405,405600
#define RTC_ALRMBR_SU_1 5406,405668
#define RTC_ALRMBR_SU_2 5407,405736
#define RTC_ALRMBR_SU_3 5408,405804
#define RTC_WPR_KEY 5411,405954
#define RTC_SSR_SS 5414,406104
#define RTC_SHIFTR_SUBFS 5417,406254
#define RTC_SHIFTR_ADD1S 5418,406322
#define RTC_TSTR_PM 5421,406472
#define RTC_TSTR_HT 5422,406540
#define RTC_TSTR_HT_0 5423,406608
#define RTC_TSTR_HT_1 5424,406676
#define RTC_TSTR_HU 5425,406744
#define RTC_TSTR_HU_0 5426,406812
#define RTC_TSTR_HU_1 5427,406880
#define RTC_TSTR_HU_2 5428,406948
#define RTC_TSTR_HU_3 5429,407016
#define RTC_TSTR_MNT 5430,407084
#define RTC_TSTR_MNT_0 5431,407152
#define RTC_TSTR_MNT_1 5432,407220
#define RTC_TSTR_MNT_2 5433,407288
#define RTC_TSTR_MNU 5434,407356
#define RTC_TSTR_MNU_0 5435,407424
#define RTC_TSTR_MNU_1 5436,407492
#define RTC_TSTR_MNU_2 5437,407560
#define RTC_TSTR_MNU_3 5438,407628
#define RTC_TSTR_ST 5439,407696
#define RTC_TSTR_ST_0 5440,407764
#define RTC_TSTR_ST_1 5441,407832
#define RTC_TSTR_ST_2 5442,407900
#define RTC_TSTR_SU 5443,407968
#define RTC_TSTR_SU_0 5444,408036
#define RTC_TSTR_SU_1 5445,408104
#define RTC_TSTR_SU_2 5446,408172
#define RTC_TSTR_SU_3 5447,408240
#define RTC_TSDR_WDU 5450,408390
#define RTC_TSDR_WDU_0 5451,408458
#define RTC_TSDR_WDU_1 5452,408526
#define RTC_TSDR_WDU_2 5453,408594
#define RTC_TSDR_MT 5454,408662
#define RTC_TSDR_MU 5455,408730
#define RTC_TSDR_MU_0 5456,408798
#define RTC_TSDR_MU_1 5457,408866
#define RTC_TSDR_MU_2 5458,408934
#define RTC_TSDR_MU_3 5459,409002
#define RTC_TSDR_DT 5460,409070
#define RTC_TSDR_DT_0 5461,409138
#define RTC_TSDR_DT_1 5462,409206
#define RTC_TSDR_DU 5463,409274
#define RTC_TSDR_DU_0 5464,409342
#define RTC_TSDR_DU_1 5465,409410
#define RTC_TSDR_DU_2 5466,409478
#define RTC_TSDR_DU_3 5467,409546
#define RTC_TSSSR_SS 5470,409696
#define RTC_CALR_CALP 5473,409845
#define RTC_CALR_CALW8 5474,409913
#define RTC_CALR_CALW16 5475,409981
#define RTC_CALR_CALM 5476,410049
#define RTC_CALR_CALM_0 5477,410117
#define RTC_CALR_CALM_1 5478,410185
#define RTC_CALR_CALM_2 5479,410253
#define RTC_CALR_CALM_3 5480,410321
#define RTC_CALR_CALM_4 5481,410389
#define RTC_CALR_CALM_5 5482,410457
#define RTC_CALR_CALM_6 5483,410525
#define RTC_CALR_CALM_7 5484,410593
#define RTC_CALR_CALM_8 5485,410661
#define RTC_TAFCR_ALARMOUTTYPE 5488,410811
#define RTC_TAFCR_TSINSEL 5489,410879
#define RTC_TAFCR_TAMPINSEL 5490,410947
#define RTC_TAFCR_TAMPPUDIS 5491,411015
#define RTC_TAFCR_TAMPPRCH 5492,411083
#define RTC_TAFCR_TAMPPRCH_0 5493,411151
#define RTC_TAFCR_TAMPPRCH_1 5494,411219
#define RTC_TAFCR_TAMPFLT 5495,411287
#define RTC_TAFCR_TAMPFLT_0 5496,411355
#define RTC_TAFCR_TAMPFLT_1 5497,411423
#define RTC_TAFCR_TAMPFREQ 5498,411491
#define RTC_TAFCR_TAMPFREQ_0 5499,411559
#define RTC_TAFCR_TAMPFREQ_1 5500,411627
#define RTC_TAFCR_TAMPFREQ_2 5501,411695
#define RTC_TAFCR_TAMPTS 5502,411763
#define RTC_TAFCR_TAMPIE 5503,411831
#define RTC_TAFCR_TAMP1TRG 5504,411899
#define RTC_TAFCR_TAMP1E 5505,411967
#define RTC_ALRMASSR_MASKSS 5508,412117
#define RTC_ALRMASSR_MASKSS_0 5509,412185
#define RTC_ALRMASSR_MASKSS_1 5510,412253
#define RTC_ALRMASSR_MASKSS_2 5511,412321
#define RTC_ALRMASSR_MASKSS_3 5512,412389
#define RTC_ALRMASSR_SS 5513,412457
#define RTC_ALRMBSSR_MASKSS 5516,412607
#define RTC_ALRMBSSR_MASKSS_0 5517,412675
#define RTC_ALRMBSSR_MASKSS_1 5518,412743
#define RTC_ALRMBSSR_MASKSS_2 5519,412811
#define RTC_ALRMBSSR_MASKSS_3 5520,412879
#define RTC_ALRMBSSR_SS 5521,412947
#define RTC_BKP0R 5524,413097
#define RTC_BKP1R 5527,413247
#define RTC_BKP2R 5530,413397
#define RTC_BKP3R 5533,413547
#define RTC_BKP4R 5536,413697
#define RTC_BKP5R 5539,413847
#define RTC_BKP6R 5542,413997
#define RTC_BKP7R 5545,414147
#define RTC_BKP8R 5548,414297
#define RTC_BKP9R 5551,414447
#define RTC_BKP10R 5554,414597
#define RTC_BKP11R 5557,414747
#define RTC_BKP12R 5560,414897
#define RTC_BKP13R 5563,415047
#define RTC_BKP14R 5566,415197
#define RTC_BKP15R 5569,415347
#define RTC_BKP16R 5572,415497
#define RTC_BKP17R 5575,415647
#define RTC_BKP18R 5578,415797
#define RTC_BKP19R 5581,415947
#define  SDIO_POWER_PWRCTRL 5589,416502
#define  SDIO_POWER_PWRCTRL_0 5590,416630
#define  SDIO_POWER_PWRCTRL_1 5591,416718
#define  SDIO_CLKCR_CLKDIV 5594,416888
#define  SDIO_CLKCR_CLKEN 5595,416990
#define  SDIO_CLKCR_PWRSAV 5596,417089
#define  SDIO_CLKCR_BYPASS 5597,417202
#define  SDIO_CLKCR_WIDBUS 5599,417317
#define  SDIO_CLKCR_WIDBUS_0 5600,417443
#define  SDIO_CLKCR_WIDBUS_1 5601,417531
#define  SDIO_CLKCR_NEGEDGE 5603,417620
#define  SDIO_CLKCR_HWFC_EN 5604,417734
#define  SDIO_ARG_CMDARG 5607,417921
#define  SDIO_CMD_CMDINDEX 5610,418106
#define  SDIO_CMD_WAITRESP 5612,418203
#define  SDIO_CMD_WAITRESP_0 5613,418329
#define  SDIO_CMD_WAITRESP_1 5614,418418
#define  SDIO_CMD_WAITINT 5616,418508
#define  SDIO_CMD_WAITPEND 5617,418623
#define  SDIO_CMD_CPSMEN 5618,418768
#define  SDIO_CMD_SDIOSUSPEND 5619,418895
#define  SDIO_CMD_ENCMDCOMPL 5620,419000
#define  SDIO_CMD_NIEN 5621,419104
#define  SDIO_CMD_CEATACMD 5622,419207
#define  SDIO_RESPCMD_RESPCMD 5625,419386
#define  SDIO_RESP0_CARDSTATUS0 5628,419573
#define  SDIO_RESP1_CARDSTATUS1 5631,419749
#define  SDIO_RESP2_CARDSTATUS2 5634,419925
#define  SDIO_RESP3_CARDSTATUS3 5637,420101
#define  SDIO_RESP4_CARDSTATUS4 5640,420277
#define  SDIO_DTIMER_DATATIME 5643,420453
#define  SDIO_DLEN_DATALENGTH 5646,420638
#define  SDIO_DCTRL_DTEN 5649,420820
#define  SDIO_DCTRL_DTDIR 5650,420928
#define  SDIO_DCTRL_DTMODE 5651,421044
#define  SDIO_DCTRL_DMAEN 5652,421155
#define  SDIO_DCTRL_DBLOCKSIZE 5654,421254
#define  SDIO_DCTRL_DBLOCKSIZE_0 5655,421375
#define  SDIO_DCTRL_DBLOCKSIZE_1 5656,421463
#define  SDIO_DCTRL_DBLOCKSIZE_2 5657,421551
#define  SDIO_DCTRL_DBLOCKSIZE_3 5658,421639
#define  SDIO_DCTRL_RWSTART 5660,421728
#define  SDIO_DCTRL_RWSTOP 5661,421826
#define  SDIO_DCTRL_RWMOD 5662,421923
#define  SDIO_DCTRL_SDIOEN 5663,422020
#define  SDIO_DCOUNT_DATACOUNT 5666,422208
#define  SDIO_STA_CCRCFAIL 5669,422389
#define  SDIO_STA_DCRCFAIL 5670,422516
#define  SDIO_STA_CTIMEOUT 5671,422642
#define  SDIO_STA_DTIMEOUT 5672,422749
#define  SDIO_STA_TXUNDERR 5673,422844
#define  SDIO_STA_RXOVERR 5674,422955
#define  SDIO_STA_CMDREND 5675,423065
#define  SDIO_STA_CMDSENT 5676,423192
#define  SDIO_STA_DATAEND 5677,423310
#define  SDIO_STA_STBITERR 5678,423436
#define  SDIO_STA_DBCKEND 5679,423578
#define  SDIO_STA_CMDACT 5680,423704
#define  SDIO_STA_TXACT 5681,423815
#define  SDIO_STA_RXACT 5682,423923
#define  SDIO_STA_TXFIFOHE 5683,424030
#define  SDIO_STA_RXFIFOHF 5684,424184
#define  SDIO_STA_TXFIFOF 5685,424329
#define  SDIO_STA_RXFIFOF 5686,424430
#define  SDIO_STA_TXFIFOE 5687,424530
#define  SDIO_STA_RXFIFOE 5688,424632
#define  SDIO_STA_TXDAVL 5689,424733
#define  SDIO_STA_RXDAVL 5690,424847
#define  SDIO_STA_SDIOIT 5691,424960
#define  SDIO_STA_CEATAEND 5692,425066
#define  SDIO_ICR_CCRCFAILC 5695,425282
#define  SDIO_ICR_DCRCFAILC 5696,425388
#define  SDIO_ICR_CTIMEOUTC 5697,425494
#define  SDIO_ICR_DTIMEOUTC 5698,425600
#define  SDIO_ICR_TXUNDERRC 5699,425706
#define  SDIO_ICR_RXOVERRC 5700,425812
#define  SDIO_ICR_CMDRENDC 5701,425917
#define  SDIO_ICR_CMDSENTC 5702,426022
#define  SDIO_ICR_DATAENDC 5703,426127
#define  SDIO_ICR_STBITERRC 5704,426232
#define  SDIO_ICR_DBCKENDC 5705,426338
#define  SDIO_ICR_SDIOITC 5706,426443
#define  SDIO_ICR_CEATAENDC 5707,426547
#define  SDIO_MASK_CCRCFAILIE 5710,426735
#define  SDIO_MASK_DCRCFAILIE 5711,426851
#define  SDIO_MASK_CTIMEOUTIE 5712,426964
#define  SDIO_MASK_DTIMEOUTIE 5713,427079
#define  SDIO_MASK_TXUNDERRIE 5714,427191
#define  SDIO_MASK_RXOVERRIE 5715,427313
#define  SDIO_MASK_CMDRENDIE 5716,427434
#define  SDIO_MASK_CMDSENTIE 5717,427559
#define  SDIO_MASK_DATAENDIE 5718,427671
#define  SDIO_MASK_STBITERRIE 5719,427779
#define  SDIO_MASK_DBCKENDIE 5720,427894
#define  SDIO_MASK_CMDACTIE 5721,428008
#define  SDIO_MASK_TXACTIE 5722,428123
#define  SDIO_MASK_RXACTIE 5723,428243
#define  SDIO_MASK_TXFIFOHEIE 5724,428363
#define  SDIO_MASK_RXFIFOHFIE 5725,428481
#define  SDIO_MASK_TXFIFOFIE 5726,428598
#define  SDIO_MASK_RXFIFOFIE 5727,428710
#define  SDIO_MASK_TXFIFOEIE 5728,428822
#define  SDIO_MASK_RXFIFOEIE 5729,428935
#define  SDIO_MASK_TXDAVLIE 5730,429048
#define  SDIO_MASK_RXDAVLIE 5731,429173
#define  SDIO_MASK_SDIOITIE 5732,429298
#define  SDIO_MASK_CEATAENDIE 5733,429426
#define  SDIO_FIFOCNT_FIFOCOUNT 5736,429649
#define  SDIO_FIFO_FIFODATA 5739,429878
#define  SPI_CR1_CPHA 5747,430478
#define  SPI_CR1_CPOL 5748,430572
#define  SPI_CR1_MSTR 5749,430669
#define  SPI_CR1_BR 5751,430769
#define  SPI_CR1_BR_0 5752,430884
#define  SPI_CR1_BR_1 5753,430972
#define  SPI_CR1_BR_2 5754,431060
#define  SPI_CR1_SPE 5756,431149
#define  SPI_CR1_LSBFIRST 5757,431242
#define  SPI_CR1_SSI 5758,431337
#define  SPI_CR1_SSM 5759,431441
#define  SPI_CR1_RXONLY 5760,431549
#define  SPI_CR1_DFF 5761,431644
#define  SPI_CR1_CRCNEXT 5762,431744
#define  SPI_CR1_CRCEN 5763,431844
#define  SPI_CR1_BIDIOE 5764,431958
#define  SPI_CR1_BIDIMODE 5765,432076
#define  SPI_CR2_RXDMAEN 5768,432271
#define  SPI_CR2_TXDMAEN 5769,432374
#define  SPI_CR2_SSOE 5770,432477
#define  SPI_CR2_ERRIE 5771,432576
#define  SPI_CR2_RXNEIE 5772,432681
#define  SPI_CR2_TXEIE 5773,432800
#define  SPI_SR_RXNE 5776,432997
#define  SPI_SR_TXE 5777,433104
#define  SPI_SR_CHSIDE 5778,433208
#define  SPI_SR_UDR 5779,433303
#define  SPI_SR_CRCERR 5780,433399
#define  SPI_SR_MODF 5781,433496
#define  SPI_SR_OVR 5782,433589
#define  SPI_SR_BSY 5783,433684
#define  SPI_DR_DR 5786,433858
#define  SPI_CRCPR_CRCPOLY 5789,434036
#define  SPI_RXCRCR_RXCRC 5792,434224
#define  SPI_TXCRCR_TXCRC 5795,434404
#define  SPI_I2SCFGR_CHLEN 5798,434584
#define  SPI_I2SCFGR_DATLEN 5800,434717
#define  SPI_I2SCFGR_DATLEN_0 5801,434848
#define  SPI_I2SCFGR_DATLEN_1 5802,434936
#define  SPI_I2SCFGR_CKPOL 5804,435025
#define  SPI_I2SCFGR_I2SSTD 5806,435136
#define  SPI_I2SCFGR_I2SSTD_0 5807,435260
#define  SPI_I2SCFGR_I2SSTD_1 5808,435348
#define  SPI_I2SCFGR_PCMSYNC 5810,435437
#define  SPI_I2SCFGR_I2SCFG 5812,435546
#define  SPI_I2SCFGR_I2SCFG_0 5813,435670
#define  SPI_I2SCFGR_I2SCFG_1 5814,435758
#define  SPI_I2SCFGR_I2SE 5816,435847
#define  SPI_I2SCFGR_I2SMOD 5817,435940
#define  SPI_I2SPR_I2SDIV 5820,436123
#define  SPI_I2SPR_ODD 5821,436226
#define  SPI_I2SPR_MCKOE 5822,436337
#define SYSCFG_MEMRMP_MEM_MODE 5830,436935
#define SYSCFG_MEMRMP_MEM_MODE_0 5831,437032
#define SYSCFG_MEMRMP_MEM_MODE_1 5832,437095
#define SYSCFG_PMC_MII_RMII_SEL 5835,437240
#define SYSCFG_PMC_MII_RMII 5837,437412
#define SYSCFG_EXTICR1_EXTI0 5840,437558
#define SYSCFG_EXTICR1_EXTI1 5841,437645
#define SYSCFG_EXTICR1_EXTI2 5842,437732
#define SYSCFG_EXTICR1_EXTI3 5843,437819
#define SYSCFG_EXTICR1_EXTI0_PA 5847,437952
#define SYSCFG_EXTICR1_EXTI0_PB 5848,438028
#define SYSCFG_EXTICR1_EXTI0_PC 5849,438104
#define SYSCFG_EXTICR1_EXTI0_PD 5850,438180
#define SYSCFG_EXTICR1_EXTI0_PE 5851,438256
#define SYSCFG_EXTICR1_EXTI0_PF 5852,438332
#define SYSCFG_EXTICR1_EXTI0_PG 5853,438408
#define SYSCFG_EXTICR1_EXTI0_PH 5854,438484
#define SYSCFG_EXTICR1_EXTI0_PI 5855,438560
#define SYSCFG_EXTICR1_EXTI1_PA 5859,438682
#define SYSCFG_EXTICR1_EXTI1_PB 5860,438758
#define SYSCFG_EXTICR1_EXTI1_PC 5861,438834
#define SYSCFG_EXTICR1_EXTI1_PD 5862,438910
#define SYSCFG_EXTICR1_EXTI1_PE 5863,438986
#define SYSCFG_EXTICR1_EXTI1_PF 5864,439062
#define SYSCFG_EXTICR1_EXTI1_PG 5865,439138
#define SYSCFG_EXTICR1_EXTI1_PH 5866,439214
#define SYSCFG_EXTICR1_EXTI1_PI 5867,439290
#define SYSCFG_EXTICR1_EXTI2_PA 5871,439412
#define SYSCFG_EXTICR1_EXTI2_PB 5872,439488
#define SYSCFG_EXTICR1_EXTI2_PC 5873,439564
#define SYSCFG_EXTICR1_EXTI2_PD 5874,439640
#define SYSCFG_EXTICR1_EXTI2_PE 5875,439716
#define SYSCFG_EXTICR1_EXTI2_PF 5876,439792
#define SYSCFG_EXTICR1_EXTI2_PG 5877,439868
#define SYSCFG_EXTICR1_EXTI2_PH 5878,439944
#define SYSCFG_EXTICR1_EXTI2_PI 5879,440020
#define SYSCFG_EXTICR1_EXTI3_PA 5883,440142
#define SYSCFG_EXTICR1_EXTI3_PB 5884,440218
#define SYSCFG_EXTICR1_EXTI3_PC 5885,440294
#define SYSCFG_EXTICR1_EXTI3_PD 5886,440370
#define SYSCFG_EXTICR1_EXTI3_PE 5887,440446
#define SYSCFG_EXTICR1_EXTI3_PF 5888,440522
#define SYSCFG_EXTICR1_EXTI3_PG 5889,440598
#define SYSCFG_EXTICR1_EXTI3_PH 5890,440674
#define SYSCFG_EXTICR1_EXTI3_PI 5891,440750
#define SYSCFG_EXTICR2_EXTI4 5894,440908
#define SYSCFG_EXTICR2_EXTI5 5895,440995
#define SYSCFG_EXTICR2_EXTI6 5896,441082
#define SYSCFG_EXTICR2_EXTI7 5897,441169
#define SYSCFG_EXTICR2_EXTI4_PA 5901,441302
#define SYSCFG_EXTICR2_EXTI4_PB 5902,441378
#define SYSCFG_EXTICR2_EXTI4_PC 5903,441454
#define SYSCFG_EXTICR2_EXTI4_PD 5904,441530
#define SYSCFG_EXTICR2_EXTI4_PE 5905,441606
#define SYSCFG_EXTICR2_EXTI4_PF 5906,441682
#define SYSCFG_EXTICR2_EXTI4_PG 5907,441758
#define SYSCFG_EXTICR2_EXTI4_PH 5908,441834
#define SYSCFG_EXTICR2_EXTI4_PI 5909,441910
#define SYSCFG_EXTICR2_EXTI5_PA 5913,442032
#define SYSCFG_EXTICR2_EXTI5_PB 5914,442108
#define SYSCFG_EXTICR2_EXTI5_PC 5915,442184
#define SYSCFG_EXTICR2_EXTI5_PD 5916,442260
#define SYSCFG_EXTICR2_EXTI5_PE 5917,442336
#define SYSCFG_EXTICR2_EXTI5_PF 5918,442412
#define SYSCFG_EXTICR2_EXTI5_PG 5919,442488
#define SYSCFG_EXTICR2_EXTI5_PH 5920,442564
#define SYSCFG_EXTICR2_EXTI5_PI 5921,442640
#define SYSCFG_EXTICR2_EXTI6_PA 5925,442762
#define SYSCFG_EXTICR2_EXTI6_PB 5926,442838
#define SYSCFG_EXTICR2_EXTI6_PC 5927,442914
#define SYSCFG_EXTICR2_EXTI6_PD 5928,442990
#define SYSCFG_EXTICR2_EXTI6_PE 5929,443066
#define SYSCFG_EXTICR2_EXTI6_PF 5930,443142
#define SYSCFG_EXTICR2_EXTI6_PG 5931,443218
#define SYSCFG_EXTICR2_EXTI6_PH 5932,443294
#define SYSCFG_EXTICR2_EXTI6_PI 5933,443370
#define SYSCFG_EXTICR2_EXTI7_PA 5937,443492
#define SYSCFG_EXTICR2_EXTI7_PB 5938,443568
#define SYSCFG_EXTICR2_EXTI7_PC 5939,443644
#define SYSCFG_EXTICR2_EXTI7_PD 5940,443720
#define SYSCFG_EXTICR2_EXTI7_PE 5941,443796
#define SYSCFG_EXTICR2_EXTI7_PF 5942,443872
#define SYSCFG_EXTICR2_EXTI7_PG 5943,443948
#define SYSCFG_EXTICR2_EXTI7_PH 5944,444024
#define SYSCFG_EXTICR2_EXTI7_PI 5945,444100
#define SYSCFG_EXTICR3_EXTI8 5948,444258
#define SYSCFG_EXTICR3_EXTI9 5949,444345
#define SYSCFG_EXTICR3_EXTI10 5950,444432
#define SYSCFG_EXTICR3_EXTI11 5951,444520
#define SYSCFG_EXTICR3_EXTI8_PA 5956,444666
#define SYSCFG_EXTICR3_EXTI8_PB 5957,444742
#define SYSCFG_EXTICR3_EXTI8_PC 5958,444818
#define SYSCFG_EXTICR3_EXTI8_PD 5959,444894
#define SYSCFG_EXTICR3_EXTI8_PE 5960,444970
#define SYSCFG_EXTICR3_EXTI8_PF 5961,445046
#define SYSCFG_EXTICR3_EXTI8_PG 5962,445122
#define SYSCFG_EXTICR3_EXTI8_PH 5963,445198
#define SYSCFG_EXTICR3_EXTI8_PI 5964,445274
#define SYSCFG_EXTICR3_EXTI9_PA 5968,445396
#define SYSCFG_EXTICR3_EXTI9_PB 5969,445472
#define SYSCFG_EXTICR3_EXTI9_PC 5970,445548
#define SYSCFG_EXTICR3_EXTI9_PD 5971,445624
#define SYSCFG_EXTICR3_EXTI9_PE 5972,445700
#define SYSCFG_EXTICR3_EXTI9_PF 5973,445776
#define SYSCFG_EXTICR3_EXTI9_PG 5974,445852
#define SYSCFG_EXTICR3_EXTI9_PH 5975,445928
#define SYSCFG_EXTICR3_EXTI9_PI 5976,446004
#define SYSCFG_EXTICR3_EXTI10_PA 5980,446127
#define SYSCFG_EXTICR3_EXTI10_PB 5981,446204
#define SYSCFG_EXTICR3_EXTI10_PC 5982,446281
#define SYSCFG_EXTICR3_EXTI10_PD 5983,446358
#define SYSCFG_EXTICR3_EXTI10_PE 5984,446435
#define SYSCFG_EXTICR3_EXTI10_PF 5985,446512
#define SYSCFG_EXTICR3_EXTI10_PG 5986,446589
#define SYSCFG_EXTICR3_EXTI10_PH 5987,446666
#define SYSCFG_EXTICR3_EXTI10_PI 5988,446743
#define SYSCFG_EXTICR3_EXTI11_PA 5992,446867
#define SYSCFG_EXTICR3_EXTI11_PB 5993,446944
#define SYSCFG_EXTICR3_EXTI11_PC 5994,447021
#define SYSCFG_EXTICR3_EXTI11_PD 5995,447098
#define SYSCFG_EXTICR3_EXTI11_PE 5996,447175
#define SYSCFG_EXTICR3_EXTI11_PF 5997,447252
#define SYSCFG_EXTICR3_EXTI11_PG 5998,447329
#define SYSCFG_EXTICR3_EXTI11_PH 5999,447406
#define SYSCFG_EXTICR3_EXTI11_PI 6000,447483
#define SYSCFG_EXTICR4_EXTI12 6003,447642
#define SYSCFG_EXTICR4_EXTI13 6004,447730
#define SYSCFG_EXTICR4_EXTI14 6005,447818
#define SYSCFG_EXTICR4_EXTI15 6006,447906
#define SYSCFG_EXTICR4_EXTI12_PA 6010,448041
#define SYSCFG_EXTICR4_EXTI12_PB 6011,448118
#define SYSCFG_EXTICR4_EXTI12_PC 6012,448195
#define SYSCFG_EXTICR4_EXTI12_PD 6013,448272
#define SYSCFG_EXTICR4_EXTI12_PE 6014,448349
#define SYSCFG_EXTICR4_EXTI12_PF 6015,448426
#define SYSCFG_EXTICR4_EXTI12_PG 6016,448503
#define SYSCFG_EXTICR3_EXTI12_PH 6017,448580
#define SYSCFG_EXTICR4_EXTI13_PA 6021,448704
#define SYSCFG_EXTICR4_EXTI13_PB 6022,448781
#define SYSCFG_EXTICR4_EXTI13_PC 6023,448858
#define SYSCFG_EXTICR4_EXTI13_PD 6024,448935
#define SYSCFG_EXTICR4_EXTI13_PE 6025,449012
#define SYSCFG_EXTICR4_EXTI13_PF 6026,449089
#define SYSCFG_EXTICR4_EXTI13_PG 6027,449166
#define SYSCFG_EXTICR3_EXTI13_PH 6028,449243
#define SYSCFG_EXTICR4_EXTI14_PA 6032,449367
#define SYSCFG_EXTICR4_EXTI14_PB 6033,449444
#define SYSCFG_EXTICR4_EXTI14_PC 6034,449521
#define SYSCFG_EXTICR4_EXTI14_PD 6035,449598
#define SYSCFG_EXTICR4_EXTI14_PE 6036,449675
#define SYSCFG_EXTICR4_EXTI14_PF 6037,449752
#define SYSCFG_EXTICR4_EXTI14_PG 6038,449829
#define SYSCFG_EXTICR3_EXTI14_PH 6039,449906
#define SYSCFG_EXTICR4_EXTI15_PA 6043,450030
#define SYSCFG_EXTICR4_EXTI15_PB 6044,450107
#define SYSCFG_EXTICR4_EXTI15_PC 6045,450184
#define SYSCFG_EXTICR4_EXTI15_PD 6046,450261
#define SYSCFG_EXTICR4_EXTI15_PE 6047,450338
#define SYSCFG_EXTICR4_EXTI15_PF 6048,450415
#define SYSCFG_EXTICR4_EXTI15_PG 6049,450492
#define SYSCFG_EXTICR3_EXTI15_PH 6050,450569
#define SYSCFG_CMPCR_CMP_PD 6053,450730
#define SYSCFG_CMPCR_READY 6054,450829
#define  TIM_CR1_CEN 6062,451415
#define  TIM_CR1_UDIS 6063,451512
#define  TIM_CR1_URS 6064,451609
#define  TIM_CR1_OPM 6065,451713
#define  TIM_CR1_DIR 6066,451810
#define  TIM_CR1_CMS 6068,451903
#define  TIM_CR1_CMS_0 6069,452031
#define  TIM_CR1_CMS_1 6070,452119
#define  TIM_CR1_ARPE 6072,452208
#define  TIM_CR1_CKD 6074,452318
#define  TIM_CR1_CKD_0 6075,452431
#define  TIM_CR1_CKD_1 6076,452519
#define  TIM_CR2_CCPC 6079,452689
#define  TIM_CR2_CCUS 6080,452805
#define  TIM_CR2_CCDS 6081,452928
#define  TIM_CR2_MMS 6083,453041
#define  TIM_CR2_MMS_0 6084,453161
#define  TIM_CR2_MMS_1 6085,453249
#define  TIM_CR2_MMS_2 6086,453337
#define  TIM_CR2_TI1S 6088,453426
#define  TIM_CR2_OIS1 6089,453522
#define  TIM_CR2_OIS1N 6090,453637
#define  TIM_CR2_OIS2 6091,453753
#define  TIM_CR2_OIS2N 6092,453868
#define  TIM_CR2_OIS3 6093,453984
#define  TIM_CR2_OIS3N 6094,454099
#define  TIM_CR2_OIS4 6095,454215
#define  TIM_SMCR_SMS 6098,454412
#define  TIM_SMCR_SMS_0 6099,454531
#define  TIM_SMCR_SMS_1 6100,454619
#define  TIM_SMCR_SMS_2 6101,454707
#define  TIM_SMCR_TS 6103,454796
#define  TIM_SMCR_TS_0 6104,454911
#define  TIM_SMCR_TS_1 6105,454999
#define  TIM_SMCR_TS_2 6106,455087
#define  TIM_SMCR_MSM 6108,455176
#define  TIM_SMCR_ETF 6110,455277
#define  TIM_SMCR_ETF_0 6111,455399
#define  TIM_SMCR_ETF_1 6112,455487
#define  TIM_SMCR_ETF_2 6113,455575
#define  TIM_SMCR_ETF_3 6114,455663
#define  TIM_SMCR_ETPS 6116,455752
#define  TIM_SMCR_ETPS_0 6117,455878
#define  TIM_SMCR_ETPS_1 6118,455966
#define  TIM_SMCR_ECE 6120,456055
#define  TIM_SMCR_ETP 6121,456159
#define  TIM_DIER_UIE 6124,456349
#define  TIM_DIER_CC1IE 6125,456455
#define  TIM_DIER_CC2IE 6126,456572
#define  TIM_DIER_CC3IE 6127,456689
#define  TIM_DIER_CC4IE 6128,456806
#define  TIM_DIER_COMIE 6129,456923
#define  TIM_DIER_TIE 6130,457026
#define  TIM_DIER_BIE 6131,457133
#define  TIM_DIER_UDE 6132,457238
#define  TIM_DIER_CC1DE 6133,457346
#define  TIM_DIER_CC2DE 6134,457465
#define  TIM_DIER_CC3DE 6135,457584
#define  TIM_DIER_CC4DE 6136,457703
#define  TIM_DIER_COMDE 6137,457822
#define  TIM_DIER_TDE 6138,457927
#define  TIM_SR_UIF 6141,458118
#define  TIM_SR_CC1IF 6142,458222
#define  TIM_SR_CC2IF 6143,458337
#define  TIM_SR_CC3IF 6144,458452
#define  TIM_SR_CC4IF 6145,458567
#define  TIM_SR_COMIF 6146,458682
#define  TIM_SR_TIF 6147,458783
#define  TIM_SR_BIF 6148,458888
#define  TIM_SR_CC1OF 6149,458991
#define  TIM_SR_CC2OF 6150,459108
#define  TIM_SR_CC3OF 6151,459225
#define  TIM_SR_CC4OF 6152,459342
#define  TIM_EGR_UG 6155,459541
#define  TIM_EGR_CC1G 6156,459641
#define  TIM_EGR_CC2G 6157,459752
#define  TIM_EGR_CC3G 6158,459863
#define  TIM_EGR_CC4G 6159,459974
#define  TIM_EGR_COMG 6160,460085
#define  TIM_EGR_TG 6161,460209
#define  TIM_EGR_BG 6162,460310
#define  TIM_CCMR1_CC1S 6165,460491
#define  TIM_CCMR1_CC1S_0 6166,460618
#define  TIM_CCMR1_CC1S_1 6167,460706
#define  TIM_CCMR1_OC1FE 6169,460795
#define  TIM_CCMR1_OC1PE 6170,460906
#define  TIM_CCMR1_OC1M 6172,461021
#define  TIM_CCMR1_OC1M_0 6173,461142
#define  TIM_CCMR1_OC1M_1 6174,461230
#define  TIM_CCMR1_OC1M_2 6175,461318
#define  TIM_CCMR1_OC1CE 6177,461407
#define  TIM_CCMR1_CC2S 6179,461519
#define  TIM_CCMR1_CC2S_0 6180,461646
#define  TIM_CCMR1_CC2S_1 6181,461734
#define  TIM_CCMR1_OC2FE 6183,461823
#define  TIM_CCMR1_OC2PE 6184,461934
#define  TIM_CCMR1_OC2M 6186,462049
#define  TIM_CCMR1_OC2M_0 6187,462170
#define  TIM_CCMR1_OC2M_1 6188,462258
#define  TIM_CCMR1_OC2M_2 6189,462346
#define  TIM_CCMR1_OC2CE 6191,462435
#define  TIM_CCMR1_IC1PSC 6195,462630
#define  TIM_CCMR1_IC1PSC_0 6196,462757
#define  TIM_CCMR1_IC1PSC_1 6197,462845
#define  TIM_CCMR1_IC1F 6199,462934
#define  TIM_CCMR1_IC1F_0 6200,463056
#define  TIM_CCMR1_IC1F_1 6201,463144
#define  TIM_CCMR1_IC1F_2 6202,463232
#define  TIM_CCMR1_IC1F_3 6203,463320
#define  TIM_CCMR1_IC2PSC 6205,463409
#define  TIM_CCMR1_IC2PSC_0 6206,463536
#define  TIM_CCMR1_IC2PSC_1 6207,463624
#define  TIM_CCMR1_IC2F 6209,463713
#define  TIM_CCMR1_IC2F_0 6210,463835
#define  TIM_CCMR1_IC2F_1 6211,463923
#define  TIM_CCMR1_IC2F_2 6212,464011
#define  TIM_CCMR1_IC2F_3 6213,464099
#define  TIM_CCMR2_CC3S 6216,464269
#define  TIM_CCMR2_CC3S_0 6217,464396
#define  TIM_CCMR2_CC3S_1 6218,464484
#define  TIM_CCMR2_OC3FE 6220,464573
#define  TIM_CCMR2_OC3PE 6221,464684
#define  TIM_CCMR2_OC3M 6223,464799
#define  TIM_CCMR2_OC3M_0 6224,464920
#define  TIM_CCMR2_OC3M_1 6225,465008
#define  TIM_CCMR2_OC3M_2 6226,465096
#define  TIM_CCMR2_OC3CE 6228,465185
#define  TIM_CCMR2_CC4S 6230,465298
#define  TIM_CCMR2_CC4S_0 6231,465425
#define  TIM_CCMR2_CC4S_1 6232,465513
#define  TIM_CCMR2_OC4FE 6234,465602
#define  TIM_CCMR2_OC4PE 6235,465713
#define  TIM_CCMR2_OC4M 6237,465828
#define  TIM_CCMR2_OC4M_0 6238,465949
#define  TIM_CCMR2_OC4M_1 6239,466037
#define  TIM_CCMR2_OC4M_2 6240,466125
#define  TIM_CCMR2_OC4CE 6242,466214
#define  TIM_CCMR2_IC3PSC 6246,466409
#define  TIM_CCMR2_IC3PSC_0 6247,466536
#define  TIM_CCMR2_IC3PSC_1 6248,466624
#define  TIM_CCMR2_IC3F 6250,466713
#define  TIM_CCMR2_IC3F_0 6251,466835
#define  TIM_CCMR2_IC3F_1 6252,466923
#define  TIM_CCMR2_IC3F_2 6253,467011
#define  TIM_CCMR2_IC3F_3 6254,467099
#define  TIM_CCMR2_IC4PSC 6256,467188
#define  TIM_CCMR2_IC4PSC_0 6257,467315
#define  TIM_CCMR2_IC4PSC_1 6258,467403
#define  TIM_CCMR2_IC4F 6260,467492
#define  TIM_CCMR2_IC4F_0 6261,467614
#define  TIM_CCMR2_IC4F_1 6262,467702
#define  TIM_CCMR2_IC4F_2 6263,467790
#define  TIM_CCMR2_IC4F_3 6264,467878
#define  TIM_CCER_CC1E 6267,468048
#define  TIM_CCER_CC1P 6268,468162
#define  TIM_CCER_CC1NE 6269,468278
#define  TIM_CCER_CC1NP 6270,468406
#define  TIM_CCER_CC2E 6271,468536
#define  TIM_CCER_CC2P 6272,468650
#define  TIM_CCER_CC2NE 6273,468766
#define  TIM_CCER_CC2NP 6274,468894
#define  TIM_CCER_CC3E 6275,469024
#define  TIM_CCER_CC3P 6276,469138
#define  TIM_CCER_CC3NE 6277,469254
#define  TIM_CCER_CC3NP 6278,469382
#define  TIM_CCER_CC4E 6279,469512
#define  TIM_CCER_CC4P 6280,469626
#define  TIM_CCER_CC4NP 6281,469742
#define  TIM_CNT_CNT 6284,469954
#define  TIM_PSC_PSC 6287,470132
#define  TIM_ARR_ARR 6290,470312
#define  TIM_RCR_REP 6293,470501
#define  TIM_CCR1_CCR1 6296,470690
#define  TIM_CCR2_CCR2 6299,470878
#define  TIM_CCR3_CCR3 6302,471066
#define  TIM_CCR4_CCR4 6305,471254
#define  TIM_BDTR_DTG 6308,471442
#define  TIM_BDTR_DTG_0 6309,471567
#define  TIM_BDTR_DTG_1 6310,471655
#define  TIM_BDTR_DTG_2 6311,471743
#define  TIM_BDTR_DTG_3 6312,471831
#define  TIM_BDTR_DTG_4 6313,471919
#define  TIM_BDTR_DTG_5 6314,472007
#define  TIM_BDTR_DTG_6 6315,472095
#define  TIM_BDTR_DTG_7 6316,472183
#define  TIM_BDTR_LOCK 6318,472272
#define  TIM_BDTR_LOCK_0 6319,472390
#define  TIM_BDTR_LOCK_1 6320,472478
#define  TIM_BDTR_OSSI 6322,472567
#define  TIM_BDTR_OSSR 6323,472683
#define  TIM_BDTR_BKE 6324,472798
#define  TIM_BDTR_BKP 6325,472893
#define  TIM_BDTR_AOE 6326,472990
#define  TIM_BDTR_MOE 6327,473096
#define  TIM_DCR_DBA 6330,473279
#define  TIM_DCR_DBA_0 6331,473394
#define  TIM_DCR_DBA_1 6332,473482
#define  TIM_DCR_DBA_2 6333,473570
#define  TIM_DCR_DBA_3 6334,473658
#define  TIM_DCR_DBA_4 6335,473746
#define  TIM_DCR_DBL 6337,473835
#define  TIM_DCR_DBL_0 6338,473950
#define  TIM_DCR_DBL_1 6339,474038
#define  TIM_DCR_DBL_2 6340,474126
#define  TIM_DCR_DBL_3 6341,474214
#define  TIM_DCR_DBL_4 6342,474302
#define  TIM_DMAR_DMAB 6345,474472
#define TIM_OR_TI4_RMP 6348,474668
#define TIM_OR_TI4_RMP_0 6349,474789
#define TIM_OR_TI4_RMP_1 6350,474877
#define TIM_OR_ITR1_RMP 6351,474965
#define TIM_OR_ITR1_RMP_0 6352,475098
#define TIM_OR_ITR1_RMP_1 6353,475186
#define  USART_SR_PE 6362,475762
#define  USART_SR_FE 6363,475857
#define  USART_SR_NE 6364,475953
#define  USART_SR_ORE 6365,476052
#define  USART_SR_IDLE 6366,476148
#define  USART_SR_RXNE 6367,476249
#define  USART_SR_TC 6368,476360
#define  USART_SR_TXE 6369,476464
#define  USART_SR_LBD 6370,476575
#define  USART_SR_CTS 6371,476682
#define  USART_DR_DR 6374,476855
#define  USART_BRR_DIV_Fraction 6377,477030
#define  USART_BRR_DIV_Mantissa 6378,477133
#define  USART_CR1_SBK 6381,477318
#define  USART_CR1_RWU 6382,477411
#define  USART_CR1_RE 6383,477509
#define  USART_CR1_TE 6384,477607
#define  USART_CR1_IDLEIE 6385,477708
#define  USART_CR1_RXNEIE 6386,477812
#define  USART_CR1_TCIE 6387,477916
#define  USART_CR1_TXEIE 6388,478037
#define  USART_CR1_PEIE 6389,478139
#define  USART_CR1_PS 6390,478241
#define  USART_CR1_PCE 6391,478340
#define  USART_CR1_WAKE 6392,478444
#define  USART_CR1_M 6393,478540
#define  USART_CR1_UE 6394,478634
#define  USART_CR1_OVER8 6395,478729
#define  USART_CR2_ADD 6398,478924
#define  USART_CR2_LBDL 6399,479032
#define  USART_CR2_LBDIE 6400,479141
#define  USART_CR2_LBCL 6401,479260
#define  USART_CR2_CPHA 6402,479363
#define  USART_CR2_CPOL 6403,479457
#define  USART_CR2_CLKEN 6404,479554
#define  USART_CR2_STOP 6406,479650
#define  USART_CR2_STOP_0 6407,479759
#define  USART_CR2_STOP_1 6408,479847
#define  USART_CR2_LINEN 6410,479936
#define  USART_CR3_EIE 6413,480116
#define  USART_CR3_IREN 6414,480221
#define  USART_CR3_IRLP 6415,480320
#define  USART_CR3_HDSEL 6416,480417
#define  USART_CR3_NACK 6417,480521
#define  USART_CR3_SCEN 6418,480625
#define  USART_CR3_DMAR 6419,480729
#define  USART_CR3_DMAT 6420,480831
#define  USART_CR3_RTSE 6421,480936
#define  USART_CR3_CTSE 6422,481029
#define  USART_CR3_CTSIE 6423,481122
#define  USART_CR3_ONEBIT 6424,481225
#define  USART_GTPR_PSC 6427,481417
#define  USART_GTPR_PSC_0 6428,481531
#define  USART_GTPR_PSC_1 6429,481619
#define  USART_GTPR_PSC_2 6430,481707
#define  USART_GTPR_PSC_3 6431,481795
#define  USART_GTPR_PSC_4 6432,481883
#define  USART_GTPR_PSC_5 6433,481971
#define  USART_GTPR_PSC_6 6434,482059
#define  USART_GTPR_PSC_7 6435,482147
#define  USART_GTPR_GT 6437,482236
#define  WWDG_CR_T 6445,482822
#define  WWDG_CR_T0 6446,482945
#define  WWDG_CR_T1 6447,483033
#define  WWDG_CR_T2 6448,483121
#define  WWDG_CR_T3 6449,483209
#define  WWDG_CR_T4 6450,483297
#define  WWDG_CR_T5 6451,483385
#define  WWDG_CR_T6 6452,483473
#define  WWDG_CR_WDGA 6454,483562
#define  WWDG_CFR_W 6457,483741
#define  WWDG_CFR_W0 6458,483856
#define  WWDG_CFR_W1 6459,483944
#define  WWDG_CFR_W2 6460,484032
#define  WWDG_CFR_W3 6461,484120
#define  WWDG_CFR_W4 6462,484208
#define  WWDG_CFR_W5 6463,484296
#define  WWDG_CFR_W6 6464,484384
#define  WWDG_CFR_WDGTB 6466,484473
#define  WWDG_CFR_WDGTB0 6467,484584
#define  WWDG_CFR_WDGTB1 6468,484672
#define  WWDG_CFR_EWI 6470,484761
#define  WWDG_SR_EWIF 6473,484948
#define  DBGMCU_IDCODE_DEV_ID 6482,485546
#define  DBGMCU_IDCODE_REV_ID 6483,485614
#define  DBGMCU_CR_DBG_SLEEP 6486,485764
#define  DBGMCU_CR_DBG_STOP 6487,485832
#define  DBGMCU_CR_DBG_STANDBY 6488,485900
#define  DBGMCU_CR_TRACE_IOEN 6489,485968
#define  DBGMCU_CR_TRACE_MODE 6491,486037
#define  DBGMCU_CR_TRACE_MODE_0 6492,486105
#define  DBGMCU_CR_TRACE_MODE_1 6493,486185
#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP 6496,486347
#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP 6497,486419
#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP 6498,486491
#define  DBGMCU_APB1_FZ_DBG_TIM5_STOP 6499,486563
#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP 6500,486635
#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP 6501,486707
#define  DBGMCU_APB1_FZ_DBG_TIM12_STOP 6502,486779
#define  DBGMCU_APB1_FZ_DBG_TIM13_STOP 6503,486851
#define  DBGMCU_APB1_FZ_DBG_TIM14_STOP 6504,486923
#define  DBGMCU_APB1_FZ_DBG_RTC_STOP 6505,486995
#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP 6506,487067
#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP 6507,487139
#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT 6508,487211
#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT 6509,487283
#define  DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT 6510,487355
#define  DBGMCU_APB1_FZ_DBG_CAN1_STOP 6511,487427
#define  DBGMCU_APB1_FZ_DBG_CAN2_STOP 6512,487499
#define  DBGMCU_APB1_FZ_DBG_IWDEG_STOP 6514,487636
#define  DBGMCU_APB1_FZ_DBG_TIM1_STOP 6517,487796
#define  DBGMCU_APB1_FZ_DBG_TIM8_STOP 6518,487864
#define  DBGMCU_APB1_FZ_DBG_TIM9_STOP 6519,487932
#define  DBGMCU_APB1_FZ_DBG_TIM10_STOP 6520,488000
#define  DBGMCU_APB1_FZ_DBG_TIM11_STOP 6521,488068
#define ETH_MACCR_WD 6529,488606
#define ETH_MACCR_JD 6530,488679
#define ETH_MACCR_IFG 6531,488750
#define ETH_MACCR_IFG_96Bit 6532,488822
  #define ETH_MACCR_IFG_88Bit 6533,488940
  #define ETH_MACCR_IFG_80Bit 6534,489060
  #define ETH_MACCR_IFG_72Bit 6535,489180
  #define ETH_MACCR_IFG_64Bit 6536,489300
  #define ETH_MACCR_IFG_56Bit 6537,489428
  #define ETH_MACCR_IFG_48Bit 6538,489548
  #define ETH_MACCR_IFG_40Bit 6539,489668
#define ETH_MACCR_CSD 6540,489802
#define ETH_MACCR_FES 6541,489902
#define ETH_MACCR_ROD 6542,489978
#define ETH_MACCR_LM 6543,490054
#define ETH_MACCR_DM 6544,490124
#define ETH_MACCR_IPCO 6545,490192
#define ETH_MACCR_RD 6546,490268
#define ETH_MACCR_APCS 6547,490338
#define ETH_MACCR_BL 6548,490422
  #define ETH_MACCR_BL_10 6550,490684
  #define ETH_MACCR_BL_8 6551,490759
  #define ETH_MACCR_BL_4 6552,490833
  #define ETH_MACCR_BL_1 6553,490907
#define ETH_MACCR_DC 6554,490982
#define ETH_MACCR_TE 6555,491053
#define ETH_MACCR_RE 6556,491128
#define ETH_MACFFR_RA 6559,491261
#define ETH_MACFFR_HPF 6560,491330
#define ETH_MACFFR_SAF 6561,491410
#define ETH_MACFFR_SAIF 6562,491496
#define ETH_MACFFR_PCF 6563,491574
  #define ETH_MACFFR_PCF_BlockAll 6564,491659
  #define ETH_MACFFR_PCF_ForwardAll 6565,491799
  #define ETH_MACFFR_PCF_ForwardPassedAddrFilter 6566,491962
#define ETH_MACFFR_BFD 6567,492100
#define ETH_MACFFR_PAM 6568,492181
#define ETH_MACFFR_DAIF 6569,492257
#define ETH_MACFFR_HM 6570,492335
#define ETH_MACFFR_HU 6571,492407
#define ETH_MACFFR_PM 6572,492476
#define ETH_MACHTHR_HTH 6575,492613
#define ETH_MACHTLR_HTL 6578,492748
#define ETH_MACMIIAR_PA 6581,492879
#define ETH_MACMIIAR_MR 6582,492959
#define ETH_MACMIIAR_CR 6583,493049
  #define ETH_MACMIIAR_CR_Div42 6584,493130
  #define ETH_MACMIIAR_CR_Div62 6585,493230
  #define ETH_MACMIIAR_CR_Div16 6586,493331
  #define ETH_MACMIIAR_CR_Div26 6587,493430
  #define ETH_MACMIIAR_CR_Div102 6588,493529
#define ETH_MACMIIAR_MW 6589,493633
#define ETH_MACMIIAR_MB 6590,493700
#define ETH_MACMIIDR_MD 6593,493825
#define ETH_MACFCR_PT 6596,493980
#define ETH_MACFCR_ZQPD 6597,494047
#define ETH_MACFCR_PLT 6598,494129
  #define ETH_MACFCR_PLT_Minus4 6599,494214
  #define ETH_MACFCR_PLT_Minus28 6600,494308
  #define ETH_MACFCR_PLT_Minus144 6601,494403
  #define ETH_MACFCR_PLT_Minus256 6602,494499
#define ETH_MACFCR_UPFD 6603,494601
#define ETH_MACFCR_RFCE 6604,494684
#define ETH_MACFCR_TFCE 6605,494768
#define ETH_MACFCR_FCBBPA 6606,494853
#define ETH_MACVLANTR_VLANTC 6609,495006
#define ETH_MACVLANTR_VLANTI 6610,495092
#define ETH_MACRWUFFR_D 6613,495268
#define ETH_MACPMTCSR_WFFRPR 6627,496211
#define ETH_MACPMTCSR_GU 6628,496314
#define ETH_MACPMTCSR_WFR 6629,496388
#define ETH_MACPMTCSR_MPR 6630,496470
#define ETH_MACPMTCSR_WFE 6631,496551
#define ETH_MACPMTCSR_MPE 6632,496631
#define ETH_MACPMTCSR_PD 6633,496710
#define ETH_MACSR_TSTS 6636,496835
#define ETH_MACSR_MMCTS 6637,496919
#define ETH_MACSR_MMMCRS 6638,496997
#define ETH_MACSR_MMCS 6639,497074
#define ETH_MACSR_PMTS 6640,497143
#define ETH_MACIMR_TSTIM 6643,497275
#define ETH_MACIMR_PMTIM 6644,497368
#define ETH_MACA0HR_MACA0H 6647,497508
#define ETH_MACA0LR_MACA0L 6650,497646
#define ETH_MACA1HR_AE 6653,497784
#define ETH_MACA1HR_SA 6654,497858
#define ETH_MACA1HR_MBC 6655,497932
  #define ETH_MACA1HR_MBC_HBits15_8 6656,498063
  #define ETH_MACA1HR_MBC_HBits7_0 6657,498170
  #define ETH_MACA1HR_MBC_LBits31_24 6658,498276
  #define ETH_MACA1HR_MBC_LBits23_16 6659,498383
  #define ETH_MACA1HR_MBC_LBits15_8 6660,498490
  #define ETH_MACA1HR_MBC_LBits7_0 6661,498596
#define ETH_MACA1HR_MACA1H 6662,498702
#define ETH_MACA1LR_MACA1L 6665,498840
#define ETH_MACA2HR_AE 6668,498978
#define ETH_MACA2HR_SA 6669,499052
#define ETH_MACA2HR_MBC 6670,499126
  #define ETH_MACA2HR_MBC_HBits15_8 6671,499203
  #define ETH_MACA2HR_MBC_HBits7_0 6672,499310
  #define ETH_MACA2HR_MBC_LBits31_24 6673,499416
  #define ETH_MACA2HR_MBC_LBits23_16 6674,499523
  #define ETH_MACA2HR_MBC_LBits15_8 6675,499630
  #define ETH_MACA2HR_MBC_LBits7_0 6676,499736
#define ETH_MACA2HR_MACA2H 6677,499840
#define ETH_MACA2LR_MACA2L 6680,499978
#define ETH_MACA3HR_AE 6683,500116
#define ETH_MACA3HR_SA 6684,500190
#define ETH_MACA3HR_MBC 6685,500264
  #define ETH_MACA3HR_MBC_HBits15_8 6686,500341
  #define ETH_MACA3HR_MBC_HBits7_0 6687,500448
  #define ETH_MACA3HR_MBC_LBits31_24 6688,500554
  #define ETH_MACA3HR_MBC_LBits23_16 6689,500661
  #define ETH_MACA3HR_MBC_LBits15_8 6690,500768
  #define ETH_MACA3HR_MBC_LBits7_0 6691,500874
#define ETH_MACA3HR_MACA3H 6692,500978
#define ETH_MACA3LR_MACA3L 6695,501116
#define ETH_MMCCR_MCFHP 6702,501491
#define ETH_MMCCR_MCP 6703,501579
#define ETH_MMCCR_MCF 6704,501657
#define ETH_MMCCR_ROR 6705,501735
#define ETH_MMCCR_CSR 6706,501808
#define ETH_MMCCR_CR 6707,501889
#define ETH_MMCRIR_RGUFS 6710,502029
#define ETH_MMCRIR_RFAES 6711,502159
#define ETH_MMCRIR_RFCES 6712,502285
#define ETH_MMCTIR_TGFS 6715,502472
#define ETH_MMCTIR_TGFMSCS 6716,502599
#define ETH_MMCTIR_TGFSCS 6717,502724
#define ETH_MMCRIMR_RGUFM 6720,502921
#define ETH_MMCRIMR_RFAEM 6721,503066
#define ETH_MMCRIMR_RFCEM 6722,503212
#define ETH_MMCTIMR_TGFM 6725,503419
#define ETH_MMCTIMR_TGFMSCM 6726,503561
#define ETH_MMCTIMR_TGFSCM 6727,503701
#define ETH_MMCTGFSCCR_TGFSCC 6730,503945
#define ETH_MMCTGFMSCCR_TGFMSCC 6733,504212
#define ETH_MMCTGFCR_TGFC 6736,504454
#define ETH_MMCRFCECR_RFCEC 6739,504635
#define ETH_MMCRFAECR_RFAEC 6742,504830
#define ETH_MMCRGUFCR_RGUFC 6745,505031
#define ETH_PTPTSCR_TSCNT 6752,505440
#define ETH_PTPTSSR_TSSMRME 6753,505529
#define ETH_PTPTSSR_TSSEME 6754,505649
#define ETH_PTPTSSR_TSSIPV4FE 6755,505756
#define ETH_PTPTSSR_TSSIPV6FE 6756,505861
#define ETH_PTPTSSR_TSSPTPOEFE 6757,505966
#define ETH_PTPTSSR_TSPTPPSV2E 6758,506084
#define ETH_PTPTSSR_TSSSR 6759,506204
#define ETH_PTPTSSR_TSSARFE 6760,506298
#define ETH_PTPTSCR_TSARU 6762,506412
#define ETH_PTPTSCR_TSITE 6763,506494
#define ETH_PTPTSCR_TSSTU 6764,506589
#define ETH_PTPTSCR_TSSTI 6765,506666
#define ETH_PTPTSCR_TSFCU 6766,506747
#define ETH_PTPTSCR_TSE 6767,506839
#define ETH_PTPSSIR_STSSI 6770,506985
#define ETH_PTPTSHR_STS 6773,507147
#define ETH_PTPTSLR_STPNS 6776,507288
#define ETH_PTPTSLR_STSS 6777,507385
#define ETH_PTPTSHUR_TSUS 6780,507539
#define ETH_PTPTSLUR_TSUPNS 6783,507694
#define ETH_PTPTSLUR_TSUSS 6784,507797
#define ETH_PTPTSAR_TSA 6787,507952
#define ETH_PTPTTHR_TTSH 6790,508094
#define ETH_PTPTTLR_TTSL 6793,508240
#define ETH_PTPTSSR_TSTTR 6796,508387
#define ETH_PTPTSSR_TSSO 6797,508477
#define ETH_DMABMR_AAB 6804,508865
#define ETH_DMABMR_FPM 6805,508946
#define ETH_DMABMR_USP 6806,509017
#define ETH_DMABMR_RDP 6807,509093
  #define ETH_DMABMR_RDP_1Beat 6808,509162
  #define ETH_DMABMR_RDP_2Beat 6809,509298
  #define ETH_DMABMR_RDP_4Beat 6810,509434
  #define ETH_DMABMR_RDP_8Beat 6811,509570
  #define ETH_DMABMR_RDP_16Beat 6812,509706
  #define ETH_DMABMR_RDP_32Beat 6813,509843
  #define ETH_DMABMR_RDP_4xPBL_4Beat 6814,509996
  #define ETH_DMABMR_RDP_4xPBL_8Beat 6815,510137
  #define ETH_DMABMR_RDP_4xPBL_16Beat 6816,510278
  #define ETH_DMABMR_RDP_4xPBL_32Beat 6817,510420
  #define ETH_DMABMR_RDP_4xPBL_64Beat 6818,510562
  #define ETH_DMABMR_RDP_4xPBL_128Beat 6819,510704
#define ETH_DMABMR_FB 6820,510849
#define ETH_DMABMR_RTPR 6821,510920
  #define ETH_DMABMR_RTPR_1_1 6822,511000
  #define ETH_DMABMR_RTPR_2_1 6823,511085
  #define ETH_DMABMR_RTPR_3_1 6824,511170
  #define ETH_DMABMR_RTPR_4_1 6825,511255
#define ETH_DMABMR_PBL 6826,511342
  #define ETH_DMABMR_PBL_1Beat 6827,511424
  #define ETH_DMABMR_PBL_2Beat 6828,511570
  #define ETH_DMABMR_PBL_4Beat 6829,511716
  #define ETH_DMABMR_PBL_8Beat 6830,511862
  #define ETH_DMABMR_PBL_16Beat 6831,512008
  #define ETH_DMABMR_PBL_32Beat 6832,512155
  #define ETH_DMABMR_PBL_4xPBL_4Beat 6833,512318
  #define ETH_DMABMR_PBL_4xPBL_8Beat 6834,512469
  #define ETH_DMABMR_PBL_4xPBL_16Beat 6835,512620
  #define ETH_DMABMR_PBL_4xPBL_32Beat 6836,512772
  #define ETH_DMABMR_PBL_4xPBL_64Beat 6837,512924
  #define ETH_DMABMR_PBL_4xPBL_128Beat 6838,513076
#define ETH_DMABMR_EDE 6839,513229
#define ETH_DMABMR_DSL 6840,513315
#define ETH_DMABMR_DA 6841,513397
#define ETH_DMABMR_SR 6842,513479
#define ETH_DMATPDR_TPD 6845,513622
#define ETH_DMARPDR_RPD 6848,513770
#define ETH_DMARDLAR_SRL 6851,513930
#define ETH_DMATDLAR_STL 6854,514092
#define ETH_DMASR_TSTS 6857,514229
#define ETH_DMASR_PMTS 6858,514314
#define ETH_DMASR_MMCS 6859,514384
#define ETH_DMASR_EBS 6860,514454
  #define ETH_DMASR_EBS_DescAccess 6862,514592
  #define ETH_DMASR_EBS_ReadTransf 6863,514703
  #define ETH_DMASR_EBS_DataTransfTx 6864,514814
#define ETH_DMASR_TPS 6865,514914
  #define ETH_DMASR_TPS_Stopped 6866,514997
  #define ETH_DMASR_TPS_Fetching 6867,515110
  #define ETH_DMASR_TPS_Waiting 6868,515217
  #define ETH_DMASR_TPS_Reading 6869,515316
  #define ETH_DMASR_TPS_Suspended 6870,515430
  #define ETH_DMASR_TPS_Closing 6871,515537
#define ETH_DMASR_RPS 6872,515639
  #define ETH_DMASR_RPS_Stopped 6873,515721
  #define ETH_DMASR_RPS_Fetching 6874,515833
  #define ETH_DMASR_RPS_Waiting 6875,515940
  #define ETH_DMASR_RPS_Suspended 6876,516039
  #define ETH_DMASR_RPS_Closing 6877,516147
  #define ETH_DMASR_RPS_Queuing 6878,516246
#define ETH_DMASR_NIS 6879,516369
#define ETH_DMASR_AIS 6880,516453
#define ETH_DMASR_ERS 6881,516539
#define ETH_DMASR_FBES 6882,516619
#define ETH_DMASR_ETS 6883,516701
#define ETH_DMASR_RWTS 6884,516782
#define ETH_DMASR_RPSS 6885,516873
#define ETH_DMASR_RBUS 6886,516963
#define ETH_DMASR_RS 6887,517056
#define ETH_DMASR_TUS 6888,517130
#define ETH_DMASR_ROS 6889,517215
#define ETH_DMASR_TJTS 6890,517298
#define ETH_DMASR_TBUS 6891,517388
#define ETH_DMASR_TPSS 6892,517482
#define ETH_DMASR_TS 6893,517573
#define ETH_DMAOMR_DTCEFD 6896,517711
#define ETH_DMAOMR_RSF 6897,517819
#define ETH_DMAOMR_DFRF 6898,517904
#define ETH_DMAOMR_TSF 6899,517999
#define ETH_DMAOMR_FTF 6900,518085
#define ETH_DMAOMR_TTC 6901,518164
  #define ETH_DMAOMR_TTC_64Bytes 6902,518250
  #define ETH_DMAOMR_TTC_128Bytes 6903,518372
  #define ETH_DMAOMR_TTC_192Bytes 6904,518495
  #define ETH_DMAOMR_TTC_256Bytes 6905,518618
  #define ETH_DMAOMR_TTC_40Bytes 6906,518741
  #define ETH_DMAOMR_TTC_32Bytes 6907,518863
  #define ETH_DMAOMR_TTC_24Bytes 6908,518985
  #define ETH_DMAOMR_TTC_16Bytes 6909,519107
#define ETH_DMAOMR_ST 6910,519229
#define ETH_DMAOMR_FEF 6911,519320
#define ETH_DMAOMR_FUGF 6912,519400
#define ETH_DMAOMR_RTC 6913,519490
  #define ETH_DMAOMR_RTC_64Bytes 6914,519575
  #define ETH_DMAOMR_RTC_32Bytes 6915,519696
  #define ETH_DMAOMR_RTC_96Bytes 6916,519817
  #define ETH_DMAOMR_RTC_128Bytes 6917,519938
#define ETH_DMAOMR_OSF 6918,520060
#define ETH_DMAOMR_SR 6919,520143
#define ETH_DMAIER_NISE 6922,520286
#define ETH_DMAIER_AISE 6923,520377
#define ETH_DMAIER_ERIE 6924,520470
#define ETH_DMAIER_FBEIE 6925,520560
#define ETH_DMAIER_ETIE 6926,520652
#define ETH_DMAIER_RWTIE 6927,520743
#define ETH_DMAIER_RPSIE 6928,520844
#define ETH_DMAIER_RBUIE 6929,520944
#define ETH_DMAIER_RIE 6930,521047
#define ETH_DMAIER_TUIE 6931,521131
#define ETH_DMAIER_ROIE 6932,521226
#define ETH_DMAIER_TJTIE 6933,521319
#define ETH_DMAIER_TBUIE 6934,521419
#define ETH_DMAIER_TPSIE 6935,521523
#define ETH_DMAIER_TIE 6936,521624
#define ETH_DMAMFBOCR_OFOC 6939,521798
#define ETH_DMAMFBOCR_MFA 6940,521896
#define ETH_DMAMFBOCR_OMFC 6941,521998
#define ETH_DMAMFBOCR_MFC 6942,522095
#define ETH_DMACHTDR_HTDAP 6945,522277
#define ETH_DMACHRDR_HRDAP 6948,522457
#define ETH_DMACHTBAR_HTBAP 6951,522641
#define ETH_DMACHRBAR_HRBAP 6954,522821
#define SET_BIT(6972,523090
#define CLEAR_BIT(6974,523138
#define READ_BIT(6976,523187
#define CLEAR_REG(6978,523234
#define WRITE_REG(6980,523281
#define READ_REG(6982,523328
#define MODIFY_REG(6984,523367

../../../../Libraries/CMSIS/ST/STM32F4xx/Include/system_stm32f4xx.h,37
#define __SYSTEM_STM32F4XX_H34,1189

../../../../Libraries/CMSIS/Include/arm_common_tables.h,37
#define _ARM_COMMON_TABLES_H 25,803

../../../../Libraries/CMSIS/Include/arm_math.h,15309
#define _ARM_MATH_H252,9577
#define __CMSIS_GENERIC 254,9598
#undef  __CMSIS_GENERIC 267,9965
#define DELTA_Q31 280,10211
#define DELTA_Q15 281,10240
#define INDEX_MASK 282,10265
#define PI	283,10298
#define TABLE_SIZE	289,10418
#define TABLE_SPACING_Q31	290,10443
#define TABLE_SPACING_Q15	291,10478
#define INPUT_SPACING	298,10702
      ARM_MATH_SUCCESS 307,10839
      ARM_MATH_ARGUMENT_ERROR 308,10897
      ARM_MATH_LENGTH_ERROR 309,10982
      ARM_MATH_SIZE_MISMATCH 310,11066
      ARM_MATH_NANINF 311,11170
      ARM_MATH_SINGULAR 312,11263
      ARM_MATH_TEST_FAILURE 313,11398
    } arm_status;314,11460
  typedef int8_t q7_t;319,11545
  typedef int16_t q15_t;324,11637
  typedef int32_t q31_t;329,11731
  typedef int64_t q63_t;334,11825
  typedef float float32_t;339,11914
  typedef double float64_t;344,12005
#define __SIMD32(349,12102
#define __PKHBT(355,12267
#define __PACKq7(366,12556
#define __PACKq7(372,12856
  static __INLINE q31_t clip_q63_to_q31(383,13208
  static __INLINE q15_t clip_q63_to_q15(393,13431
  static __INLINE q7_t clip_q31_to_q7(403,13657
  static __INLINE q15_t clip_q31_to_q15(413,13875
  static __INLINE q63_t mult32x64(424,14131
#define __CLZ 434,14360
  static __INLINE uint32_t __CLZ(442,14543
  static __INLINE uint32_t arm_recip_q31(463,14850
  static __INLINE uint32_t arm_recip_q15(514,15984
  static __INLINE q31_t __SSAT(567,17079
  static __INLINE q31_t __QADD8(615,17744
  static __INLINE q31_t __QSUB8(641,18343
  static __INLINE q31_t __QADD16(670,18978
  static __INLINE q31_t __SHADD16(693,19348
  static __INLINE q31_t __QSUB16(716,19712
  static __INLINE q31_t __SHSUB16(738,20081
  static __INLINE q31_t __QASX(760,20437
  static __INLINE q31_t __SHASX(776,20774
  static __INLINE q31_t __QSAX(799,21122
  static __INLINE q31_t __SHSAX(815,21459
  static __INLINE q31_t __SMUSDX(837,21808
  static __INLINE q31_t __SMUADX(849,22047
  static __INLINE q31_t __QADD(861,22284
  static __INLINE q31_t __QSUB(871,22476
  static __INLINE q31_t __SMLAD(881,22669
  static __INLINE q31_t __SMLADX(894,22923
  static __INLINE q31_t __SMLSDX(907,23183
  static __INLINE q63_t __SMLALD(920,23443
  static __INLINE q63_t __SMLALDX(933,23702
  static __INLINE q31_t __SMUAD(946,23957
  static __INLINE q31_t __SMUSD(958,24189
    uint16_t numTaps;978,24497
    q7_t *pState;pState979,24579
    q7_t *pCoeffs;pCoeffs980,24696
  } arm_fir_instance_q7;981,24797
    uint16_t numTaps;988,24911
    q15_t *pState;pState989,24994
    q15_t *pCoeffs;pCoeffs990,25112
  } arm_fir_instance_q15;991,25214
    uint16_t numTaps;998,25329
    q31_t *pState;pState999,25412
    q31_t *pCoeffs;pCoeffs1000,25530
  } arm_fir_instance_q31;1001,25633
    uint16_t numTaps;1008,25759
    float32_t *pState;pState1009,25838
    float32_t *pCoeffs;pCoeffs1010,25952
  } arm_fir_instance_f32;1011,26051
    int8_t numStages;1172,31516
    q15_t *pState;pState1173,31627
    q15_t *pCoeffs;pCoeffs1174,31745
    int8_t postShift;1175,31857
  } arm_biquad_casd_df1_inst_q15;1177,31954
    uint32_t numStages;1185,32089
    q31_t *pState;pState1186,32199
    q31_t *pCoeffs;pCoeffs1187,32316
    uint8_t postShift;1188,32427
  } arm_biquad_casd_df1_inst_q31;1190,32523
    uint32_t numStages;1197,32668
    float32_t *pState;pState1198,32781
    float32_t *pCoeffs;pCoeffs1199,32901
  } arm_biquad_casd_df1_inst_f32;1202,33017
    uint16_t numRows;1339,37977
    uint16_t numCols;1340,38045
    float32_t *pData;pData1341,38113
  } arm_matrix_instance_f32;1342,38181
    uint16_t numRows;1350,38306
    uint16_t numCols;1351,38374
    q15_t *pData;pData1352,38442
  } arm_matrix_instance_q15;1354,38511
    uint16_t numRows;1362,38636
    uint16_t numCols;1363,38704
    q31_t *pData;pData1364,38772
  } arm_matrix_instance_q31;1366,38841
    q15_t A0;1666,50165
	q15_t A1;1668,50250
	q15_t A2;1669,50261
    q31_t A1;1671,50288
    q15_t state[state1673,50366
    q15_t Kp;1674,50429
    q15_t Ki;1675,50484
    q15_t Kd;1676,50535
  } arm_pid_instance_q15;1677,50588
    q31_t A0;1684,50704
    q31_t A1;1685,50775
    q31_t A2;1686,50842
    q31_t state[state1687,50903
    q31_t Kp;1688,50965
    q31_t Ki;1689,51021
    q31_t Kd;1690,51073
  } arm_pid_instance_q31;1692,51128
    float32_t A0;1699,51255
    float32_t A1;1700,51328
    float32_t A2;1701,51397
    float32_t state[state1702,51460
    float32_t Kp;1703,51524
    float32_t Ki;1704,51587
    float32_t Kd;1705,51646
  } arm_pid_instance_f32;1706,51707
    uint32_t nValues;1773,53593
    float32_t x1;1774,53615
    float32_t xSpacing;1775,53633
    float32_t *pYData;pYData1776,53657
  } arm_linear_interp_instance_f32;1777,53730
    uint16_t numRows;1785,53888
    uint16_t numCols;1786,53952
    float32_t *pData;pData1787,54019
  } arm_bilinear_interp_instance_f32;1788,54075
    uint16_t numRows;1796,54225
    uint16_t numCols;1797,54289
    q31_t *pData;pData1798,54356
  } arm_bilinear_interp_instance_q31;1799,54408
    uint16_t numRows;1807,54558
    uint16_t numCols;1808,54622
    q15_t *pData;pData1809,54689
  } arm_bilinear_interp_instance_q15;1810,54741
    uint16_t numRows;1818,54891
    uint16_t numCols;1819,54956
    q7_t *pData;pData1820,55023
  } arm_bilinear_interp_instance_q7;1821,55075
    uint16_t  fftLen;1891,56949
    uint8_t   ifftFlag;1892,57013
    uint8_t   bitReverseFlag;1893,57132
    q15_t     *pTwiddle;pTwiddle1894,57269
    uint16_t  *pBitRevTable;pBitRevTable1895,57350
    uint16_t  twidCoefModifier;1896,57429
    uint16_t  bitRevFactor;1897,57573
  } arm_cfft_radix4_instance_q15;1898,57708
    uint16_t    fftLen;1906,57841
    uint8_t     ifftFlag;1907,57905
    uint8_t     bitReverseFlag;1908,58024
    q31_t       *pTwiddle;pTwiddle1909,58161
    uint16_t    *pBitRevTable;pBitRevTable1910,58242
    uint16_t    twidCoefModifier;1911,58321
    uint16_t    bitRevFactor;1912,58465
  } arm_cfft_radix4_instance_q31;1913,58600
    uint16_t     fftLen;1921,58744
    uint8_t      ifftFlag;1922,58810
    uint8_t      bitReverseFlag;1923,58931
    float32_t    *pTwiddle;pTwiddle1924,59070
    uint16_t     *pBitRevTable;pBitRevTable1925,59153
    uint16_t     twidCoefModifier;1926,59234
    uint16_t     bitRevFactor;1927,59380
	float32_t    onebyfftLen;1928,59517
  } arm_cfft_radix4_instance_f32;1929,59580
    uint32_t fftLenReal;2158,68696
    uint32_t fftLenBy2;2159,68774
    uint8_t  ifftFlagR;2160,68855
	uint8_t  bitReverseFlagR;2161,68985
    uint32_t twidCoefRModifier;2162,69130
    q15_t    *pTwiddleAReal;pTwiddleAReal2163,69285
    q15_t    *pTwiddleBReal;pTwiddleBReal2164,69380
    arm_cfft_radix4_instance_q15 *pCfft;pCfft2165,69475
  } arm_rfft_instance_q15;2166,69562
    uint32_t fftLenReal;2174,69688
    uint32_t fftLenBy2;2175,69768
    uint8_t  ifftFlagR;2176,69851
	uint8_t  bitReverseFlagR;2177,69983
    uint32_t twidCoefRModifier;2178,70130
    q31_t    *pTwiddleAReal;pTwiddleAReal2179,70285
    q31_t    *pTwiddleBReal;pTwiddleBReal2180,70382
    arm_cfft_radix4_instance_q31 *pCfft;pCfft2181,70479
  } arm_rfft_instance_q31;2182,70571
    uint32_t  fftLenReal;2190,70708
    uint16_t  fftLenBy2;2191,70788
    uint8_t   ifftFlagR;2192,70871
    uint8_t   bitReverseFlagR;2193,71003
	uint32_t  twidCoefRModifier;2194,71153
    float32_t *pTwiddleAReal;pTwiddleAReal2195,71305
    float32_t *pTwiddleBReal;pTwiddleBReal2196,71402
    arm_cfft_radix4_instance_f32 *pCfft;pCfft2197,71499
  } arm_rfft_instance_f32;2198,71591
    uint16_t N;2296,75692
    uint16_t Nby2;2297,75760
    float32_t normalize;2298,75840
    float32_t *pTwiddle;pTwiddle2299,75908
    float32_t *pCosFactor;pCosFactor2300,75992
    arm_rfft_instance_f32 *pRfft;pRfft2301,76071
    arm_cfft_radix4_instance_f32 *pCfft;pCfft2302,76153
  } arm_dct4_instance_f32;2303,76238
    uint16_t N;2343,77784
    uint16_t Nby2;2344,77852
    q31_t normalize;2345,77932
    q31_t *pTwiddle;pTwiddle2346,78000
    q31_t *pCosFactor;pCosFactor2347,78084
    arm_rfft_instance_q31 *pRfft;pRfft2348,78163
    arm_cfft_radix4_instance_q31 *pCfft;pCfft2349,78245
  } arm_dct4_instance_q31;2350,78330
    uint16_t N;2390,79781
    uint16_t Nby2;2391,79849
    q15_t normalize;2392,79929
    q15_t *pTwiddle;pTwiddle2393,79997
    q15_t *pCosFactor;pCosFactor2394,80081
    arm_rfft_instance_q15 *pRfft;pRfft2395,80160
    arm_cfft_radix4_instance_q15 *pCfft;pCfft2396,80242
  } arm_dct4_instance_q15;2397,80327
    uint8_t M;3216,106412
    uint16_t numTaps;3217,106475
    q15_t *pCoeffs;pCoeffs3218,106557
    q15_t *pState;pState3219,106666
  } arm_fir_decimate_instance_q15;3220,106791
    uint8_t M;3228,106919
    uint16_t numTaps;3229,106978
    q31_t *pCoeffs;pCoeffs3230,107056
    q31_t *pState;pState3231,107161
  } arm_fir_decimate_instance_q31;3233,107283
    uint8_t M;3241,107422
    uint16_t numTaps;3242,107489
    float32_t *pCoeffs;pCoeffs3243,107575
    float32_t *pState;pState3244,107688
  } arm_fir_decimate_instance_f32;3246,107818
    uint8_t L;3397,113139
    uint16_t phaseLength;3398,113200
    q15_t *pCoeffs;pCoeffs3399,113287
    q15_t *pState;pState3400,113402
  } arm_fir_interpolate_instance_q15;3401,113530
    uint8_t L;3409,113664
    uint16_t phaseLength;3410,113725
    q31_t *pCoeffs;pCoeffs3411,113812
    q31_t *pState;pState3412,113928
  } arm_fir_interpolate_instance_q31;3413,114057
    uint8_t L;3421,114202
    uint16_t phaseLength;3422,114262
    float32_t *pCoeffs;pCoeffs3423,114348
    float32_t *pState;pState3424,114463
  } arm_fir_interpolate_instance_f32;3425,114589
    uint8_t numStages;3541,119216
    q63_t *pState;pState3542,119326
    q31_t *pCoeffs;pCoeffs3543,119443
    uint8_t postShift;3544,119554
  } arm_biquad_cas_df1_32x64_ins_q31;3546,119650
    uint8_t   numStages;3588,120966
    float32_t *pState;pState3589,121078
    float32_t *pCoeffs;pCoeffs3590,121197
  } arm_biquad_cascade_df2T_instance_f32;3591,121310
    uint16_t numStages;3633,122622
    q15_t *pState;pState3634,122704
    q15_t *pCoeffs;pCoeffs3635,122831
  } arm_fir_lattice_instance_q15;3636,122955
    uint16_t numStages;3644,123087
    q31_t *pState;pState3645,123169
    q31_t *pCoeffs;pCoeffs3646,123296
  } arm_fir_lattice_instance_q31;3647,123420
    uint16_t numStages;3655,123563
    float32_t *pState;pState3656,123637
    float32_t *pCoeffs;pCoeffs3657,123756
  } arm_fir_lattice_instance_f32;3658,123872
    uint16_t numStages;3756,127181
    q15_t *pState;pState3757,127269
    q15_t *pkCoeffs;pkCoeffs3758,127405
    q15_t *pvCoeffs;pvCoeffs3759,127539
  } arm_iir_lattice_instance_q15;3760,127671
    uint16_t numStages;3767,127802
    q31_t *pState;pState3768,127890
    q31_t *pkCoeffs;pkCoeffs3769,128026
    q31_t *pvCoeffs;pvCoeffs3770,128160
  } arm_iir_lattice_instance_q31;3771,128292
    uint16_t numStages;3778,128434
    float32_t *pState;pState3779,128522
    float32_t *pkCoeffs;pkCoeffs3780,128658
    float32_t *pvCoeffs;pvCoeffs3781,128792
  } arm_iir_lattice_instance_f32;3782,128924
    uint16_t numTaps;3896,132911
    float32_t *pState;pState3897,132982
    float32_t *pCoeffs;pCoeffs3898,133095
    float32_t mu;3899,133193
  } arm_lms_instance_f32;3900,133278
    uint16_t numTaps;3946,134689
    q15_t *pState;pState3947,134760
    q15_t *pCoeffs;pCoeffs3948,134873
    q15_t mu;3949,134971
    uint32_t postShift;3950,135056
  } arm_lms_instance_q15;3951,135124
    uint16_t numTaps;4001,136552
    q31_t *pState;pState4002,136623
    q31_t *pCoeffs;pCoeffs4003,136736
    q31_t mu;4004,136834
    uint32_t postShift;4005,136919
  } arm_lms_instance_q31;4007,136988
    uint16_t  numTaps;4055,138427
    float32_t *pState;pState4056,138499
    float32_t *pCoeffs;pCoeffs4057,138613
    float32_t mu;4058,138712
    float32_t energy;4059,138796
    float32_t x0;4060,138858
  } arm_lms_norm_instance_f32;4061,138920
    uint16_t numTaps;4107,140400
    q31_t *pState;pState4108,140472
    q31_t *pCoeffs;pCoeffs4109,140586
    q31_t mu;4110,140685
    uint8_t postShift;4111,140771
    q31_t *recipTable;recipTable4112,140840
    q31_t energy;4113,140920
    q31_t x0;4114,140983
  } arm_lms_norm_instance_q31;4115,141046
    uint16_t numTaps;4163,142553
    q15_t *pState;pState4164,142624
    q15_t *pCoeffs;pCoeffs4165,142738
    q15_t mu;4166,142837
    uint8_t postShift;4167,142922
    q15_t *recipTable;recipTable4168,142990
    q15_t energy;4169,143069
    q15_t x0;4170,143131
  } arm_lms_norm_instance_q15;4171,143193
    uint16_t numTaps;4321,148111
    uint16_t stateIndex;4322,148191
    float32_t *pState;pState4323,148303
    float32_t *pCoeffs;pCoeffs4324,148424
    uint16_t maxDelay;4325,148530
    int32_t *pTapDelay;pTapDelay4326,148621
  } arm_fir_sparse_instance_f32;4327,148733
    uint16_t numTaps;4335,148863
    uint16_t stateIndex;4336,148943
    q31_t *pState;pState4337,149055
    q31_t *pCoeffs;pCoeffs4338,149176
    uint16_t maxDelay;4339,149282
    int32_t *pTapDelay;pTapDelay4340,149373
  } arm_fir_sparse_instance_q31;4341,149485
    uint16_t numTaps;4349,149615
    uint16_t stateIndex;4350,149695
    q15_t *pState;pState4351,149807
    q15_t *pCoeffs;pCoeffs4352,149928
    uint16_t maxDelay;4353,150034
    int32_t *pTapDelay;pTapDelay4354,150125
  } arm_fir_sparse_instance_q15;4355,150237
    uint16_t numTaps;4363,150366
    uint16_t stateIndex;4364,150446
    q7_t *pState;pState4365,150558
    q7_t *pCoeffs;pCoeffs4366,150679
    uint16_t maxDelay;4367,150785
    int32_t *pTapDelay;pTapDelay4368,150876
  } arm_fir_sparse_instance_q7;4369,150988
  static __INLINE float32_t arm_pid_f32(4711,163150
  static __INLINE q31_t arm_pid_q31(4746,164433
  static __INLINE q15_t arm_pid_q15(4794,165936
  static __INLINE void arm_clarke_f32(4905,169422
  static __INLINE void arm_clarke_q31(4934,170564
  static __INLINE void arm_inv_clarke_f32(5009,173051
  static __INLINE void arm_inv_clarke_q31(5038,174186
  static __INLINE void arm_park_f32(5125,177438
  static __INLINE void arm_park_q31(5159,178728
  static __INLINE void arm_inv_park_f32(5244,181892
  static __INLINE void arm_inv_park_q31(5279,183207
  static __INLINE float32_t arm_linear_interp_f32(5377,186544
  static __INLINE q31_t arm_linear_interp_q31(5436,188176
  static __INLINE q15_t arm_linear_interp_q15(5496,189942
  static __INLINE q7_t arm_linear_interp_q7(5553,191605
  static __INLINE arm_status  arm_sqrt_f32(5695,195307
  static __INLINE void arm_circularWrite_f32(5752,196685
  static __INLINE void arm_circularRead_f32(5797,197661
  static __INLINE void arm_circularWrite_q15(5852,198827
  static __INLINE void arm_circularRead_q15(5897,199788
  static __INLINE void arm_circularWrite_q7(5954,200945
  static __INLINE void arm_circularRead_q7(5999,201895
  static __INLINE float32_t arm_bilinear_interp_f32(6740,223287
  static __INLINE q31_t arm_bilinear_interp_q31(6807,225076
  static __INLINE q15_t arm_bilinear_interp_q15(6883,227888
  static __INLINE q7_t arm_bilinear_interp_q7(6963,230773

../../../../Libraries/CMSIS/Include/core_cm0.h,6467
#define __CORE_CM0_H_GENERIC32,1164
#define __CM0_CMSIS_VERSION_MAIN 75,2620
#define __CM0_CMSIS_VERSION_SUB 76,2754
#define __CM0_CMSIS_VERSION 77,2888
#define __CORTEX_M 79,3023
  #define __ASM 83,3186
  #define __INLINE 84,3302
  #define __ASM 87,3448
  #define __INLINE 88,3564
  #define __ASM 91,3745
  #define __INLINE 92,3861
  #define __ASM 95,4008
  #define __INLINE 96,4124
#define __FPU_USED 101,4342
#define __CORE_CM0_H_DEPENDANT130,5345
    #define __CM0_REV 135,5476
    #define __NVIC_PRIO_BITS 140,5631
    #define __Vendor_SysTickConfig 145,5796
  #define   __I 152,6027
  #define   __I 154,6130
#define     __O 156,6234
#define     __IO 157,6331
    uint32_t _reserved0:_reserved0187,7120
    uint32_t _reserved0:_reserved0189,7223
    uint32_t GE:GE190,7320
    uint32_t _reserved1:_reserved1191,7417
    uint32_t Q:Q193,7521
    uint32_t V:V194,7618
    uint32_t C:C195,7715
    uint32_t Z:Z196,7812
    uint32_t N:N197,7909
  } b;198,8006
  uint32_t w;199,8103
} APSR_Type;200,8200
    uint32_t ISR:ISR209,8327
    uint32_t _reserved0:_reserved0210,8424
  } b;211,8521
  uint32_t w;212,8618
} IPSR_Type;213,8715
    uint32_t ISR:ISR222,8849
    uint32_t _reserved0:_reserved0224,8971
    uint32_t _reserved0:_reserved0226,9074
    uint32_t GE:GE227,9171
    uint32_t _reserved1:_reserved1228,9268
    uint32_t T:T230,9372
    uint32_t IT:IT231,9469
    uint32_t Q:Q232,9566
    uint32_t V:V233,9663
    uint32_t C:C234,9760
    uint32_t Z:Z235,9857
    uint32_t N:N236,9954
  } b;237,10051
  uint32_t w;238,10148
} xPSR_Type;239,10245
    uint32_t nPRIV:nPRIV248,10359
    uint32_t SPSEL:SPSEL249,10456
    uint32_t FPCA:FPCA250,10553
    uint32_t _reserved0:_reserved0251,10650
  } b;252,10747
  uint32_t w;253,10844
} CONTROL_Type;254,10941
  __IO uint32_t ISER[ISER269,11230
       uint32_t RESERVED0[RESERVED0270,11340
  __IO uint32_t ICER[ICER271,11371
       uint32_t RSERVED1[RSERVED1272,11482
  __IO uint32_t ISPR[ISPR273,11512
       uint32_t RESERVED2[RESERVED2274,11623
  __IO uint32_t ICPR[ICPR275,11654
       uint32_t RESERVED3[RESERVED3276,11765
       uint32_t RESERVED4[RESERVED4277,11796
  __IO uint32_t IP[IP278,11827
}  NVIC_Type;279,11938
  __I  uint32_t CPUID;294,12222
  __IO uint32_t ICSR;295,12346
       uint32_t RESERVED0;296,12470
  __IO uint32_t AIRCR;297,12497
  __IO uint32_t SCR;298,12621
  __IO uint32_t CCR;299,12745
       uint32_t RESERVED1;300,12869
  __IO uint32_t SHP[SHP301,12896
  __IO uint32_t SHCSR;302,13020
} SCB_Type;303,13144
#define SCB_CPUID_IMPLEMENTER_Pos 306,13194
#define SCB_CPUID_IMPLEMENTER_Msk 307,13324
#define SCB_CPUID_VARIANT_Pos 309,13451
#define SCB_CPUID_VARIANT_Msk 310,13577
#define SCB_CPUID_ARCHITECTURE_Pos 312,13700
#define SCB_CPUID_ARCHITECTURE_Msk 313,13831
#define SCB_CPUID_PARTNO_Pos 315,13959
#define SCB_CPUID_PARTNO_Msk 316,14084
#define SCB_CPUID_REVISION_Pos 318,14206
#define SCB_CPUID_REVISION_Msk 319,14333
#define SCB_ICSR_NMIPENDSET_Pos 322,14512
#define SCB_ICSR_NMIPENDSET_Msk 323,14640
#define SCB_ICSR_PENDSVSET_Pos 325,14765
#define SCB_ICSR_PENDSVSET_Msk 326,14892
#define SCB_ICSR_PENDSVCLR_Pos 328,15016
#define SCB_ICSR_PENDSVCLR_Msk 329,15143
#define SCB_ICSR_PENDSTSET_Pos 331,15267
#define SCB_ICSR_PENDSTSET_Msk 332,15394
#define SCB_ICSR_PENDSTCLR_Pos 334,15518
#define SCB_ICSR_PENDSTCLR_Msk 335,15645
#define SCB_ICSR_ISRPREEMPT_Pos 337,15769
#define SCB_ICSR_ISRPREEMPT_Msk 338,15897
#define SCB_ICSR_ISRPENDING_Pos 340,16022
#define SCB_ICSR_ISRPENDING_Msk 341,16150
#define SCB_ICSR_VECTPENDING_Pos 343,16275
#define SCB_ICSR_VECTPENDING_Msk 344,16404
#define SCB_ICSR_VECTACTIVE_Pos 346,16530
#define SCB_ICSR_VECTACTIVE_Msk 347,16658
#define SCB_AIRCR_VECTKEY_Pos 350,16854
#define SCB_AIRCR_VECTKEY_Msk 351,16980
#define SCB_AIRCR_VECTKEYSTAT_Pos 353,17103
#define SCB_AIRCR_VECTKEYSTAT_Msk 354,17233
#define SCB_AIRCR_ENDIANESS_Pos 356,17360
#define SCB_AIRCR_ENDIANESS_Msk 357,17488
#define SCB_AIRCR_SYSRESETREQ_Pos 359,17613
#define SCB_AIRCR_SYSRESETREQ_Msk 360,17743
#define SCB_AIRCR_VECTCLRACTIVE_Pos 362,17870
#define SCB_AIRCR_VECTCLRACTIVE_Msk 363,18002
#define SCB_SCR_SEVONPEND_Pos 366,18177
#define SCB_SCR_SEVONPEND_Msk 367,18303
#define SCB_SCR_SLEEPDEEP_Pos 369,18426
#define SCB_SCR_SLEEPDEEP_Msk 370,18552
#define SCB_SCR_SLEEPONEXIT_Pos 372,18675
#define SCB_SCR_SLEEPONEXIT_Msk 373,18803
#define SCB_CCR_STKALIGN_Pos 376,18981
#define SCB_CCR_STKALIGN_Msk 377,19106
#define SCB_CCR_UNALIGN_TRP_Pos 379,19228
#define SCB_CCR_UNALIGN_TRP_Msk 380,19356
#define SCB_SHCSR_SVCALLPENDED_Pos 383,19545
#define SCB_SHCSR_SVCALLPENDED_Msk 384,19676
  __IO uint32_t CTRL;399,20068
  __IO uint32_t LOAD;400,20174
  __IO uint32_t VAL;401,20280
  __I  uint32_t CALIB;402,20386
} SysTick_Type;403,20492
#define SysTick_CTRL_COUNTFLAG_Pos 406,20561
#define SysTick_CTRL_COUNTFLAG_Msk 407,20692
#define SysTick_CTRL_CLKSOURCE_Pos 409,20820
#define SysTick_CTRL_CLKSOURCE_Msk 410,20951
#define SysTick_CTRL_TICKINT_Pos 412,21079
#define SysTick_CTRL_TICKINT_Msk 413,21208
#define SysTick_CTRL_ENABLE_Pos 415,21334
#define SysTick_CTRL_ENABLE_Msk 416,21462
#define SysTick_LOAD_RELOAD_Pos 419,21629
#define SysTick_LOAD_RELOAD_Msk 420,21757
#define SysTick_VAL_CURRENT_Pos 423,21925
#define SysTick_VAL_CURRENT_Msk 424,22053
#define SysTick_CALIB_NOREF_Pos 427,22225
#define SysTick_CALIB_NOREF_Msk 428,22353
#define SysTick_CALIB_SKEW_Pos 430,22478
#define SysTick_CALIB_SKEW_Msk 431,22605
#define SysTick_CALIB_TENMS_Pos 433,22729
#define SysTick_CALIB_TENMS_Msk 434,22857
#define SCS_BASE 453,23416
#define CoreDebug_BASE 454,23528
#define SysTick_BASE 455,23640
#define NVIC_BASE 456,23752
#define SCB_BASE 457,23864
#define SCB 459,23977
#define SysTick 460,24090
#define NVIC 461,24203
#define _BIT_SHIFT(488,25109
#define _SHP_IDX(489,25190
#define _IP_IDX(490,25271
static __INLINE void NVIC_EnableIRQ(500,25609
static __INLINE void NVIC_DisableIRQ(513,25977
static __INLINE uint32_t NVIC_GetPendingIRQ(528,26427
static __INLINE void NVIC_SetPendingIRQ(541,26800
static __INLINE void NVIC_ClearPendingIRQ(554,27148
static __INLINE void NVIC_SetPriority(571,27725
static __INLINE uint32_t NVIC_GetPriority(594,28650
static __INLINE void NVIC_SystemReset(608,29145
static __INLINE uint32_t SysTick_Config(639,30384

../../../../Libraries/CMSIS/Include/core_cm3.h,16367
#define __CORE_CM3_H_GENERIC32,1164
#define __CM3_CMSIS_VERSION_MAIN 75,2620
#define __CM3_CMSIS_VERSION_SUB 76,2754
#define __CM3_CMSIS_VERSION 77,2888
#define __CORTEX_M 79,3023
  #define __ASM 83,3186
  #define __INLINE 84,3302
  #define __ASM 87,3448
  #define __INLINE 88,3564
  #define __ASM 91,3745
  #define __INLINE 92,3861
  #define __ASM 95,4008
  #define __INLINE 96,4124
#define __FPU_USED 101,4342
#define __CORE_CM3_H_DEPENDANT130,5345
    #define __CM3_REV 135,5476
    #define __MPU_PRESENT 140,5628
    #define __NVIC_PRIO_BITS 145,5784
    #define __Vendor_SysTickConfig 150,5949
  #define   __I 157,6180
  #define   __I 159,6283
#define     __O 161,6387
#define     __IO 162,6484
    uint32_t _reserved0:_reserved0194,7319
    uint32_t _reserved0:_reserved0196,7422
    uint32_t GE:GE197,7519
    uint32_t _reserved1:_reserved1198,7616
    uint32_t Q:Q200,7720
    uint32_t V:V201,7817
    uint32_t C:C202,7914
    uint32_t Z:Z203,8011
    uint32_t N:N204,8108
  } b;205,8205
  uint32_t w;206,8302
} APSR_Type;207,8399
    uint32_t ISR:ISR216,8526
    uint32_t _reserved0:_reserved0217,8623
  } b;218,8720
  uint32_t w;219,8817
} IPSR_Type;220,8914
    uint32_t ISR:ISR229,9048
    uint32_t _reserved0:_reserved0231,9170
    uint32_t _reserved0:_reserved0233,9273
    uint32_t GE:GE234,9370
    uint32_t _reserved1:_reserved1235,9467
    uint32_t T:T237,9571
    uint32_t IT:IT238,9668
    uint32_t Q:Q239,9765
    uint32_t V:V240,9862
    uint32_t C:C241,9959
    uint32_t Z:Z242,10056
    uint32_t N:N243,10153
  } b;244,10250
  uint32_t w;245,10347
} xPSR_Type;246,10444
    uint32_t nPRIV:nPRIV255,10558
    uint32_t SPSEL:SPSEL256,10655
    uint32_t FPCA:FPCA257,10752
    uint32_t _reserved0:_reserved0258,10849
  } b;259,10946
  uint32_t w;260,11043
} CONTROL_Type;261,11140
  __IO uint32_t ISER[ISER276,11429
       uint32_t RESERVED0[RESERVED0277,11539
  __IO uint32_t ICER[ICER278,11570
       uint32_t RSERVED1[RSERVED1279,11680
  __IO uint32_t ISPR[ISPR280,11710
       uint32_t RESERVED2[RESERVED2281,11820
  __IO uint32_t ICPR[ICPR282,11851
       uint32_t RESERVED3[RESERVED3283,11961
  __IO uint32_t IABR[IABR284,11992
       uint32_t RESERVED4[RESERVED4285,12102
  __IO uint8_t  IP[IP286,12133
       uint32_t RESERVED5[RESERVED5287,12243
  __O  uint32_t STIR;288,12275
}  NVIC_Type;289,12385
#define NVIC_STIR_INTID_Pos 292,12456
#define NVIC_STIR_INTID_Msk 293,12578
  __I  uint32_t CPUID;308,12966
  __IO uint32_t ICSR;309,13090
  __IO uint32_t VTOR;310,13214
  __IO uint32_t AIRCR;311,13338
  __IO uint32_t SCR;312,13462
  __IO uint32_t CCR;313,13586
  __IO uint8_t  SHP[SHP314,13710
  __IO uint32_t SHCSR;315,13834
  __IO uint32_t CFSR;316,13958
  __IO uint32_t HFSR;317,14082
  __IO uint32_t DFSR;318,14206
  __IO uint32_t MMFAR;319,14330
  __IO uint32_t BFAR;320,14454
  __IO uint32_t AFSR;321,14578
  __I  uint32_t PFR[PFR322,14702
  __I  uint32_t DFR;323,14826
  __I  uint32_t ADR;324,14950
  __I  uint32_t MMFR[MMFR325,15074
  __I  uint32_t ISAR[ISAR326,15198
       uint32_t RESERVED0[RESERVED0327,15322
  __IO uint32_t CPACR;328,15352
} SCB_Type;329,15476
#define SCB_CPUID_IMPLEMENTER_Pos 332,15526
#define SCB_CPUID_IMPLEMENTER_Msk 333,15656
#define SCB_CPUID_VARIANT_Pos 335,15783
#define SCB_CPUID_VARIANT_Msk 336,15909
#define SCB_CPUID_ARCHITECTURE_Pos 338,16032
#define SCB_CPUID_ARCHITECTURE_Msk 339,16163
#define SCB_CPUID_PARTNO_Pos 341,16291
#define SCB_CPUID_PARTNO_Msk 342,16416
#define SCB_CPUID_REVISION_Pos 344,16538
#define SCB_CPUID_REVISION_Msk 345,16665
#define SCB_ICSR_NMIPENDSET_Pos 348,16844
#define SCB_ICSR_NMIPENDSET_Msk 349,16972
#define SCB_ICSR_PENDSVSET_Pos 351,17097
#define SCB_ICSR_PENDSVSET_Msk 352,17224
#define SCB_ICSR_PENDSVCLR_Pos 354,17348
#define SCB_ICSR_PENDSVCLR_Msk 355,17475
#define SCB_ICSR_PENDSTSET_Pos 357,17599
#define SCB_ICSR_PENDSTSET_Msk 358,17726
#define SCB_ICSR_PENDSTCLR_Pos 360,17850
#define SCB_ICSR_PENDSTCLR_Msk 361,17977
#define SCB_ICSR_ISRPREEMPT_Pos 363,18101
#define SCB_ICSR_ISRPREEMPT_Msk 364,18229
#define SCB_ICSR_ISRPENDING_Pos 366,18354
#define SCB_ICSR_ISRPENDING_Msk 367,18482
#define SCB_ICSR_VECTPENDING_Pos 369,18607
#define SCB_ICSR_VECTPENDING_Msk 370,18736
#define SCB_ICSR_RETTOBASE_Pos 372,18862
#define SCB_ICSR_RETTOBASE_Msk 373,18989
#define SCB_ICSR_VECTACTIVE_Pos 375,19113
#define SCB_ICSR_VECTACTIVE_Msk 376,19241
#define SCB_VTOR_TBLOFF_Pos 379,19417
#define SCB_VTOR_TBLOFF_Msk 380,19541
#define SCB_AIRCR_VECTKEY_Pos 383,19733
#define SCB_AIRCR_VECTKEY_Msk 384,19859
#define SCB_AIRCR_VECTKEYSTAT_Pos 386,19982
#define SCB_AIRCR_VECTKEYSTAT_Msk 387,20112
#define SCB_AIRCR_ENDIANESS_Pos 389,20239
#define SCB_AIRCR_ENDIANESS_Msk 390,20367
#define SCB_AIRCR_PRIGROUP_Pos 392,20492
#define SCB_AIRCR_PRIGROUP_Msk 393,20619
#define SCB_AIRCR_SYSRESETREQ_Pos 395,20743
#define SCB_AIRCR_SYSRESETREQ_Msk 396,20873
#define SCB_AIRCR_VECTCLRACTIVE_Pos 398,21000
#define SCB_AIRCR_VECTCLRACTIVE_Msk 399,21132
#define SCB_AIRCR_VECTRESET_Pos 401,21261
#define SCB_AIRCR_VECTRESET_Msk 402,21389
#define SCB_SCR_SEVONPEND_Pos 405,21560
#define SCB_SCR_SEVONPEND_Msk 406,21686
#define SCB_SCR_SLEEPDEEP_Pos 408,21809
#define SCB_SCR_SLEEPDEEP_Msk 409,21935
#define SCB_SCR_SLEEPONEXIT_Pos 411,22058
#define SCB_SCR_SLEEPONEXIT_Msk 412,22186
#define SCB_CCR_STKALIGN_Pos 415,22364
#define SCB_CCR_STKALIGN_Msk 416,22489
#define SCB_CCR_BFHFNMIGN_Pos 418,22611
#define SCB_CCR_BFHFNMIGN_Msk 419,22737
#define SCB_CCR_DIV_0_TRP_Pos 421,22860
#define SCB_CCR_DIV_0_TRP_Msk 422,22986
#define SCB_CCR_UNALIGN_TRP_Pos 424,23109
#define SCB_CCR_UNALIGN_TRP_Msk 425,23237
#define SCB_CCR_USERSETMPEND_Pos 427,23362
#define SCB_CCR_USERSETMPEND_Msk 428,23491
#define SCB_CCR_NONBASETHRDENA_Pos 430,23617
#define SCB_CCR_NONBASETHRDENA_Msk 431,23748
#define SCB_SHCSR_USGFAULTENA_Pos 434,23940
#define SCB_SHCSR_USGFAULTENA_Msk 435,24070
#define SCB_SHCSR_BUSFAULTENA_Pos 437,24197
#define SCB_SHCSR_BUSFAULTENA_Msk 438,24327
#define SCB_SHCSR_MEMFAULTENA_Pos 440,24454
#define SCB_SHCSR_MEMFAULTENA_Msk 441,24584
#define SCB_SHCSR_SVCALLPENDED_Pos 443,24711
#define SCB_SHCSR_SVCALLPENDED_Msk 444,24842
#define SCB_SHCSR_BUSFAULTPENDED_Pos 446,24970
#define SCB_SHCSR_BUSFAULTPENDED_Msk 447,25103
#define SCB_SHCSR_MEMFAULTPENDED_Pos 449,25233
#define SCB_SHCSR_MEMFAULTPENDED_Msk 450,25366
#define SCB_SHCSR_USGFAULTPENDED_Pos 452,25496
#define SCB_SHCSR_USGFAULTPENDED_Msk 453,25629
#define SCB_SHCSR_SYSTICKACT_Pos 455,25759
#define SCB_SHCSR_SYSTICKACT_Msk 456,25888
#define SCB_SHCSR_PENDSVACT_Pos 458,26014
#define SCB_SHCSR_PENDSVACT_Msk 459,26142
#define SCB_SHCSR_MONITORACT_Pos 461,26267
#define SCB_SHCSR_MONITORACT_Msk 462,26396
#define SCB_SHCSR_SVCALLACT_Pos 464,26522
#define SCB_SHCSR_SVCALLACT_Msk 465,26650
#define SCB_SHCSR_USGFAULTACT_Pos 467,26775
#define SCB_SHCSR_USGFAULTACT_Msk 468,26905
#define SCB_SHCSR_BUSFAULTACT_Pos 470,27032
#define SCB_SHCSR_BUSFAULTACT_Msk 471,27162
#define SCB_SHCSR_MEMFAULTACT_Pos 473,27289
#define SCB_SHCSR_MEMFAULTACT_Msk 474,27419
#define SCB_CFSR_USGFAULTSR_Pos 477,27604
#define SCB_CFSR_USGFAULTSR_Msk 478,27749
#define SCB_CFSR_BUSFAULTSR_Pos 480,27891
#define SCB_CFSR_BUSFAULTSR_Msk 481,28034
#define SCB_CFSR_MEMFAULTSR_Pos 483,28174
#define SCB_CFSR_MEMFAULTSR_Msk 484,28327
#define SCB_HFSR_DEBUGEVT_Pos 487,28527
#define SCB_HFSR_DEBUGEVT_Msk 488,28653
#define SCB_HFSR_FORCED_Pos 490,28776
#define SCB_HFSR_FORCED_Msk 491,28900
#define SCB_HFSR_VECTTBL_Pos 493,29021
#define SCB_HFSR_VECTTBL_Msk 494,29146
#define SCB_DFSR_EXTERNAL_Pos 497,29318
#define SCB_DFSR_EXTERNAL_Msk 498,29444
#define SCB_DFSR_VCATCH_Pos 500,29567
#define SCB_DFSR_VCATCH_Msk 501,29691
#define SCB_DFSR_DWTTRAP_Pos 503,29812
#define SCB_DFSR_DWTTRAP_Msk 504,29937
#define SCB_DFSR_BKPT_Pos 506,30059
#define SCB_DFSR_BKPT_Msk 507,30181
#define SCB_DFSR_HALTED_Pos 509,30300
#define SCB_DFSR_HALTED_Msk 510,30424
       uint32_t RESERVED0[RESERVED0525,30892
  __I  uint32_t ICTR;526,30922
  __IO uint32_t ACTLR;528,31082
       uint32_t RESERVED1[RESERVED1530,31190
} SCnSCB_Type;532,31227
#define SCnSCB_ICTR_INTLINESNUM_Pos 535,31296
#define SCnSCB_ICTR_INTLINESNUM_Msk 536,31418
#define SCnSCB_ACTLR_DISFOLD_Pos 540,31583
#define SCnSCB_ACTLR_DISFOLD_Msk 541,31702
#define SCnSCB_ACTLR_DISDEFWBUF_Pos 543,31818
#define SCnSCB_ACTLR_DISDEFWBUF_Msk 544,31940
#define SCnSCB_ACTLR_DISMCYCINT_Pos 546,32059
#define SCnSCB_ACTLR_DISMCYCINT_Msk 547,32181
  __IO uint32_t CTRL;562,32569
  __IO uint32_t LOAD;563,32675
  __IO uint32_t VAL;564,32781
  __I  uint32_t CALIB;565,32887
} SysTick_Type;566,32993
#define SysTick_CTRL_COUNTFLAG_Pos 569,33062
#define SysTick_CTRL_COUNTFLAG_Msk 570,33193
#define SysTick_CTRL_CLKSOURCE_Pos 572,33321
#define SysTick_CTRL_CLKSOURCE_Msk 573,33452
#define SysTick_CTRL_TICKINT_Pos 575,33580
#define SysTick_CTRL_TICKINT_Msk 576,33709
#define SysTick_CTRL_ENABLE_Pos 578,33835
#define SysTick_CTRL_ENABLE_Msk 579,33963
#define SysTick_LOAD_RELOAD_Pos 582,34130
#define SysTick_LOAD_RELOAD_Msk 583,34258
#define SysTick_VAL_CURRENT_Pos 586,34426
#define SysTick_VAL_CURRENT_Msk 587,34554
#define SysTick_CALIB_NOREF_Pos 590,34726
#define SysTick_CALIB_NOREF_Msk 591,34854
#define SysTick_CALIB_SKEW_Pos 593,34979
#define SysTick_CALIB_SKEW_Msk 594,35106
#define SysTick_CALIB_TENMS_Pos 596,35230
#define SysTick_CALIB_TENMS_Msk 597,35358
    __O  uint8_t    u8;614,35799
    __O  uint16_t   u16;615,35911
    __O  uint32_t   u32;616,36023
  }  PORT 617,36135
       uint32_t RESERVED0[RESERVED0618,36247
  __IO uint32_t TER;619,36279
       uint32_t RESERVED1[RESERVED1620,36391
  __IO uint32_t TPR;621,36422
       uint32_t RESERVED2[RESERVED2622,36534
  __IO uint32_t TCR;623,36565
} ITM_Type;624,36677
#define ITM_TPR_PRIVMASK_Pos 627,36737
#define ITM_TPR_PRIVMASK_Msk 628,36859
#define ITM_TCR_BUSY_Pos 631,37023
#define ITM_TCR_BUSY_Msk 632,37141
#define ITM_TCR_TraceBusID_Pos 634,37256
#define ITM_TCR_TraceBusID_Msk 635,37375
#define ITM_TCR_GTSFREQ_Pos 637,37491
#define ITM_TCR_GTSFREQ_Msk 638,37631
#define ITM_TCR_TSPrescale_Pos 640,37768
#define ITM_TCR_TSPrescale_Msk 641,37892
#define ITM_TCR_SWOENA_Pos 643,38013
#define ITM_TCR_SWOENA_Msk 644,38133
#define ITM_TCR_TXENA_Pos 646,38250
#define ITM_TCR_TXENA_Msk 647,38369
#define ITM_TCR_SYNCENA_Pos 649,38485
#define ITM_TCR_SYNCENA_Msk 650,38606
#define ITM_TCR_TSENA_Pos 652,38724
#define ITM_TCR_TSENA_Msk 653,38843
#define ITM_TCR_ITMENA_Pos 655,38959
#define ITM_TCR_ITMENA_Msk 656,39087
  __I  uint32_t TYPE;672,39510
  __IO uint32_t CTRL;673,39627
  __IO uint32_t RNR;674,39744
  __IO uint32_t RBAR;675,39861
  __IO uint32_t RASR;676,39978
  __IO uint32_t RBAR_A1;677,40095
  __IO uint32_t RASR_A1;678,40212
  __IO uint32_t RBAR_A2;679,40329
  __IO uint32_t RASR_A2;680,40446
  __IO uint32_t RBAR_A3;681,40563
  __IO uint32_t RASR_A3;682,40680
} MPU_Type;683,40797
#define MPU_TYPE_IREGION_Pos 686,40834
#define MPU_TYPE_IREGION_Msk 687,40959
#define MPU_TYPE_DREGION_Pos 689,41081
#define MPU_TYPE_DREGION_Msk 690,41206
#define MPU_TYPE_SEPARATE_Pos 692,41328
#define MPU_TYPE_SEPARATE_Msk 693,41454
#define MPU_CTRL_PRIVDEFENA_Pos 696,41604
#define MPU_CTRL_PRIVDEFENA_Msk 697,41732
#define MPU_CTRL_HFNMIENA_Pos 699,41857
#define MPU_CTRL_HFNMIENA_Msk 700,41983
#define MPU_CTRL_ENABLE_Pos 702,42106
#define MPU_CTRL_ENABLE_Msk 703,42230
#define MPU_RNR_REGION_Pos 706,42384
#define MPU_RNR_REGION_Msk 707,42507
#define MPU_RBAR_ADDR_Pos 710,42666
#define MPU_RBAR_ADDR_Msk 711,42788
#define MPU_RBAR_VALID_Pos 713,42907
#define MPU_RBAR_VALID_Msk 714,43030
#define MPU_RBAR_REGION_Pos 716,43150
#define MPU_RBAR_REGION_Msk 717,43274
#define MPU_RASR_ATTRS_Pos 720,43440
#define MPU_RASR_ATTRS_Msk 721,43584
#define MPU_RASR_SRD_Pos 723,43725
#define MPU_RASR_SRD_Msk 724,43861
#define MPU_RASR_SIZE_Pos 726,43994
#define MPU_RASR_SIZE_Msk 727,44129
#define MPU_RASR_ENABLE_Pos 729,44261
#define MPU_RASR_ENABLE_Msk 730,44396
  __IO uint32_t DHCSR;746,44819
  __O  uint32_t DCRSR;747,44934
  __IO uint32_t DCRDR;748,45049
  __IO uint32_t DEMCR;749,45164
} CoreDebug_Type;750,45279
#define CoreDebug_DHCSR_DBGKEY_Pos 753,45346
#define CoreDebug_DHCSR_DBGKEY_Msk 754,45477
#define CoreDebug_DHCSR_S_RESET_ST_Pos 756,45605
#define CoreDebug_DHCSR_S_RESET_ST_Msk 757,45740
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 759,45872
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 760,46008
#define CoreDebug_DHCSR_S_LOCKUP_Pos 762,46141
#define CoreDebug_DHCSR_S_LOCKUP_Msk 763,46274
#define CoreDebug_DHCSR_S_SLEEP_Pos 765,46404
#define CoreDebug_DHCSR_S_SLEEP_Msk 766,46536
#define CoreDebug_DHCSR_S_HALT_Pos 768,46665
#define CoreDebug_DHCSR_S_HALT_Msk 769,46796
#define CoreDebug_DHCSR_S_REGRDY_Pos 771,46924
#define CoreDebug_DHCSR_S_REGRDY_Msk 772,47057
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 774,47187
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 775,47323
#define CoreDebug_DHCSR_C_MASKINTS_Pos 777,47456
#define CoreDebug_DHCSR_C_MASKINTS_Msk 778,47591
#define CoreDebug_DHCSR_C_STEP_Pos 780,47723
#define CoreDebug_DHCSR_C_STEP_Msk 781,47854
#define CoreDebug_DHCSR_C_HALT_Pos 783,47982
#define CoreDebug_DHCSR_C_HALT_Msk 784,48113
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 786,48241
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 787,48375
#define CoreDebug_DCRSR_REGWnR_Pos 790,48550
#define CoreDebug_DCRSR_REGWnR_Msk 791,48681
#define CoreDebug_DCRSR_REGSEL_Pos 793,48809
#define CoreDebug_DCRSR_REGSEL_Msk 794,48940
#define CoreDebug_DEMCR_TRCENA_Pos 797,49119
#define CoreDebug_DEMCR_TRCENA_Msk 798,49250
#define CoreDebug_DEMCR_MON_REQ_Pos 800,49378
#define CoreDebug_DEMCR_MON_REQ_Msk 801,49510
#define CoreDebug_DEMCR_MON_STEP_Pos 803,49639
#define CoreDebug_DEMCR_MON_STEP_Msk 804,49772
#define CoreDebug_DEMCR_MON_PEND_Pos 806,49902
#define CoreDebug_DEMCR_MON_PEND_Msk 807,50035
#define CoreDebug_DEMCR_MON_EN_Pos 809,50165
#define CoreDebug_DEMCR_MON_EN_Msk 810,50296
#define CoreDebug_DEMCR_VC_HARDERR_Pos 812,50424
#define CoreDebug_DEMCR_VC_HARDERR_Msk 813,50559
#define CoreDebug_DEMCR_VC_INTERR_Pos 815,50691
#define CoreDebug_DEMCR_VC_INTERR_Msk 816,50825
#define CoreDebug_DEMCR_VC_BUSERR_Pos 818,50956
#define CoreDebug_DEMCR_VC_BUSERR_Msk 819,51090
#define CoreDebug_DEMCR_VC_STATERR_Pos 821,51221
#define CoreDebug_DEMCR_VC_STATERR_Msk 822,51356
#define CoreDebug_DEMCR_VC_CHKERR_Pos 824,51488
#define CoreDebug_DEMCR_VC_CHKERR_Msk 825,51622
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 827,51753
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 828,51888
#define CoreDebug_DEMCR_VC_MMERR_Pos 830,52020
#define CoreDebug_DEMCR_VC_MMERR_Msk 831,52153
#define CoreDebug_DEMCR_VC_CORERESET_Pos 833,52283
#define CoreDebug_DEMCR_VC_CORERESET_Msk 834,52420
#define SCS_BASE 844,52680
#define ITM_BASE 845,52793
#define CoreDebug_BASE 846,52906
#define SysTick_BASE 847,53019
#define NVIC_BASE 848,53132
#define SCB_BASE 849,53245
#define SCnSCB 851,53359
#define SCB 852,53472
#define SysTick 853,53585
#define NVIC 854,53698
#define ITM 855,53811
#define CoreDebug 856,53924
  #define MPU_BASE 859,54063
  #define MPU 860,54176
static __INLINE void NVIC_SetPriorityGrouping(896,55399
static __INLINE uint32_t NVIC_GetPriorityGrouping(917,56346
static __INLINE void NVIC_EnableIRQ(930,56776
static __INLINE void NVIC_DisableIRQ(943,57189
static __INLINE uint32_t NVIC_GetPendingIRQ(958,57685
static __INLINE void NVIC_SetPendingIRQ(971,58111
static __INLINE void NVIC_ClearPendingIRQ(984,58509
static __INLINE uint32_t NVIC_GetActive(997,58973
static __INLINE void NVIC_SetPriority(1014,59596
static __INLINE uint32_t NVIC_GetPriority(1035,60471
static __INLINE uint32_t NVIC_EncodePriority 1059,61525
static __INLINE void NVIC_DecodePriority 1089,62877
static __INLINE void NVIC_SystemReset(1107,63690
static __INLINE uint32_t SysTick_Config(1139,65040
#define                 ITM_RXBUFFER_EMPTY 1165,66200
static __INLINE uint32_t ITM_SendChar 1177,66697
static __INLINE int32_t ITM_ReceiveChar 1199,67483
static __INLINE int32_t ITM_CheckChar 1219,68085

../../../../Libraries/CMSIS/Include/core_cm4.h,19359
#define __CORE_CM4_H_GENERIC32,1164
#define __CM4_CMSIS_VERSION_MAIN 76,2654
#define __CM4_CMSIS_VERSION_SUB 77,2788
#define __CM4_CMSIS_VERSION 78,2922
#define __CORTEX_M 80,3057
  #define __ASM 84,3220
  #define __INLINE 85,3336
  #define __ASM 88,3482
  #define __INLINE 89,3598
  #define __ASM 92,3779
  #define __INLINE 93,3895
  #define __ASM 96,4042
  #define __INLINE 97,4158
      #define __FPU_USED 105,4461
      #define __FPU_USED 108,4607
    #define __FPU_USED 111,4659
      #define __FPU_USED 117,4785
      #define __FPU_USED 120,4931
    #define __FPU_USED 123,4983
      #define __FPU_USED 129,5133
      #define __FPU_USED 132,5279
    #define __FPU_USED 135,5331
    #define __FPU_USED 140,5459
#define __CORE_CM4_H_DEPENDANT153,5980
    #define __CM4_REV 158,6111
    #define __FPU_PRESENT 163,6263
    #define __MPU_PRESENT 168,6416
    #define __NVIC_PRIO_BITS 173,6572
    #define __Vendor_SysTickConfig 178,6737
  #define   __I 185,6968
  #define   __I 187,7071
#define     __O 189,7175
#define     __IO 190,7272
    uint32_t _reserved0:_reserved0223,8129
    uint32_t _reserved0:_reserved0225,8232
    uint32_t GE:GE226,8329
    uint32_t _reserved1:_reserved1227,8426
    uint32_t Q:Q229,8530
    uint32_t V:V230,8627
    uint32_t C:C231,8724
    uint32_t Z:Z232,8821
    uint32_t N:N233,8918
  } b;234,9015
  uint32_t w;235,9112
} APSR_Type;236,9209
    uint32_t ISR:ISR245,9336
    uint32_t _reserved0:_reserved0246,9433
  } b;247,9530
  uint32_t w;248,9627
} IPSR_Type;249,9724
    uint32_t ISR:ISR258,9858
    uint32_t _reserved0:_reserved0260,9980
    uint32_t _reserved0:_reserved0262,10083
    uint32_t GE:GE263,10180
    uint32_t _reserved1:_reserved1264,10277
    uint32_t T:T266,10381
    uint32_t IT:IT267,10478
    uint32_t Q:Q268,10575
    uint32_t V:V269,10672
    uint32_t C:C270,10769
    uint32_t Z:Z271,10866
    uint32_t N:N272,10963
  } b;273,11060
  uint32_t w;274,11157
} xPSR_Type;275,11254
    uint32_t nPRIV:nPRIV284,11368
    uint32_t SPSEL:SPSEL285,11465
    uint32_t FPCA:FPCA286,11562
    uint32_t _reserved0:_reserved0287,11659
  } b;288,11756
  uint32_t w;289,11853
} CONTROL_Type;290,11950
  __IO uint32_t ISER[ISER305,12239
       uint32_t RESERVED0[RESERVED0306,12349
  __IO uint32_t ICER[ICER307,12380
       uint32_t RSERVED1[RSERVED1308,12490
  __IO uint32_t ISPR[ISPR309,12520
       uint32_t RESERVED2[RESERVED2310,12630
  __IO uint32_t ICPR[ICPR311,12661
       uint32_t RESERVED3[RESERVED3312,12771
  __IO uint32_t IABR[IABR313,12802
       uint32_t RESERVED4[RESERVED4314,12912
  __IO uint8_t  IP[IP315,12943
       uint32_t RESERVED5[RESERVED5316,13053
  __O  uint32_t STIR;317,13085
}  NVIC_Type;318,13195
#define NVIC_STIR_INTID_Pos 321,13266
#define NVIC_STIR_INTID_Msk 322,13388
  __I  uint32_t CPUID;337,13776
  __IO uint32_t ICSR;338,13900
  __IO uint32_t VTOR;339,14024
  __IO uint32_t AIRCR;340,14148
  __IO uint32_t SCR;341,14272
  __IO uint32_t CCR;342,14396
  __IO uint8_t  SHP[SHP343,14520
  __IO uint32_t SHCSR;344,14644
  __IO uint32_t CFSR;345,14768
  __IO uint32_t HFSR;346,14892
  __IO uint32_t DFSR;347,15016
  __IO uint32_t MMFAR;348,15140
  __IO uint32_t BFAR;349,15264
  __IO uint32_t AFSR;350,15388
  __I  uint32_t PFR[PFR351,15512
  __I  uint32_t DFR;352,15636
  __I  uint32_t ADR;353,15760
  __I  uint32_t MMFR[MMFR354,15884
  __I  uint32_t ISAR[ISAR355,16008
       uint32_t RESERVED0[RESERVED0356,16132
  __IO uint32_t CPACR;357,16162
} SCB_Type;358,16286
#define SCB_CPUID_IMPLEMENTER_Pos 361,16336
#define SCB_CPUID_IMPLEMENTER_Msk 362,16466
#define SCB_CPUID_VARIANT_Pos 364,16593
#define SCB_CPUID_VARIANT_Msk 365,16719
#define SCB_CPUID_ARCHITECTURE_Pos 367,16842
#define SCB_CPUID_ARCHITECTURE_Msk 368,16973
#define SCB_CPUID_PARTNO_Pos 370,17101
#define SCB_CPUID_PARTNO_Msk 371,17226
#define SCB_CPUID_REVISION_Pos 373,17348
#define SCB_CPUID_REVISION_Msk 374,17475
#define SCB_ICSR_NMIPENDSET_Pos 377,17654
#define SCB_ICSR_NMIPENDSET_Msk 378,17782
#define SCB_ICSR_PENDSVSET_Pos 380,17907
#define SCB_ICSR_PENDSVSET_Msk 381,18034
#define SCB_ICSR_PENDSVCLR_Pos 383,18158
#define SCB_ICSR_PENDSVCLR_Msk 384,18285
#define SCB_ICSR_PENDSTSET_Pos 386,18409
#define SCB_ICSR_PENDSTSET_Msk 387,18536
#define SCB_ICSR_PENDSTCLR_Pos 389,18660
#define SCB_ICSR_PENDSTCLR_Msk 390,18787
#define SCB_ICSR_ISRPREEMPT_Pos 392,18911
#define SCB_ICSR_ISRPREEMPT_Msk 393,19039
#define SCB_ICSR_ISRPENDING_Pos 395,19164
#define SCB_ICSR_ISRPENDING_Msk 396,19292
#define SCB_ICSR_VECTPENDING_Pos 398,19417
#define SCB_ICSR_VECTPENDING_Msk 399,19546
#define SCB_ICSR_RETTOBASE_Pos 401,19672
#define SCB_ICSR_RETTOBASE_Msk 402,19799
#define SCB_ICSR_VECTACTIVE_Pos 404,19923
#define SCB_ICSR_VECTACTIVE_Msk 405,20051
#define SCB_VTOR_TBLOFF_Pos 408,20227
#define SCB_VTOR_TBLOFF_Msk 409,20351
#define SCB_AIRCR_VECTKEY_Pos 412,20543
#define SCB_AIRCR_VECTKEY_Msk 413,20669
#define SCB_AIRCR_VECTKEYSTAT_Pos 415,20792
#define SCB_AIRCR_VECTKEYSTAT_Msk 416,20922
#define SCB_AIRCR_ENDIANESS_Pos 418,21049
#define SCB_AIRCR_ENDIANESS_Msk 419,21177
#define SCB_AIRCR_PRIGROUP_Pos 421,21302
#define SCB_AIRCR_PRIGROUP_Msk 422,21429
#define SCB_AIRCR_SYSRESETREQ_Pos 424,21553
#define SCB_AIRCR_SYSRESETREQ_Msk 425,21683
#define SCB_AIRCR_VECTCLRACTIVE_Pos 427,21810
#define SCB_AIRCR_VECTCLRACTIVE_Msk 428,21942
#define SCB_AIRCR_VECTRESET_Pos 430,22071
#define SCB_AIRCR_VECTRESET_Msk 431,22199
#define SCB_SCR_SEVONPEND_Pos 434,22370
#define SCB_SCR_SEVONPEND_Msk 435,22496
#define SCB_SCR_SLEEPDEEP_Pos 437,22619
#define SCB_SCR_SLEEPDEEP_Msk 438,22745
#define SCB_SCR_SLEEPONEXIT_Pos 440,22868
#define SCB_SCR_SLEEPONEXIT_Msk 441,22996
#define SCB_CCR_STKALIGN_Pos 444,23174
#define SCB_CCR_STKALIGN_Msk 445,23299
#define SCB_CCR_BFHFNMIGN_Pos 447,23421
#define SCB_CCR_BFHFNMIGN_Msk 448,23547
#define SCB_CCR_DIV_0_TRP_Pos 450,23670
#define SCB_CCR_DIV_0_TRP_Msk 451,23796
#define SCB_CCR_UNALIGN_TRP_Pos 453,23919
#define SCB_CCR_UNALIGN_TRP_Msk 454,24047
#define SCB_CCR_USERSETMPEND_Pos 456,24172
#define SCB_CCR_USERSETMPEND_Msk 457,24301
#define SCB_CCR_NONBASETHRDENA_Pos 459,24427
#define SCB_CCR_NONBASETHRDENA_Msk 460,24558
#define SCB_SHCSR_USGFAULTENA_Pos 463,24750
#define SCB_SHCSR_USGFAULTENA_Msk 464,24880
#define SCB_SHCSR_BUSFAULTENA_Pos 466,25007
#define SCB_SHCSR_BUSFAULTENA_Msk 467,25137
#define SCB_SHCSR_MEMFAULTENA_Pos 469,25264
#define SCB_SHCSR_MEMFAULTENA_Msk 470,25394
#define SCB_SHCSR_SVCALLPENDED_Pos 472,25521
#define SCB_SHCSR_SVCALLPENDED_Msk 473,25652
#define SCB_SHCSR_BUSFAULTPENDED_Pos 475,25780
#define SCB_SHCSR_BUSFAULTPENDED_Msk 476,25913
#define SCB_SHCSR_MEMFAULTPENDED_Pos 478,26043
#define SCB_SHCSR_MEMFAULTPENDED_Msk 479,26176
#define SCB_SHCSR_USGFAULTPENDED_Pos 481,26306
#define SCB_SHCSR_USGFAULTPENDED_Msk 482,26439
#define SCB_SHCSR_SYSTICKACT_Pos 484,26569
#define SCB_SHCSR_SYSTICKACT_Msk 485,26698
#define SCB_SHCSR_PENDSVACT_Pos 487,26824
#define SCB_SHCSR_PENDSVACT_Msk 488,26952
#define SCB_SHCSR_MONITORACT_Pos 490,27077
#define SCB_SHCSR_MONITORACT_Msk 491,27206
#define SCB_SHCSR_SVCALLACT_Pos 493,27332
#define SCB_SHCSR_SVCALLACT_Msk 494,27460
#define SCB_SHCSR_USGFAULTACT_Pos 496,27585
#define SCB_SHCSR_USGFAULTACT_Msk 497,27715
#define SCB_SHCSR_BUSFAULTACT_Pos 499,27842
#define SCB_SHCSR_BUSFAULTACT_Msk 500,27972
#define SCB_SHCSR_MEMFAULTACT_Pos 502,28099
#define SCB_SHCSR_MEMFAULTACT_Msk 503,28229
#define SCB_CFSR_USGFAULTSR_Pos 506,28414
#define SCB_CFSR_USGFAULTSR_Msk 507,28559
#define SCB_CFSR_BUSFAULTSR_Pos 509,28701
#define SCB_CFSR_BUSFAULTSR_Msk 510,28844
#define SCB_CFSR_MEMFAULTSR_Pos 512,28984
#define SCB_CFSR_MEMFAULTSR_Msk 513,29137
#define SCB_HFSR_DEBUGEVT_Pos 516,29337
#define SCB_HFSR_DEBUGEVT_Msk 517,29463
#define SCB_HFSR_FORCED_Pos 519,29586
#define SCB_HFSR_FORCED_Msk 520,29710
#define SCB_HFSR_VECTTBL_Pos 522,29831
#define SCB_HFSR_VECTTBL_Msk 523,29956
#define SCB_DFSR_EXTERNAL_Pos 526,30128
#define SCB_DFSR_EXTERNAL_Msk 527,30254
#define SCB_DFSR_VCATCH_Pos 529,30377
#define SCB_DFSR_VCATCH_Msk 530,30501
#define SCB_DFSR_DWTTRAP_Pos 532,30622
#define SCB_DFSR_DWTTRAP_Msk 533,30747
#define SCB_DFSR_BKPT_Pos 535,30869
#define SCB_DFSR_BKPT_Msk 536,30991
#define SCB_DFSR_HALTED_Pos 538,31110
#define SCB_DFSR_HALTED_Msk 539,31234
       uint32_t RESERVED0[RESERVED0554,31702
  __I  uint32_t ICTR;555,31732
  __IO uint32_t ACTLR;556,31842
} SCnSCB_Type;557,31952
#define SCnSCB_ICTR_INTLINESNUM_Pos 560,32021
#define SCnSCB_ICTR_INTLINESNUM_Msk 561,32143
#define SCnSCB_ACTLR_DISOOFP_Pos 564,32307
#define SCnSCB_ACTLR_DISOOFP_Msk 565,32426
#define SCnSCB_ACTLR_DISFPCA_Pos 567,32542
#define SCnSCB_ACTLR_DISFPCA_Msk 568,32661
#define SCnSCB_ACTLR_DISFOLD_Pos 570,32777
#define SCnSCB_ACTLR_DISFOLD_Msk 571,32896
#define SCnSCB_ACTLR_DISDEFWBUF_Pos 573,33012
#define SCnSCB_ACTLR_DISDEFWBUF_Msk 574,33134
#define SCnSCB_ACTLR_DISMCYCINT_Pos 576,33253
#define SCnSCB_ACTLR_DISMCYCINT_Msk 577,33375
  __IO uint32_t CTRL;592,33763
  __IO uint32_t LOAD;593,33869
  __IO uint32_t VAL;594,33975
  __I  uint32_t CALIB;595,34081
} SysTick_Type;596,34187
#define SysTick_CTRL_COUNTFLAG_Pos 599,34256
#define SysTick_CTRL_COUNTFLAG_Msk 600,34387
#define SysTick_CTRL_CLKSOURCE_Pos 602,34515
#define SysTick_CTRL_CLKSOURCE_Msk 603,34646
#define SysTick_CTRL_TICKINT_Pos 605,34774
#define SysTick_CTRL_TICKINT_Msk 606,34903
#define SysTick_CTRL_ENABLE_Pos 608,35029
#define SysTick_CTRL_ENABLE_Msk 609,35157
#define SysTick_LOAD_RELOAD_Pos 612,35324
#define SysTick_LOAD_RELOAD_Msk 613,35452
#define SysTick_VAL_CURRENT_Pos 616,35620
#define SysTick_VAL_CURRENT_Msk 617,35748
#define SysTick_CALIB_NOREF_Pos 620,35920
#define SysTick_CALIB_NOREF_Msk 621,36048
#define SysTick_CALIB_SKEW_Pos 623,36173
#define SysTick_CALIB_SKEW_Msk 624,36300
#define SysTick_CALIB_TENMS_Pos 626,36424
#define SysTick_CALIB_TENMS_Msk 627,36552
    __O  uint8_t    u8;644,36993
    __O  uint16_t   u16;645,37105
    __O  uint32_t   u32;646,37217
  }  PORT 647,37329
       uint32_t RESERVED0[RESERVED0648,37441
  __IO uint32_t TER;649,37473
       uint32_t RESERVED1[RESERVED1650,37585
  __IO uint32_t TPR;651,37616
       uint32_t RESERVED2[RESERVED2652,37728
  __IO uint32_t TCR;653,37759
} ITM_Type;654,37871
#define ITM_TPR_PRIVMASK_Pos 657,37931
#define ITM_TPR_PRIVMASK_Msk 658,38053
#define ITM_TCR_BUSY_Pos 661,38217
#define ITM_TCR_BUSY_Msk 662,38335
#define ITM_TCR_TraceBusID_Pos 664,38450
#define ITM_TCR_TraceBusID_Msk 665,38569
#define ITM_TCR_GTSFREQ_Pos 667,38685
#define ITM_TCR_GTSFREQ_Msk 668,38825
#define ITM_TCR_TSPrescale_Pos 670,38962
#define ITM_TCR_TSPrescale_Msk 671,39086
#define ITM_TCR_SWOENA_Pos 673,39207
#define ITM_TCR_SWOENA_Msk 674,39327
#define ITM_TCR_TXENA_Pos 676,39444
#define ITM_TCR_TXENA_Msk 677,39563
#define ITM_TCR_SYNCENA_Pos 679,39679
#define ITM_TCR_SYNCENA_Msk 680,39800
#define ITM_TCR_TSENA_Pos 682,39918
#define ITM_TCR_TSENA_Msk 683,40037
#define ITM_TCR_ITMENA_Pos 685,40153
#define ITM_TCR_ITMENA_Msk 686,40281
  __I  uint32_t TYPE;702,40704
  __IO uint32_t CTRL;703,40821
  __IO uint32_t RNR;704,40938
  __IO uint32_t RBAR;705,41055
  __IO uint32_t RASR;706,41172
  __IO uint32_t RBAR_A1;707,41289
  __IO uint32_t RASR_A1;708,41406
  __IO uint32_t RBAR_A2;709,41523
  __IO uint32_t RASR_A2;710,41640
  __IO uint32_t RBAR_A3;711,41757
  __IO uint32_t RASR_A3;712,41874
} MPU_Type;713,41991
#define MPU_TYPE_IREGION_Pos 716,42028
#define MPU_TYPE_IREGION_Msk 717,42153
#define MPU_TYPE_DREGION_Pos 719,42275
#define MPU_TYPE_DREGION_Msk 720,42400
#define MPU_TYPE_SEPARATE_Pos 722,42522
#define MPU_TYPE_SEPARATE_Msk 723,42648
#define MPU_CTRL_PRIVDEFENA_Pos 726,42798
#define MPU_CTRL_PRIVDEFENA_Msk 727,42926
#define MPU_CTRL_HFNMIENA_Pos 729,43051
#define MPU_CTRL_HFNMIENA_Msk 730,43177
#define MPU_CTRL_ENABLE_Pos 732,43300
#define MPU_CTRL_ENABLE_Msk 733,43424
#define MPU_RNR_REGION_Pos 736,43578
#define MPU_RNR_REGION_Msk 737,43701
#define MPU_RBAR_ADDR_Pos 740,43860
#define MPU_RBAR_ADDR_Msk 741,43982
#define MPU_RBAR_VALID_Pos 743,44101
#define MPU_RBAR_VALID_Msk 744,44224
#define MPU_RBAR_REGION_Pos 746,44344
#define MPU_RBAR_REGION_Msk 747,44468
#define MPU_RASR_ATTRS_Pos 750,44634
#define MPU_RASR_ATTRS_Msk 751,44778
#define MPU_RASR_SRD_Pos 753,44919
#define MPU_RASR_SRD_Msk 754,45055
#define MPU_RASR_SIZE_Pos 756,45188
#define MPU_RASR_SIZE_Msk 757,45323
#define MPU_RASR_ENABLE_Pos 759,45455
#define MPU_RASR_ENABLE_Msk 760,45590
       uint32_t RESERVED0[RESERVED0777,46024
  __IO uint32_t FPCCR;778,46054
  __IO uint32_t FPCAR;779,46178
  __IO uint32_t FPDSCR;780,46302
  __I  uint32_t MVFR0;781,46426
  __I  uint32_t MVFR1;782,46550
} FPU_Type;783,46674
#define FPU_FPCCR_ASPEN_Pos 786,46733
#define FPU_FPCCR_ASPEN_Msk 787,46857
#define FPU_FPCCR_LSPEN_Pos 789,46978
#define FPU_FPCCR_LSPEN_Msk 790,47098
#define FPU_FPCCR_MONRDY_Pos 792,47219
#define FPU_FPCCR_MONRDY_Msk 793,47340
#define FPU_FPCCR_BFRDY_Pos 795,47462
#define FPU_FPCCR_BFRDY_Msk 796,47582
#define FPU_FPCCR_MMRDY_Pos 798,47703
#define FPU_FPCCR_MMRDY_Msk 799,47823
#define FPU_FPCCR_HFRDY_Pos 801,47944
#define FPU_FPCCR_HFRDY_Msk 802,48064
#define FPU_FPCCR_THREAD_Pos 804,48185
#define FPU_FPCCR_THREAD_Msk 805,48318
#define FPU_FPCCR_USER_Pos 807,48455
#define FPU_FPCCR_USER_Msk 808,48589
#define FPU_FPCCR_LSPACT_Pos 810,48720
#define FPU_FPCCR_LSPACT_Msk 811,48869
#define FPU_FPCAR_ADDRESS_Pos 814,49061
#define FPU_FPCAR_ADDRESS_Msk 815,49187
#define FPU_FPDSCR_AHP_Pos 818,49363
#define FPU_FPDSCR_AHP_Msk 819,49486
#define FPU_FPDSCR_DN_Pos 821,49606
#define FPU_FPDSCR_DN_Msk 822,49728
#define FPU_FPDSCR_FZ_Pos 824,49847
#define FPU_FPDSCR_FZ_Msk 825,49969
#define FPU_FPDSCR_RMode_Pos 827,50088
#define FPU_FPDSCR_RMode_Msk 828,50213
#define FPU_MVFR0_FP_rounding_modes_Pos 831,50373
#define FPU_MVFR0_FP_rounding_modes_Msk 832,50510
#define FPU_MVFR0_Short_vectors_Pos 834,50644
#define FPU_MVFR0_Short_vectors_Msk 835,50777
#define FPU_MVFR0_Square_root_Pos 837,50907
#define FPU_MVFR0_Square_root_Msk 838,51038
#define FPU_MVFR0_Divide_Pos 840,51166
#define FPU_MVFR0_Divide_Msk 841,51292
#define FPU_MVFR0_FP_excep_trapping_Pos 843,51415
#define FPU_MVFR0_FP_excep_trapping_Msk 844,51556
#define FPU_MVFR0_Double_precision_Pos 846,51694
#define FPU_MVFR0_Double_precision_Msk 847,51830
#define FPU_MVFR0_Single_precision_Pos 849,51963
#define FPU_MVFR0_Single_precision_Msk 850,52099
#define FPU_MVFR0_A_SIMD_registers_Pos 852,52232
#define FPU_MVFR0_A_SIMD_registers_Msk 853,52368
#define FPU_MVFR1_FP_fused_MAC_Pos 856,52539
#define FPU_MVFR1_FP_fused_MAC_Msk 857,52671
#define FPU_MVFR1_FP_HPFP_Pos 859,52800
#define FPU_MVFR1_FP_HPFP_Msk 860,52927
#define FPU_MVFR1_D_NaN_mode_Pos 862,53051
#define FPU_MVFR1_D_NaN_mode_Msk 863,53181
#define FPU_MVFR1_FtZ_mode_Pos 865,53308
#define FPU_MVFR1_FtZ_mode_Msk 866,53436
  __IO uint32_t DHCSR;882,53844
  __O  uint32_t DCRSR;883,53959
  __IO uint32_t DCRDR;884,54074
  __IO uint32_t DEMCR;885,54189
} CoreDebug_Type;886,54304
#define CoreDebug_DHCSR_DBGKEY_Pos 889,54371
#define CoreDebug_DHCSR_DBGKEY_Msk 890,54502
#define CoreDebug_DHCSR_S_RESET_ST_Pos 892,54630
#define CoreDebug_DHCSR_S_RESET_ST_Msk 893,54765
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 895,54897
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 896,55033
#define CoreDebug_DHCSR_S_LOCKUP_Pos 898,55166
#define CoreDebug_DHCSR_S_LOCKUP_Msk 899,55299
#define CoreDebug_DHCSR_S_SLEEP_Pos 901,55429
#define CoreDebug_DHCSR_S_SLEEP_Msk 902,55561
#define CoreDebug_DHCSR_S_HALT_Pos 904,55690
#define CoreDebug_DHCSR_S_HALT_Msk 905,55821
#define CoreDebug_DHCSR_S_REGRDY_Pos 907,55949
#define CoreDebug_DHCSR_S_REGRDY_Msk 908,56082
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 910,56212
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 911,56348
#define CoreDebug_DHCSR_C_MASKINTS_Pos 913,56481
#define CoreDebug_DHCSR_C_MASKINTS_Msk 914,56616
#define CoreDebug_DHCSR_C_STEP_Pos 916,56748
#define CoreDebug_DHCSR_C_STEP_Msk 917,56879
#define CoreDebug_DHCSR_C_HALT_Pos 919,57007
#define CoreDebug_DHCSR_C_HALT_Msk 920,57138
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 922,57266
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 923,57400
#define CoreDebug_DCRSR_REGWnR_Pos 926,57575
#define CoreDebug_DCRSR_REGWnR_Msk 927,57706
#define CoreDebug_DCRSR_REGSEL_Pos 929,57834
#define CoreDebug_DCRSR_REGSEL_Msk 930,57965
#define CoreDebug_DEMCR_TRCENA_Pos 933,58144
#define CoreDebug_DEMCR_TRCENA_Msk 934,58275
#define CoreDebug_DEMCR_MON_REQ_Pos 936,58403
#define CoreDebug_DEMCR_MON_REQ_Msk 937,58535
#define CoreDebug_DEMCR_MON_STEP_Pos 939,58664
#define CoreDebug_DEMCR_MON_STEP_Msk 940,58797
#define CoreDebug_DEMCR_MON_PEND_Pos 942,58927
#define CoreDebug_DEMCR_MON_PEND_Msk 943,59060
#define CoreDebug_DEMCR_MON_EN_Pos 945,59190
#define CoreDebug_DEMCR_MON_EN_Msk 946,59321
#define CoreDebug_DEMCR_VC_HARDERR_Pos 948,59449
#define CoreDebug_DEMCR_VC_HARDERR_Msk 949,59584
#define CoreDebug_DEMCR_VC_INTERR_Pos 951,59716
#define CoreDebug_DEMCR_VC_INTERR_Msk 952,59850
#define CoreDebug_DEMCR_VC_BUSERR_Pos 954,59981
#define CoreDebug_DEMCR_VC_BUSERR_Msk 955,60115
#define CoreDebug_DEMCR_VC_STATERR_Pos 957,60246
#define CoreDebug_DEMCR_VC_STATERR_Msk 958,60381
#define CoreDebug_DEMCR_VC_CHKERR_Pos 960,60513
#define CoreDebug_DEMCR_VC_CHKERR_Msk 961,60647
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 963,60778
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 964,60913
#define CoreDebug_DEMCR_VC_MMERR_Pos 966,61045
#define CoreDebug_DEMCR_VC_MMERR_Msk 967,61178
#define CoreDebug_DEMCR_VC_CORERESET_Pos 969,61308
#define CoreDebug_DEMCR_VC_CORERESET_Msk 970,61445
#define SCS_BASE 980,61705
#define ITM_BASE 981,61818
#define CoreDebug_BASE 982,61931
#define SysTick_BASE 983,62044
#define NVIC_BASE 984,62157
#define SCB_BASE 985,62270
#define SCnSCB 987,62384
#define SCB 988,62497
#define SysTick 989,62610
#define NVIC 990,62723
#define ITM 991,62836
#define CoreDebug 992,62949
  #define MPU_BASE 995,63088
  #define MPU 996,63201
  #define FPU_BASE 1000,63347
  #define FPU 1001,63460
static __INLINE void NVIC_SetPriorityGrouping(1037,64683
static __INLINE uint32_t NVIC_GetPriorityGrouping(1058,65630
static __INLINE void NVIC_EnableIRQ(1071,66060
static __INLINE void NVIC_DisableIRQ(1085,66606
static __INLINE uint32_t NVIC_GetPendingIRQ(1100,67102
static __INLINE void NVIC_SetPendingIRQ(1113,67528
static __INLINE void NVIC_ClearPendingIRQ(1126,67926
static __INLINE uint32_t NVIC_GetActive(1139,68390
static __INLINE void NVIC_SetPriority(1156,69013
static __INLINE uint32_t NVIC_GetPriority(1177,69888
static __INLINE uint32_t NVIC_EncodePriority 1201,70942
static __INLINE void NVIC_DecodePriority 1231,72294
static __INLINE void NVIC_SystemReset(1249,73107
static __INLINE uint32_t SysTick_Config(1281,74457
#define                 ITM_RXBUFFER_EMPTY 1307,75617
static __INLINE uint32_t ITM_SendChar 1319,76114
static __INLINE int32_t ITM_ReceiveChar 1341,76900
static __INLINE int32_t ITM_CheckChar 1361,77502

../../../../Libraries/CMSIS/Include/core_cm4_simd.h,6029
#define __CORE_CM4_SIMD_H29,1031
#define __SADD8 47,1666
#define __QADD8 48,1716
#define __SHADD8 49,1766
#define __UADD8 50,1817
#define __UQADD8 51,1867
#define __UHADD8 52,1918
#define __SSUB8 53,1969
#define __QSUB8 54,2019
#define __SHSUB8 55,2069
#define __USUB8 56,2120
#define __UQSUB8 57,2170
#define __UHSUB8 58,2221
#define __SADD16 59,2272
#define __QADD16 60,2323
#define __SHADD16 61,2374
#define __UADD16 62,2426
#define __UQADD16 63,2477
#define __UHADD16 64,2529
#define __SSUB16 65,2581
#define __QSUB16 66,2632
#define __SHSUB16 67,2683
#define __USUB16 68,2735
#define __UQSUB16 69,2786
#define __UHSUB16 70,2838
#define __SASX 71,2890
#define __QASX 72,2939
#define __SHASX 73,2988
#define __UASX 74,3038
#define __UQASX 75,3087
#define __UHASX 76,3137
#define __SSAX 77,3187
#define __QSAX 78,3236
#define __SHSAX 79,3285
#define __USAX 80,3335
#define __UQSAX 81,3384
#define __UHSAX 82,3434
#define __USAD8 83,3484
#define __USADA8 84,3534
#define __SSAT16 85,3585
#define __USAT16 86,3636
#define __UXTB16 87,3687
#define __UXTAB16 88,3738
#define __SXTB16 89,3790
#define __SXTAB16 90,3841
#define __SMUAD 91,3893
#define __SMUADX 92,3943
#define __SMLAD 93,3994
#define __SMLADX 94,4044
#define __SMLALD 95,4095
#define __SMLALDX 96,4146
#define __SMUSD 97,4198
#define __SMUSDX 98,4248
#define __SMLSD 99,4299
#define __SMLSDX 100,4349
#define __SMLSLD 101,4400
#define __SMLSLDX 102,4451
#define __SEL 103,4503
#define __QADD 104,4551
#define __QSUB 105,4600
#define __PKHBT(107,4650
#define __PKHTB(110,4841
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SADD8(194,8454
__attribute__( ( always_inline ) ) static __INLINE uint32_t __QADD8(202,8674
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SHADD8(210,8894
__attribute__( ( always_inline ) ) static __INLINE uint32_t __UADD8(218,9116
__attribute__( ( always_inline ) ) static __INLINE uint32_t __UQADD8(226,9336
__attribute__( ( always_inline ) ) static __INLINE uint32_t __UHADD8(234,9558
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SSUB8(243,9781
__attribute__( ( always_inline ) ) static __INLINE uint32_t __QSUB8(251,10001
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SHSUB8(259,10221
__attribute__( ( always_inline ) ) static __INLINE uint32_t __USUB8(267,10443
__attribute__( ( always_inline ) ) static __INLINE uint32_t __UQSUB8(275,10663
__attribute__( ( always_inline ) ) static __INLINE uint32_t __UHSUB8(283,10885
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SADD16(292,11108
__attribute__( ( always_inline ) ) static __INLINE uint32_t __QADD16(300,11330
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SHADD16(308,11552
__attribute__( ( always_inline ) ) static __INLINE uint32_t __UADD16(316,11776
__attribute__( ( always_inline ) ) static __INLINE uint32_t __UQADD16(324,11998
__attribute__( ( always_inline ) ) static __INLINE uint32_t __UHADD16(332,12222
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SSUB16(340,12446
__attribute__( ( always_inline ) ) static __INLINE uint32_t __QSUB16(348,12668
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SHSUB16(356,12890
__attribute__( ( always_inline ) ) static __INLINE uint32_t __USUB16(364,13114
__attribute__( ( always_inline ) ) static __INLINE uint32_t __UQSUB16(372,13336
__attribute__( ( always_inline ) ) static __INLINE uint32_t __UHSUB16(380,13560
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SASX(388,13784
__attribute__( ( always_inline ) ) static __INLINE uint32_t __QASX(396,14002
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SHASX(404,14220
__attribute__( ( always_inline ) ) static __INLINE uint32_t __UASX(412,14440
__attribute__( ( always_inline ) ) static __INLINE uint32_t __UQASX(420,14658
__attribute__( ( always_inline ) ) static __INLINE uint32_t __UHASX(428,14878
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SSAX(436,15098
__attribute__( ( always_inline ) ) static __INLINE uint32_t __QSAX(444,15316
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SHSAX(452,15534
__attribute__( ( always_inline ) ) static __INLINE uint32_t __USAX(460,15754
__attribute__( ( always_inline ) ) static __INLINE uint32_t __UQSAX(468,15972
__attribute__( ( always_inline ) ) static __INLINE uint32_t __UHSAX(476,16192
__attribute__( ( always_inline ) ) static __INLINE uint32_t __USAD8(484,16412
__attribute__( ( always_inline ) ) static __INLINE uint32_t __USADA8(492,16632
#define __SSAT16(500,16883
#define __USAT16(507,17075
__attribute__( ( always_inline ) ) static __INLINE uint32_t __UXTB16(514,17265
__attribute__( ( always_inline ) ) static __INLINE uint32_t __UXTAB16(522,17457
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SXTB16(530,17681
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SXTAB16(538,17873
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SMUAD 546,18097
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SMUADX 554,18319
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SMLAD 562,18542
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SMLADX 570,18792
#define __SMLALD(578,19044
#define __SMLALDX(585,19437
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SMUSD 592,19832
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SMUSDX 600,20054
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SMLSD 608,20277
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SMLSDX 616,20527
#define __SMLSLD(624,20779
#define __SMLSLDX(631,21152
__attribute__( ( always_inline ) ) static __INLINE uint32_t __SEL 638,21527
__attribute__( ( always_inline ) ) static __INLINE uint32_t __QADD(646,21745
__attribute__( ( always_inline ) ) static __INLINE uint32_t __QSUB(654,21961
#define __PKHBT(662,22179
#define __PKHTB(669,22412

../../../../Libraries/CMSIS/Include/core_cmFunc.h,2602
#define __CORE_CMFUNC_H25,1000
static __INLINE uint32_t __get_CONTROL(50,1703
static __INLINE void __set_CONTROL(63,2000
static __INLINE uint32_t __get_IPSR(76,2286
static __INLINE uint32_t __get_APSR(89,2551
static __INLINE uint32_t __get_xPSR(102,2816
static __INLINE uint32_t __get_PSP(115,3108
static __INLINE void __set_PSP(128,3443
static __INLINE uint32_t __get_MSP(141,3773
static __INLINE void __set_MSP(154,4096
static __INLINE uint32_t __get_PRIMASK(167,4444
static __INLINE void __set_PRIMASK(180,4729
#define __enable_fault_irq 194,5058
#define __disable_fault_irq 202,5266
static __INLINE uint32_t  __get_BASEPRI(211,5490
static __INLINE void __set_BASEPRI(224,5789
static __INLINE uint32_t __get_FAULTMASK(237,6100
static __INLINE void __set_FAULTMASK(250,6397
static __INLINE uint32_t __get_FPSCR(267,6824
static __INLINE void __set_FPSCR(284,7209
__attribute__( ( always_inline ) ) static __INLINE void __enable_irq(308,7853
__attribute__( ( always_inline ) ) static __INLINE void __disable_irq(319,8122
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_CONTROL(331,8385
__attribute__( ( always_inline ) ) static __INLINE void __set_CONTROL(346,8727
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_IPSR(358,9020
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_APSR(373,9335
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_xPSR(388,9650
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_PSP(403,9992
__attribute__( ( always_inline ) ) static __INLINE void __set_PSP(418,10368
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_MSP(430,10690
__attribute__( ( always_inline ) ) static __INLINE void __set_MSP(445,11056
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_PRIMASK(457,11399
__attribute__( ( always_inline ) ) static __INLINE void __set_PRIMASK(472,11729
__attribute__( ( always_inline ) ) static __INLINE void __enable_fault_irq(485,12063
__attribute__( ( always_inline ) ) static __INLINE void __disable_fault_irq(496,12331
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_BASEPRI(508,12615
__attribute__( ( always_inline ) ) static __INLINE void __set_BASEPRI(523,12964
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_FAULTMASK(535,13268
__attribute__( ( always_inline ) ) static __INLINE void __set_FAULTMASK(550,13610
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_FPSCR(566,14026
__attribute__( ( always_inline ) ) static __INLINE void __set_FPSCR(585,14461

../../../../Libraries/CMSIS/Include/core_cmInstr.h,2098
#define __CORE_CMINSTR_H25,1005
#define __NOP 46,1584
#define __WFI 54,1783
#define __WFE 62,2004
#define __SEV 69,2166
#define __ISB(78,2477
#define __DSB(86,2729
#define __DMB(94,2974
#define __REV 104,3219
static __INLINE __ASM uint32_t __REV16(114,3471
static __INLINE __ASM int32_t __REVSH(128,3796
#define __RBIT 144,4100
#define __LDREXB(154,4355
#define __LDREXH(164,4628
#define __LDREXW(174,4901
#define __STREXB(186,5247
#define __STREXH(198,5588
#define __STREXW(210,5929
#define __CLREX 218,6109
#define __SSAT 229,6385
#define __USAT 240,6665
#define __CLZ 250,6938
__attribute__( ( always_inline ) ) static __INLINE void __NOP(269,7410
__attribute__( ( always_inline ) ) static __INLINE void __WFI(280,7659
__attribute__( ( always_inline ) ) static __INLINE void __WFE(291,7930
__attribute__( ( always_inline ) ) static __INLINE void __SEV(301,8142
__attribute__( ( always_inline ) ) static __INLINE void __ISB(313,8503
__attribute__( ( always_inline ) ) static __INLINE void __DSB(324,8800
__attribute__( ( always_inline ) ) static __INLINE void __DMB(335,9090
__attribute__( ( always_inline ) ) static __INLINE uint32_t __REV(348,9380
__attribute__( ( always_inline ) ) static __INLINE uint32_t __REV16(364,9774
__attribute__( ( always_inline ) ) static __INLINE int32_t __REVSH(380,10211
__attribute__( ( always_inline ) ) static __INLINE uint32_t __RBIT(398,10627
__attribute__( ( always_inline ) ) static __INLINE uint8_t __LDREXB(414,11027
__attribute__( ( always_inline ) ) static __INLINE uint16_t __LDREXH(430,11439
__attribute__( ( always_inline ) ) static __INLINE uint32_t __LDREXW(446,11854
__attribute__( ( always_inline ) ) static __INLINE uint32_t __STREXB(464,12340
__attribute__( ( always_inline ) ) static __INLINE uint32_t __STREXH(482,12859
__attribute__( ( always_inline ) ) static __INLINE uint32_t __STREXW(500,13380
__attribute__( ( always_inline ) ) static __INLINE void __CLREX(514,13739
#define __SSAT(528,14067
#define __USAT(544,14483
__attribute__( ( always_inline ) ) static __INLINE uint8_t __CLZ(559,14892

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h,952
#define __MISC_H25,1170
  uint8_t NVIC_IRQChannel;50,1579
  uint8_t NVIC_IRQChannelPreemptionPriority;55,1992
  uint8_t NVIC_IRQChannelSubPriority;60,2439
  FunctionalState NVIC_IRQChannelCmd;65,2883
} NVIC_InitTypeDef;68,3187
#define NVIC_VectTab_RAM 80,3393
#define NVIC_VectTab_FLASH 81,3453
#define IS_NVIC_VECTTAB(82,3513
#define NVIC_LP_SEVONPEND 92,3720
#define NVIC_LP_SLEEPDEEP 93,3773
#define NVIC_LP_SLEEPONEXIT 94,3826
#define IS_NVIC_LP(95,3879
#define NVIC_PriorityGroup_0 106,4124
#define NVIC_PriorityGroup_1 108,4302
#define NVIC_PriorityGroup_2 110,4480
#define NVIC_PriorityGroup_3 112,4658
#define NVIC_PriorityGroup_4 114,4836
#define IS_NVIC_PRIORITY_GROUP(117,5015
#define IS_NVIC_PREEMPTION_PRIORITY(123,5402
#define IS_NVIC_SUB_PRIORITY(125,5470
#define IS_NVIC_OFFSET(127,5531
#define SysTick_CLKSource_HCLK_Div8 137,5659
#define SysTick_CLKSource_HCLK 138,5721
#define IS_SYSTICK_CLK_SOURCE(139,5783

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h,7391
#define __STM32F4xx_ADC_H25,1141
  uint32_t ADC_Resolution;49,1559
  FunctionalState ADC_ScanConvMode;51,1786
  FunctionalState ADC_ContinuousConvMode;55,2127
  uint32_t ADC_ExternalTrigConvEdge;58,2396
  uint32_t ADC_ExternalTrigConv;62,2761
  uint32_t ADC_DataAlign;66,3139
  uint8_t  ADC_NbrOfConversion;69,3397
}ADC_InitTypeDef;ADC_InitTypeDef73,3733
  uint32_t ADC_Mode;80,3835
  uint32_t ADC_Prescaler;83,4141
  uint32_t ADC_DMAAccessMode;86,4422
  uint32_t ADC_TwoSamplingDelay;90,4758
}ADC_CommonInitTypeDef;ADC_CommonInitTypeDef94,5028
#define IS_ADC_ALL_PERIPH(102,5186
#define ADC_Mode_Independent 109,5406
#define ADC_DualMode_RegSimult_InjecSimult 110,5487
#define ADC_DualMode_RegSimult_AlterTrig 111,5561
#define ADC_DualMode_InjecSimult 112,5635
#define ADC_DualMode_RegSimult 113,5709
#define ADC_DualMode_Interl 114,5783
#define ADC_DualMode_AlterTrig 115,5857
#define ADC_TripleMode_RegSimult_InjecSimult 116,5931
#define ADC_TripleMode_RegSimult_AlterTrig 117,6005
#define ADC_TripleMode_InjecSimult 118,6079
#define ADC_TripleMode_RegSimult 119,6153
#define ADC_TripleMode_Interl 120,6227
#define ADC_TripleMode_AlterTrig 121,6301
#define IS_ADC_MODE(122,6375
#define ADC_Prescaler_Div2 143,7355
#define ADC_Prescaler_Div4 144,7429
#define ADC_Prescaler_Div6 145,7503
#define ADC_Prescaler_Div8 146,7577
#define IS_ADC_PRESCALER(147,7651
#define ADC_DMAAccessMode_Disabled 159,8051
#define ADC_DMAAccessMode_1 160,8142
#define ADC_DMAAccessMode_2 161,8281
#define ADC_DMAAccessMode_3 162,8424
#define IS_ADC_DMA_ACCESS_MODE(163,8563
#define ADC_TwoSamplingDelay_5Cycles 176,8987
#define ADC_TwoSamplingDelay_6Cycles 177,9061
#define ADC_TwoSamplingDelay_7Cycles 178,9135
#define ADC_TwoSamplingDelay_8Cycles 179,9209
#define ADC_TwoSamplingDelay_9Cycles 180,9283
#define ADC_TwoSamplingDelay_10Cycles 181,9357
#define ADC_TwoSamplingDelay_11Cycles 182,9431
#define ADC_TwoSamplingDelay_12Cycles 183,9505
#define ADC_TwoSamplingDelay_13Cycles 184,9579
#define ADC_TwoSamplingDelay_14Cycles 185,9653
#define ADC_TwoSamplingDelay_15Cycles 186,9727
#define ADC_TwoSamplingDelay_16Cycles 187,9801
#define ADC_TwoSamplingDelay_17Cycles 188,9875
#define ADC_TwoSamplingDelay_18Cycles 189,9949
#define ADC_TwoSamplingDelay_19Cycles 190,10023
#define ADC_TwoSamplingDelay_20Cycles 191,10097
#define IS_ADC_SAMPLING_DELAY(192,10171
#define ADC_Resolution_12b 217,11638
#define ADC_Resolution_10b 218,11712
#define ADC_Resolution_8b 219,11786
#define ADC_Resolution_6b 220,11860
#define IS_ADC_RESOLUTION(221,11934
#define ADC_ExternalTrigConvEdge_None 234,12396
#define ADC_ExternalTrigConvEdge_Rising 235,12466
#define ADC_ExternalTrigConvEdge_Falling 236,12536
#define ADC_ExternalTrigConvEdge_RisingFalling 237,12606
#define IS_ADC_EXT_TRIG_EDGE(238,12676
#define ADC_ExternalTrigConv_T1_CC1 250,13105
#define ADC_ExternalTrigConv_T1_CC2 251,13179
#define ADC_ExternalTrigConv_T1_CC3 252,13253
#define ADC_ExternalTrigConv_T2_CC2 253,13327
#define ADC_ExternalTrigConv_T2_CC3 254,13401
#define ADC_ExternalTrigConv_T2_CC4 255,13475
#define ADC_ExternalTrigConv_T2_TRGO 256,13549
#define ADC_ExternalTrigConv_T3_CC1 257,13623
#define ADC_ExternalTrigConv_T3_TRGO 258,13697
#define ADC_ExternalTrigConv_T4_CC4 259,13771
#define ADC_ExternalTrigConv_T5_CC1 260,13845
#define ADC_ExternalTrigConv_T5_CC2 261,13919
#define ADC_ExternalTrigConv_T5_CC3 262,13993
#define ADC_ExternalTrigConv_T8_CC1 263,14067
#define ADC_ExternalTrigConv_T8_TRGO 264,14141
#define ADC_ExternalTrigConv_Ext_IT11 265,14215
#define IS_ADC_EXT_TRIG(266,14289
#define ADC_DataAlign_Right 290,15664
#define ADC_DataAlign_Left 291,15738
#define IS_ADC_DATA_ALIGN(292,15812
#define ADC_Channel_0 302,16011
#define ADC_Channel_1 303,16079
#define ADC_Channel_2 304,16147
#define ADC_Channel_3 305,16215
#define ADC_Channel_4 306,16283
#define ADC_Channel_5 307,16351
#define ADC_Channel_6 308,16419
#define ADC_Channel_7 309,16487
#define ADC_Channel_8 310,16555
#define ADC_Channel_9 311,16623
#define ADC_Channel_10 312,16691
#define ADC_Channel_11 313,16759
#define ADC_Channel_12 314,16827
#define ADC_Channel_13 315,16895
#define ADC_Channel_14 316,16963
#define ADC_Channel_15 317,17031
#define ADC_Channel_16 318,17099
#define ADC_Channel_17 319,17167
#define ADC_Channel_18 320,17235
#define ADC_Channel_TempSensor 322,17304
#define ADC_Channel_Vrefint 323,17382
#define ADC_Channel_Vbat 324,17460
#define IS_ADC_CHANNEL(326,17539
#define ADC_SampleTime_3Cycles 353,18883
#define ADC_SampleTime_15Cycles 354,18949
#define ADC_SampleTime_28Cycles 355,19015
#define ADC_SampleTime_56Cycles 356,19081
#define ADC_SampleTime_84Cycles 357,19147
#define ADC_SampleTime_112Cycles 358,19213
#define ADC_SampleTime_144Cycles 359,19279
#define ADC_SampleTime_480Cycles 360,19345
#define IS_ADC_SAMPLE_TIME(361,19411
#define ADC_ExternalTrigInjecConvEdge_None 377,20115
#define ADC_ExternalTrigInjecConvEdge_Rising 378,20190
#define ADC_ExternalTrigInjecConvEdge_Falling 379,20265
#define ADC_ExternalTrigInjecConvEdge_RisingFalling 380,20340
#define IS_ADC_EXT_INJEC_TRIG_EDGE(381,20415
#define ADC_ExternalTrigInjecConv_T1_CC4 394,20955
#define ADC_ExternalTrigInjecConv_T1_TRGO 395,21030
#define ADC_ExternalTrigInjecConv_T2_CC1 396,21105
#define ADC_ExternalTrigInjecConv_T2_TRGO 397,21180
#define ADC_ExternalTrigInjecConv_T3_CC2 398,21255
#define ADC_ExternalTrigInjecConv_T3_CC4 399,21330
#define ADC_ExternalTrigInjecConv_T4_CC1 400,21405
#define ADC_ExternalTrigInjecConv_T4_CC2 401,21480
#define ADC_ExternalTrigInjecConv_T4_CC3 402,21555
#define ADC_ExternalTrigInjecConv_T4_TRGO 403,21630
#define ADC_ExternalTrigInjecConv_T5_CC4 404,21705
#define ADC_ExternalTrigInjecConv_T5_TRGO 405,21780
#define ADC_ExternalTrigInjecConv_T8_CC2 406,21855
#define ADC_ExternalTrigInjecConv_T8_CC3 407,21930
#define ADC_ExternalTrigInjecConv_T8_CC4 408,22005
#define ADC_ExternalTrigInjecConv_Ext_IT15 409,22080
#define IS_ADC_EXT_INJEC_TRIG(410,22155
#define ADC_InjectedChannel_1 434,23723
#define ADC_InjectedChannel_2 435,23791
#define ADC_InjectedChannel_3 436,23859
#define ADC_InjectedChannel_4 437,23927
#define IS_ADC_INJECTED_CHANNEL(438,23995
#define ADC_AnalogWatchdog_SingleRegEnable 450,24404
#define ADC_AnalogWatchdog_SingleInjecEnable 451,24478
#define ADC_AnalogWatchdog_SingleRegOrInjecEnable 452,24552
#define ADC_AnalogWatchdog_AllRegEnable 453,24626
#define ADC_AnalogWatchdog_AllInjecEnable 454,24700
#define ADC_AnalogWatchdog_AllRegAllInjecEnable 455,24774
#define ADC_AnalogWatchdog_None 456,24848
#define IS_ADC_ANALOG_WATCHDOG(457,24922
#define ADC_IT_EOC 472,25676
#define ADC_IT_AWD 473,25748
#define ADC_IT_JEOC 474,25820
#define ADC_IT_OVR 475,25892
#define IS_ADC_IT(476,25964
#define ADC_FLAG_AWD 486,26175
#define ADC_FLAG_EOC 487,26242
#define ADC_FLAG_JEOC 488,26309
#define ADC_FLAG_JSTRT 489,26376
#define ADC_FLAG_STRT 490,26443
#define ADC_FLAG_OVR 491,26510
#define IS_ADC_CLEAR_FLAG(493,26583
#define IS_ADC_GET_FLAG(494,26675
#define IS_ADC_THRESHOLD(508,27106
#define IS_ADC_OFFSET(517,27232
#define IS_ADC_INJECTED_LENGTH(526,27349
#define IS_ADC_INJECTED_RANK(535,27494
#define IS_ADC_REGULAR_LENGTH(544,27632
#define IS_ADC_REGULAR_RANK(553,27776
#define IS_ADC_REGULAR_DISC_NUMBER(562,27933

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h,5889
#define __STM32F4xx_CAN_H25,1141
#define IS_CAN_ALL_PERIPH(44,1485
  uint16_t CAN_Prescaler;52,1669
  uint8_t CAN_Mode;55,1808
  uint8_t CAN_SJW;58,1969
  uint8_t CAN_BS1;63,2307
  uint8_t CAN_BS2;67,2538
  FunctionalState CAN_TTCM;70,2736
  FunctionalState CAN_ABOM;73,2919
  FunctionalState CAN_AWUM;76,3098
  FunctionalState CAN_NART;79,3272
  FunctionalState CAN_RFLM;82,3456
  FunctionalState CAN_TXFP;85,3631
} CAN_InitTypeDef;87,3803
  uint16_t CAN_FilterIdHigh;94,3899
  uint16_t CAN_FilterIdLow;98,4209
  uint16_t CAN_FilterMaskIdHigh;102,4520
  uint16_t CAN_FilterMaskIdLow;107,4914
  uint16_t CAN_FilterFIFOAssignment;112,5309
  uint8_t CAN_FilterNumber;115,5523
  uint8_t CAN_FilterMode;117,5641
  uint8_t CAN_FilterScale;120,5832
  FunctionalState CAN_FilterActivation;123,6007
} CAN_FilterInitTypeDef;125,6186
  uint32_t StdId;132,6289
  uint32_t ExtId;135,6426
  uint8_t IDE;138,6568
  uint8_t RTR;142,6779
  uint8_t DLC;146,6997
  uint8_t Data[Data150,7180
} CanTxMsg;152,7295
  uint32_t StdId;159,7385
  uint32_t ExtId;162,7522
  uint8_t IDE;165,7664
  uint8_t RTR;169,7872
  uint8_t DLC;173,8073
  uint8_t Data[Data176,8227
  uint8_t FMI;179,8340
} CanRxMsg;182,8549
#define CAN_InitStatus_Failed 194,8737
#define CAN_InitStatus_Success 195,8830
#define CANINITFAILED 199,8942
#define CANINITOK 200,8989
#define CAN_Mode_Normal 209,9101
#define CAN_Mode_LoopBack 210,9174
#define CAN_Mode_Silent 211,9249
#define CAN_Mode_Silent_LoopBack 212,9322
#define IS_CAN_MODE(214,9419
#define CAN_OperatingMode_Initialization 227,9736
#define CAN_OperatingMode_Normal 228,9822
#define CAN_OperatingMode_Sleep 229,9900
#define IS_CAN_OPERATING_MODE(232,9979
#define CAN_ModeStatus_Failed 244,10275
#define CAN_ModeStatus_Success 245,10385
#define CAN_SJW_1tq 253,10576
#define CAN_SJW_2tq 254,10652
#define CAN_SJW_3tq 255,10728
#define CAN_SJW_4tq 256,10804
#define IS_CAN_SJW(258,10881
#define CAN_BS1_1tq 267,11112
#define CAN_BS1_2tq 268,11188
#define CAN_BS1_3tq 269,11264
#define CAN_BS1_4tq 270,11340
#define CAN_BS1_5tq 271,11416
#define CAN_BS1_6tq 272,11492
#define CAN_BS1_7tq 273,11568
#define CAN_BS1_8tq 274,11644
#define CAN_BS1_9tq 275,11720
#define CAN_BS1_10tq 276,11796
#define CAN_BS1_11tq 277,11873
#define CAN_BS1_12tq 278,11950
#define CAN_BS1_13tq 279,12027
#define CAN_BS1_14tq 280,12104
#define CAN_BS1_15tq 281,12181
#define CAN_BS1_16tq 282,12258
#define IS_CAN_BS1(284,12336
#define CAN_BS2_1tq 292,12462
#define CAN_BS2_2tq 293,12538
#define CAN_BS2_3tq 294,12614
#define CAN_BS2_4tq 295,12690
#define CAN_BS2_5tq 296,12766
#define CAN_BS2_6tq 297,12842
#define CAN_BS2_7tq 298,12918
#define CAN_BS2_8tq 299,12994
#define IS_CAN_BS2(301,13071
#define IS_CAN_PRESCALER(309,13182
#define IS_CAN_FILTER_NUMBER(317,13326
#define CAN_FilterMode_IdMask 325,13440
#define CAN_FilterMode_IdList 326,13522
#define IS_CAN_FILTER_MODE(328,13605
#define CAN_FilterScale_16bit 337,13808
#define CAN_FilterScale_32bit 338,13887
#define IS_CAN_FILTER_SCALE(340,13966
#define CAN_Filter_FIFO0 349,14173
#define CAN_Filter_FIFO1 350,14273
#define IS_CAN_FILTER_FIFO(351,14373
#define CAN_FilterFIFO0 355,14525
#define CAN_FilterFIFO1 356,14567
#define IS_CAN_BANKNUMBER(364,14689
#define IS_CAN_TRANSMITMAILBOX(372,14824
#define IS_CAN_STDID(373,14911
#define IS_CAN_EXTID(374,14972
#define IS_CAN_DLC(375,15038
#define CAN_Id_Standard 383,15159
#define CAN_Id_Extended 384,15239
#define IS_CAN_IDTYPE(385,15319
#define CAN_ID_STD 389,15469
#define CAN_ID_EXT 390,15520
#define CAN_RTR_Data 398,15636
#define CAN_RTR_Remote 399,15715
#define IS_CAN_RTR(400,15796
#define CAN_RTR_DATA 403,15897
#define CAN_RTR_REMOTE 404,15944
#define CAN_TxStatus_Failed 412,16051
#define CAN_TxStatus_Ok 413,16134
#define CAN_TxStatus_Pending 414,16221
#define CAN_TxStatus_NoMailBox 415,16306
#define CANTXFAILED 418,16488
#define CANTXOK 419,16545
#define CANTXPENDING 420,16598
#define CAN_NO_MB 421,16656
#define CAN_FIFO0 429,16794
#define CAN_FIFO1 430,16879
#define IS_CAN_FIFO(432,16965
#define CAN_Sleep_Failed 440,17104
#define CAN_Sleep_Ok 441,17190
#define CANSLEEPFAILED 444,17293
#define CANSLEEPOK 445,17335
#define CAN_WakeUp_Failed 453,17439
#define CAN_WakeUp_Ok 454,17529
#define CANWAKEUPFAILED 457,17634
#define CANWAKEUPOK 458,17686
#define CAN_ErrorCode_NoErr 467,17863
#define	CAN_ErrorCode_StuffErr 468,17935
#define	CAN_ErrorCode_FormErr 469,18010
#define	CAN_ErrorCode_ACKErr 470,18084
#define	CAN_ErrorCode_BitRecessiveErr 471,18168
#define	CAN_ErrorCode_BitDominantErr 472,18251
#define	CAN_ErrorCode_CRCErr 473,18333
#define	CAN_ErrorCode_SoftwareSetErr 474,18407
#define CAN_FLAG_RQCP0 488,18793
#define CAN_FLAG_RQCP1 489,18881
#define CAN_FLAG_RQCP2 490,18969
#define CAN_FLAG_FMP0 493,19078
#define CAN_FLAG_FF0 494,19172
#define CAN_FLAG_FOV0 495,19266
#define CAN_FLAG_FMP1 496,19360
#define CAN_FLAG_FF1 497,19454
#define CAN_FLAG_FOV1 498,19548
#define CAN_FLAG_WKU 501,19670
#define CAN_FLAG_SLAK 502,19749
#define CAN_FLAG_EWG 507,19995
#define CAN_FLAG_EPV 508,20082
#define CAN_FLAG_BOF 509,20169
#define CAN_FLAG_LEC 510,20256
#define IS_CAN_GET_FLAG(512,20344
#define IS_CAN_CLEAR_FLAG(521,21048
#define CAN_IT_TME 534,21567
#define CAN_IT_FMP0 537,21692
#define CAN_IT_FF0 538,21791
#define CAN_IT_FOV0 539,21879
#define CAN_IT_FMP1 540,21970
#define CAN_IT_FF1 541,22069
#define CAN_IT_FOV1 542,22157
#define CAN_IT_WKU 545,22281
#define CAN_IT_SLK 546,22365
#define CAN_IT_EWG 549,22483
#define CAN_IT_EPV 550,22573
#define CAN_IT_BOF 551,22663
#define CAN_IT_LEC 552,22747
#define CAN_IT_ERR 553,22839
#define CAN_IT_RQCP0 556,22987
#define CAN_IT_RQCP1 557,23021
#define CAN_IT_RQCP2 558,23055
#define IS_CAN_IT(561,23091
#define IS_CAN_CLEAR_IT(569,23654

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_crc.h,34
#define __STM32F4xx_CRC_H25,1141

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h,2518
#define __STM32F4xx_CRYP_H25,1168
  uint16_t CRYP_AlgoDir;49,1589
  uint16_t CRYP_AlgoMode;51,1740
  uint16_t CRYP_DataType;54,1972
  uint16_t CRYP_KeySize;56,2143
}CRYP_InitTypeDef;CRYP_InitTypeDef59,2370
  uint32_t CRYP_Key0Left;66,2466
  uint32_t CRYP_Key0Right;67,2513
  uint32_t CRYP_Key1Left;68,2560
  uint32_t CRYP_Key1Right;69,2607
  uint32_t CRYP_Key2Left;70,2654
  uint32_t CRYP_Key2Right;71,2701
  uint32_t CRYP_Key3Left;72,2748
  uint32_t CRYP_Key3Right;73,2795
}CRYP_KeyInitTypeDef;CRYP_KeyInitTypeDef74,2842
  uint32_t CRYP_IV0Left;80,2961
  uint32_t CRYP_IV0Right;81,3015
  uint32_t CRYP_IV1Left;82,3069
  uint32_t CRYP_IV1Right;83,3123
}CRYP_IVInitTypeDef;CRYP_IVInitTypeDef84,3177
  uint32_t CR_bits9to2;92,3308
  uint32_t CRYP_IV0LR;94,3346
  uint32_t CRYP_IV0RR;95,3369
  uint32_t CRYP_IV1LR;96,3392
  uint32_t CRYP_IV1RR;97,3415
  uint32_t CRYP_K0LR;99,3451
  uint32_t CRYP_K0RR;100,3473
  uint32_t CRYP_K1LR;101,3495
  uint32_t CRYP_K1RR;102,3517
  uint32_t CRYP_K2LR;103,3539
  uint32_t CRYP_K2RR;104,3561
  uint32_t CRYP_K3LR;105,3583
  uint32_t CRYP_K3RR;106,3605
}CRYP_Context;CRYP_Context107,3627
#define CRYP_AlgoDir_Encrypt 119,3829
#define CRYP_AlgoDir_Decrypt 120,3882
#define IS_CRYP_ALGODIR(121,3935
#define CRYP_AlgoMode_TDES_ECB 133,4168
#define CRYP_AlgoMode_TDES_CBC 134,4221
#define CRYP_AlgoMode_DES_ECB 137,4293
#define CRYP_AlgoMode_DES_CBC 138,4346
#define CRYP_AlgoMode_AES_ECB 141,4418
#define CRYP_AlgoMode_AES_CBC 142,4471
#define CRYP_AlgoMode_AES_CTR 143,4524
#define CRYP_AlgoMode_AES_Key 144,4577
#define IS_CRYP_ALGOMODE(146,4631
#define CRYP_DataType_32b 161,5313
#define CRYP_DataType_16b 162,5366
#define CRYP_DataType_8b 163,5419
#define CRYP_DataType_1b 164,5472
#define IS_CRYP_DATATYPE(165,5525
#define CRYP_KeySize_128b 176,5927
#define CRYP_KeySize_192b 177,5980
#define CRYP_KeySize_256b 178,6033
#define IS_CRYP_KEYSIZE(179,6086
#define CRYP_FLAG_BUSY 189,6362
#define CRYP_FLAG_IFEM 193,6689
#define CRYP_FLAG_IFNF 194,6765
#define CRYP_FLAG_INRIS 195,6847
#define CRYP_FLAG_OFNE 196,6928
#define CRYP_FLAG_OFFU 198,7084
#define CRYP_FLAG_OUTRIS 199,7163
#define IS_CRYP_GET_FLAG(202,7321
#define CRYP_IT_INI 216,7843
#define CRYP_IT_OUTI 217,7919
#define IS_CRYP_CONFIG_IT(218,7996
#define IS_CRYP_GET_IT(219,8079
#define MODE_ENCRYPT 228,8245
#define MODE_DECRYPT 229,8294
#define CRYP_DMAReq_DataIN 238,8415
#define CRYP_DMAReq_DataOUT 239,8470
#define IS_CRYP_DMAREQ(240,8525

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h,2469
#define __STM32F4xx_DAC_H25,1141
  uint32_t DAC_Trigger;50,1555
  uint32_t DAC_WaveGeneration;53,1780
  uint32_t DAC_LFSRUnmask_TriangleAmplitude;57,2100
  uint32_t DAC_OutputBuffer;61,2442
}DAC_InitTypeDef;DAC_InitTypeDef63,2673
#define DAC_Trigger_None 75,2874
#define DAC_Trigger_T2_TRGO 77,3120
#define DAC_Trigger_T4_TRGO 78,3260
#define DAC_Trigger_T5_TRGO 79,3400
#define DAC_Trigger_T6_TRGO 80,3540
#define DAC_Trigger_T7_TRGO 81,3680
#define DAC_Trigger_T8_TRGO 82,3820
#define DAC_Trigger_Ext_IT9 84,4032
#define DAC_Trigger_Software 85,4179
#define IS_DAC_TRIGGER(87,4309
#define DAC_WaveGeneration_None 105,5026
#define DAC_WaveGeneration_Noise 106,5092
#define DAC_WaveGeneration_Triangle 107,5158
#define IS_DAC_GENERATE_WAVE(108,5224
#define DAC_LFSRUnmask_Bit0 119,5533
#define DAC_LFSRUnmask_Bits1_0 120,5662
#define DAC_LFSRUnmask_Bits2_0 121,5795
#define DAC_LFSRUnmask_Bits3_0 122,5928
#define DAC_LFSRUnmask_Bits4_0 123,6061
#define DAC_LFSRUnmask_Bits5_0 124,6194
#define DAC_LFSRUnmask_Bits6_0 125,6327
#define DAC_LFSRUnmask_Bits7_0 126,6460
#define DAC_LFSRUnmask_Bits8_0 127,6593
#define DAC_LFSRUnmask_Bits9_0 128,6726
#define DAC_LFSRUnmask_Bits10_0 129,6859
#define DAC_LFSRUnmask_Bits11_0 130,6993
#define DAC_TriangleAmplitude_1 131,7127
#define DAC_TriangleAmplitude_3 132,7236
#define DAC_TriangleAmplitude_7 133,7345
#define DAC_TriangleAmplitude_15 134,7454
#define DAC_TriangleAmplitude_31 135,7564
#define DAC_TriangleAmplitude_63 136,7674
#define DAC_TriangleAmplitude_127 137,7784
#define DAC_TriangleAmplitude_255 138,7895
#define DAC_TriangleAmplitude_511 139,8006
#define DAC_TriangleAmplitude_1023 140,8117
#define DAC_TriangleAmplitude_2047 141,8229
#define DAC_TriangleAmplitude_4095 142,8341
#define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(144,8454
#define DAC_OutputBuffer_Enable 176,10822
#define DAC_OutputBuffer_Disable 177,10888
#define IS_DAC_OUTPUT_BUFFER_STATE(178,10954
#define DAC_Channel_1 188,11188
#define DAC_Channel_2 189,11254
#define IS_DAC_CHANNEL(190,11320
#define DAC_Align_12b_R 200,11515
#define DAC_Align_12b_L 201,11581
#define DAC_Align_8b_R 202,11647
#define IS_DAC_ALIGN(203,11713
#define DAC_Wave_Noise 214,11962
#define DAC_Wave_Triangle 215,12028
#define IS_DAC_WAVE(216,12094
#define IS_DAC_DATA(226,12265
#define DAC_IT_DMAUDR 234,12386
#define IS_DAC_IT(235,12454
#define DAC_FLAG_DMAUDR 245,12574
#define IS_DAC_FLAG(246,12642

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h,1017
#define __STM32F4xx_DBGMCU_H24,1136
#define DBGMCU_SLEEP 47,1621
#define DBGMCU_STOP 48,1681
#define DBGMCU_STANDBY 49,1741
#define IS_DBGMCU_PERIPH(50,1801
#define DBGMCU_TIM2_STOP 52,1893
#define DBGMCU_TIM3_STOP 53,1953
#define DBGMCU_TIM4_STOP 54,2013
#define DBGMCU_TIM5_STOP 55,2073
#define DBGMCU_TIM6_STOP 56,2133
#define DBGMCU_TIM7_STOP 57,2193
#define DBGMCU_TIM12_STOP 58,2253
#define DBGMCU_TIM13_STOP 59,2313
#define DBGMCU_TIM14_STOP 60,2373
#define DBGMCU_RTC_STOP 61,2433
#define DBGMCU_WWDG_STOP 62,2493
#define DBGMCU_IWDG_STOP 63,2553
#define DBGMCU_I2C1_SMBUS_TIMEOUT 64,2613
#define DBGMCU_I2C2_SMBUS_TIMEOUT 65,2673
#define DBGMCU_I2C3_SMBUS_TIMEOUT 66,2733
#define DBGMCU_CAN1_STOP 67,2793
#define DBGMCU_CAN2_STOP 68,2853
#define IS_DBGMCU_APB1PERIPH(69,2913
#define DBGMCU_TIM1_STOP 71,3009
#define DBGMCU_TIM8_STOP 72,3069
#define DBGMCU_TIM9_STOP 73,3129
#define DBGMCU_TIM10_STOP 74,3189
#define DBGMCU_TIM11_STOP 75,3249
#define IS_DBGMCU_APB2PERIPH(76,3309

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h,2454
#define __STM32F4xx_DCMI_H24,1130
  uint16_t DCMI_CaptureMode;47,1550
  uint16_t DCMI_SynchroMode;50,1740
  uint16_t DCMI_PCKPolarity;53,1944
  uint16_t DCMI_VSPolarity;56,2139
  uint16_t DCMI_HSPolarity;59,2341
  uint16_t DCMI_CaptureRate;62,2545
  uint16_t DCMI_ExtendedDataMode;65,2742
} DCMI_InitTypeDef;67,2944
  uint16_t DCMI_VerticalStartLine;74,3044
  uint16_t DCMI_HorizontalOffsetCount;77,3273
  uint16_t DCMI_VerticalLineCount;80,3494
  uint16_t DCMI_CaptureCount;83,3712
} DCMI_CROPInitTypeDef;86,3998
  uint8_t DCMI_FrameStartCode;93,4127
  uint8_t DCMI_LineStartCode;94,4215
  uint8_t DCMI_LineEndCode;95,4302
  uint8_t DCMI_FrameEndCode;96,4387
} DCMI_CodesInitTypeDef;97,4473
#define DCMI_CaptureMode_Continuous 108,4678
#define DCMI_CaptureMode_SnapShot 110,4899
#define IS_DCMI_CAPTURE_MODE(112,5138
#define DCMI_SynchroMode_Hardware 122,5364
#define DCMI_SynchroMode_Embedded 124,5596
#define IS_DCMI_SYNCHRO(126,5829
#define DCMI_PCKPolarity_Falling 136,6038
#define DCMI_PCKPolarity_Rising 137,6136
#define IS_DCMI_PCKPOLARITY(138,6233
#define DCMI_VSPolarity_Low 148,6463
#define DCMI_VSPolarity_High 149,6558
#define IS_DCMI_VSPOLARITY(150,6654
#define DCMI_HSPolarity_Low 160,6874
#define DCMI_HSPolarity_High 161,6971
#define IS_DCMI_HSPOLARITY(162,7069
#define DCMI_CaptureRate_All_Frame 172,7287
#define DCMI_CaptureRate_1of2_Frame 173,7377
#define DCMI_CaptureRate_1of4_Frame 174,7474
#define IS_DCMI_CAPTURE_RATE(175,7571
#define DCMI_ExtendedDataMode_8b 186,7879
#define DCMI_ExtendedDataMode_10b 187,7994
#define DCMI_ExtendedDataMode_12b 188,8110
#define DCMI_ExtendedDataMode_14b 189,8226
#define IS_DCMI_EXTENDED_DATA(190,8342
#define DCMI_IT_FRAME 202,8721
#define DCMI_IT_OVF 203,8765
#define DCMI_IT_ERR 204,8809
#define DCMI_IT_VSYNC 205,8853
#define DCMI_IT_LINE 206,8897
#define IS_DCMI_CONFIG_IT(207,8941
#define IS_DCMI_GET_IT(208,9031
#define DCMI_FLAG_HSYNC 224,9408
#define DCMI_FLAG_VSYNC 225,9455
#define DCMI_FLAG_FNE 226,9502
#define DCMI_FLAG_FRAMERI 230,9594
#define DCMI_FLAG_OVFRI 231,9642
#define DCMI_FLAG_ERRRI 232,9690
#define DCMI_FLAG_VSYNCRI 233,9738
#define DCMI_FLAG_LINERI 234,9786
#define DCMI_FLAG_FRAMEMI 238,9879
#define DCMI_FLAG_OVFMI 239,9927
#define DCMI_FLAG_ERRMI 240,9975
#define DCMI_FLAG_VSYNCMI 241,10023
#define DCMI_FLAG_LINEMI 242,10071
#define IS_DCMI_GET_FLAG(243,10119
#define IS_DCMI_CLEAR_FLAG(257,11001

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h,6491
#define __STM32F4xx_DMA_H25,1144
  uint32_t DMA_Channel;50,1558
  uint32_t DMA_PeripheralBaseAddr;53,1747
  uint32_t DMA_Memory0BaseAddr;55,1847
  uint32_t DMA_DIR;59,2105
  uint32_t DMA_BufferSize;63,2417
  uint32_t DMA_PeripheralInc;67,2749
  uint32_t DMA_MemoryInc;70,2983
  uint32_t DMA_PeripheralDataSize;73,3209
  uint32_t DMA_MemoryDataSize;76,3393
  uint32_t DMA_Mode;79,3569
  uint32_t DMA_Priority;84,3973
  uint32_t DMA_FIFOMode;87,4168
  uint32_t DMA_FIFOThreshold;92,4612
  uint32_t DMA_MemoryBurst;95,4795
  uint32_t DMA_PeripheralBurst;100,5259
}DMA_InitTypeDef;DMA_InitTypeDef104,5731
#define IS_DMA_ALL_PERIPH(112,5882
#define IS_DMA_ALL_CONTROLLER(129,6951
#define DMA_Channel_0 135,7130
#define DMA_Channel_1 136,7195
#define DMA_Channel_2 137,7260
#define DMA_Channel_3 138,7325
#define DMA_Channel_4 139,7390
#define DMA_Channel_5 140,7455
#define DMA_Channel_6 141,7520
#define DMA_Channel_7 142,7585
#define IS_DMA_CHANNEL(144,7651
#define DMA_DIR_PeripheralToMemory 160,8258
#define DMA_DIR_MemoryToPeripheral 161,8323
#define DMA_DIR_MemoryToMemory 162,8389
#define IS_DMA_DIRECTION(164,8455
#define IS_DMA_BUFFER_SIZE(175,8776
#define DMA_PeripheralInc_Enable 184,8928
#define DMA_PeripheralInc_Disable 185,8993
#define IS_DMA_PERIPHERAL_INC_STATE(187,9059
#define DMA_MemoryInc_Enable 197,9305
#define DMA_MemoryInc_Disable 198,9370
#define IS_DMA_MEMORY_INC_STATE(200,9436
#define DMA_PeripheralDataSize_Byte 210,9663
#define DMA_PeripheralDataSize_HalfWord 211,9729
#define DMA_PeripheralDataSize_Word 212,9795
#define IS_DMA_PERIPHERAL_DATA_SIZE(214,9861
#define DMA_MemoryDataSize_Byte 225,10194
#define DMA_MemoryDataSize_HalfWord 226,10260
#define DMA_MemoryDataSize_Word 227,10326
#define IS_DMA_MEMORY_DATA_SIZE(229,10392
#define DMA_Mode_Normal 240,10706
#define DMA_Mode_Circular 241,10772
#define IS_DMA_MODE(243,10838
#define DMA_Priority_Low 253,11024
#define DMA_Priority_Medium 254,11089
#define DMA_Priority_High 255,11155
#define DMA_Priority_VeryHigh 256,11220
#define IS_DMA_PRIORITY(258,11286
#define DMA_FIFOMode_Disable 270,11657
#define DMA_FIFOMode_Enable 271,11723
#define IS_DMA_FIFO_MODE_STATE(273,11789
#define DMA_FIFOThreshold_1QuarterFull 283,12014
#define DMA_FIFOThreshold_HalfFull 284,12079
#define DMA_FIFOThreshold_3QuartersFull 285,12145
#define DMA_FIFOThreshold_Full 286,12210
#define IS_DMA_FIFO_THRESHOLD(288,12276
#define DMA_MemoryBurst_Single 300,12712
#define DMA_MemoryBurst_INC4 301,12777
#define DMA_MemoryBurst_INC8 302,12844
#define DMA_MemoryBurst_INC16 303,12909
#define IS_DMA_MEMORY_BURST(305,12975
#define DMA_PeripheralBurst_Single 317,13344
#define DMA_PeripheralBurst_INC4 318,13409
#define DMA_PeripheralBurst_INC8 319,13476
#define DMA_PeripheralBurst_INC16 320,13541
#define IS_DMA_PERIPHERAL_BURST(322,13607
#define DMA_FIFOStatus_Less1QuarterFull 334,14008
#define DMA_FIFOStatus_1QuarterFull 335,14078
#define DMA_FIFOStatus_HalfFull 336,14148
#define DMA_FIFOStatus_3QuartersFull 337,14219
#define DMA_FIFOStatus_Empty 338,14289
#define DMA_FIFOStatus_Full 339,14359
#define IS_DMA_FIFO_STATUS(341,14430
#define DMA_FLAG_FEIF0 354,15009
#define DMA_FLAG_DMEIF0 355,15074
#define DMA_FLAG_TEIF0 356,15139
#define DMA_FLAG_HTIF0 357,15204
#define DMA_FLAG_TCIF0 358,15269
#define DMA_FLAG_FEIF1 359,15334
#define DMA_FLAG_DMEIF1 360,15399
#define DMA_FLAG_TEIF1 361,15464
#define DMA_FLAG_HTIF1 362,15529
#define DMA_FLAG_TCIF1 363,15594
#define DMA_FLAG_FEIF2 364,15659
#define DMA_FLAG_DMEIF2 365,15724
#define DMA_FLAG_TEIF2 366,15789
#define DMA_FLAG_HTIF2 367,15854
#define DMA_FLAG_TCIF2 368,15919
#define DMA_FLAG_FEIF3 369,15984
#define DMA_FLAG_DMEIF3 370,16049
#define DMA_FLAG_TEIF3 371,16114
#define DMA_FLAG_HTIF3 372,16179
#define DMA_FLAG_TCIF3 373,16244
#define DMA_FLAG_FEIF4 374,16309
#define DMA_FLAG_DMEIF4 375,16374
#define DMA_FLAG_TEIF4 376,16439
#define DMA_FLAG_HTIF4 377,16504
#define DMA_FLAG_TCIF4 378,16569
#define DMA_FLAG_FEIF5 379,16634
#define DMA_FLAG_DMEIF5 380,16699
#define DMA_FLAG_TEIF5 381,16764
#define DMA_FLAG_HTIF5 382,16829
#define DMA_FLAG_TCIF5 383,16894
#define DMA_FLAG_FEIF6 384,16959
#define DMA_FLAG_DMEIF6 385,17024
#define DMA_FLAG_TEIF6 386,17089
#define DMA_FLAG_HTIF6 387,17154
#define DMA_FLAG_TCIF6 388,17219
#define DMA_FLAG_FEIF7 389,17284
#define DMA_FLAG_DMEIF7 390,17349
#define DMA_FLAG_TEIF7 391,17414
#define DMA_FLAG_HTIF7 392,17479
#define DMA_FLAG_TCIF7 393,17544
#define IS_DMA_CLEAR_FLAG(395,17610
#define IS_DMA_GET_FLAG(398,17805
#define DMA_IT_TC 426,19780
#define DMA_IT_HT 427,19845
#define DMA_IT_TE 428,19910
#define DMA_IT_DME 429,19975
#define DMA_IT_FE 430,20040
#define IS_DMA_CONFIG_IT(432,20106
#define DMA_IT_FEIF0 441,20259
#define DMA_IT_DMEIF0 442,20324
#define DMA_IT_TEIF0 443,20389
#define DMA_IT_HTIF0 444,20454
#define DMA_IT_TCIF0 445,20519
#define DMA_IT_FEIF1 446,20584
#define DMA_IT_DMEIF1 447,20649
#define DMA_IT_TEIF1 448,20714
#define DMA_IT_HTIF1 449,20779
#define DMA_IT_TCIF1 450,20844
#define DMA_IT_FEIF2 451,20909
#define DMA_IT_DMEIF2 452,20974
#define DMA_IT_TEIF2 453,21039
#define DMA_IT_HTIF2 454,21104
#define DMA_IT_TCIF2 455,21169
#define DMA_IT_FEIF3 456,21234
#define DMA_IT_DMEIF3 457,21299
#define DMA_IT_TEIF3 458,21364
#define DMA_IT_HTIF3 459,21429
#define DMA_IT_TCIF3 460,21494
#define DMA_IT_FEIF4 461,21559
#define DMA_IT_DMEIF4 462,21624
#define DMA_IT_TEIF4 463,21689
#define DMA_IT_HTIF4 464,21754
#define DMA_IT_TCIF4 465,21819
#define DMA_IT_FEIF5 466,21884
#define DMA_IT_DMEIF5 467,21949
#define DMA_IT_TEIF5 468,22014
#define DMA_IT_HTIF5 469,22079
#define DMA_IT_TCIF5 470,22144
#define DMA_IT_FEIF6 471,22209
#define DMA_IT_DMEIF6 472,22274
#define DMA_IT_TEIF6 473,22339
#define DMA_IT_HTIF6 474,22404
#define DMA_IT_TCIF6 475,22469
#define DMA_IT_FEIF7 476,22534
#define DMA_IT_DMEIF7 477,22599
#define DMA_IT_TEIF7 478,22664
#define DMA_IT_HTIF7 479,22729
#define DMA_IT_TCIF7 480,22794
#define IS_DMA_CLEAR_IT(482,22860
#define IS_DMA_GET_IT(486,23070
#define DMA_PINCOS_Psize 514,24784
#define DMA_PINCOS_WordAligned 515,24849
#define IS_DMA_PINCOS_SIZE(517,24915
#define DMA_FlowCtrl_Memory 527,25132
#define DMA_FlowCtrl_Peripheral 528,25197
#define IS_DMA_FLOW_CTRL(530,25263
#define DMA_Memory_0 540,25479
#define DMA_Memory_1 541,25544
#define IS_DMA_CURRENT_MEM(543,25610

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h,1506
#define __STM32F4xx_EXTI_H25,1143
  EXTI_Mode_Interrupt 50,1551
  EXTI_Mode_Interrupt = 0x00,x0050,1551
  EXTI_Mode_Event 51,1581
  EXTI_Mode_Event = 0x04x0451,1581
}EXTIMode_TypeDef;EXTIMode_TypeDef52,1606
#define IS_EXTI_MODE(54,1626
  EXTI_Trigger_Rising 62,1784
  EXTI_Trigger_Rising = 0x08,x0862,1784
  EXTI_Trigger_Falling 63,1814
  EXTI_Trigger_Falling = 0x0C,x0C63,1814
  EXTI_Trigger_Rising_Falling 64,1847
  EXTI_Trigger_Rising_Falling = 0x10x1064,1847
}EXTITrigger_TypeDef;EXTITrigger_TypeDef65,1884
#define IS_EXTI_TRIGGER(67,1907
  uint32_t EXTI_Line;76,2207
  EXTIMode_TypeDef EXTI_Mode;79,2411
  EXTITrigger_TypeDef EXTI_Trigger;82,2591
  FunctionalState EXTI_LineCmd;85,2796
}EXTI_InitTypeDef;EXTI_InitTypeDef87,2988
#define EXTI_Line0 99,3180
#define EXTI_Line1 100,3263
#define EXTI_Line2 101,3346
#define EXTI_Line3 102,3429
#define EXTI_Line4 103,3512
#define EXTI_Line5 104,3595
#define EXTI_Line6 105,3678
#define EXTI_Line7 106,3761
#define EXTI_Line8 107,3844
#define EXTI_Line9 108,3927
#define EXTI_Line10 109,4010
#define EXTI_Line11 110,4094
#define EXTI_Line12 111,4178
#define EXTI_Line13 112,4262
#define EXTI_Line14 113,4346
#define EXTI_Line15 114,4430
#define EXTI_Line16 115,4514
#define EXTI_Line17 116,4626
#define EXTI_Line18 117,4743
#define EXTI_Line19 118,4917
#define EXTI_Line20 119,5040
#define EXTI_Line21 120,5185
#define EXTI_Line22 121,5366
#define IS_EXTI_LINE(123,5574
#define IS_GET_EXTI_LINE(125,5676

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h,3146
#define __STM32F4xx_FLASH_H25,1147
  FLASH_BUSY 48,1548
  FLASH_ERROR_PGS,49,1566
  FLASH_ERROR_PGP,50,1585
  FLASH_ERROR_PGA,51,1604
  FLASH_ERROR_WRP,52,1623
  FLASH_ERROR_PROGRAM,53,1642
  FLASH_ERROR_OPERATION,54,1665
  FLASH_COMPLETE55,1690
}FLASH_Status;FLASH_Status56,1707
#define FLASH_Latency_0 67,1901
#define FLASH_Latency_1 68,1992
#define FLASH_Latency_2 69,2082
#define FLASH_Latency_3 70,2173
#define FLASH_Latency_4 71,2266
#define FLASH_Latency_5 72,2358
#define FLASH_Latency_6 73,2450
#define FLASH_Latency_7 74,2541
#define IS_FLASH_LATENCY(76,2635
#define VoltageRange_1 91,3265
#define VoltageRange_2 92,3357
#define VoltageRange_3 93,3448
#define VoltageRange_4 94,3539
#define IS_VOLTAGERANGE(96,3646
#define FLASH_Sector_0 107,4068
#define FLASH_Sector_1 108,4138
#define FLASH_Sector_2 109,4208
#define FLASH_Sector_3 110,4278
#define FLASH_Sector_4 111,4348
#define FLASH_Sector_5 112,4418
#define FLASH_Sector_6 113,4488
#define FLASH_Sector_7 114,4558
#define FLASH_Sector_8 115,4628
#define FLASH_Sector_9 116,4698
#define FLASH_Sector_10 117,4768
#define FLASH_Sector_11 118,4839
#define IS_FLASH_SECTOR(119,4910
#define IS_FLASH_ADDRESS(125,5497
#define OB_WRP_Sector_0 134,5762
#define OB_WRP_Sector_1 135,5851
#define OB_WRP_Sector_2 136,5940
#define OB_WRP_Sector_3 137,6029
#define OB_WRP_Sector_4 138,6118
#define OB_WRP_Sector_5 139,6207
#define OB_WRP_Sector_6 140,6296
#define OB_WRP_Sector_7 141,6385
#define OB_WRP_Sector_8 142,6474
#define OB_WRP_Sector_9 143,6563
#define OB_WRP_Sector_10 144,6652
#define OB_WRP_Sector_11 145,6742
#define OB_WRP_Sector_All 146,6832
#define IS_OB_WRP(148,6926
#define OB_RDP_Level_0 156,7110
#define OB_RDP_Level_1 157,7151
#define IS_OB_RDP(160,7392
#define OB_IWDG_SW 170,7641
#define OB_IWDG_HW 171,7728
#define IS_OB_IWDG_SOURCE(172,7815
#define OB_STOP_NoRST 180,7979
#define OB_STOP_RST 181,8083
#define IS_OB_STOP_SOURCE(182,8184
#define OB_STDBY_NoRST 191,8354
#define OB_STDBY_RST 192,8461
#define IS_OB_STDBY_SOURCE(193,8565
#define OB_BOR_LEVEL3 201,8731
#define OB_BOR_LEVEL2 202,8829
#define OB_BOR_LEVEL1 203,8927
#define OB_BOR_OFF 204,9025
#define IS_OB_BOR(205,9123
#define FLASH_IT_EOP 214,9353
#define FLASH_IT_ERR 215,9464
#define IS_FLASH_IT(216,9558
#define FLASH_FLAG_EOP 224,9712
#define FLASH_FLAG_OPERR 225,9811
#define FLASH_FLAG_WRPERR 226,9909
#define FLASH_FLAG_PGAERR 227,10013
#define FLASH_FLAG_PGPERR 228,10123
#define FLASH_FLAG_PGSERR 229,10236
#define FLASH_FLAG_BSY 230,10346
#define IS_FLASH_CLEAR_FLAG(231,10434
#define IS_FLASH_GET_FLAG(232,10544
#define FLASH_PSIZE_BYTE 243,10980
#define FLASH_PSIZE_HALF_WORD 244,11038
#define FLASH_PSIZE_WORD 245,11096
#define FLASH_PSIZE_DOUBLE_WORD 246,11154
#define CR_PSIZE_MASK 247,11212
#define RDP_KEY 255,11327
#define FLASH_KEY1 256,11379
#define FLASH_KEY2 257,11435
#define FLASH_OPT_KEY1 258,11491
#define FLASH_OPT_KEY2 259,11547
#define ACR_BYTE0_ADDRESS 267,11692
#define OPTCR_BYTE0_ADDRESS 271,11827
#define OPTCR_BYTE1_ADDRESS 272,11886
#define OPTCR_BYTE2_ADDRESS 273,11945

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h,5834
#define __STM32F4xx_FSMC_H25,1144
  uint32_t FSMC_AddressSetupTime;49,1568
  uint32_t FSMC_AddressHoldTime;54,1959
  uint32_t FSMC_DataSetupTime;59,2348
  uint32_t FSMC_BusTurnAroundDuration;64,2760
  uint32_t FSMC_CLKDivision;69,3146
  uint32_t FSMC_DataLatency;73,3500
  uint32_t FSMC_AccessMode;81,4184
}FSMC_NORSRAMTimingInitTypeDef;FSMC_NORSRAMTimingInitTypeDef83,4373
  uint32_t FSMC_Bank;90,4485
  uint32_t FSMC_DataAddressMux;93,4683
  uint32_t FSMC_MemoryType;97,4972
  uint32_t FSMC_MemoryDataWidth;101,5238
  uint32_t FSMC_BurstAccessMode;104,5424
  uint32_t FSMC_AsynchronousWait;108,5725
  uint32_t FSMC_WaitSignalPolarity;112,6066
  uint32_t FSMC_WrapMode;116,6354
  uint32_t FSMC_WaitSignalActive;120,6661
  uint32_t FSMC_WriteOperation;125,7058
  uint32_t FSMC_WaitSignal;128,7280
  uint32_t FSMC_ExtendedMode;132,7573
  uint32_t FSMC_WriteBurst;135,7757
  FSMC_NORSRAMTimingInitTypeDef* FSMC_ReadWriteTimingStruct;138,7948
  FSMC_NORSRAMTimingInitTypeDef* FSMC_WriteTimingStruct;140,8096
}FSMC_NORSRAMInitTypeDef;FSMC_NORSRAMInitTypeDef141,8234
  uint32_t FSMC_SetupTime;148,8349
  uint32_t FSMC_WaitSetupTime;154,8800
  uint32_t FSMC_HoldSetupTime;160,9240
  uint32_t FSMC_HiZSetupTime;167,9766
}FSMC_NAND_PCCARDTimingInitTypeDef;FSMC_NAND_PCCARDTimingInitTypeDef172,10229
  uint32_t FSMC_Bank;179,10341
  uint32_t FSMC_Waitfeature;182,10526
  uint32_t FSMC_MemoryDataWidth;185,10729
  uint32_t FSMC_ECC;188,10911
  uint32_t FSMC_ECCPageSize;191,11083
  uint32_t FSMC_TCLRSetupTime;194,11268
  uint32_t FSMC_TARSetupTime;198,11524
  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_CommonSpaceTimingStruct;202,11783
  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_AttributeSpaceTimingStruct;204,11888
}FSMC_NANDInitTypeDef;FSMC_NANDInitTypeDef205,11995
  uint32_t FSMC_Waitfeature;213,12097
  uint32_t FSMC_TCLRSetupTime;216,12290
  uint32_t FSMC_TARSetupTime;220,12540
  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_CommonSpaceTimingStruct;225,12796
  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_AttributeSpaceTimingStruct;227,12898
  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_IOSpaceTimingStruct;229,13010
}FSMC_PCCARDInitTypeDef;FSMC_PCCARDInitTypeDef230,13105
#define FSMC_Bank1_NORSRAM1 241,13309
#define FSMC_Bank1_NORSRAM2 242,13381
#define FSMC_Bank1_NORSRAM3 243,13453
#define FSMC_Bank1_NORSRAM4 244,13525
#define FSMC_Bank2_NAND 252,13658
#define FSMC_Bank3_NAND 253,13730
#define FSMC_Bank4_PCCARD 261,13867
#define IS_FSMC_NORSRAM_BANK(266,13956
#define IS_FSMC_NAND_BANK(271,14245
#define IS_FSMC_GETFLAG_BANK(274,14374
#define IS_FSMC_IT_BANK(278,14580
#define FSMC_DataAddressMux_Disable 290,14887
#define FSMC_DataAddressMux_Enable 291,14961
#define IS_FSMC_MUX(292,15035
#define FSMC_MemoryType_SRAM 302,15232
#define FSMC_MemoryType_PSRAM 303,15304
#define FSMC_MemoryType_NOR 304,15376
#define IS_FSMC_MEMORY(305,15448
#define FSMC_MemoryDataWidth_8b 316,15720
#define FSMC_MemoryDataWidth_16b 317,15792
#define IS_FSMC_MEMORY_WIDTH(318,15864
#define FSMC_BurstAccessMode_Disable 328,16087
#define FSMC_BurstAccessMode_Enable 329,16160
#define IS_FSMC_BURSTMODE(330,16232
#define FSMC_AsynchronousWait_Disable 339,16459
#define FSMC_AsynchronousWait_Enable 340,16531
#define IS_FSMC_ASYNWAIT(341,16603
#define FSMC_WaitSignalPolarity_Low 350,16830
#define FSMC_WaitSignalPolarity_High 351,16902
#define IS_FSMC_WAIT_POLARITY(352,16974
#define FSMC_WrapMode_Disable 361,17210
#define FSMC_WrapMode_Enable 362,17282
#define IS_FSMC_WRAP_MODE(363,17355
#define FSMC_WaitSignalActive_BeforeWaitState 372,17555
#define FSMC_WaitSignalActive_DuringWaitState 373,17627
#define IS_FSMC_WAIT_SIGNAL_ACTIVE(374,17700
#define FSMC_WriteOperation_Disable 383,17963
#define FSMC_WriteOperation_Enable 384,18042
#define IS_FSMC_WRITE_OPERATION(385,18121
#define FSMC_WaitSignal_Disable 394,18390
#define FSMC_WaitSignal_Enable 395,18462
#define IS_FSMC_WAITE_SIGNAL(396,18535
#define FSMC_ExtendedMode_Disable 405,18755
#define FSMC_ExtendedMode_Enable 406,18827
#define IS_FSMC_EXTENDED_MODE(408,18900
#define FSMC_WriteBurst_Disable 418,19118
#define FSMC_WriteBurst_Enable 419,19190
#define IS_FSMC_WRITE_BURST(420,19263
#define IS_FSMC_ADDRESS_SETUP_TIME(429,19482
#define IS_FSMC_ADDRESS_HOLD_TIME(437,19606
#define IS_FSMC_DATASETUP_TIME(445,19727
#define IS_FSMC_TURNAROUND_TIME(453,19873
#define IS_FSMC_CLK_DIV(461,19989
#define IS_FSMC_DATA_LATENCY(469,20095
#define FSMC_AccessMode_A 477,20213
#define FSMC_AccessMode_B 478,20285
#define FSMC_AccessMode_C 479,20358
#define FSMC_AccessMode_D 480,20430
#define IS_FSMC_ACCESS_MODE(481,20502
#define FSMC_Waitfeature_Disable 500,20915
#define FSMC_Waitfeature_Enable 501,20987
#define IS_FSMC_WAIT_FEATURE(502,21059
#define FSMC_ECC_Disable 512,21276
#define FSMC_ECC_Enable 513,21348
#define IS_FSMC_ECC_STATE(514,21420
#define FSMC_ECCPageSize_256Bytes 523,21616
#define FSMC_ECCPageSize_512Bytes 524,21688
#define FSMC_ECCPageSize_1024Bytes 525,21760
#define FSMC_ECCPageSize_2048Bytes 526,21832
#define FSMC_ECCPageSize_4096Bytes 527,21904
#define FSMC_ECCPageSize_8192Bytes 528,21976
#define IS_FSMC_ECCPAGE_SIZE(529,22048
#define IS_FSMC_TCLR_TIME(542,22587
#define IS_FSMC_TAR_TIME(550,22700
#define IS_FSMC_SETUP_TIME(558,22808
#define IS_FSMC_WAIT_TIME(566,22923
#define IS_FSMC_HOLD_TIME(574,23037
#define IS_FSMC_HIZ_TIME(582,23150
#define FSMC_IT_RisingEdge 590,23265
#define FSMC_IT_Level 591,23337
#define FSMC_IT_FallingEdge 592,23409
#define IS_FSMC_IT(593,23481
#define IS_FSMC_GET_IT(594,23576
#define FSMC_FLAG_RisingEdge 604,23810
#define FSMC_FLAG_Level 605,23882
#define FSMC_FLAG_FallingEdge 606,23954
#define FSMC_FLAG_FEMPT 607,24026
#define IS_FSMC_GET_FLAG(608,24098
#define IS_FSMC_CLEAR_FLAG(613,24366

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h,4181
#define __STM32F4xx_GPIO_H25,1143
#define IS_GPIO_ALL_PERIPH(44,1490
  GPIO_Mode_IN 59,2178
  GPIO_Mode_IN   = 0x00,x0059,2178
  GPIO_Mode_OUT 60,2227
  GPIO_Mode_OUT  = 0x01,x0160,2227
  GPIO_Mode_AF 61,2277
  GPIO_Mode_AF   = 0x02,x0261,2277
  GPIO_Mode_AN 62,2339
  GPIO_Mode_AN   = 0x03 x0362,2339
}GPIOMode_TypeDef;GPIOMode_TypeDef63,2389
#define IS_GPIO_MODE(64,2408
  GPIO_OType_PP 72,2648
  GPIO_OType_PP = 0x00,x0072,2648
  GPIO_OType_OD 73,2672
  GPIO_OType_OD = 0x01x0173,2672
}GPIOOType_TypeDef;GPIOOType_TypeDef74,2695
#define IS_GPIO_OTYPE(75,2715
  GPIO_Speed_2MHz 83,2888
  GPIO_Speed_2MHz   = 0x00,x0083,2888
  GPIO_Speed_25MHz 84,2934
  GPIO_Speed_25MHz  = 0x01,x0184,2934
  GPIO_Speed_50MHz 85,2983
  GPIO_Speed_50MHz  = 0x02,x0285,2983
  GPIO_Speed_100MHz 86,3030
  GPIO_Speed_100MHz = 0x03 x0386,3030
}GPIOSpeed_TypeDef;GPIOSpeed_TypeDef87,3121
#define IS_GPIO_SPEED(88,3141
  GPIO_PuPd_NOPULL 96,3422
  GPIO_PuPd_NOPULL = 0x00,x0096,3422
  GPIO_PuPd_UP 97,3449
  GPIO_PuPd_UP     = 0x01,x0197,3449
  GPIO_PuPd_DOWN 98,3476
  GPIO_PuPd_DOWN   = 0x02x0298,3476
}GPIOPuPd_TypeDef;GPIOPuPd_TypeDef99,3502
#define IS_GPIO_PUPD(100,3521
  Bit_RESET 108,3747
  Bit_SET109,3764
}BitAction;BitAction110,3774
#define IS_GPIO_BIT_ACTION(111,3786
  uint32_t GPIO_Pin;119,3948
  GPIOMode_TypeDef GPIO_Mode;122,4129
  GPIOSpeed_TypeDef GPIO_Speed;125,4318
  GPIOOType_TypeDef GPIO_OType;128,4499
  GPIOPuPd_TypeDef GPIO_PuPd;131,4696
}GPIO_InitTypeDef;GPIO_InitTypeDef133,4897
#define GPIO_Pin_0 144,5096
#define GPIO_Pin_1 145,5172
#define GPIO_Pin_2 146,5248
#define GPIO_Pin_3 147,5324
#define GPIO_Pin_4 148,5400
#define GPIO_Pin_5 149,5476
#define GPIO_Pin_6 150,5552
#define GPIO_Pin_7 151,5628
#define GPIO_Pin_8 152,5704
#define GPIO_Pin_9 153,5780
#define GPIO_Pin_10 154,5856
#define GPIO_Pin_11 155,5933
#define GPIO_Pin_12 156,6010
#define GPIO_Pin_13 157,6087
#define GPIO_Pin_14 158,6164
#define GPIO_Pin_15 159,6241
#define GPIO_Pin_All 160,6318
#define IS_GPIO_PIN(162,6398
#define IS_GET_GPIO_PIN(163,6489
#define GPIO_PinSource0 187,7467
#define GPIO_PinSource1 188,7518
#define GPIO_PinSource2 189,7569
#define GPIO_PinSource3 190,7620
#define GPIO_PinSource4 191,7671
#define GPIO_PinSource5 192,7722
#define GPIO_PinSource6 193,7773
#define GPIO_PinSource7 194,7824
#define GPIO_PinSource8 195,7875
#define GPIO_PinSource9 196,7926
#define GPIO_PinSource10 197,7977
#define GPIO_PinSource11 198,8028
#define GPIO_PinSource12 199,8079
#define GPIO_PinSource13 200,8130
#define GPIO_PinSource14 201,8181
#define GPIO_PinSource15 202,8232
#define IS_GPIO_PIN_SOURCE(204,8284
#define GPIO_AF_RTC_50Hz 230,9645
#define GPIO_AF_MCO 231,9734
#define GPIO_AF_TAMPER 232,9834
#define GPIO_AF_SWJ 233,9945
#define GPIO_AF_TRACE 234,10044
#define GPIO_AF_TIM1 239,10172
#define GPIO_AF_TIM2 240,10257
#define GPIO_AF_TIM3 245,10384
#define GPIO_AF_TIM4 246,10469
#define GPIO_AF_TIM5 247,10554
#define GPIO_AF_TIM8 252,10681
#define GPIO_AF_TIM9 253,10766
#define GPIO_AF_TIM10 254,10851
#define GPIO_AF_TIM11 255,10937
#define GPIO_AF_I2C1 260,11065
#define GPIO_AF_I2C2 261,11150
#define GPIO_AF_I2C3 262,11235
#define GPIO_AF_SPI1 267,11362
#define GPIO_AF_SPI2 268,11447
#define GPIO_AF_SPI3 273,11579
#define GPIO_AF_USART1 278,11711
#define GPIO_AF_USART2 279,11798
#define GPIO_AF_USART3 280,11885
#define GPIO_AF_I2S3ext 281,11972
#define GPIO_AF_UART4 286,12102
#define GPIO_AF_UART5 287,12188
#define GPIO_AF_USART6 288,12274
#define GPIO_AF_CAN1 293,12402
#define GPIO_AF_CAN2 294,12487
#define GPIO_AF_TIM12 295,12572
#define GPIO_AF_TIM13 296,12658
#define GPIO_AF_TIM14 297,12744
#define GPIO_AF_OTG_FS 302,12873
#define GPIO_AF_OTG_HS 303,12960
#define GPIO_AF_ETH 308,13090
#define GPIO_AF_FSMC 313,13224
#define GPIO_AF_OTG_HS_FS 314,13310
#define GPIO_AF_SDIO 315,13416
#define GPIO_AF_DCMI 320,13545
#define GPIO_AF_EVENTOUT 325,13673
#define IS_GPIO_AF(327,13763
#define GPIO_Mode_AIN 353,15389
#define GPIO_AF_OTG1_FS 355,15435
#define GPIO_AF_OTG2_HS 356,15482
#define GPIO_AF_OTG2_FS 357,15529

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h,1375
#define __STM32F4xx_HASH_H25,1144
  uint32_t HASH_AlgoSelection;49,1563
  uint32_t HASH_AlgoMode;51,1711
  uint32_t HASH_DataType;53,1869
  uint32_t HASH_HMACKeyType;56,2086
}HASH_InitTypeDef;HASH_InitTypeDef58,2270
  uint32_t Data[Data65,2380
} HASH_MsgDigest;67,2543
  uint32_t HASH_IMR;74,2648
  uint32_t HASH_STR;75,2670
  uint32_t HASH_CR;76,2697
  uint32_t HASH_CSR[HASH_CSR77,2722
}HASH_Context;HASH_Context78,2754
#define HASH_AlgoSelection_SHA1 89,2952
#define HASH_AlgoSelection_MD5 90,3036
#define IS_HASH_ALGOSELECTION(92,3120
#define HASH_AlgoMode_HASH 101,3382
#define HASH_AlgoMode_HMAC 102,3463
#define IS_HASH_ALGOMODE(104,3544
#define HASH_DataType_32b 113,3754
#define HASH_DataType_16b 114,3808
#define HASH_DataType_8b 115,3862
#define HASH_DataType_1b 116,3916
#define IS_HASH_DATATYPE(118,3971
#define HASH_HMACKeyType_ShortKey 129,4346
#define HASH_HMACKeyType_LongKey 130,4440
#define IS_HASH_HMAC_KEYTYPE(132,4534
#define IS_HASH_VALIDBITSNUMBER(141,4791
#define HASH_IT_DINI 150,4932
#define HASH_IT_DCI 151,5046
#define IS_HASH_IT(153,5135
#define IS_HASH_GET_IT(154,5211
#define HASH_FLAG_DINIS 163,5366
#define HASH_FLAG_DCIS 164,5513
#define HASH_FLAG_DMAS 165,5604
#define HASH_FLAG_BUSY 166,5726
#define HASH_FLAG_DINNE 167,5840
#define IS_HASH_GET_FLAG(169,5972
#define IS_HASH_CLEAR_FLAG(175,6295

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h,4073
#define __STM32F4xx_I2C_H25,1144
  uint32_t I2C_ClockSpeed;50,1560
  uint16_t I2C_Mode;53,1733
  uint16_t I2C_DutyCycle;56,1890
  uint16_t I2C_OwnAddress1;59,2082
  uint16_t I2C_Ack;62,2257
  uint16_t I2C_AcknowledgedAddress;65,2442
}I2C_InitTypeDef;I2C_InitTypeDef67,2644
#define IS_I2C_ALL_PERIPH(76,2796
#define I2C_Mode_I2C 83,3006
#define I2C_Mode_SMBusDevice 84,3065
#define I2C_Mode_SMBusHost 85,3126
#define IS_I2C_MODE(86,3185
#define I2C_DutyCycle_16_9 97,3439
#define I2C_DutyCycle_2 98,3538
#define IS_I2C_DUTY_CYCLE(99,3634
#define I2C_Ack_Enable 109,3834
#define I2C_Ack_Disable 110,3893
#define IS_I2C_ACK_STATE(111,3952
#define  I2C_Direction_Transmitter 121,4149
#define  I2C_Direction_Receiver 122,4205
#define IS_I2C_DIRECTION(123,4261
#define I2C_AcknowledgedAddress_7bit 133,4494
#define I2C_AcknowledgedAddress_10bit 134,4553
#define IS_I2C_ACKNOWLEDGE_ADDRESS(135,4612
#define I2C_Register_CR1 145,4857
#define I2C_Register_CR2 146,4913
#define I2C_Register_OAR1 147,4969
#define I2C_Register_OAR2 148,5025
#define I2C_Register_DR 149,5081
#define I2C_Register_SR1 150,5137
#define I2C_Register_SR2 151,5193
#define I2C_Register_CCR 152,5249
#define I2C_Register_TRISE 153,5305
#define IS_I2C_REGISTER(154,5361
#define I2C_NACKPosition_Next 171,6080
#define I2C_NACKPosition_Current 172,6139
#define IS_I2C_NACK_POSITION(173,6198
#define I2C_SMBusAlert_Low 183,6437
#define I2C_SMBusAlert_High 184,6496
#define IS_I2C_SMBUS_ALERT(185,6555
#define I2C_PECPosition_Next 195,6758
#define I2C_PECPosition_Current 196,6817
#define IS_I2C_PEC_POSITION(197,6876
#define I2C_IT_BUF 207,7109
#define I2C_IT_EVT 208,7168
#define I2C_IT_ERR 209,7227
#define IS_I2C_CONFIG_IT(210,7286
#define I2C_IT_SMBALERT 219,7443
#define I2C_IT_TIMEOUT 220,7506
#define I2C_IT_PECERR 221,7569
#define I2C_IT_OVR 222,7632
#define I2C_IT_AF 223,7695
#define I2C_IT_ARLO 224,7758
#define I2C_IT_BERR 225,7821
#define I2C_IT_TXE 226,7884
#define I2C_IT_RXNE 227,7947
#define I2C_IT_STOPF 228,8010
#define I2C_IT_ADD10 229,8073
#define I2C_IT_BTF 230,8136
#define I2C_IT_ADDR 231,8199
#define I2C_IT_SB 232,8262
#define IS_I2C_CLEAR_IT(234,8326
#define IS_I2C_GET_IT(236,8421
#define I2C_FLAG_DUALF 255,9084
#define I2C_FLAG_SMBHOST 256,9147
#define I2C_FLAG_SMBDEFAULT 257,9210
#define I2C_FLAG_GENCALL 258,9273
#define I2C_FLAG_TRA 259,9336
#define I2C_FLAG_BUSY 260,9399
#define I2C_FLAG_MSL 261,9462
#define I2C_FLAG_SMBALERT 267,9570
#define I2C_FLAG_TIMEOUT 268,9633
#define I2C_FLAG_PECERR 269,9696
#define I2C_FLAG_OVR 270,9759
#define I2C_FLAG_AF 271,9822
#define I2C_FLAG_ARLO 272,9885
#define I2C_FLAG_BERR 273,9948
#define I2C_FLAG_TXE 274,10011
#define I2C_FLAG_RXNE 275,10074
#define I2C_FLAG_STOPF 276,10137
#define I2C_FLAG_ADD10 277,10200
#define I2C_FLAG_BTF 278,10263
#define I2C_FLAG_ADDR 279,10326
#define I2C_FLAG_SB 280,10389
#define IS_I2C_CLEAR_FLAG(282,10453
#define IS_I2C_GET_FLAG(284,10556
#define  I2C_EVENT_MASTER_MODE_SELECT 318,12155
#define  I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED 346,13514
#define  I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED 347,13638
#define  I2C_EVENT_MASTER_MODE_ADDRESS10 349,13764
#define  I2C_EVENT_MASTER_BYTE_RECEIVED 382,15356
#define I2C_EVENT_MASTER_BYTE_TRANSMITTING 386,15539
#define  I2C_EVENT_MASTER_BYTE_TRANSMITTED 388,15667
#define  I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED 425,17508
#define  I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED 426,17616
#define  I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED 429,17786
#define  I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED 430,17896
#define  I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED 433,18069
#define  I2C_EVENT_SLAVE_BYTE_RECEIVED 464,19655
#define  I2C_EVENT_SLAVE_STOP_DETECTED 466,19777
#define  I2C_EVENT_SLAVE_BYTE_TRANSMITTED 470,19942
#define  I2C_EVENT_SLAVE_BYTE_TRANSMITTING 471,20060
#define  I2C_EVENT_SLAVE_ACK_FAILURE 473,20187
#define IS_I2C_EVENT(481,20507
#define IS_I2C_OWN_ADDRESS1(509,22301
#define IS_I2C_CLOCK_SPEED(518,22422

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h,560
#define __STM32F4xx_IWDG_H25,1144
#define IWDG_WriteAccess_Enable 52,1667
#define IWDG_WriteAccess_Disable 53,1722
#define IS_IWDG_WRITE_ACCESS(54,1777
#define IWDG_Prescaler_4 63,1995
#define IWDG_Prescaler_8 64,2047
#define IWDG_Prescaler_16 65,2099
#define IWDG_Prescaler_32 66,2151
#define IWDG_Prescaler_64 67,2203
#define IWDG_Prescaler_128 68,2255
#define IWDG_Prescaler_256 69,2307
#define IS_IWDG_PRESCALER(70,2359
#define IWDG_FLAG_PVU 84,2956
#define IWDG_FLAG_RVU 85,3011
#define IS_IWDG_FLAG(86,3066
#define IS_IWDG_RELOAD(87,3150

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h,932
#define __STM32F4xx_PWR_H25,1142
#define PWR_PVDLevel_0 53,1672
#define PWR_PVDLevel_1 54,1728
#define PWR_PVDLevel_2 55,1784
#define PWR_PVDLevel_3 56,1840
#define PWR_PVDLevel_4 57,1896
#define PWR_PVDLevel_5 58,1952
#define PWR_PVDLevel_6 59,2008
#define PWR_PVDLevel_7 60,2064
#define IS_PWR_PVD_LEVEL(62,2121
#define PWR_Regulator_ON 75,2583
#define PWR_Regulator_LowPower 76,2646
#define IS_PWR_REGULATOR(77,2698
#define PWR_STOPEntry_WFI 87,2917
#define PWR_STOPEntry_WFE 88,2973
#define IS_PWR_STOP_ENTRY(89,3029
#define PWR_Regulator_Voltage_Scale1 95,3186
#define PWR_Regulator_Voltage_Scale2 96,3249
#define IS_PWR_REGULATOR_VOLTAGE(97,3312
#define PWR_FLAG_WU 107,3503
#define PWR_FLAG_SB 108,3555
#define PWR_FLAG_PVDO 109,3607
#define PWR_FLAG_BRR 110,3660
#define PWR_FLAG_VOSRDY 111,3712
#define PWR_FLAG_REGRDY 116,3811
#define IS_PWR_GET_FLAG(121,3900
#define IS_PWR_CLEAR_FLAG(125,4138

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h,7673
#define __STM32F4xx_RCC_H24,1127
  uint32_t SYSCLK_Frequency;44,1488
  uint32_t HCLK_Frequency;45,1565
  uint32_t PCLK1_Frequency;46,1640
  uint32_t PCLK2_Frequency;47,1716
}RCC_ClocksTypeDef;RCC_ClocksTypeDef48,1792
#define RCC_HSE_OFF 59,1996
#define RCC_HSE_ON 60,2053
#define RCC_HSE_Bypass 61,2110
#define IS_RCC_HSE(62,2167
#define RCC_PLLSource_HSI 71,2365
#define RCC_PLLSource_HSE 72,2429
#define IS_RCC_PLL_SOURCE(73,2493
#define IS_RCC_PLLM_VALUE(75,2633
#define IS_RCC_PLLN_VALUE(76,2682
#define IS_RCC_PLLP_VALUE(77,2754
#define IS_RCC_PLLQ_VALUE(78,2858
#define IS_RCC_PLLI2SN_VALUE(80,2929
#define IS_RCC_PLLI2SR_VALUE(81,3004
#define RCC_SYSCLKSource_HSI 89,3149
#define RCC_SYSCLKSource_HSE 90,3213
#define RCC_SYSCLKSource_PLLCLK 91,3277
#define IS_RCC_SYSCLK_SOURCE(92,3341
#define RCC_SYSCLK_Div1 102,3641
#define RCC_SYSCLK_Div2 103,3705
#define RCC_SYSCLK_Div4 104,3769
#define RCC_SYSCLK_Div8 105,3833
#define RCC_SYSCLK_Div16 106,3897
#define RCC_SYSCLK_Div64 107,3961
#define RCC_SYSCLK_Div128 108,4025
#define RCC_SYSCLK_Div256 109,4089
#define RCC_SYSCLK_Div512 110,4153
#define IS_RCC_HCLK(111,4217
#define RCC_HCLK_Div1 123,4718
#define RCC_HCLK_Div2 124,4782
#define RCC_HCLK_Div4 125,4846
#define RCC_HCLK_Div8 126,4910
#define RCC_HCLK_Div16 127,4974
#define IS_RCC_PCLK(128,5038
#define RCC_IT_LSIRDY 138,5335
#define RCC_IT_LSERDY 139,5392
#define RCC_IT_HSIRDY 140,5449
#define RCC_IT_HSERDY 141,5506
#define RCC_IT_PLLRDY 142,5563
#define RCC_IT_PLLI2SRDY 143,5620
#define RCC_IT_CSS 144,5677
#define IS_RCC_IT(145,5734
#define IS_RCC_GET_IT(146,5809
#define IS_RCC_CLEAR_IT(150,6110
#define RCC_LSE_OFF 158,6260
#define RCC_LSE_ON 159,6317
#define RCC_LSE_Bypass 160,6374
#define IS_RCC_LSE(161,6431
#define RCC_RTCCLKSource_LSE 170,6628
#define RCC_RTCCLKSource_LSI 171,6692
#define RCC_RTCCLKSource_HSE_Div2 172,6756
#define RCC_RTCCLKSource_HSE_Div3 173,6820
#define RCC_RTCCLKSource_HSE_Div4 174,6884
#define RCC_RTCCLKSource_HSE_Div5 175,6948
#define RCC_RTCCLKSource_HSE_Div6 176,7012
#define RCC_RTCCLKSource_HSE_Div7 177,7076
#define RCC_RTCCLKSource_HSE_Div8 178,7140
#define RCC_RTCCLKSource_HSE_Div9 179,7204
#define RCC_RTCCLKSource_HSE_Div10 180,7268
#define RCC_RTCCLKSource_HSE_Div11 181,7332
#define RCC_RTCCLKSource_HSE_Div12 182,7396
#define RCC_RTCCLKSource_HSE_Div13 183,7460
#define RCC_RTCCLKSource_HSE_Div14 184,7524
#define RCC_RTCCLKSource_HSE_Div15 185,7588
#define RCC_RTCCLKSource_HSE_Div16 186,7652
#define RCC_RTCCLKSource_HSE_Div17 187,7716
#define RCC_RTCCLKSource_HSE_Div18 188,7780
#define RCC_RTCCLKSource_HSE_Div19 189,7844
#define RCC_RTCCLKSource_HSE_Div20 190,7908
#define RCC_RTCCLKSource_HSE_Div21 191,7972
#define RCC_RTCCLKSource_HSE_Div22 192,8036
#define RCC_RTCCLKSource_HSE_Div23 193,8100
#define RCC_RTCCLKSource_HSE_Div24 194,8164
#define RCC_RTCCLKSource_HSE_Div25 195,8228
#define RCC_RTCCLKSource_HSE_Div26 196,8292
#define RCC_RTCCLKSource_HSE_Div27 197,8356
#define RCC_RTCCLKSource_HSE_Div28 198,8420
#define RCC_RTCCLKSource_HSE_Div29 199,8484
#define RCC_RTCCLKSource_HSE_Div30 200,8548
#define RCC_RTCCLKSource_HSE_Div31 201,8612
#define IS_RCC_RTCCLK_SOURCE(202,8676
#define RCC_I2S2CLKSource_PLLI2S 241,11407
#define RCC_I2S2CLKSource_Ext 242,11468
#define IS_RCC_I2SCLK_SOURCE(244,11530
#define RCC_AHB1Periph_GPIOA 252,11748
#define RCC_AHB1Periph_GPIOB 253,11812
#define RCC_AHB1Periph_GPIOC 254,11876
#define RCC_AHB1Periph_GPIOD 255,11940
#define RCC_AHB1Periph_GPIOE 256,12004
#define RCC_AHB1Periph_GPIOF 257,12068
#define RCC_AHB1Periph_GPIOG 258,12132
#define RCC_AHB1Periph_GPIOH 259,12196
#define RCC_AHB1Periph_GPIOI 260,12260
#define RCC_AHB1Periph_CRC 261,12324
#define RCC_AHB1Periph_FLITF 262,12388
#define RCC_AHB1Periph_SRAM1 263,12452
#define RCC_AHB1Periph_SRAM2 264,12516
#define RCC_AHB1Periph_BKPSRAM 265,12580
#define RCC_AHB1Periph_CCMDATARAMEN 266,12644
#define RCC_AHB1Periph_DMA1 267,12708
#define RCC_AHB1Periph_DMA2 268,12772
#define RCC_AHB1Periph_ETH_MAC 269,12836
#define RCC_AHB1Periph_ETH_MAC_Tx 270,12900
#define RCC_AHB1Periph_ETH_MAC_Rx 271,12964
#define RCC_AHB1Periph_ETH_MAC_PTP 272,13028
#define RCC_AHB1Periph_OTG_HS 273,13092
#define RCC_AHB1Periph_OTG_HS_ULPI 274,13156
#define IS_RCC_AHB1_CLOCK_PERIPH(275,13220
#define IS_RCC_AHB1_RESET_PERIPH(276,13319
#define IS_RCC_AHB1_LPMODE_PERIPH(277,13418
#define RCC_AHB2Periph_DCMI 285,13588
#define RCC_AHB2Periph_CRYP 286,13652
#define RCC_AHB2Periph_HASH 287,13716
#define RCC_AHB2Periph_RNG 288,13780
#define RCC_AHB2Periph_OTG_FS 289,13844
#define IS_RCC_AHB2_PERIPH(290,13908
#define RCC_AHB3Periph_FSMC 298,14070
#define IS_RCC_AHB3_PERIPH(299,14135
#define RCC_APB1Periph_TIM2 307,14297
#define RCC_APB1Periph_TIM3 308,14361
#define RCC_APB1Periph_TIM4 309,14425
#define RCC_APB1Periph_TIM5 310,14489
#define RCC_APB1Periph_TIM6 311,14553
#define RCC_APB1Periph_TIM7 312,14617
#define RCC_APB1Periph_TIM12 313,14681
#define RCC_APB1Periph_TIM13 314,14745
#define RCC_APB1Periph_TIM14 315,14809
#define RCC_APB1Periph_WWDG 316,14873
#define RCC_APB1Periph_SPI2 317,14937
#define RCC_APB1Periph_SPI3 318,15001
#define RCC_APB1Periph_USART2 319,15065
#define RCC_APB1Periph_USART3 320,15129
#define RCC_APB1Periph_UART4 321,15193
#define RCC_APB1Periph_UART5 322,15257
#define RCC_APB1Periph_I2C1 323,15321
#define RCC_APB1Periph_I2C2 324,15385
#define RCC_APB1Periph_I2C3 325,15449
#define RCC_APB1Periph_CAN1 326,15513
#define RCC_APB1Periph_CAN2 327,15577
#define RCC_APB1Periph_PWR 328,15641
#define RCC_APB1Periph_DAC 329,15705
#define IS_RCC_APB1_PERIPH(330,15769
#define RCC_APB2Periph_TIM1 338,15931
#define RCC_APB2Periph_TIM8 339,15995
#define RCC_APB2Periph_USART1 340,16059
#define RCC_APB2Periph_USART6 341,16123
#define RCC_APB2Periph_ADC 342,16187
#define RCC_APB2Periph_ADC1 343,16251
#define RCC_APB2Periph_ADC2 344,16315
#define RCC_APB2Periph_ADC3 345,16379
#define RCC_APB2Periph_SDIO 346,16443
#define RCC_APB2Periph_SPI1 347,16507
#define RCC_APB2Periph_SYSCFG 348,16571
#define RCC_APB2Periph_TIM9 349,16635
#define RCC_APB2Periph_TIM10 350,16699
#define RCC_APB2Periph_TIM11 351,16763
#define IS_RCC_APB2_PERIPH(352,16827
#define IS_RCC_APB2_RESET_PERIPH(353,16920
#define RCC_MCO1Source_HSI 361,17097
#define RCC_MCO1Source_LSE 362,17161
#define RCC_MCO1Source_HSE 363,17225
#define RCC_MCO1Source_PLLCLK 364,17289
#define RCC_MCO1Div_1 365,17353
#define RCC_MCO1Div_2 366,17417
#define RCC_MCO1Div_3 367,17481
#define RCC_MCO1Div_4 368,17545
#define RCC_MCO1Div_5 369,17609
#define IS_RCC_MCO1SOURCE(370,17673
#define IS_RCC_MCO1DIV(373,17926
#define RCC_MCO2Source_SYSCLK 383,18234
#define RCC_MCO2Source_PLLI2SCLK 384,18298
#define RCC_MCO2Source_HSE 385,18362
#define RCC_MCO2Source_PLLCLK 386,18426
#define RCC_MCO2Div_1 387,18490
#define RCC_MCO2Div_2 388,18554
#define RCC_MCO2Div_3 389,18618
#define RCC_MCO2Div_4 390,18682
#define RCC_MCO2Div_5 391,18746
#define IS_RCC_MCO2SOURCE(392,18810
#define IS_RCC_MCO2DIV(395,19071
#define RCC_FLAG_HSIRDY 405,19385
#define RCC_FLAG_HSERDY 406,19442
#define RCC_FLAG_PLLRDY 407,19499
#define RCC_FLAG_PLLI2SRDY 408,19556
#define RCC_FLAG_LSERDY 409,19613
#define RCC_FLAG_LSIRDY 410,19670
#define RCC_FLAG_BORRST 411,19727
#define RCC_FLAG_PINRST 412,19784
#define RCC_FLAG_PORRST 413,19841
#define RCC_FLAG_SFTRST 414,19898
#define RCC_FLAG_IWDGRST 415,19955
#define RCC_FLAG_WWDGRST 416,20012
#define RCC_FLAG_LPWRRST 417,20069
#define IS_RCC_FLAG(418,20126
#define IS_RCC_CALIBRATION_VALUE(425,20731

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rng.h,309
#define __STM32F4xx_RNG_H25,1166
#define RNG_FLAG_DRDY 52,1695
#define RNG_FLAG_CECS 53,1768
#define RNG_FLAG_SECS 54,1857
#define IS_RNG_GET_FLAG(56,1946
#define IS_RNG_CLEAR_FLAG(59,2152
#define RNG_IT_CEI 68,2366
#define RNG_IT_SEI 69,2448
#define IS_RNG_IT(71,2530
#define IS_RNG_GET_IT(72,2605

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h,8634
#define __STM32F4xx_RTC_H25,1141
  uint32_t RTC_HourFormat;49,1559
  uint32_t RTC_AsynchPrediv;52,1714
  uint32_t RTC_SynchPrediv;55,1886
}RTC_InitTypeDef;RTC_InitTypeDef57,2056
  uint8_t RTC_Hours;64,2146
  uint8_t RTC_Minutes;69,2425
  uint8_t RTC_Seconds;72,2573
  uint8_t RTC_H12;75,2719
}RTC_TimeTypeDef;RTC_TimeTypeDef77,2865
  uint8_t RTC_WeekDay;84,2956
  uint8_t RTC_Month;87,3108
  uint8_t RTC_Date;90,3275
  uint8_t RTC_Year;93,3415
}RTC_DateTypeDef;RTC_DateTypeDef95,3557
  RTC_TimeTypeDef RTC_AlarmTime;102,3648
  uint32_t RTC_AlarmMask;104,3732
  uint32_t RTC_AlarmDateWeekDaySel;107,3910
  uint8_t RTC_AlarmDateWeekDay;110,4113
}RTC_AlarmTypeDef;RTC_AlarmTypeDef115,4529
#define RTC_HourFormat_24 127,4728
#define RTC_HourFormat_12 128,4790
#define IS_RTC_HOUR_FORMAT(129,4852
#define IS_RTC_ASYNCH_PREDIV(138,5076
#define IS_RTC_SYNCH_PREDIV(148,5210
#define IS_RTC_HOUR12(157,5338
#define IS_RTC_HOUR24(158,5410
#define IS_RTC_MINUTES(159,5464
#define IS_RTC_SECONDS(160,5521
#define RTC_H12_AM 169,5647
#define RTC_H12_PM 170,5702
#define IS_RTC_H12(171,5757
#define IS_RTC_YEAR(180,5900
#define RTC_Month_January 191,6055
#define RTC_Month_February 192,6110
#define RTC_Month_March 193,6165
#define RTC_Month_April 194,6220
#define RTC_Month_May 195,6275
#define RTC_Month_June 196,6330
#define RTC_Month_July 197,6385
#define RTC_Month_August 198,6440
#define RTC_Month_September 199,6495
#define RTC_Month_October 200,6550
#define RTC_Month_November 201,6605
#define RTC_Month_December 202,6660
#define IS_RTC_MONTH(203,6715
#define IS_RTC_DATE(204,6790
#define RTC_Weekday_Monday 214,6937
#define RTC_Weekday_Tuesday 215,6992
#define RTC_Weekday_Wednesday 216,7047
#define RTC_Weekday_Thursday 217,7102
#define RTC_Weekday_Friday 218,7157
#define RTC_Weekday_Saturday 219,7212
#define RTC_Weekday_Sunday 220,7267
#define IS_RTC_WEEKDAY(221,7322
#define IS_RTC_ALARM_DATE_WEEKDAY_DATE(236,7898
#define IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(237,7976
#define RTC_AlarmDateWeekDaySel_Date 253,8698
#define RTC_AlarmDateWeekDaySel_WeekDay 254,8763
#define IS_RTC_ALARM_DATE_WEEKDAY_SEL(256,8829
#define RTC_AlarmMask_None 267,9080
#define RTC_AlarmMask_DateWeekDay 268,9145
#define RTC_AlarmMask_Hours 269,9210
#define RTC_AlarmMask_Minutes 270,9275
#define RTC_AlarmMask_Seconds 271,9340
#define RTC_AlarmMask_All 272,9405
#define IS_ALARM_MASK(273,9470
#define RTC_Alarm_A 282,9612
#define RTC_Alarm_B 283,9677
#define IS_RTC_ALARM(284,9742
#define IS_RTC_CMD_ALARM(285,9829
#define RTC_AlarmSubSecondMask_All 294,10010
#define RTC_AlarmSubSecondMask_SS14_1 297,10308
#define RTC_AlarmSubSecondMask_SS14_2 299,10523
#define RTC_AlarmSubSecondMask_SS14_3 301,10740
#define RTC_AlarmSubSecondMask_SS14_4 303,10957
#define RTC_AlarmSubSecondMask_SS14_5 305,11174
#define RTC_AlarmSubSecondMask_SS14_6 307,11391
#define RTC_AlarmSubSecondMask_SS14_7 309,11608
#define RTC_AlarmSubSecondMask_SS14_8 311,11825
#define RTC_AlarmSubSecondMask_SS14_9 313,12042
#define RTC_AlarmSubSecondMask_SS14_10 315,12259
#define RTC_AlarmSubSecondMask_SS14_11 317,12477
#define RTC_AlarmSubSecondMask_SS14_12 319,12696
#define RTC_AlarmSubSecondMask_SS14_13 321,12914
#define RTC_AlarmSubSecondMask_SS14 323,13133
#define RTC_AlarmSubSecondMask_None 325,13347
#define IS_RTC_ALARM_SUB_SECOND_MASK(327,13549
#define IS_RTC_ALARM_SUB_SECOND_VALUE(351,15104
#define RTC_WakeUpClock_RTCCLK_Div16 360,15249
#define RTC_WakeUpClock_RTCCLK_Div8 361,15316
#define RTC_WakeUpClock_RTCCLK_Div4 362,15383
#define RTC_WakeUpClock_RTCCLK_Div2 363,15450
#define RTC_WakeUpClock_CK_SPRE_16bits 364,15517
#define RTC_WakeUpClock_CK_SPRE_17bits 365,15584
#define IS_RTC_WAKEUP_CLOCK(366,15651
#define IS_RTC_WAKEUP_COUNTER(372,16146
#define RTC_TimeStampEdge_Rising 380,16287
#define RTC_TimeStampEdge_Falling 381,16352
#define IS_RTC_TIMESTAMP_EDGE(382,16417
#define RTC_Output_Disable 391,16651
#define RTC_Output_AlarmA 392,16713
#define RTC_Output_AlarmB 393,16775
#define RTC_Output_WakeUp 394,16837
#define IS_RTC_OUTPUT(396,16901
#define RTC_OutputPolarity_High 408,17249
#define RTC_OutputPolarity_Low 409,17314
#define IS_RTC_OUTPUT_POL(410,17379
#define RTC_CalibSign_Positive 420,17601
#define RTC_CalibSign_Negative 421,17667
#define IS_RTC_CALIB_SIGN(422,17732
#define IS_RTC_CALIB_VALUE(424,17874
#define RTC_CalibOutput_512Hz 433,18012
#define RTC_CalibOutput_1Hz 434,18077
#define IS_RTC_CALIB_OUTPUT(435,18141
#define RTC_SmoothCalibPeriod_32sec 444,18375
#define RTC_SmoothCalibPeriod_16sec 446,18589
#define RTC_SmoothCalibPeriod_8sec 448,18803
#define IS_RTC_SMOOTH_CALIB_PERIOD(450,19016
#define RTC_SmoothCalibPlusPulses_Set 461,19416
#define RTC_SmoothCalibPlusPulses_Reset 464,19740
#define IS_RTC_SMOOTH_CALIB_PLUS(466,19958
#define  IS_RTC_SMOOTH_CALIB_MINUS(476,20220
#define RTC_DayLightSaving_SUB1H 485,20363
#define RTC_DayLightSaving_ADD1H 486,20421
#define IS_RTC_DAYLIGHT_SAVING(487,20479
#define RTC_StoreOperation_Reset 490,20636
#define RTC_StoreOperation_Set 491,20699
#define IS_RTC_STORE_OPERATION(492,20762
#define RTC_TamperTrigger_RisingEdge 501,21013
#define RTC_TamperTrigger_FallingEdge 502,21084
#define RTC_TamperTrigger_LowLevel 503,21155
#define RTC_TamperTrigger_HighLevel 504,21226
#define IS_RTC_TAMPER_TRIGGER(505,21297
#define RTC_TamperFilter_Disable 517,21725
#define RTC_TamperFilter_2Sample 519,21818
#define RTC_TamperFilter_4Sample 521,22011
#define RTC_TamperFilter_8Sample 523,22204
#define IS_RTC_TAMPER_FILTER(525,22397
#define RTC_TamperSamplingFreq_RTCCLK_Div32768 536,22811
#define RTC_TamperSamplingFreq_RTCCLK_Div16384 538,23038
#define RTC_TamperSamplingFreq_RTCCLK_Div8192 540,23267
#define RTC_TamperSamplingFreq_RTCCLK_Div4096 542,23494
#define RTC_TamperSamplingFreq_RTCCLK_Div2048 544,23721
#define RTC_TamperSamplingFreq_RTCCLK_Div1024 546,23948
#define RTC_TamperSamplingFreq_RTCCLK_Div512 548,24175
#define RTC_TamperSamplingFreq_RTCCLK_Div256 550,24402
#define IS_RTC_TAMPER_SAMPLING_FREQ(552,24629
#define RTC_TamperPrechargeDuration_1RTCCLK 568,25495
#define RTC_TamperPrechargeDuration_2RTCCLK 570,25711
#define RTC_TamperPrechargeDuration_4RTCCLK 572,25928
#define RTC_TamperPrechargeDuration_8RTCCLK 574,26145
#define IS_RTC_TAMPER_PRECHARGE_DURATION(577,26363
#define RTC_Tamper_1 588,26868
#define IS_RTC_TAMPER(589,26925
#define RTC_TamperPin_PC13 598,27055
#define RTC_TamperPin_PI8 599,27121
#define IS_RTC_TAMPER_PIN(600,27187
#define RTC_TimeStampPin_PC13 609,27390
#define RTC_TimeStampPin_PI8 610,27456
#define IS_RTC_TIMESTAMP_PIN(611,27522
#define RTC_OutputType_OpenDrain 620,27735
#define RTC_OutputType_PushPull 621,27801
#define IS_RTC_OUTPUT_TYPE(622,27867
#define RTC_ShiftAdd1S_Reset 632,28099
#define RTC_ShiftAdd1S_Set 633,28156
#define IS_RTC_SHIFT_ADD1S(634,28213
#define IS_RTC_SHIFT_SUBFS(643,28431
#define RTC_BKP_DR0 653,28562
#define RTC_BKP_DR1 654,28627
#define RTC_BKP_DR2 655,28692
#define RTC_BKP_DR3 656,28757
#define RTC_BKP_DR4 657,28822
#define RTC_BKP_DR5 658,28887
#define RTC_BKP_DR6 659,28952
#define RTC_BKP_DR7 660,29017
#define RTC_BKP_DR8 661,29082
#define RTC_BKP_DR9 662,29147
#define RTC_BKP_DR10 663,29212
#define RTC_BKP_DR11 664,29277
#define RTC_BKP_DR12 665,29342
#define RTC_BKP_DR13 666,29407
#define RTC_BKP_DR14 667,29472
#define RTC_BKP_DR15 668,29537
#define RTC_BKP_DR16 669,29602
#define RTC_BKP_DR17 670,29667
#define RTC_BKP_DR18 671,29732
#define RTC_BKP_DR19 672,29797
#define IS_RTC_BKP(673,29862
#define RTC_Format_BIN 700,31373
#define RTC_Format_BCD 701,31439
#define IS_RTC_FORMAT(702,31505
#define RTC_FLAG_RECALPF 711,31667
#define RTC_FLAG_TAMP1F 712,31732
#define RTC_FLAG_TSOVF 713,31797
#define RTC_FLAG_TSF 714,31862
#define RTC_FLAG_WUTF 715,31927
#define RTC_FLAG_ALRBF 716,31992
#define RTC_FLAG_ALRAF 717,32057
#define RTC_FLAG_INITF 718,32122
#define RTC_FLAG_RSF 719,32187
#define RTC_FLAG_INITS 720,32252
#define RTC_FLAG_SHPF 721,32317
#define RTC_FLAG_WUTWF 722,32382
#define RTC_FLAG_ALRBWF 723,32447
#define RTC_FLAG_ALRAWF 724,32512
#define IS_RTC_GET_FLAG(725,32577
#define IS_RTC_CLEAR_FLAG(732,33194
#define RTC_IT_TS 740,33375
#define RTC_IT_WUT 741,33440
#define RTC_IT_ALRB 742,33505
#define RTC_IT_ALRA 743,33570
#define RTC_IT_TAMP 744,33635
#define RTC_IT_TAMP1 745,33747
#define IS_RTC_CONFIG_IT(747,33813
#define IS_RTC_GET_IT(748,33914
#define IS_RTC_CLEAR_IT(751,34120
#define RTC_DigitalCalibConfig 760,34278
#define RTC_DigitalCalibCmd 761,34332

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h,5148
#define __STM32F4xx_SDIO_H25,1143
  uint32_t SDIO_ClockEdge;46,1506
  uint32_t SDIO_ClockBypass;49,1715
  uint32_t SDIO_ClockPowerSave;53,1976
  uint32_t SDIO_BusWide;57,2250
  uint32_t SDIO_HardwareFlowControl;60,2422
  uint8_t SDIO_ClockDiv;63,2650
} SDIO_InitTypeDef;66,2890
  uint32_t SDIO_Argument;70,2928
  uint32_t SDIO_CmdIndex;75,3273
  uint32_t SDIO_Response;77,3371
  uint32_t SDIO_Wait;80,3530
  uint32_t SDIO_CPSM;83,3736
} SDIO_CmdInitTypeDef;86,3970
  uint32_t SDIO_DataTimeOut;90,4011
  uint32_t SDIO_DataLength;92,4113
  uint32_t SDIO_DataBlockSize;94,4209
  uint32_t SDIO_TransferDir;97,4397
  uint32_t SDIO_TransferMode;101,4655
  uint32_t SDIO_DPSM;104,4851
} SDIO_DataInitTypeDef;107,5097
#define SDIO_ClockEdge_Rising 120,5300
#define SDIO_ClockEdge_Falling 121,5367
#define IS_SDIO_CLOCK_EDGE(122,5434
#define SDIO_ClockBypass_Disable 132,5640
#define SDIO_ClockBypass_Enable 133,5708
#define IS_SDIO_CLOCK_BYPASS(134,5780
#define SDIO_ClockPowerSave_Disable 144,6006
#define SDIO_ClockPowerSave_Enable 145,6073
#define IS_SDIO_CLOCK_POWER_SAVE(146,6141
#define SDIO_BusWide_1b 156,6365
#define SDIO_BusWide_4b 157,6432
#define SDIO_BusWide_8b 158,6499
#define IS_SDIO_BUS_WIDE(159,6566
#define SDIO_HardwareFlowControl_Disable 170,6796
#define SDIO_HardwareFlowControl_Enable 171,6863
#define IS_SDIO_HARDWARE_FLOW_CONTROL(172,6930
#define SDIO_PowerState_OFF 182,7189
#define SDIO_PowerState_ON 183,7256
#define IS_SDIO_POWER_STATE(184,7323
#define SDIO_IT_CCRCFAIL 194,7497
#define SDIO_IT_DCRCFAIL 195,7564
#define SDIO_IT_CTIMEOUT 196,7631
#define SDIO_IT_DTIMEOUT 197,7698
#define SDIO_IT_TXUNDERR 198,7765
#define SDIO_IT_RXOVERR 199,7832
#define SDIO_IT_CMDREND 200,7899
#define SDIO_IT_CMDSENT 201,7966
#define SDIO_IT_DATAEND 202,8033
#define SDIO_IT_STBITERR 203,8100
#define SDIO_IT_DBCKEND 204,8167
#define SDIO_IT_CMDACT 205,8234
#define SDIO_IT_TXACT 206,8301
#define SDIO_IT_RXACT 207,8368
#define SDIO_IT_TXFIFOHE 208,8435
#define SDIO_IT_RXFIFOHF 209,8502
#define SDIO_IT_TXFIFOF 210,8569
#define SDIO_IT_RXFIFOF 211,8636
#define SDIO_IT_TXFIFOE 212,8703
#define SDIO_IT_RXFIFOE 213,8770
#define SDIO_IT_TXDAVL 214,8837
#define SDIO_IT_RXDAVL 215,8904
#define SDIO_IT_SDIOIT 216,8971
#define SDIO_IT_CEATAEND 217,9038
#define IS_SDIO_IT(218,9105
#define IS_SDIO_CMD_INDEX(227,9262
#define SDIO_Response_No 236,9386
#define SDIO_Response_Short 237,9453
#define SDIO_Response_Long 238,9520
#define IS_SDIO_RESPONSE(239,9587
#define SDIO_Wait_No 250,9880
#define SDIO_Wait_IT 251,9988
#define SDIO_Wait_Pend 252,10091
#define IS_SDIO_WAIT(253,10192
#define SDIO_CPSM_Disable 263,10394
#define SDIO_CPSM_Enable 264,10462
#define IS_SDIO_CPSM(265,10530
#define SDIO_RESP1 274,10690
#define SDIO_RESP2 275,10757
#define SDIO_RESP3 276,10824
#define SDIO_RESP4 277,10891
#define IS_SDIO_RESP(278,10958
#define IS_SDIO_DATA_LENGTH(288,11180
#define SDIO_DataBlockSize_1b 297,11307
#define SDIO_DataBlockSize_2b 298,11374
#define SDIO_DataBlockSize_4b 299,11441
#define SDIO_DataBlockSize_8b 300,11508
#define SDIO_DataBlockSize_16b 301,11575
#define SDIO_DataBlockSize_32b 302,11642
#define SDIO_DataBlockSize_64b 303,11709
#define SDIO_DataBlockSize_128b 304,11776
#define SDIO_DataBlockSize_256b 305,11843
#define SDIO_DataBlockSize_512b 306,11910
#define SDIO_DataBlockSize_1024b 307,11977
#define SDIO_DataBlockSize_2048b 308,12044
#define SDIO_DataBlockSize_4096b 309,12111
#define SDIO_DataBlockSize_8192b 310,12178
#define SDIO_DataBlockSize_16384b 311,12245
#define IS_SDIO_BLOCK_SIZE(312,12312
#define SDIO_TransferDir_ToCard 335,13498
#define SDIO_TransferDir_ToSDIO 336,13565
#define IS_SDIO_TRANSFER_DIR(337,13632
#define SDIO_TransferMode_Block 347,13842
#define SDIO_TransferMode_Stream 348,13909
#define IS_SDIO_TRANSFER_MODE(349,13976
#define SDIO_DPSM_Disable 359,14190
#define SDIO_DPSM_Enable 360,14258
#define IS_SDIO_DPSM(361,14326
#define SDIO_FLAG_CCRCFAIL 370,14473
#define SDIO_FLAG_DCRCFAIL 371,14540
#define SDIO_FLAG_CTIMEOUT 372,14607
#define SDIO_FLAG_DTIMEOUT 373,14674
#define SDIO_FLAG_TXUNDERR 374,14741
#define SDIO_FLAG_RXOVERR 375,14808
#define SDIO_FLAG_CMDREND 376,14875
#define SDIO_FLAG_CMDSENT 377,14942
#define SDIO_FLAG_DATAEND 378,15009
#define SDIO_FLAG_STBITERR 379,15076
#define SDIO_FLAG_DBCKEND 380,15143
#define SDIO_FLAG_CMDACT 381,15210
#define SDIO_FLAG_TXACT 382,15277
#define SDIO_FLAG_RXACT 383,15344
#define SDIO_FLAG_TXFIFOHE 384,15411
#define SDIO_FLAG_RXFIFOHF 385,15478
#define SDIO_FLAG_TXFIFOF 386,15545
#define SDIO_FLAG_RXFIFOF 387,15612
#define SDIO_FLAG_TXFIFOE 388,15679
#define SDIO_FLAG_RXFIFOE 389,15746
#define SDIO_FLAG_TXDAVL 390,15813
#define SDIO_FLAG_RXDAVL 391,15880
#define SDIO_FLAG_SDIOIT 392,15947
#define SDIO_FLAG_CEATAEND 393,16014
#define IS_SDIO_FLAG(394,16081
#define IS_SDIO_CLEAR_FLAG(419,17615
#define IS_SDIO_GET_IT(421,17723
#define IS_SDIO_CLEAR_IT(446,19161
#define SDIO_ReadWaitMode_CLK 456,19326
#define SDIO_ReadWaitMode_DATA2 457,19393
#define IS_SDIO_READWAIT_MODE(458,19460

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h,5095
#define __STM32F4xx_SPI_H25,1144
  uint16_t SPI_Direction;50,1561
  uint16_t SPI_Mode;53,1765
  uint16_t SPI_DataSize;56,1932
  uint16_t SPI_CPOL;59,2099
  uint16_t SPI_CPHA;62,2283
  uint16_t SPI_NSS;65,2476
  uint16_t SPI_BaudRatePrescaler;69,2770
  uint16_t SPI_FirstBit;75,3259
  uint16_t SPI_CRCPolynomial;78,3468
}SPI_InitTypeDef;SPI_InitTypeDef79,3567
  uint16_t I2S_Mode;88,3659
  uint16_t I2S_Standard;91,3812
  uint16_t I2S_DataFormat;94,3990
  uint16_t I2S_MCLKOutput;97,4169
  uint32_t I2S_AudioFreq;100,4352
  uint16_t I2S_CPOL;103,4542
}I2S_InitTypeDef;I2S_InitTypeDef105,4713
#define IS_SPI_ALL_PERIPH(113,4864
#define IS_SPI_ALL_PERIPH_EXT(117,5038
#define IS_SPI_23_PERIPH(123,5356
#define IS_SPI_23_PERIPH_EXT(126,5471
#define IS_I2S_EXT_PERIPH(131,5726
#define SPI_Direction_2Lines_FullDuplex 139,5899
#define SPI_Direction_2Lines_RxOnly 140,5958
#define SPI_Direction_1Line_Rx 141,6017
#define SPI_Direction_1Line_Tx 142,6076
#define IS_SPI_DIRECTION_MODE(143,6135
#define SPI_Mode_Master 155,6507
#define SPI_Mode_Slave 156,6566
#define IS_SPI_MODE(157,6625
#define SPI_DataSize_16b 167,6799
#define SPI_DataSize_8b 168,6858
#define IS_SPI_DATASIZE(169,6917
#define SPI_CPOL_Low 179,7123
#define SPI_CPOL_High 180,7182
#define IS_SPI_CPOL(181,7241
#define SPI_CPHA_1Edge 191,7413
#define SPI_CPHA_2Edge 192,7472
#define IS_SPI_CPHA(193,7531
#define SPI_NSS_Soft 203,7718
#define SPI_NSS_Hard 204,7777
#define IS_SPI_NSS(205,7836
#define SPI_BaudRatePrescaler_2 215,8009
#define SPI_BaudRatePrescaler_4 216,8068
#define SPI_BaudRatePrescaler_8 217,8127
#define SPI_BaudRatePrescaler_16 218,8186
#define SPI_BaudRatePrescaler_32 219,8245
#define SPI_BaudRatePrescaler_64 220,8304
#define SPI_BaudRatePrescaler_128 221,8363
#define SPI_BaudRatePrescaler_256 222,8422
#define IS_SPI_BAUDRATE_PRESCALER(223,8481
#define SPI_FirstBit_MSB 239,9291
#define SPI_FirstBit_LSB 240,9350
#define IS_SPI_FIRST_BIT(241,9409
#define I2S_Mode_SlaveTx 251,9591
#define I2S_Mode_SlaveRx 252,9650
#define I2S_Mode_MasterTx 253,9709
#define I2S_Mode_MasterRx 254,9768
#define IS_I2S_MODE(255,9827
#define I2S_Standard_Phillips 268,10133
#define I2S_Standard_MSB 269,10192
#define I2S_Standard_LSB 270,10251
#define I2S_Standard_PCMShort 271,10310
#define I2S_Standard_PCMLong 272,10369
#define IS_I2S_STANDARD(273,10428
#define I2S_DataFormat_16b 286,10870
#define I2S_DataFormat_16bextended 287,10929
#define I2S_DataFormat_24b 288,10988
#define I2S_DataFormat_32b 289,11047
#define IS_I2S_DATA_FORMAT(290,11106
#define I2S_MCLKOutput_Enable 302,11471
#define I2S_MCLKOutput_Disable 303,11530
#define IS_I2S_MCLK_OUTPUT(304,11589
#define I2S_AudioFreq_192k 314,11809
#define I2S_AudioFreq_96k 315,11869
#define I2S_AudioFreq_48k 316,11928
#define I2S_AudioFreq_44k 317,11987
#define I2S_AudioFreq_32k 318,12046
#define I2S_AudioFreq_22k 319,12105
#define I2S_AudioFreq_16k 320,12164
#define I2S_AudioFreq_11k 321,12223
#define I2S_AudioFreq_8k 322,12282
#define I2S_AudioFreq_Default 323,12340
#define IS_I2S_AUDIO_FREQ(325,12396
#define I2S_CPOL_Low 336,12682
#define I2S_CPOL_High 337,12741
#define IS_I2S_CPOL(338,12800
#define SPI_I2S_DMAReq_Tx 348,12986
#define SPI_I2S_DMAReq_Rx 349,13045
#define IS_SPI_I2S_DMAREQ(350,13104
#define SPI_NSSInternalSoft_Set 359,13284
#define SPI_NSSInternalSoft_Reset 360,13343
#define IS_SPI_NSS_INTERNAL(361,13402
#define SPI_CRC_Tx 371,13638
#define SPI_CRC_Rx 372,13694
#define IS_SPI_CRC(373,13750
#define SPI_Direction_Rx 382,13899
#define SPI_Direction_Tx 383,13958
#define IS_SPI_DIRECTION(384,14017
#define SPI_I2S_IT_TXE 394,14240
#define SPI_I2S_IT_RXNE 395,14296
#define SPI_I2S_IT_ERR 396,14352
#define I2S_IT_UDR 397,14408
#define SPI_I2S_IT_TIFRFE 398,14464
#define IS_SPI_I2S_CONFIG_IT(400,14521
#define SPI_I2S_IT_OVR 404,14711
#define SPI_IT_MODF 405,14767
#define SPI_IT_CRCERR 406,14823
#define IS_SPI_I2S_CLEAR_IT(408,14880
#define IS_SPI_I2S_GET_IT(410,14939
#define SPI_I2S_FLAG_RXNE 422,15328
#define SPI_I2S_FLAG_TXE 423,15387
#define I2S_FLAG_CHSIDE 424,15446
#define I2S_FLAG_UDR 425,15505
#define SPI_FLAG_CRCERR 426,15564
#define SPI_FLAG_MODF 427,15623
#define SPI_I2S_FLAG_OVR 428,15682
#define SPI_I2S_FLAG_BSY 429,15741
#define SPI_I2S_FLAG_TIFRFE 430,15800
#define IS_SPI_I2S_CLEAR_FLAG(432,15860
#define IS_SPI_I2S_GET_FLAG(433,15926
#define IS_SPI_CRC_POLYNOMIAL(446,16453
#define SPI_DMAReq_Tx 455,16577
#define SPI_DMAReq_Rx 456,16632
#define SPI_IT_TXE 457,16687
#define SPI_IT_RXNE 458,16739
#define SPI_IT_ERR 459,16792
#define SPI_IT_OVR 460,16844
#define SPI_FLAG_RXNE 461,16896
#define SPI_FLAG_TXE 462,16951
#define SPI_FLAG_OVR 463,17005
#define SPI_FLAG_BSY 464,17059
#define SPI_DeInit 465,17113
#define SPI_ITConfig 466,17165
#define SPI_DMACmd 467,17219
#define SPI_SendData 468,17271
#define SPI_ReceiveData 469,17325
#define SPI_GetFlagStatus 470,17382
#define SPI_ClearFlag 471,17441
#define SPI_GetITStatus 472,17496
#define SPI_ClearITPendingBit 473,17553

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h,1356
#define __STM32F4xx_SYSCFG_H25,1149
#define EXTI_PortSourceGPIOA 52,1691
#define EXTI_PortSourceGPIOB 53,1742
#define EXTI_PortSourceGPIOC 54,1793
#define EXTI_PortSourceGPIOD 55,1844
#define EXTI_PortSourceGPIOE 56,1895
#define EXTI_PortSourceGPIOF 57,1946
#define EXTI_PortSourceGPIOG 58,1997
#define EXTI_PortSourceGPIOH 59,2048
#define EXTI_PortSourceGPIOI 60,2099
#define IS_EXTI_PORT_SOURCE(62,2189
#define EXTI_PinSource0 79,3014
#define EXTI_PinSource1 80,3065
#define EXTI_PinSource2 81,3116
#define EXTI_PinSource3 82,3167
#define EXTI_PinSource4 83,3218
#define EXTI_PinSource5 84,3269
#define EXTI_PinSource6 85,3320
#define EXTI_PinSource7 86,3371
#define EXTI_PinSource8 87,3422
#define EXTI_PinSource9 88,3473
#define EXTI_PinSource10 89,3524
#define EXTI_PinSource11 90,3575
#define EXTI_PinSource12 91,3626
#define EXTI_PinSource13 92,3677
#define EXTI_PinSource14 93,3728
#define EXTI_PinSource15 94,3779
#define IS_EXTI_PIN_SOURCE(95,3830
#define SYSCFG_MemoryRemap_Flash 119,5138
#define SYSCFG_MemoryRemap_SystemFlash 120,5193
#define SYSCFG_MemoryRemap_FSMC 121,5248
#define SYSCFG_MemoryRemap_SRAM 122,5303
#define IS_SYSCFG_MEMORY_REMAP_CONFING(124,5362
#define SYSCFG_ETH_MediaInterface_MII 136,5819
#define SYSCFG_ETH_MediaInterface_RMII 137,5884
#define IS_SYSCFG_ETH_MEDIA_INTERFACE(139,5988

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h,11286
#define __STM32F4xx_TIM_H25,1141
  uint16_t TIM_Prescaler;51,1645
  uint16_t TIM_CounterMode;54,1844
  uint32_t TIM_Period;57,2009
  uint16_t TIM_ClockDivision;61,2294
  uint8_t TIM_RepetitionCounter;64,2466
} TIM_TimeBaseInitTypeDef;72,3210
  uint16_t TIM_OCMode;80,3326
  uint16_t TIM_OutputState;83,3495
  uint16_t TIM_OutputNState;86,3672
  uint32_t TIM_Pulse;90,3954
  uint16_t TIM_OCPolarity;93,4160
  uint16_t TIM_OCNPolarity;96,4331
  uint16_t TIM_OCIdleState;100,4607
  uint16_t TIM_OCNIdleState;104,4900
} TIM_OCInitTypeDef;107,5194
  uint16_t TIM_Channel;116,5303
  uint16_t TIM_ICPolarity;119,5452
  uint16_t TIM_ICSelection;122,5636
  uint16_t TIM_ICPrescaler;125,5795
  uint16_t TIM_ICFilter;128,5972
} TIM_ICInitTypeDef;130,6130
  uint16_t TIM_OSSRState;140,6284
  uint16_t TIM_OSSIState;143,6502
  uint16_t TIM_LOCKLevel;146,6713
  uint16_t TIM_DeadTime;149,6884
  uint16_t TIM_Break;153,7144
  uint16_t TIM_BreakPolarity;156,7351
  uint16_t TIM_AutomaticOutput;159,7532
} TIM_BDTRInitTypeDef;161,7742
#define IS_TIM_ALL_PERIPH(169,7899
#define IS_TIM_LIST1_PERIPH(184,8861
#define IS_TIM_LIST2_PERIPH(198,9696
#define IS_TIM_LIST3_PERIPH(207,10232
#define IS_TIM_LIST4_PERIPH(214,10621
#define IS_TIM_LIST5_PERIPH(217,10802
#define IS_TIM_LIST6_PERIPH(226,11351
#define TIM_OCMode_Timing 234,11576
#define TIM_OCMode_Active 235,11638
#define TIM_OCMode_Inactive 236,11700
#define TIM_OCMode_Toggle 237,11762
#define TIM_OCMode_PWM1 238,11824
#define TIM_OCMode_PWM2 239,11886
#define IS_TIM_OC_MODE(240,11948
#define IS_TIM_OCM(246,12331
#define TIM_OPMode_Single 262,12890
#define TIM_OPMode_Repetitive 263,12952
#define IS_TIM_OPM_MODE(264,13014
#define TIM_Channel_1 274,13204
#define TIM_Channel_2 275,13266
#define TIM_Channel_3 276,13328
#define TIM_Channel_4 277,13390
#define IS_TIM_CHANNEL(279,13486
#define IS_TIM_PWMI_CHANNEL(284,13784
#define IS_TIM_COMPLEMENTARY_CHANNEL(286,13924
#define TIM_CKD_DIV1 297,14232
#define TIM_CKD_DIV2 298,14294
#define TIM_CKD_DIV4 299,14356
#define IS_TIM_CKD_DIV(300,14418
#define TIM_CounterMode_Up 311,14650
#define TIM_CounterMode_Down 312,14712
#define TIM_CounterMode_CenterAligned1 313,14774
#define TIM_CounterMode_CenterAligned2 314,14836
#define TIM_CounterMode_CenterAligned3 315,14898
#define IS_TIM_COUNTER_MODE(316,14960
#define TIM_OCPolarity_High 329,15424
#define TIM_OCPolarity_Low 330,15486
#define IS_TIM_OC_POLARITY(331,15548
#define TIM_OCNPolarity_High 341,15778
#define TIM_OCNPolarity_Low 342,15840
#define IS_TIM_OCN_POLARITY(343,15902
#define TIM_OutputState_Disable 353,16129
#define TIM_OutputState_Enable 354,16191
#define IS_TIM_OUTPUT_STATE(355,16253
#define TIM_OutputNState_Disable 365,16476
#define TIM_OutputNState_Enable 366,16538
#define IS_TIM_OUTPUTN_STATE(367,16600
#define TIM_CCx_Enable 377,16826
#define TIM_CCx_Disable 378,16889
#define IS_TIM_CCX(379,16952
#define TIM_CCxN_Enable 389,17134
#define TIM_CCxN_Disable 390,17197
#define IS_TIM_CCXN(391,17260
#define TIM_Break_Enable 401,17454
#define TIM_Break_Disable 402,17516
#define IS_TIM_BREAK_STATE(403,17578
#define TIM_BreakPolarity_Low 413,17780
#define TIM_BreakPolarity_High 414,17842
#define IS_TIM_BREAK_POLARITY(415,17904
#define TIM_AutomaticOutput_Enable 425,18137
#define TIM_AutomaticOutput_Disable 426,18199
#define IS_TIM_AUTOMATIC_OUTPUT_STATE(427,18261
#define TIM_LOCKLevel_OFF 437,18500
#define TIM_LOCKLevel_1 438,18562
#define TIM_LOCKLevel_2 439,18624
#define TIM_LOCKLevel_3 440,18686
#define IS_TIM_LOCK_LEVEL(441,18748
#define TIM_OSSIState_Enable 453,19113
#define TIM_OSSIState_Disable 454,19175
#define IS_TIM_OSSI_STATE(455,19237
#define TIM_OSSRState_Enable 465,19472
#define TIM_OSSRState_Disable 466,19534
#define IS_TIM_OSSR_STATE(467,19596
#define TIM_OCIdleState_Set 477,19815
#define TIM_OCIdleState_Reset 478,19877
#define IS_TIM_OCIDLE_STATE(479,19939
#define TIM_OCNIdleState_Set 489,20163
#define TIM_OCNIdleState_Reset 490,20225
#define IS_TIM_OCNIDLE_STATE(491,20287
#define  TIM_ICPolarity_Rising 501,20510
#define  TIM_ICPolarity_Falling 502,20572
#define  TIM_ICPolarity_BothEdge 503,20634
#define IS_TIM_IC_POLARITY(504,20696
#define TIM_ICSelection_DirectTI 515,21011
#define TIM_ICSelection_IndirectTI 517,21238
#define TIM_ICSelection_TRC 519,21465
#define IS_TIM_IC_SELECTION(520,21594
#define TIM_ICPSC_DIV1 531,21922
#define TIM_ICPSC_DIV2 532,22062
#define TIM_ICPSC_DIV4 533,22171
#define TIM_ICPSC_DIV8 534,22280
#define IS_TIM_IC_PRESCALER(535,22389
#define TIM_IT_Update 547,22761
#define TIM_IT_CC1 548,22823
#define TIM_IT_CC2 549,22885
#define TIM_IT_CC3 550,22947
#define TIM_IT_CC4 551,23009
#define TIM_IT_COM 552,23071
#define TIM_IT_Trigger 553,23133
#define TIM_IT_Break 554,23195
#define IS_TIM_IT(555,23257
#define IS_TIM_GET_IT(557,23340
#define TIM_DMABase_CR1 573,23836
#define TIM_DMABase_CR2 574,23898
#define TIM_DMABase_SMCR 575,23960
#define TIM_DMABase_DIER 576,24022
#define TIM_DMABase_SR 577,24084
#define TIM_DMABase_EGR 578,24146
#define TIM_DMABase_CCMR1 579,24208
#define TIM_DMABase_CCMR2 580,24270
#define TIM_DMABase_CCER 581,24332
#define TIM_DMABase_CNT 582,24394
#define TIM_DMABase_PSC 583,24456
#define TIM_DMABase_ARR 584,24518
#define TIM_DMABase_RCR 585,24580
#define TIM_DMABase_CCR1 586,24642
#define TIM_DMABase_CCR2 587,24704
#define TIM_DMABase_CCR3 588,24766
#define TIM_DMABase_CCR4 589,24828
#define TIM_DMABase_BDTR 590,24890
#define TIM_DMABase_DCR 591,24952
#define TIM_DMABase_OR 592,25014
#define IS_TIM_DMA_BASE(593,25076
#define TIM_DMABurstLength_1Transfer 621,26450
#define TIM_DMABurstLength_2Transfers 622,26516
#define TIM_DMABurstLength_3Transfers 623,26582
#define TIM_DMABurstLength_4Transfers 624,26648
#define TIM_DMABurstLength_5Transfers 625,26714
#define TIM_DMABurstLength_6Transfers 626,26780
#define TIM_DMABurstLength_7Transfers 627,26846
#define TIM_DMABurstLength_8Transfers 628,26912
#define TIM_DMABurstLength_9Transfers 629,26978
#define TIM_DMABurstLength_10Transfers 630,27044
#define TIM_DMABurstLength_11Transfers 631,27110
#define TIM_DMABurstLength_12Transfers 632,27176
#define TIM_DMABurstLength_13Transfers 633,27242
#define TIM_DMABurstLength_14Transfers 634,27308
#define TIM_DMABurstLength_15Transfers 635,27374
#define TIM_DMABurstLength_16Transfers 636,27440
#define TIM_DMABurstLength_17Transfers 637,27506
#define TIM_DMABurstLength_18Transfers 638,27572
#define IS_TIM_DMA_LENGTH(639,27638
#define TIM_DMA_Update 665,29216
#define TIM_DMA_CC1 666,29278
#define TIM_DMA_CC2 667,29340
#define TIM_DMA_CC3 668,29402
#define TIM_DMA_CC4 669,29464
#define TIM_DMA_COM 670,29526
#define TIM_DMA_Trigger 671,29588
#define IS_TIM_DMA_SOURCE(672,29650
#define TIM_ExtTRGPSC_OFF 682,29830
#define TIM_ExtTRGPSC_DIV2 683,29892
#define TIM_ExtTRGPSC_DIV4 684,29954
#define TIM_ExtTRGPSC_DIV8 685,30016
#define IS_TIM_EXT_PRESCALER(686,30078
#define TIM_TS_ITR0 698,30478
#define TIM_TS_ITR1 699,30540
#define TIM_TS_ITR2 700,30602
#define TIM_TS_ITR3 701,30664
#define TIM_TS_TI1F_ED 702,30726
#define TIM_TS_TI1FP1 703,30788
#define TIM_TS_TI2FP2 704,30850
#define TIM_TS_ETRF 705,30912
#define IS_TIM_TRIGGER_SELECTION(706,30974
#define IS_TIM_INTERNAL_TRIGGER_SELECTION(714,31609
#define TIM_TIxExternalCLK1Source_TI1 726,32033
#define TIM_TIxExternalCLK1Source_TI2 727,32095
#define TIM_TIxExternalCLK1Source_TI1ED 728,32157
#define TIM_ExtTRGPolarity_Inverted 737,32296
#define TIM_ExtTRGPolarity_NonInverted 738,32358
#define IS_TIM_EXT_POLARITY(739,32420
#define TIM_PSCReloadMode_Update 749,32666
#define TIM_PSCReloadMode_Immediate 750,32728
#define IS_TIM_PRESCALER_RELOAD(751,32790
#define TIM_ForcedAction_Active 761,33023
#define TIM_ForcedAction_InActive 762,33085
#define IS_TIM_FORCED_ACTION(763,33147
#define TIM_EncoderMode_TI1 773,33370
#define TIM_EncoderMode_TI2 774,33432
#define TIM_EncoderMode_TI12 775,33494
#define IS_TIM_ENCODER_MODE(776,33556
#define TIM_EventSource_Update 788,33833
#define TIM_EventSource_CC1 789,33895
#define TIM_EventSource_CC2 790,33957
#define TIM_EventSource_CC3 791,34019
#define TIM_EventSource_CC4 792,34081
#define TIM_EventSource_COM 793,34143
#define TIM_EventSource_Trigger 794,34205
#define TIM_EventSource_Break 795,34267
#define IS_TIM_EVENT_SOURCE(796,34329
#define TIM_UpdateSource_Global 806,34542
#define TIM_UpdateSource_Regular 809,34882
#define IS_TIM_UPDATE_SOURCE(810,35000
#define TIM_OCPreload_Enable 820,35238
#define TIM_OCPreload_Disable 821,35300
#define IS_TIM_OCPRELOAD_STATE(822,35362
#define TIM_OCFast_Enable 832,35591
#define TIM_OCFast_Disable 833,35653
#define IS_TIM_OCFAST_STATE(834,35715
#define TIM_OCClear_Enable 845,35971
#define TIM_OCClear_Disable 846,36033
#define IS_TIM_OCCLEAR_STATE(847,36095
#define TIM_TRGOSource_Reset 857,36312
#define TIM_TRGOSource_Enable 858,36374
#define TIM_TRGOSource_Update 859,36436
#define TIM_TRGOSource_OC1 860,36498
#define TIM_TRGOSource_OC1Ref 861,36560
#define TIM_TRGOSource_OC2Ref 862,36622
#define TIM_TRGOSource_OC3Ref 863,36684
#define TIM_TRGOSource_OC4Ref 864,36746
#define IS_TIM_TRGO_SOURCE(865,36808
#define TIM_SlaveMode_Reset 881,37477
#define TIM_SlaveMode_Gated 882,37539
#define TIM_SlaveMode_Trigger 883,37601
#define TIM_SlaveMode_External1 884,37663
#define IS_TIM_SLAVE_MODE(885,37725
#define TIM_MasterSlaveMode_Enable 897,38075
#define TIM_MasterSlaveMode_Disable 898,38137
#define IS_TIM_MSM_STATE(899,38199
#define TIM2_TIM8_TRGO 908,38407
#define TIM2_ETH_PTP 909,38469
#define TIM2_USBFS_SOF 910,38531
#define TIM2_USBHS_SOF 911,38593
#define TIM5_GPIO 913,38656
#define TIM5_LSI 914,38718
#define TIM5_LSE 915,38780
#define TIM5_RTC 916,38842
#define TIM11_GPIO 918,38905
#define TIM11_HSE 919,38967
#define IS_TIM_REMAP(921,39030
#define TIM_FLAG_Update 939,39740
#define TIM_FLAG_CC1 940,39802
#define TIM_FLAG_CC2 941,39864
#define TIM_FLAG_CC3 942,39926
#define TIM_FLAG_CC4 943,39988
#define TIM_FLAG_COM 944,40050
#define TIM_FLAG_Trigger 945,40112
#define TIM_FLAG_Break 946,40174
#define TIM_FLAG_CC1OF 947,40236
#define TIM_FLAG_CC2OF 948,40298
#define TIM_FLAG_CC3OF 949,40360
#define TIM_FLAG_CC4OF 950,40422
#define IS_TIM_GET_FLAG(951,40484
#define IS_TIM_IC_FILTER(972,41306
#define IS_TIM_EXT_FILTER(981,41436
#define TIM_DMABurstLength_1Byte 990,41551
#define TIM_DMABurstLength_2Bytes 991,41623
#define TIM_DMABurstLength_3Bytes 992,41696
#define TIM_DMABurstLength_4Bytes 993,41769
#define TIM_DMABurstLength_5Bytes 994,41842
#define TIM_DMABurstLength_6Bytes 995,41915
#define TIM_DMABurstLength_7Bytes 996,41988
#define TIM_DMABurstLength_8Bytes 997,42061
#define TIM_DMABurstLength_9Bytes 998,42134
#define TIM_DMABurstLength_10Bytes 999,42207
#define TIM_DMABurstLength_11Bytes 1000,42281
#define TIM_DMABurstLength_12Bytes 1001,42355
#define TIM_DMABurstLength_13Bytes 1002,42429
#define TIM_DMABurstLength_14Bytes 1003,42503
#define TIM_DMABurstLength_15Bytes 1004,42577
#define TIM_DMABurstLength_16Bytes 1005,42651
#define TIM_DMABurstLength_17Bytes 1006,42725
#define TIM_DMABurstLength_18Bytes 1007,42799

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h,3253
#define __STM32F4xx_USART_H25,1150
  uint32_t USART_BaudRate;50,1577
  uint16_t USART_WordLength;56,2164
  uint16_t USART_StopBits;59,2380
  uint16_t USART_Parity;62,2571
  uint16_t USART_Mode;69,3142
  uint16_t USART_HardwareFlowControl;72,3351
} USART_InitTypeDef;75,3621
  uint16_t USART_Clock;84,3727
  uint16_t USART_CPOL;87,3901
  uint16_t USART_CPHA;90,4074
  uint16_t USART_LastBit;93,4261
} USART_ClockInitTypeDef;96,4551
#define IS_USART_ALL_PERIPH(104,4715
#define IS_USART_1236_PERIPH(111,5090
#define USART_WordLength_8b 120,5392
#define USART_WordLength_9b 121,5456
#define IS_USART_WORD_LENGTH(123,5557
#define USART_StopBits_1 133,5772
#define USART_StopBits_0_5 134,5836
#define USART_StopBits_2 135,5900
#define USART_StopBits_1_5 136,5964
#define IS_USART_STOPBITS(137,6028
#define USART_Parity_No 149,6390
#define USART_Parity_Even 150,6454
#define USART_Parity_Odd 151,6518
#define IS_USART_PARITY(152,6583
#define USART_Mode_Rx 163,6846
#define USART_Mode_Tx 164,6910
#define IS_USART_MODE(165,6974
#define USART_HardwareFlowControl_None 173,7146
#define USART_HardwareFlowControl_RTS 174,7210
#define USART_HardwareFlowControl_CTS 175,7274
#define USART_HardwareFlowControl_RTS_CTS 176,7338
#define IS_USART_HARDWARE_FLOW_CONTROL(177,7402
#define USART_Clock_Disable 189,7834
#define USART_Clock_Enable 190,7898
#define IS_USART_CLOCK(191,7962
#define USART_CPOL_Low 201,8164
#define USART_CPOL_High 202,8228
#define IS_USART_CPOL(203,8292
#define USART_CPHA_1Edge 213,8444
#define USART_CPHA_2Edge 214,8508
#define IS_USART_CPHA(215,8572
#define USART_LastBit_Disable 225,8723
#define USART_LastBit_Enable 226,8787
#define IS_USART_LASTBIT(227,8851
#define USART_IT_PE 237,9075
#define USART_IT_TXE 238,9139
#define USART_IT_TC 239,9203
#define USART_IT_RXNE 240,9267
#define USART_IT_ORE_RX 241,9331
#define USART_IT_IDLE 242,9457
#define USART_IT_LBD 243,9521
#define USART_IT_CTS 244,9585
#define USART_IT_ERR 245,9649
#define USART_IT_ORE_ER 246,9713
#define USART_IT_NE 247,9836
#define USART_IT_FE 248,9900
#define USART_IT_ORE 253,10005
#define IS_USART_CONFIG_IT(258,10099
#define IS_USART_GET_IT(262,10439
#define IS_USART_CLEAR_IT(268,10937
#define USART_DMAReq_Tx 278,11167
#define USART_DMAReq_Rx 279,11231
#define IS_USART_DMAREQ(280,11295
#define USART_WakeUp_IdleLine 290,11468
#define USART_WakeUp_AddressMark 291,11532
#define IS_USART_WAKEUP(292,11596
#define USART_LINBreakDetectLength_10b 302,11823
#define USART_LINBreakDetectLength_11b 303,11886
#define IS_USART_LIN_BREAK_DETECT_LENGTH(304,11949
#define USART_IrDAMode_LowPower 315,12226
#define USART_IrDAMode_Normal 316,12290
#define IS_USART_IRDA_MODE(317,12354
#define USART_FLAG_CTS 327,12556
#define USART_FLAG_LBD 328,12620
#define USART_FLAG_TXE 329,12684
#define USART_FLAG_TC 330,12748
#define USART_FLAG_RXNE 331,12812
#define USART_FLAG_IDLE 332,12876
#define USART_FLAG_ORE 333,12940
#define USART_FLAG_NE 334,13004
#define USART_FLAG_FE 335,13068
#define USART_FLAG_PE 336,13132
#define IS_USART_FLAG(337,13196
#define IS_USART_CLEAR_FLAG(343,13676
#define IS_USART_BAUDRATE(345,13781
#define IS_USART_ADDRESS(346,13862
#define IS_USART_DATA(347,13915

../../../../Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_wwdg.h,277
#define __STM32F4xx_WWDG_H25,1143
#define WWDG_Prescaler_1 53,1670
#define WWDG_Prescaler_2 54,1721
#define WWDG_Prescaler_4 55,1772
#define WWDG_Prescaler_8 56,1823
#define IS_WWDG_PRESCALER(57,1874
#define IS_WWDG_WINDOW_VALUE(61,2178
#define IS_WWDG_COUNTER(62,2232

../../../../Utilities/STM32F4-Discovery/pdm_filter.h,266
#define __PDM_FILTER_H28,1407
	uint16_t Fs;39,1672
	float LP_HZ;40,1686
	float HP_HZ;41,1700
	uint16_t In_MicChannels;42,1714
	uint16_t Out_MicChannels;43,1740
	char InternalFilter[InternalFilter44,1767
} PDMFilter_InitStruct;45,1793
#define HTONS(49,1980

../../../../Utilities/STM32F4-Discovery/stm32f4_discovery.h,951
#define __STM32F4_DISCOVERY_H25,1174
  LED4 57,1750
  LED3 58,1762
  LED5 59,1774
  LED6 60,1786
} Led_TypeDef;61,1797
  BUTTON_USER 65,1831
} Button_TypeDef;66,1850
  BUTTON_MODE_GPIO 70,1887
  BUTTON_MODE_EXTI 71,1911
} ButtonMode_TypeDef;72,1934
#define LEDn 84,2114
#define LED4_PIN 86,2158
#define LED4_GPIO_PORT 87,2211
#define LED4_GPIO_CLK 88,2258
#define LED3_PIN 90,2325
#define LED3_GPIO_PORT 91,2378
#define LED3_GPIO_CLK 92,2425
#define LED5_PIN 94,2492
#define LED5_GPIO_PORT 95,2545
#define LED5_GPIO_CLK 96,2592
#define LED6_PIN 98,2659
#define LED6_GPIO_PORT 99,2712
#define LED6_GPIO_CLK 100,2759
#define BUTTONn 108,2906
#define USER_BUTTON_PIN 113,2989
#define USER_BUTTON_GPIO_PORT 114,3039
#define USER_BUTTON_GPIO_CLK 115,3084
#define USER_BUTTON_EXTI_LINE 116,3144
#define USER_BUTTON_EXTI_PORT_SOURCE 117,3194
#define USER_BUTTON_EXTI_PIN_SOURCE 118,3254
#define USER_BUTTON_EXTI_IRQn 119,3309

../../../../Utilities/STM32F4-Discovery/stm32f4_discovery_audio_codec.h,3243
#define __STM32F4_DISCOVERY_AUDIOCODEC_H25,1190
#define AUDIO_MAL_MODE_NORMAL 60,2068
#define AUDIO_MAL_DMA_IT_TC_EN 66,2422
#define EVAL_AUDIO_IRQ_PREPRIO 71,2828
#define EVAL_AUDIO_IRQ_SUBRIO 72,2934
 #define I2C_SPEED 93,4003
#define I2S_STANDARD_PHILLIPS98,4185
#define CODEC_MCLK_ENABLED104,4375
#define VERIFY_WRITTENDATA 109,4531
#define AUDIO_RESET_GPIO_CLK 116,4855
#define AUDIO_RESET_PIN 117,4917
#define AUDIO_RESET_GPIO 118,4971
#define CODEC_I2S 121,5078
#define CODEC_I2S_CLK 122,5122
#define CODEC_I2S_ADDRESS 123,5181
#define CODEC_I2S_GPIO_AF 124,5231
#define CODEC_I2S_IRQ 125,5283
#define CODEC_I2S_GPIO_CLOCK 126,5332
#define CODEC_I2S_WS_PIN 127,5417
#define CODEC_I2S_SCK_PIN 128,5467
#define CODEC_I2S_SD_PIN 129,5518
#define CODEC_I2S_MCK_PIN 130,5569
#define CODEC_I2S_WS_PINSRC 131,5619
#define CODEC_I2S_SCK_PINSRC 132,5674
#define CODEC_I2S_SD_PINSRC 133,5730
#define CODEC_I2S_MCK_PINSRC 134,5786
#define CODEC_I2S_GPIO 135,5841
#define CODEC_I2S_WS_GPIO 136,5886
#define CODEC_I2S_MCK_GPIO 137,5931
#define Audio_I2S_IRQHandler 138,5976
 #define AUDIO_MAL_DMA_PERIPH_DATA_SIZE 141,6033
 #define AUDIO_MAL_DMA_MEM_DATA_SIZE 142,6105
 #define DMA_MAX_SZE 143,6173
 #define DAC_DHR12L1_ADDRESS 146,6222
 #define DAC_DHR12R1_ADDRESS 147,6273
 #define DAC_DHR8R1_ADDRESS 148,6324
 #define AUDIO_DAC_CHANNEL 149,6375
 #define AUDIO_I2S_DMA_CLOCK 152,6464
 #define AUDIO_I2S_DMA_STREAM 153,6524
 #define AUDIO_I2S_DMA_DREG 154,6577
 #define AUDIO_I2S_DMA_CHANNEL 155,6635
 #define AUDIO_I2S_DMA_IRQ 156,6689
 #define AUDIO_I2S_DMA_FLAG_TC 157,6747
 #define AUDIO_I2S_DMA_FLAG_HT 158,6802
 #define AUDIO_I2S_DMA_FLAG_FE 159,6857
 #define AUDIO_I2S_DMA_FLAG_TE 160,6912
 #define AUDIO_I2S_DMA_FLAG_DME 161,6967
 #define Audio_MAL_I2S_IRQHandler 163,7024
 #define AUDIO_DAC_DMA_CLOCK 167,7124
 #define AUDIO_DAC_DMA_STREAM 168,7184
 #define AUDIO_DAC_DMA_DREG 169,7237
 #define AUDIO_DAC_DMA_CHANNEL 170,7297
 #define AUDIO_DAC_DMA_IRQ 171,7351
 #define AUDIO_DAC_DMA_FLAG_TC 172,7409
 #define AUDIO_DAC_DMA_FLAG_HT 173,7464
 #define AUDIO_DAC_DMA_FLAG_FE 174,7519
 #define AUDIO_DAC_DMA_FLAG_TE 175,7574
 #define AUDIO_DAC_DMA_FLAG_DME 176,7629
 #define Audio_MAL_DAC_IRQHandler 178,7686
#define CODEC_I2C 182,7834
#define CODEC_I2C_CLK 183,7878
#define CODEC_I2C_GPIO_CLOCK 184,7937
#define CODEC_I2C_GPIO_AF 185,7997
#define CODEC_I2C_GPIO 186,8049
#define CODEC_I2C_SCL_PIN 187,8094
#define CODEC_I2C_SDA_PIN 188,8144
#define CODEC_I2S_SCL_PINSRC 189,8194
#define CODEC_I2S_SDA_PINSRC 190,8249
#define CODEC_FLAG_TIMEOUT 197,8654
#define CODEC_LONG_TIMEOUT 198,8712
#define AUDIO_INTERFACE_I2S 205,9075
#define AUDIO_INTERFACE_DAC 206,9115
#define OUTPUT_DEVICE_SPEAKER 209,9182
#define OUTPUT_DEVICE_HEADPHONE 210,9222
#define OUTPUT_DEVICE_BOTH 211,9262
#define OUTPUT_DEVICE_AUTO 212,9302
#define DEFAULT_VOLMIN 215,9370
#define DEFAULT_VOLMAX 216,9413
#define DEFAULT_VOLSTEP 217,9456
#define AUDIO_PAUSE 219,9500
#define AUDIO_RESUME 220,9540
#define CODEC_PDWN_HW 223,9610
#define CODEC_PDWN_SW 224,9650
#define AUDIO_MUTE_ON 227,9711
#define AUDIO_MUTE_OFF 228,9751
#define VOLUME_CONVERT(237,9963
#define DMA_MAX(238,10048

../../../../Utilities/STM32F4-Discovery/stm32f4_discovery_lis302dl.h,5392
#define __STM32F4_DISCOVERY_LIS302DL_H25,1191
  uint8_t Power_Mode;54,1637
  uint8_t Output_DataRate;55,1712
  uint8_t Axes_Enable;56,1794
  uint8_t Full_Scale;57,1858
  uint8_t Self_Test;58,1921
}LIS302DL_InitTypeDef;LIS302DL_InitTypeDef59,1983
  uint8_t HighPassFilter_Data_Selection;64,2063
  uint8_t HighPassFilter_CutOff_Frequency;65,2192
  uint8_t HighPassFilter_Interrupt;66,2279
}LIS302DL_FilterConfigTypeDef;LIS302DL_FilterConfigTypeDef67,2386
  uint8_t Latch_Request;72,2469
  uint8_t SingleClick_Axes;73,2568
  uint8_t DoubleClick_Axes;74,2649
}LIS302DL_InterruptConfigTypeDef;LIS302DL_InterruptConfigTypeDef75,2731
#define LIS302DL_FLAG_TIMEOUT 97,3619
#define LIS302DL_SPI 102,3726
#define LIS302DL_SPI_CLK 103,3774
#define LIS302DL_SPI_SCK_PIN 105,3838
#define LIS302DL_SPI_SCK_GPIO_PORT 106,3921
#define LIS302DL_SPI_SCK_GPIO_CLK 107,4004
#define LIS302DL_SPI_SCK_SOURCE 108,4068
#define LIS302DL_SPI_SCK_AF 109,4127
#define LIS302DL_SPI_MISO_PIN 111,4184
#define LIS302DL_SPI_MISO_GPIO_PORT 112,4266
#define LIS302DL_SPI_MISO_GPIO_CLK 113,4349
#define LIS302DL_SPI_MISO_SOURCE 114,4413
#define LIS302DL_SPI_MISO_AF 115,4472
#define LIS302DL_SPI_MOSI_PIN 117,4529
#define LIS302DL_SPI_MOSI_GPIO_PORT 118,4611
#define LIS302DL_SPI_MOSI_GPIO_CLK 119,4694
#define LIS302DL_SPI_MOSI_SOURCE 120,4758
#define LIS302DL_SPI_MOSI_AF 121,4817
#define LIS302DL_SPI_CS_PIN 123,4874
#define LIS302DL_SPI_CS_GPIO_PORT 124,4957
#define LIS302DL_SPI_CS_GPIO_CLK 125,5040
#define LIS302DL_SPI_INT1_PIN 127,5105
#define LIS302DL_SPI_INT1_GPIO_PORT 128,5188
#define LIS302DL_SPI_INT1_GPIO_CLK 129,5271
#define LIS302DL_SPI_INT1_EXTI_LINE 130,5335
#define LIS302DL_SPI_INT1_EXTI_PORT_SOURCE 131,5389
#define LIS302DL_SPI_INT1_EXTI_PIN_SOURCE 132,5453
#define LIS302DL_SPI_INT1_EXTI_IRQn 133,5512
#define LIS302DL_SPI_INT2_PIN 135,5568
#define LIS302DL_SPI_INT2_GPIO_PORT 136,5651
#define LIS302DL_SPI_INT2_GPIO_CLK 137,5734
#define LIS302DL_SPI_INT2_EXTI_LINE 138,5798
#define LIS302DL_SPI_INT2_EXTI_PORT_SOURCE 139,5852
#define LIS302DL_SPI_INT2_EXTI_PIN_SOURCE 140,5916
#define LIS302DL_SPI_INT2_EXTI_IRQn 141,5975
#define LIS302DL_WHO_AM_I_ADDR 153,6536
#define LIS302DL_CTRL_REG1_ADDR 184,7630
#define LIS302DL_CTRL_REG2_ADDR 222,9309
#define LIS302DL_CTRL_REG3_ADDR 245,10495
#define LIS302DL_HP_FILTER_RESET_REG_ADDR 255,11050
#define LIS302DL_STATUS_REG_ADDR 285,12500
#define LIS302DL_OUT_X_ADDR 293,12833
#define LIS302DL_OUT_Y_ADDR 301,13166
#define LIS302DL_OUT_Z_ADDR 309,13499
#define LIS302DL_FF_WU_CFG1_REG_ADDR 340,15234
#define LIS302DL_FF_WU_SRC1_REG_ADDR 372,16327
#define LIS302DL_FF_WU_THS1_REG_ADDR 383,16783
#define LIS302DL_FF_WU_DURATION1_REG_ADDR 391,17181
#define LIS302DL_FF_WU_CFG2_REG_ADDR 422,18917
#define LIS302DL_FF_WU_SRC2_REG_ADDR 454,20010
#define LIS302DL_FF_WU_THS2_REG_ADDR 465,20466
#define LIS302DL_FF_WU_DURATION2_REG_ADDR 473,20864
#define LIS302DL_CLICK_CFG_REG_ADDR 502,22270
#define LIS302DL_CLICK_SRC_REG_ADDR 531,23260
#define LIS302DL_CLICK_THSY_X_REG_ADDR 540,23690
#define LIS302DL_CLICK_THSZ_REG_ADDR 549,24074
#define LIS302DL_CLICK_TIMELIMIT_REG_ADDR 557,24428
#define LIS302DL_CLICK_LATENCY_REG_ADDR 565,24779
#define LIS302DL_CLICK_WINDOW_REG_ADDR 573,25125
#define LIS302DL_SENSITIVITY_2_3G 579,25421
#define LIS302DL_SENSITIVITY_9_2G 580,25500
#define LIS302DL_DATARATE_100 585,25643
#define LIS302DL_DATARATE_400 586,25717
#define LIS302DL_LOWPOWERMODE_POWERDOWN 594,25858
#define LIS302DL_LOWPOWERMODE_ACTIVE 595,25932
#define LIS302DL_FULLSCALE_2_3 603,26073
#define LIS302DL_FULLSCALE_9_2 604,26147
#define LIS302DL_SELFTEST_NORMAL 612,26287
#define LIS302DL_SELFTEST_P 613,26361
#define LIS302DL_SELFTEST_M 614,26435
#define LIS302DL_X_ENABLE 622,26579
#define LIS302DL_Y_ENABLE 623,26653
#define LIS302DL_Z_ENABLE 624,26727
#define LIS302DL_XYZ_ENABLE 625,26801
#define LIS302DL_SERIALINTERFACE_4WIRE 633,26957
#define LIS302DL_SERIALINTERFACE_3WIRE 634,27031
#define LIS302DL_BOOT_NORMALMODE 642,27171
#define LIS302DL_BOOT_REBOOTMEMORY 643,27245
#define LIS302DL_FILTEREDDATASELECTION_BYPASSED 651,27406
#define LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER 652,27480
#define LIS302DL_HIGHPASSFILTERINTERRUPT_OFF 660,27641
#define LIS302DL_HIGHPASSFILTERINTERRUPT_1 661,27715
#define LIS302DL_HIGHPASSFILTERINTERRUPT_2 662,27789
#define LIS302DL_HIGHPASSFILTERINTERRUPT_1_2 663,27863
#define LIS302DL_HIGHPASSFILTER_LEVEL_0 671,28012
#define LIS302DL_HIGHPASSFILTER_LEVEL_1 672,28086
#define LIS302DL_HIGHPASSFILTER_LEVEL_2 673,28160
#define LIS302DL_HIGHPASSFILTER_LEVEL_3 674,28234
#define LIS302DL_INTERRUPTREQUEST_NOTLATCHED 683,28387
#define LIS302DL_INTERRUPTREQUEST_LATCHED 684,28461
#define LIS302DL_CLICKINTERRUPT_XYZ_DISABLE 692,28609
#define LIS302DL_CLICKINTERRUPT_X_ENABLE 693,28683
#define LIS302DL_CLICKINTERRUPT_Y_ENABLE 694,28757
#define LIS302DL_CLICKINTERRUPT_Z_ENABLE 695,28831
#define LIS302DL_CLICKINTERRUPT_XYZ_ENABLE 696,28905
#define LIS302DL_DOUBLECLICKINTERRUPT_XYZ_DISABLE 704,29060
#define LIS302DL_DOUBLECLICKINTERRUPT_X_ENABLE 705,29134
#define LIS302DL_DOUBLECLICKINTERRUPT_Y_ENABLE 706,29208
#define LIS302DL_DOUBLECLICKINTERRUPT_Z_ENABLE 707,29282
#define LIS302DL_DOUBLECLICKINTERRUPT_XYZ_ENABLE 708,29356
#define LIS302DL_CS_LOW(719,29535
#define LIS302DL_CS_HIGH(720,29630
