
EEG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000abf8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000280  0800add8  0800add8  0000bdd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b058  0800b058  0000d060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b058  0800b058  0000c058  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b060  0800b060  0000d060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b060  0800b060  0000c060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b064  0800b064  0000c064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800b068  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003584  20000060  0800b0c8  0000d060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200035e4  0800b0c8  0000d5e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001de64  00000000  00000000  0000d090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e19  00000000  00000000  0002aef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a80  00000000  00000000  0002ed10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001498  00000000  00000000  00030790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003bd6  00000000  00000000  00031c28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bc61  00000000  00000000  000357fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4390  00000000  00000000  0005145f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001357ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007b34  00000000  00000000  00135834  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0013d368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000060 	.word	0x20000060
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800adc0 	.word	0x0800adc0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000064 	.word	0x20000064
 800021c:	0800adc0 	.word	0x0800adc0

08000220 <__aeabi_drsub>:
 8000220:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000224:	e002      	b.n	800022c <__adddf3>
 8000226:	bf00      	nop

08000228 <__aeabi_dsub>:
 8000228:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800022c <__adddf3>:
 800022c:	b530      	push	{r4, r5, lr}
 800022e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000232:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000236:	ea94 0f05 	teq	r4, r5
 800023a:	bf08      	it	eq
 800023c:	ea90 0f02 	teqeq	r0, r2
 8000240:	bf1f      	itttt	ne
 8000242:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000246:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800024e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000252:	f000 80e2 	beq.w	800041a <__adddf3+0x1ee>
 8000256:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800025e:	bfb8      	it	lt
 8000260:	426d      	neglt	r5, r5
 8000262:	dd0c      	ble.n	800027e <__adddf3+0x52>
 8000264:	442c      	add	r4, r5
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	ea82 0000 	eor.w	r0, r2, r0
 8000272:	ea83 0101 	eor.w	r1, r3, r1
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	2d36      	cmp	r5, #54	@ 0x36
 8000280:	bf88      	it	hi
 8000282:	bd30      	pophi	{r4, r5, pc}
 8000284:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000288:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800028c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000290:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000294:	d002      	beq.n	800029c <__adddf3+0x70>
 8000296:	4240      	negs	r0, r0
 8000298:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800029c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a8:	d002      	beq.n	80002b0 <__adddf3+0x84>
 80002aa:	4252      	negs	r2, r2
 80002ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b0:	ea94 0f05 	teq	r4, r5
 80002b4:	f000 80a7 	beq.w	8000406 <__adddf3+0x1da>
 80002b8:	f1a4 0401 	sub.w	r4, r4, #1
 80002bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c0:	db0d      	blt.n	80002de <__adddf3+0xb2>
 80002c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002c6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ca:	1880      	adds	r0, r0, r2
 80002cc:	f141 0100 	adc.w	r1, r1, #0
 80002d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d4:	1880      	adds	r0, r0, r2
 80002d6:	fa43 f305 	asr.w	r3, r3, r5
 80002da:	4159      	adcs	r1, r3
 80002dc:	e00e      	b.n	80002fc <__adddf3+0xd0>
 80002de:	f1a5 0520 	sub.w	r5, r5, #32
 80002e2:	f10e 0e20 	add.w	lr, lr, #32
 80002e6:	2a01      	cmp	r2, #1
 80002e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ec:	bf28      	it	cs
 80002ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f2:	fa43 f305 	asr.w	r3, r3, r5
 80002f6:	18c0      	adds	r0, r0, r3
 80002f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000300:	d507      	bpl.n	8000312 <__adddf3+0xe6>
 8000302:	f04f 0e00 	mov.w	lr, #0
 8000306:	f1dc 0c00 	rsbs	ip, ip, #0
 800030a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800030e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000312:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000316:	d31b      	bcc.n	8000350 <__adddf3+0x124>
 8000318:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800031c:	d30c      	bcc.n	8000338 <__adddf3+0x10c>
 800031e:	0849      	lsrs	r1, r1, #1
 8000320:	ea5f 0030 	movs.w	r0, r0, rrx
 8000324:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000328:	f104 0401 	add.w	r4, r4, #1
 800032c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000330:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000334:	f080 809a 	bcs.w	800046c <__adddf3+0x240>
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800033c:	bf08      	it	eq
 800033e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000342:	f150 0000 	adcs.w	r0, r0, #0
 8000346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034a:	ea41 0105 	orr.w	r1, r1, r5
 800034e:	bd30      	pop	{r4, r5, pc}
 8000350:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000354:	4140      	adcs	r0, r0
 8000356:	eb41 0101 	adc.w	r1, r1, r1
 800035a:	3c01      	subs	r4, #1
 800035c:	bf28      	it	cs
 800035e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000362:	d2e9      	bcs.n	8000338 <__adddf3+0x10c>
 8000364:	f091 0f00 	teq	r1, #0
 8000368:	bf04      	itt	eq
 800036a:	4601      	moveq	r1, r0
 800036c:	2000      	moveq	r0, #0
 800036e:	fab1 f381 	clz	r3, r1
 8000372:	bf08      	it	eq
 8000374:	3320      	addeq	r3, #32
 8000376:	f1a3 030b 	sub.w	r3, r3, #11
 800037a:	f1b3 0220 	subs.w	r2, r3, #32
 800037e:	da0c      	bge.n	800039a <__adddf3+0x16e>
 8000380:	320c      	adds	r2, #12
 8000382:	dd08      	ble.n	8000396 <__adddf3+0x16a>
 8000384:	f102 0c14 	add.w	ip, r2, #20
 8000388:	f1c2 020c 	rsb	r2, r2, #12
 800038c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000390:	fa21 f102 	lsr.w	r1, r1, r2
 8000394:	e00c      	b.n	80003b0 <__adddf3+0x184>
 8000396:	f102 0214 	add.w	r2, r2, #20
 800039a:	bfd8      	it	le
 800039c:	f1c2 0c20 	rsble	ip, r2, #32
 80003a0:	fa01 f102 	lsl.w	r1, r1, r2
 80003a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a8:	bfdc      	itt	le
 80003aa:	ea41 010c 	orrle.w	r1, r1, ip
 80003ae:	4090      	lslle	r0, r2
 80003b0:	1ae4      	subs	r4, r4, r3
 80003b2:	bfa2      	ittt	ge
 80003b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b8:	4329      	orrge	r1, r5
 80003ba:	bd30      	popge	{r4, r5, pc}
 80003bc:	ea6f 0404 	mvn.w	r4, r4
 80003c0:	3c1f      	subs	r4, #31
 80003c2:	da1c      	bge.n	80003fe <__adddf3+0x1d2>
 80003c4:	340c      	adds	r4, #12
 80003c6:	dc0e      	bgt.n	80003e6 <__adddf3+0x1ba>
 80003c8:	f104 0414 	add.w	r4, r4, #20
 80003cc:	f1c4 0220 	rsb	r2, r4, #32
 80003d0:	fa20 f004 	lsr.w	r0, r0, r4
 80003d4:	fa01 f302 	lsl.w	r3, r1, r2
 80003d8:	ea40 0003 	orr.w	r0, r0, r3
 80003dc:	fa21 f304 	lsr.w	r3, r1, r4
 80003e0:	ea45 0103 	orr.w	r1, r5, r3
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f1c4 040c 	rsb	r4, r4, #12
 80003ea:	f1c4 0220 	rsb	r2, r4, #32
 80003ee:	fa20 f002 	lsr.w	r0, r0, r2
 80003f2:	fa01 f304 	lsl.w	r3, r1, r4
 80003f6:	ea40 0003 	orr.w	r0, r0, r3
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f094 0f00 	teq	r4, #0
 800040a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800040e:	bf06      	itte	eq
 8000410:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000414:	3401      	addeq	r4, #1
 8000416:	3d01      	subne	r5, #1
 8000418:	e74e      	b.n	80002b8 <__adddf3+0x8c>
 800041a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800041e:	bf18      	it	ne
 8000420:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000424:	d029      	beq.n	800047a <__adddf3+0x24e>
 8000426:	ea94 0f05 	teq	r4, r5
 800042a:	bf08      	it	eq
 800042c:	ea90 0f02 	teqeq	r0, r2
 8000430:	d005      	beq.n	800043e <__adddf3+0x212>
 8000432:	ea54 0c00 	orrs.w	ip, r4, r0
 8000436:	bf04      	itt	eq
 8000438:	4619      	moveq	r1, r3
 800043a:	4610      	moveq	r0, r2
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	ea91 0f03 	teq	r1, r3
 8000442:	bf1e      	ittt	ne
 8000444:	2100      	movne	r1, #0
 8000446:	2000      	movne	r0, #0
 8000448:	bd30      	popne	{r4, r5, pc}
 800044a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800044e:	d105      	bne.n	800045c <__adddf3+0x230>
 8000450:	0040      	lsls	r0, r0, #1
 8000452:	4149      	adcs	r1, r1
 8000454:	bf28      	it	cs
 8000456:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800045a:	bd30      	pop	{r4, r5, pc}
 800045c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000460:	bf3c      	itt	cc
 8000462:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000466:	bd30      	popcc	{r4, r5, pc}
 8000468:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800046c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf1a      	itte	ne
 8000480:	4619      	movne	r1, r3
 8000482:	4610      	movne	r0, r2
 8000484:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000488:	bf1c      	itt	ne
 800048a:	460b      	movne	r3, r1
 800048c:	4602      	movne	r2, r0
 800048e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000492:	bf06      	itte	eq
 8000494:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000498:	ea91 0f03 	teqeq	r1, r3
 800049c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	bf00      	nop

080004a4 <__aeabi_ui2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b8:	f04f 0500 	mov.w	r5, #0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e750      	b.n	8000364 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_i2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004dc:	bf48      	it	mi
 80004de:	4240      	negmi	r0, r0
 80004e0:	f04f 0100 	mov.w	r1, #0
 80004e4:	e73e      	b.n	8000364 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_f2d>:
 80004e8:	0042      	lsls	r2, r0, #1
 80004ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004f6:	bf1f      	itttt	ne
 80004f8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000500:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000504:	4770      	bxne	lr
 8000506:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800050a:	bf08      	it	eq
 800050c:	4770      	bxeq	lr
 800050e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000512:	bf04      	itt	eq
 8000514:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000528:	e71c      	b.n	8000364 <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aed8 	beq.w	8000312 <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6bd      	b.n	8000312 <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__gedf2>:
 80009bc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80009c0:	e006      	b.n	80009d0 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__ledf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	e002      	b.n	80009d0 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__cmpdf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009dc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e0:	bf18      	it	ne
 80009e2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009e6:	d01b      	beq.n	8000a20 <__cmpdf2+0x54>
 80009e8:	b001      	add	sp, #4
 80009ea:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ee:	bf0c      	ite	eq
 80009f0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009f4:	ea91 0f03 	teqne	r1, r3
 80009f8:	bf02      	ittt	eq
 80009fa:	ea90 0f02 	teqeq	r0, r2
 80009fe:	2000      	moveq	r0, #0
 8000a00:	4770      	bxeq	lr
 8000a02:	f110 0f00 	cmn.w	r0, #0
 8000a06:	ea91 0f03 	teq	r1, r3
 8000a0a:	bf58      	it	pl
 8000a0c:	4299      	cmppl	r1, r3
 8000a0e:	bf08      	it	eq
 8000a10:	4290      	cmpeq	r0, r2
 8000a12:	bf2c      	ite	cs
 8000a14:	17d8      	asrcs	r0, r3, #31
 8000a16:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a1a:	f040 0001 	orr.w	r0, r0, #1
 8000a1e:	4770      	bx	lr
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__cmpdf2+0x64>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d107      	bne.n	8000a40 <__cmpdf2+0x74>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d1d6      	bne.n	80009e8 <__cmpdf2+0x1c>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d0d3      	beq.n	80009e8 <__cmpdf2+0x1c>
 8000a40:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop

08000a48 <__aeabi_cdrcmple>:
 8000a48:	4684      	mov	ip, r0
 8000a4a:	4610      	mov	r0, r2
 8000a4c:	4662      	mov	r2, ip
 8000a4e:	468c      	mov	ip, r1
 8000a50:	4619      	mov	r1, r3
 8000a52:	4663      	mov	r3, ip
 8000a54:	e000      	b.n	8000a58 <__aeabi_cdcmpeq>
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdcmpeq>:
 8000a58:	b501      	push	{r0, lr}
 8000a5a:	f7ff ffb7 	bl	80009cc <__cmpdf2>
 8000a5e:	2800      	cmp	r0, #0
 8000a60:	bf48      	it	mi
 8000a62:	f110 0f00 	cmnmi.w	r0, #0
 8000a66:	bd01      	pop	{r0, pc}

08000a68 <__aeabi_dcmpeq>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff fff4 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a70:	bf0c      	ite	eq
 8000a72:	2001      	moveq	r0, #1
 8000a74:	2000      	movne	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmplt>:
 8000a7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a80:	f7ff ffea 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a84:	bf34      	ite	cc
 8000a86:	2001      	movcc	r0, #1
 8000a88:	2000      	movcs	r0, #0
 8000a8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8e:	bf00      	nop

08000a90 <__aeabi_dcmple>:
 8000a90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a94:	f7ff ffe0 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a98:	bf94      	ite	ls
 8000a9a:	2001      	movls	r0, #1
 8000a9c:	2000      	movhi	r0, #0
 8000a9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_dcmpge>:
 8000aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa8:	f7ff ffce 	bl	8000a48 <__aeabi_cdrcmple>
 8000aac:	bf94      	ite	ls
 8000aae:	2001      	movls	r0, #1
 8000ab0:	2000      	movhi	r0, #0
 8000ab2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_dcmpgt>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff ffc4 	bl	8000a48 <__aeabi_cdrcmple>
 8000ac0:	bf34      	ite	cc
 8000ac2:	2001      	movcc	r0, #1
 8000ac4:	2000      	movcs	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_d2iz>:
 8000acc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ad4:	d215      	bcs.n	8000b02 <__aeabi_d2iz+0x36>
 8000ad6:	d511      	bpl.n	8000afc <__aeabi_d2iz+0x30>
 8000ad8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000adc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae0:	d912      	bls.n	8000b08 <__aeabi_d2iz+0x3c>
 8000ae2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aee:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000af2:	fa23 f002 	lsr.w	r0, r3, r2
 8000af6:	bf18      	it	ne
 8000af8:	4240      	negne	r0, r0
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b06:	d105      	bne.n	8000b14 <__aeabi_d2iz+0x48>
 8000b08:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b0c:	bf08      	it	eq
 8000b0e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b12:	4770      	bx	lr
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2f>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b24:	bf24      	itt	cs
 8000b26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b2e:	d90d      	bls.n	8000b4c <__aeabi_d2f+0x30>
 8000b30:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b3c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b44:	bf08      	it	eq
 8000b46:	f020 0001 	biceq.w	r0, r0, #1
 8000b4a:	4770      	bx	lr
 8000b4c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b50:	d121      	bne.n	8000b96 <__aeabi_d2f+0x7a>
 8000b52:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b56:	bfbc      	itt	lt
 8000b58:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	4770      	bxlt	lr
 8000b5e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b66:	f1c2 0218 	rsb	r2, r2, #24
 8000b6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b72:	fa20 f002 	lsr.w	r0, r0, r2
 8000b76:	bf18      	it	ne
 8000b78:	f040 0001 	orrne.w	r0, r0, #1
 8000b7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b88:	ea40 000c 	orr.w	r0, r0, ip
 8000b8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b94:	e7cc      	b.n	8000b30 <__aeabi_d2f+0x14>
 8000b96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b9a:	d107      	bne.n	8000bac <__aeabi_d2f+0x90>
 8000b9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ba0:	bf1e      	ittt	ne
 8000ba2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ba6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000baa:	4770      	bxne	lr
 8000bac:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bb0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bb4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_uldivmod>:
 8000bbc:	b953      	cbnz	r3, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bbe:	b94a      	cbnz	r2, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bc0:	2900      	cmp	r1, #0
 8000bc2:	bf08      	it	eq
 8000bc4:	2800      	cmpeq	r0, #0
 8000bc6:	bf1c      	itt	ne
 8000bc8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bcc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bd0:	f000 b988 	b.w	8000ee4 <__aeabi_idiv0>
 8000bd4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bdc:	f000 f806 	bl	8000bec <__udivmoddi4>
 8000be0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be8:	b004      	add	sp, #16
 8000bea:	4770      	bx	lr

08000bec <__udivmoddi4>:
 8000bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bf0:	9d08      	ldr	r5, [sp, #32]
 8000bf2:	468e      	mov	lr, r1
 8000bf4:	4604      	mov	r4, r0
 8000bf6:	4688      	mov	r8, r1
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d14a      	bne.n	8000c92 <__udivmoddi4+0xa6>
 8000bfc:	428a      	cmp	r2, r1
 8000bfe:	4617      	mov	r7, r2
 8000c00:	d962      	bls.n	8000cc8 <__udivmoddi4+0xdc>
 8000c02:	fab2 f682 	clz	r6, r2
 8000c06:	b14e      	cbz	r6, 8000c1c <__udivmoddi4+0x30>
 8000c08:	f1c6 0320 	rsb	r3, r6, #32
 8000c0c:	fa01 f806 	lsl.w	r8, r1, r6
 8000c10:	fa20 f303 	lsr.w	r3, r0, r3
 8000c14:	40b7      	lsls	r7, r6
 8000c16:	ea43 0808 	orr.w	r8, r3, r8
 8000c1a:	40b4      	lsls	r4, r6
 8000c1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c20:	fa1f fc87 	uxth.w	ip, r7
 8000c24:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c28:	0c23      	lsrs	r3, r4, #16
 8000c2a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c32:	fb01 f20c 	mul.w	r2, r1, ip
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d909      	bls.n	8000c4e <__udivmoddi4+0x62>
 8000c3a:	18fb      	adds	r3, r7, r3
 8000c3c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c40:	f080 80ea 	bcs.w	8000e18 <__udivmoddi4+0x22c>
 8000c44:	429a      	cmp	r2, r3
 8000c46:	f240 80e7 	bls.w	8000e18 <__udivmoddi4+0x22c>
 8000c4a:	3902      	subs	r1, #2
 8000c4c:	443b      	add	r3, r7
 8000c4e:	1a9a      	subs	r2, r3, r2
 8000c50:	b2a3      	uxth	r3, r4
 8000c52:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c56:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c62:	459c      	cmp	ip, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x8e>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c6c:	f080 80d6 	bcs.w	8000e1c <__udivmoddi4+0x230>
 8000c70:	459c      	cmp	ip, r3
 8000c72:	f240 80d3 	bls.w	8000e1c <__udivmoddi4+0x230>
 8000c76:	443b      	add	r3, r7
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7e:	eba3 030c 	sub.w	r3, r3, ip
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa2>
 8000c86:	40f3      	lsrs	r3, r6
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xb6>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb0>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x14c>
 8000caa:	4573      	cmp	r3, lr
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xc8>
 8000cae:	4282      	cmp	r2, r0
 8000cb0:	f200 8105 	bhi.w	8000ebe <__udivmoddi4+0x2d2>
 8000cb4:	1a84      	subs	r4, r0, r2
 8000cb6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	4690      	mov	r8, r2
 8000cbe:	2d00      	cmp	r5, #0
 8000cc0:	d0e5      	beq.n	8000c8e <__udivmoddi4+0xa2>
 8000cc2:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc6:	e7e2      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f000 8090 	beq.w	8000dee <__udivmoddi4+0x202>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f040 80a4 	bne.w	8000e20 <__udivmoddi4+0x234>
 8000cd8:	1a8a      	subs	r2, r1, r2
 8000cda:	0c03      	lsrs	r3, r0, #16
 8000cdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce0:	b280      	uxth	r0, r0
 8000ce2:	b2bc      	uxth	r4, r7
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cea:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cf2:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	d907      	bls.n	8000d0a <__udivmoddi4+0x11e>
 8000cfa:	18fb      	adds	r3, r7, r3
 8000cfc:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d00:	d202      	bcs.n	8000d08 <__udivmoddi4+0x11c>
 8000d02:	429a      	cmp	r2, r3
 8000d04:	f200 80e0 	bhi.w	8000ec8 <__udivmoddi4+0x2dc>
 8000d08:	46c4      	mov	ip, r8
 8000d0a:	1a9b      	subs	r3, r3, r2
 8000d0c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d10:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d14:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d18:	fb02 f404 	mul.w	r4, r2, r4
 8000d1c:	429c      	cmp	r4, r3
 8000d1e:	d907      	bls.n	8000d30 <__udivmoddi4+0x144>
 8000d20:	18fb      	adds	r3, r7, r3
 8000d22:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x142>
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	f200 80ca 	bhi.w	8000ec2 <__udivmoddi4+0x2d6>
 8000d2e:	4602      	mov	r2, r0
 8000d30:	1b1b      	subs	r3, r3, r4
 8000d32:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x98>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa0e f401 	lsl.w	r4, lr, r1
 8000d48:	fa20 f306 	lsr.w	r3, r0, r6
 8000d4c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d50:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d54:	4323      	orrs	r3, r4
 8000d56:	fa00 f801 	lsl.w	r8, r0, r1
 8000d5a:	fa1f fc87 	uxth.w	ip, r7
 8000d5e:	fbbe f0f9 	udiv	r0, lr, r9
 8000d62:	0c1c      	lsrs	r4, r3, #16
 8000d64:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d68:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d6c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d70:	45a6      	cmp	lr, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1a0>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d7e:	f080 809c 	bcs.w	8000eba <__udivmoddi4+0x2ce>
 8000d82:	45a6      	cmp	lr, r4
 8000d84:	f240 8099 	bls.w	8000eba <__udivmoddi4+0x2ce>
 8000d88:	3802      	subs	r0, #2
 8000d8a:	443c      	add	r4, r7
 8000d8c:	eba4 040e 	sub.w	r4, r4, lr
 8000d90:	fa1f fe83 	uxth.w	lr, r3
 8000d94:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d98:	fb09 4413 	mls	r4, r9, r3, r4
 8000d9c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000da0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da4:	45a4      	cmp	ip, r4
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1ce>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dae:	f080 8082 	bcs.w	8000eb6 <__udivmoddi4+0x2ca>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d97f      	bls.n	8000eb6 <__udivmoddi4+0x2ca>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dbe:	eba4 040c 	sub.w	r4, r4, ip
 8000dc2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc6:	4564      	cmp	r4, ip
 8000dc8:	4673      	mov	r3, lr
 8000dca:	46e1      	mov	r9, ip
 8000dcc:	d362      	bcc.n	8000e94 <__udivmoddi4+0x2a8>
 8000dce:	d05f      	beq.n	8000e90 <__udivmoddi4+0x2a4>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x1fe>
 8000dd2:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd6:	eb64 0409 	sbc.w	r4, r4, r9
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	fa22 f301 	lsr.w	r3, r2, r1
 8000de2:	431e      	orrs	r6, r3
 8000de4:	40cc      	lsrs	r4, r1
 8000de6:	e9c5 6400 	strd	r6, r4, [r5]
 8000dea:	2100      	movs	r1, #0
 8000dec:	e74f      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000dee:	fbb1 fcf2 	udiv	ip, r1, r2
 8000df2:	0c01      	lsrs	r1, r0, #16
 8000df4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df8:	b280      	uxth	r0, r0
 8000dfa:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfe:	463b      	mov	r3, r7
 8000e00:	4638      	mov	r0, r7
 8000e02:	463c      	mov	r4, r7
 8000e04:	46b8      	mov	r8, r7
 8000e06:	46be      	mov	lr, r7
 8000e08:	2620      	movs	r6, #32
 8000e0a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0e:	eba2 0208 	sub.w	r2, r2, r8
 8000e12:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e16:	e766      	b.n	8000ce6 <__udivmoddi4+0xfa>
 8000e18:	4601      	mov	r1, r0
 8000e1a:	e718      	b.n	8000c4e <__udivmoddi4+0x62>
 8000e1c:	4610      	mov	r0, r2
 8000e1e:	e72c      	b.n	8000c7a <__udivmoddi4+0x8e>
 8000e20:	f1c6 0220 	rsb	r2, r6, #32
 8000e24:	fa2e f302 	lsr.w	r3, lr, r2
 8000e28:	40b7      	lsls	r7, r6
 8000e2a:	40b1      	lsls	r1, r6
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e34:	430a      	orrs	r2, r1
 8000e36:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e40:	0c11      	lsrs	r1, r2, #16
 8000e42:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e46:	fb08 f904 	mul.w	r9, r8, r4
 8000e4a:	40b0      	lsls	r0, r6
 8000e4c:	4589      	cmp	r9, r1
 8000e4e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e52:	b280      	uxth	r0, r0
 8000e54:	d93e      	bls.n	8000ed4 <__udivmoddi4+0x2e8>
 8000e56:	1879      	adds	r1, r7, r1
 8000e58:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e5c:	d201      	bcs.n	8000e62 <__udivmoddi4+0x276>
 8000e5e:	4589      	cmp	r9, r1
 8000e60:	d81f      	bhi.n	8000ea2 <__udivmoddi4+0x2b6>
 8000e62:	eba1 0109 	sub.w	r1, r1, r9
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fb09 f804 	mul.w	r8, r9, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	b292      	uxth	r2, r2
 8000e74:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e78:	4542      	cmp	r2, r8
 8000e7a:	d229      	bcs.n	8000ed0 <__udivmoddi4+0x2e4>
 8000e7c:	18ba      	adds	r2, r7, r2
 8000e7e:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e82:	d2c4      	bcs.n	8000e0e <__udivmoddi4+0x222>
 8000e84:	4542      	cmp	r2, r8
 8000e86:	d2c2      	bcs.n	8000e0e <__udivmoddi4+0x222>
 8000e88:	f1a9 0102 	sub.w	r1, r9, #2
 8000e8c:	443a      	add	r2, r7
 8000e8e:	e7be      	b.n	8000e0e <__udivmoddi4+0x222>
 8000e90:	45f0      	cmp	r8, lr
 8000e92:	d29d      	bcs.n	8000dd0 <__udivmoddi4+0x1e4>
 8000e94:	ebbe 0302 	subs.w	r3, lr, r2
 8000e98:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e9c:	3801      	subs	r0, #1
 8000e9e:	46e1      	mov	r9, ip
 8000ea0:	e796      	b.n	8000dd0 <__udivmoddi4+0x1e4>
 8000ea2:	eba7 0909 	sub.w	r9, r7, r9
 8000ea6:	4449      	add	r1, r9
 8000ea8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000eac:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eb0:	fb09 f804 	mul.w	r8, r9, r4
 8000eb4:	e7db      	b.n	8000e6e <__udivmoddi4+0x282>
 8000eb6:	4673      	mov	r3, lr
 8000eb8:	e77f      	b.n	8000dba <__udivmoddi4+0x1ce>
 8000eba:	4650      	mov	r0, sl
 8000ebc:	e766      	b.n	8000d8c <__udivmoddi4+0x1a0>
 8000ebe:	4608      	mov	r0, r1
 8000ec0:	e6fd      	b.n	8000cbe <__udivmoddi4+0xd2>
 8000ec2:	443b      	add	r3, r7
 8000ec4:	3a02      	subs	r2, #2
 8000ec6:	e733      	b.n	8000d30 <__udivmoddi4+0x144>
 8000ec8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ecc:	443b      	add	r3, r7
 8000ece:	e71c      	b.n	8000d0a <__udivmoddi4+0x11e>
 8000ed0:	4649      	mov	r1, r9
 8000ed2:	e79c      	b.n	8000e0e <__udivmoddi4+0x222>
 8000ed4:	eba1 0109 	sub.w	r1, r1, r9
 8000ed8:	46c4      	mov	ip, r8
 8000eda:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ede:	fb09 f804 	mul.w	r8, r9, r4
 8000ee2:	e7c4      	b.n	8000e6e <__udivmoddi4+0x282>

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <init_notch_filter>:
#include "filter.h"

void init_notch_filter(BiquadFilter *filter_instance, float fs, float fc,
		float bw) {
 8000ee8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000eec:	b08a      	sub	sp, #40	@ 0x28
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	60f8      	str	r0, [r7, #12]
 8000ef2:	ed87 0a02 	vstr	s0, [r7, #8]
 8000ef6:	edc7 0a01 	vstr	s1, [r7, #4]
 8000efa:	ed87 1a00 	vstr	s2, [r7]
	// https://webaudio.github.io/Audio-EQ-Cookbook/audio-eq-cookbook.html
	// y[n] = (b0/a0)*x[n] + (b1/a0)*x[n-1] + (b2/a0)*x[x-2] - (a1/a0)*y[n-1] - (a2/a0)*y[n-2]
	float omega_0 = PI2 * (fc / fs);
 8000efe:	ed97 7a01 	vldr	s14, [r7, #4]
 8000f02:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f06:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000f0a:	ee16 0a90 	vmov	r0, s13
 8000f0e:	f7ff faeb 	bl	80004e8 <__aeabi_f2d>
 8000f12:	a35b      	add	r3, pc, #364	@ (adr r3, 8001080 <init_notch_filter+0x198>)
 8000f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f18:	f7ff fb3e 	bl	8000598 <__aeabi_dmul>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	460b      	mov	r3, r1
 8000f20:	4610      	mov	r0, r2
 8000f22:	4619      	mov	r1, r3
 8000f24:	f7ff fdfa 	bl	8000b1c <__aeabi_d2f>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	627b      	str	r3, [r7, #36]	@ 0x24
	float sin_omega = sin(omega_0);
 8000f2c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000f2e:	f7ff fadb 	bl	80004e8 <__aeabi_f2d>
 8000f32:	4602      	mov	r2, r0
 8000f34:	460b      	mov	r3, r1
 8000f36:	ec43 2b10 	vmov	d0, r2, r3
 8000f3a:	f008 fa71 	bl	8009420 <sin>
 8000f3e:	ec53 2b10 	vmov	r2, r3, d0
 8000f42:	4610      	mov	r0, r2
 8000f44:	4619      	mov	r1, r3
 8000f46:	f7ff fde9 	bl	8000b1c <__aeabi_d2f>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	623b      	str	r3, [r7, #32]
	float cos_omega = cos(omega_0);
 8000f4e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000f50:	f7ff faca 	bl	80004e8 <__aeabi_f2d>
 8000f54:	4602      	mov	r2, r0
 8000f56:	460b      	mov	r3, r1
 8000f58:	ec43 2b10 	vmov	d0, r2, r3
 8000f5c:	f008 fa0c 	bl	8009378 <cos>
 8000f60:	ec53 2b10 	vmov	r2, r3, d0
 8000f64:	4610      	mov	r0, r2
 8000f66:	4619      	mov	r1, r3
 8000f68:	f7ff fdd8 	bl	8000b1c <__aeabi_d2f>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	61fb      	str	r3, [r7, #28]
	float alpha = sin_omega * sinh((log(2.0) / 2.0) * bw * omega_0 / sin_omega);
 8000f70:	6a38      	ldr	r0, [r7, #32]
 8000f72:	f7ff fab9 	bl	80004e8 <__aeabi_f2d>
 8000f76:	4604      	mov	r4, r0
 8000f78:	460d      	mov	r5, r1
 8000f7a:	6838      	ldr	r0, [r7, #0]
 8000f7c:	f7ff fab4 	bl	80004e8 <__aeabi_f2d>
 8000f80:	a341      	add	r3, pc, #260	@ (adr r3, 8001088 <init_notch_filter+0x1a0>)
 8000f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f86:	f7ff fb07 	bl	8000598 <__aeabi_dmul>
 8000f8a:	4602      	mov	r2, r0
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	4690      	mov	r8, r2
 8000f90:	4699      	mov	r9, r3
 8000f92:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000f94:	f7ff faa8 	bl	80004e8 <__aeabi_f2d>
 8000f98:	4602      	mov	r2, r0
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	4640      	mov	r0, r8
 8000f9e:	4649      	mov	r1, r9
 8000fa0:	f7ff fafa 	bl	8000598 <__aeabi_dmul>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	460b      	mov	r3, r1
 8000fa8:	4690      	mov	r8, r2
 8000faa:	4699      	mov	r9, r3
 8000fac:	6a38      	ldr	r0, [r7, #32]
 8000fae:	f7ff fa9b 	bl	80004e8 <__aeabi_f2d>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	4640      	mov	r0, r8
 8000fb8:	4649      	mov	r1, r9
 8000fba:	f7ff fc17 	bl	80007ec <__aeabi_ddiv>
 8000fbe:	4602      	mov	r2, r0
 8000fc0:	460b      	mov	r3, r1
 8000fc2:	ec43 2b17 	vmov	d7, r2, r3
 8000fc6:	eeb0 0a47 	vmov.f32	s0, s14
 8000fca:	eef0 0a67 	vmov.f32	s1, s15
 8000fce:	f008 f99b 	bl	8009308 <sinh>
 8000fd2:	ec53 2b10 	vmov	r2, r3, d0
 8000fd6:	4620      	mov	r0, r4
 8000fd8:	4629      	mov	r1, r5
 8000fda:	f7ff fadd 	bl	8000598 <__aeabi_dmul>
 8000fde:	4602      	mov	r2, r0
 8000fe0:	460b      	mov	r3, r1
 8000fe2:	4610      	mov	r0, r2
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	f7ff fd99 	bl	8000b1c <__aeabi_d2f>
 8000fea:	4603      	mov	r3, r0
 8000fec:	61bb      	str	r3, [r7, #24]
	float a0 = 1.0f + alpha;
 8000fee:	edd7 7a06 	vldr	s15, [r7, #24]
 8000ff2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000ff6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000ffa:	edc7 7a05 	vstr	s15, [r7, #20]

	filter_instance->b0 = 1.0f / a0;
 8000ffe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001002:	ed97 7a05 	vldr	s14, [r7, #20]
 8001006:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	edc3 7a04 	vstr	s15, [r3, #16]
	filter_instance->b1 = (-2.0f * cos_omega) / a0;
 8001010:	edd7 7a07 	vldr	s15, [r7, #28]
 8001014:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8001018:	ee67 6a87 	vmul.f32	s13, s15, s14
 800101c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001020:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	edc3 7a05 	vstr	s15, [r3, #20]
	filter_instance->b2 = 1.0f / a0;
 800102a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800102e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001032:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	edc3 7a06 	vstr	s15, [r3, #24]
	filter_instance->a1 = (-2.0f * cos_omega) / a0;
 800103c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001040:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8001044:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001048:	ed97 7a05 	vldr	s14, [r7, #20]
 800104c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	edc3 7a07 	vstr	s15, [r3, #28]
	filter_instance->a2 = (1.0f - alpha) / a0;
 8001056:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800105a:	edd7 7a06 	vldr	s15, [r7, #24]
 800105e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001062:	ed97 7a05 	vldr	s14, [r7, #20]
 8001066:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8001070:	bf00      	nop
 8001072:	3728      	adds	r7, #40	@ 0x28
 8001074:	46bd      	mov	sp, r7
 8001076:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800107a:	bf00      	nop
 800107c:	f3af 8000 	nop.w
 8001080:	54442d18 	.word	0x54442d18
 8001084:	401921fb 	.word	0x401921fb
 8001088:	fefa39ef 	.word	0xfefa39ef
 800108c:	3fd62e42 	.word	0x3fd62e42

08001090 <apply_filter>:

float apply_filter(BiquadFilter *filter_instance, float input) {
 8001090:	b480      	push	{r7}
 8001092:	b085      	sub	sp, #20
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	ed87 0a00 	vstr	s0, [r7]
	// Faltando pesquisar como usar instrues ARM MAC
	float output = (filter_instance->b0 * input)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	ed93 7a04 	vldr	s14, [r3, #16]
 80010a2:	edd7 7a00 	vldr	s15, [r7]
 80010a6:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ (filter_instance->b1 * filter_instance->x[0])
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	edd3 6a05 	vldr	s13, [r3, #20]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	edd3 7a00 	vldr	s15, [r3]
 80010b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010ba:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ (filter_instance->b2 * filter_instance->x[1])
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	edd3 6a06 	vldr	s13, [r3, #24]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	edd3 7a01 	vldr	s15, [r3, #4]
 80010ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010ce:	ee37 7a27 	vadd.f32	s14, s14, s15
			- (filter_instance->a1 * filter_instance->y[0])
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	edd3 6a07 	vldr	s13, [r3, #28]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	edd3 7a02 	vldr	s15, [r3, #8]
 80010de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010e2:	ee37 7a67 	vsub.f32	s14, s14, s15
			- (filter_instance->a2 * filter_instance->y[1]);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	edd3 6a08 	vldr	s13, [r3, #32]
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	edd3 7a03 	vldr	s15, [r3, #12]
 80010f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float output = (filter_instance->b0 * input)
 80010f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010fa:	edc7 7a03 	vstr	s15, [r7, #12]

	filter_instance->x[1] = filter_instance->x[0];
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	605a      	str	r2, [r3, #4]
	filter_instance->x[0] = input;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	683a      	ldr	r2, [r7, #0]
 800110a:	601a      	str	r2, [r3, #0]
	filter_instance->y[1] = filter_instance->y[0];
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	689a      	ldr	r2, [r3, #8]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	60da      	str	r2, [r3, #12]
	filter_instance->y[0] = output;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	68fa      	ldr	r2, [r7, #12]
 8001118:	609a      	str	r2, [r3, #8]

	return output;
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	ee07 3a90 	vmov	s15, r3
}
 8001120:	eeb0 0a67 	vmov.f32	s0, s15
 8001124:	3714      	adds	r7, #20
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
	...

08001130 <HAL_ADC_ConvCpltCallback>:
static void MX_LPUART1_UART_Init(void);
void StartFilterTask(void const *argument);

/* USER CODE BEGIN PFP */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
	// Ao ler AD abre o semaforo
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001138:	2300      	movs	r3, #0
 800113a:	60fb      	str	r3, [r7, #12]
	xSemaphoreGiveFromISR(sem_ad, &xHigherPriorityTaskWoken);
 800113c:	4b0b      	ldr	r3, [pc, #44]	@ (800116c <HAL_ADC_ConvCpltCallback+0x3c>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f107 020c 	add.w	r2, r7, #12
 8001144:	4611      	mov	r1, r2
 8001146:	4618      	mov	r0, r3
 8001148:	f006 f89e 	bl	8007288 <xQueueGiveFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d007      	beq.n	8001162 <HAL_ADC_ConvCpltCallback+0x32>
 8001152:	4b07      	ldr	r3, [pc, #28]	@ (8001170 <HAL_ADC_ConvCpltCallback+0x40>)
 8001154:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001158:	601a      	str	r2, [r3, #0]
 800115a:	f3bf 8f4f 	dsb	sy
 800115e:	f3bf 8f6f 	isb	sy
}
 8001162:	bf00      	nop
 8001164:	3710      	adds	r7, #16
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	200002f0 	.word	0x200002f0
 8001170:	e000ed04 	.word	0xe000ed04

08001174 <SendDataTask>:
	BaseType_t pxHigherPriorityTaskWoken = pdFALSE;
	xSemaphoreGiveFromISR(sem_uart, &pxHigherPriorityTaskWoken);
	portYIELD_FROM_ISR(pxHigherPriorityTaskWoken); //
}

void SendDataTask(void *param) {
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
	FilteredData ad_data;

	while (1) {
		if (xQueueReceive(queue_tx, &ad_data, portMAX_DELAY) == pdPASS) {
 800117c:	4b10      	ldr	r3, [pc, #64]	@ (80011c0 <SendDataTask+0x4c>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f107 0108 	add.w	r1, r7, #8
 8001184:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001188:	4618      	mov	r0, r3
 800118a:	f006 f90d 	bl	80073a8 <xQueueReceive>
 800118e:	4603      	mov	r3, r0
 8001190:	2b01      	cmp	r3, #1
 8001192:	d10c      	bne.n	80011ae <SendDataTask+0x3a>
			HAL_UART_Transmit(&hlpuart1, (uint8_t*) &ad_data,
 8001194:	f107 0108 	add.w	r1, r7, #8
 8001198:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800119c:	2208      	movs	r2, #8
 800119e:	4809      	ldr	r0, [pc, #36]	@ (80011c4 <SendDataTask+0x50>)
 80011a0:	f004 ff3a 	bl	8006018 <HAL_UART_Transmit>
					sizeof(FilteredData), portMAX_DELAY);
			teste++;
 80011a4:	4b08      	ldr	r3, [pc, #32]	@ (80011c8 <SendDataTask+0x54>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	3301      	adds	r3, #1
 80011aa:	4a07      	ldr	r2, [pc, #28]	@ (80011c8 <SendDataTask+0x54>)
 80011ac:	6013      	str	r3, [r2, #0]
		}
		taskYIELD();
 80011ae:	4b07      	ldr	r3, [pc, #28]	@ (80011cc <SendDataTask+0x58>)
 80011b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80011b4:	601a      	str	r2, [r3, #0]
 80011b6:	f3bf 8f4f 	dsb	sy
 80011ba:	f3bf 8f6f 	isb	sy
		if (xQueueReceive(queue_tx, &ad_data, portMAX_DELAY) == pdPASS) {
 80011be:	e7dd      	b.n	800117c <SendDataTask+0x8>
 80011c0:	200002f4 	.word	0x200002f4
 80011c4:	200001b4 	.word	0x200001b4
 80011c8:	200002f8 	.word	0x200002f8
 80011cc:	e000ed04 	.word	0xe000ed04

080011d0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80011d0:	b5b0      	push	{r4, r5, r7, lr}
 80011d2:	b088      	sub	sp, #32
 80011d4:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80011d6:	f000 fda2 	bl	8001d1e <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80011da:	f000 f88d 	bl	80012f8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80011de:	f000 fa75 	bl	80016cc <MX_GPIO_Init>
	MX_DMA_Init();
 80011e2:	f000 fa49 	bl	8001678 <MX_DMA_Init>
	MX_ADC1_Init();
 80011e6:	f000 f8d1 	bl	800138c <MX_ADC1_Init>
	MX_ADC2_Init();
 80011ea:	f000 f94d 	bl	8001488 <MX_ADC2_Init>
	MX_TIM2_Init();
 80011ee:	f000 f9f5 	bl	80015dc <MX_TIM2_Init>
	MX_LPUART1_UART_Init();
 80011f2:	f000 f9a9 	bl	8001548 <MX_LPUART1_UART_Init>
	/* USER CODE BEGIN 2 */

	init_notch_filter(&notch_filter_AD1, FS, FC, BW);
 80011f6:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 80011fa:	eddf 0a30 	vldr	s1, [pc, #192]	@ 80012bc <main+0xec>
 80011fe:	ed9f 0a30 	vldr	s0, [pc, #192]	@ 80012c0 <main+0xf0>
 8001202:	4830      	ldr	r0, [pc, #192]	@ (80012c4 <main+0xf4>)
 8001204:	f7ff fe70 	bl	8000ee8 <init_notch_filter>
	init_notch_filter(&notch_filter_AD2, FS, FC, BW);
 8001208:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 800120c:	eddf 0a2b 	vldr	s1, [pc, #172]	@ 80012bc <main+0xec>
 8001210:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 80012c0 <main+0xf0>
 8001214:	482c      	ldr	r0, [pc, #176]	@ (80012c8 <main+0xf8>)
 8001216:	f7ff fe67 	bl	8000ee8 <init_notch_filter>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800121a:	217f      	movs	r1, #127	@ 0x7f
 800121c:	482b      	ldr	r0, [pc, #172]	@ (80012cc <main+0xfc>)
 800121e:	f002 fa63 	bl	80036e8 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8001222:	217f      	movs	r1, #127	@ 0x7f
 8001224:	482a      	ldr	r0, [pc, #168]	@ (80012d0 <main+0x100>)
 8001226:	f002 fa5f 	bl	80036e8 <HAL_ADCEx_Calibration_Start>

	check_status(HAL_ADC_Start(&hadc2));
 800122a:	4829      	ldr	r0, [pc, #164]	@ (80012d0 <main+0x100>)
 800122c:	f001 f998 	bl	8002560 <HAL_ADC_Start>
 8001230:	4603      	mov	r3, r0
 8001232:	4618      	mov	r0, r3
 8001234:	f000 fa6e 	bl	8001714 <check_status>
	check_status(
 8001238:	2201      	movs	r2, #1
 800123a:	4926      	ldr	r1, [pc, #152]	@ (80012d4 <main+0x104>)
 800123c:	4823      	ldr	r0, [pc, #140]	@ (80012cc <main+0xfc>)
 800123e:	f002 fab5 	bl	80037ac <HAL_ADCEx_MultiModeStart_DMA>
 8001242:	4603      	mov	r3, r0
 8001244:	4618      	mov	r0, r3
 8001246:	f000 fa65 	bl	8001714 <check_status>
			HAL_ADCEx_MultiModeStart_DMA(&hadc1, (uint32_t*) adc_dual_buffer,
			NUMBER_OF_AQ));

	HAL_TIM_Base_Start(&htim2);
 800124a:	4823      	ldr	r0, [pc, #140]	@ (80012d8 <main+0x108>)
 800124c:	f004 f956 	bl	80054fc <HAL_TIM_Base_Start>
	/* add mutexes, ... */
	/* USER CODE END RTOS_MUTEX */

	/* USER CODE BEGIN RTOS_SEMAPHORES */
	/* add semaphores, ... */
	sem_uart = xSemaphoreCreateBinary();
 8001250:	2203      	movs	r2, #3
 8001252:	2100      	movs	r1, #0
 8001254:	2001      	movs	r0, #1
 8001256:	f005 febf 	bl	8006fd8 <xQueueGenericCreate>
 800125a:	4603      	mov	r3, r0
 800125c:	4a1f      	ldr	r2, [pc, #124]	@ (80012dc <main+0x10c>)
 800125e:	6013      	str	r3, [r2, #0]
	sem_ad = xSemaphoreCreateBinary();
 8001260:	2203      	movs	r2, #3
 8001262:	2100      	movs	r1, #0
 8001264:	2001      	movs	r0, #1
 8001266:	f005 feb7 	bl	8006fd8 <xQueueGenericCreate>
 800126a:	4603      	mov	r3, r0
 800126c:	4a1c      	ldr	r2, [pc, #112]	@ (80012e0 <main+0x110>)
 800126e:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* USER CODE BEGIN RTOS_QUEUES */
	/* add queues, ... */
	queue_tx = xQueueCreate(16, sizeof(FilteredData));
 8001270:	2200      	movs	r2, #0
 8001272:	2108      	movs	r1, #8
 8001274:	2010      	movs	r0, #16
 8001276:	f005 feaf 	bl	8006fd8 <xQueueGenericCreate>
 800127a:	4603      	mov	r3, r0
 800127c:	4a19      	ldr	r2, [pc, #100]	@ (80012e4 <main+0x114>)
 800127e:	6013      	str	r3, [r2, #0]
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of FilterTask */
	osThreadDef(FilterTask, StartFilterTask, osPriorityAboveNormal, 0, 256);
 8001280:	4b19      	ldr	r3, [pc, #100]	@ (80012e8 <main+0x118>)
 8001282:	1d3c      	adds	r4, r7, #4
 8001284:	461d      	mov	r5, r3
 8001286:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001288:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800128a:	682b      	ldr	r3, [r5, #0]
 800128c:	6023      	str	r3, [r4, #0]
	FilterTaskHandle = osThreadCreate(osThread(FilterTask), NULL);
 800128e:	1d3b      	adds	r3, r7, #4
 8001290:	2100      	movs	r1, #0
 8001292:	4618      	mov	r0, r3
 8001294:	f005 fd5b 	bl	8006d4e <osThreadCreate>
 8001298:	4603      	mov	r3, r0
 800129a:	4a14      	ldr	r2, [pc, #80]	@ (80012ec <main+0x11c>)
 800129c:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	xTaskCreate(SendDataTask, "SendData", 256, NULL, 0, NULL);
 800129e:	2300      	movs	r3, #0
 80012a0:	9301      	str	r3, [sp, #4]
 80012a2:	2300      	movs	r3, #0
 80012a4:	9300      	str	r3, [sp, #0]
 80012a6:	2300      	movs	r3, #0
 80012a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012ac:	4910      	ldr	r1, [pc, #64]	@ (80012f0 <main+0x120>)
 80012ae:	4811      	ldr	r0, [pc, #68]	@ (80012f4 <main+0x124>)
 80012b0:	f006 fb94 	bl	80079dc <xTaskCreate>
	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 80012b4:	f005 fd44 	bl	8006d40 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 80012b8:	bf00      	nop
 80012ba:	e7fd      	b.n	80012b8 <main+0xe8>
 80012bc:	42700000 	.word	0x42700000
 80012c0:	454e6000 	.word	0x454e6000
 80012c4:	2000029c 	.word	0x2000029c
 80012c8:	200002c0 	.word	0x200002c0
 80012cc:	2000007c 	.word	0x2000007c
 80012d0:	200000e8 	.word	0x200000e8
 80012d4:	20000298 	.word	0x20000298
 80012d8:	20000248 	.word	0x20000248
 80012dc:	200002ec 	.word	0x200002ec
 80012e0:	200002f0 	.word	0x200002f0
 80012e4:	200002f4 	.word	0x200002f4
 80012e8:	0800adf0 	.word	0x0800adf0
 80012ec:	20000294 	.word	0x20000294
 80012f0:	0800add8 	.word	0x0800add8
 80012f4:	08001175 	.word	0x08001175

080012f8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b094      	sub	sp, #80	@ 0x50
 80012fc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80012fe:	f107 0318 	add.w	r3, r7, #24
 8001302:	2238      	movs	r2, #56	@ 0x38
 8001304:	2100      	movs	r1, #0
 8001306:	4618      	mov	r0, r3
 8001308:	f007 ff06 	bl	8009118 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	609a      	str	r2, [r3, #8]
 8001316:	60da      	str	r2, [r3, #12]
 8001318:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800131a:	2000      	movs	r0, #0
 800131c:	f003 f892 	bl	8004444 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001320:	2301      	movs	r3, #1
 8001322:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001324:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001328:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800132a:	2302      	movs	r3, #2
 800132c:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800132e:	2303      	movs	r3, #3
 8001330:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8001332:	2306      	movs	r3, #6
 8001334:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8001336:	2355      	movs	r3, #85	@ 0x55
 8001338:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800133a:	2302      	movs	r3, #2
 800133c:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800133e:	2302      	movs	r3, #2
 8001340:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001342:	2302      	movs	r3, #2
 8001344:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001346:	f107 0318 	add.w	r3, r7, #24
 800134a:	4618      	mov	r0, r3
 800134c:	f003 f92e 	bl	80045ac <HAL_RCC_OscConfig>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <SystemClock_Config+0x62>
		Error_Handler();
 8001356:	f000 fa63 	bl	8001820 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800135a:	230f      	movs	r3, #15
 800135c:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800135e:	2303      	movs	r3, #3
 8001360:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001362:	2300      	movs	r3, #0
 8001364:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001366:	2300      	movs	r3, #0
 8001368:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800136a:	2300      	movs	r3, #0
 800136c:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 800136e:	1d3b      	adds	r3, r7, #4
 8001370:	2104      	movs	r1, #4
 8001372:	4618      	mov	r0, r3
 8001374:	f003 fc2c 	bl	8004bd0 <HAL_RCC_ClockConfig>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <SystemClock_Config+0x8a>
		Error_Handler();
 800137e:	f000 fa4f 	bl	8001820 <Error_Handler>
	}
}
 8001382:	bf00      	nop
 8001384:	3750      	adds	r7, #80	@ 0x50
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
	...

0800138c <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 800138c:	b580      	push	{r7, lr}
 800138e:	b08c      	sub	sp, #48	@ 0x30
 8001390:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_MultiModeTypeDef multimode = { 0 };
 8001392:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	605a      	str	r2, [r3, #4]
 800139c:	609a      	str	r2, [r3, #8]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 800139e:	1d3b      	adds	r3, r7, #4
 80013a0:	2220      	movs	r2, #32
 80013a2:	2100      	movs	r1, #0
 80013a4:	4618      	mov	r0, r3
 80013a6:	f007 feb7 	bl	8009118 <memset>

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 80013aa:	4b35      	ldr	r3, [pc, #212]	@ (8001480 <MX_ADC1_Init+0xf4>)
 80013ac:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80013b0:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80013b2:	4b33      	ldr	r3, [pc, #204]	@ (8001480 <MX_ADC1_Init+0xf4>)
 80013b4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80013b8:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013ba:	4b31      	ldr	r3, [pc, #196]	@ (8001480 <MX_ADC1_Init+0xf4>)
 80013bc:	2200      	movs	r2, #0
 80013be:	609a      	str	r2, [r3, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013c0:	4b2f      	ldr	r3, [pc, #188]	@ (8001480 <MX_ADC1_Init+0xf4>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	60da      	str	r2, [r3, #12]
	hadc1.Init.GainCompensation = 0;
 80013c6:	4b2e      	ldr	r3, [pc, #184]	@ (8001480 <MX_ADC1_Init+0xf4>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	611a      	str	r2, [r3, #16]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80013cc:	4b2c      	ldr	r3, [pc, #176]	@ (8001480 <MX_ADC1_Init+0xf4>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	615a      	str	r2, [r3, #20]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013d2:	4b2b      	ldr	r3, [pc, #172]	@ (8001480 <MX_ADC1_Init+0xf4>)
 80013d4:	2204      	movs	r2, #4
 80013d6:	619a      	str	r2, [r3, #24]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 80013d8:	4b29      	ldr	r3, [pc, #164]	@ (8001480 <MX_ADC1_Init+0xf4>)
 80013da:	2200      	movs	r2, #0
 80013dc:	771a      	strb	r2, [r3, #28]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80013de:	4b28      	ldr	r3, [pc, #160]	@ (8001480 <MX_ADC1_Init+0xf4>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	775a      	strb	r2, [r3, #29]
	hadc1.Init.NbrOfConversion = 1;
 80013e4:	4b26      	ldr	r3, [pc, #152]	@ (8001480 <MX_ADC1_Init+0xf4>)
 80013e6:	2201      	movs	r2, #1
 80013e8:	621a      	str	r2, [r3, #32]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013ea:	4b25      	ldr	r3, [pc, #148]	@ (8001480 <MX_ADC1_Init+0xf4>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 80013f2:	4b23      	ldr	r3, [pc, #140]	@ (8001480 <MX_ADC1_Init+0xf4>)
 80013f4:	f44f 62ac 	mov.w	r2, #1376	@ 0x560
 80013f8:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80013fa:	4b21      	ldr	r3, [pc, #132]	@ (8001480 <MX_ADC1_Init+0xf4>)
 80013fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001400:	631a      	str	r2, [r3, #48]	@ 0x30
	hadc1.Init.DMAContinuousRequests = ENABLE;
 8001402:	4b1f      	ldr	r3, [pc, #124]	@ (8001480 <MX_ADC1_Init+0xf4>)
 8001404:	2201      	movs	r2, #1
 8001406:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800140a:	4b1d      	ldr	r3, [pc, #116]	@ (8001480 <MX_ADC1_Init+0xf4>)
 800140c:	2200      	movs	r2, #0
 800140e:	63da      	str	r2, [r3, #60]	@ 0x3c
	hadc1.Init.OversamplingMode = DISABLE;
 8001410:	4b1b      	ldr	r3, [pc, #108]	@ (8001480 <MX_ADC1_Init+0xf4>)
 8001412:	2200      	movs	r2, #0
 8001414:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001418:	4819      	ldr	r0, [pc, #100]	@ (8001480 <MX_ADC1_Init+0xf4>)
 800141a:	f000 ff1d 	bl	8002258 <HAL_ADC_Init>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_ADC1_Init+0x9c>
		Error_Handler();
 8001424:	f000 f9fc 	bl	8001820 <Error_Handler>
	}

	/** Configure the ADC multi-mode
	 */
	multimode.Mode = ADC_DUALMODE_INTERL;
 8001428:	2307      	movs	r3, #7
 800142a:	627b      	str	r3, [r7, #36]	@ 0x24
	multimode.DMAAccessMode = ADC_DMAACCESSMODE_12_10_BITS;
 800142c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001430:	62bb      	str	r3, [r7, #40]	@ 0x28
	multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_1CYCLE;
 8001432:	2300      	movs	r3, #0
 8001434:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 8001436:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800143a:	4619      	mov	r1, r3
 800143c:	4810      	ldr	r0, [pc, #64]	@ (8001480 <MX_ADC1_Init+0xf4>)
 800143e:	f002 fa89 	bl	8003954 <HAL_ADCEx_MultiModeConfigChannel>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_ADC1_Init+0xc0>
		Error_Handler();
 8001448:	f000 f9ea 	bl	8001820 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 800144c:	4b0d      	ldr	r3, [pc, #52]	@ (8001484 <MX_ADC1_Init+0xf8>)
 800144e:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001450:	2306      	movs	r3, #6
 8001452:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001454:	2300      	movs	r3, #0
 8001456:	60fb      	str	r3, [r7, #12]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001458:	237f      	movs	r3, #127	@ 0x7f
 800145a:	613b      	str	r3, [r7, #16]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800145c:	2304      	movs	r3, #4
 800145e:	617b      	str	r3, [r7, #20]
	sConfig.Offset = 0;
 8001460:	2300      	movs	r3, #0
 8001462:	61bb      	str	r3, [r7, #24]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001464:	1d3b      	adds	r3, r7, #4
 8001466:	4619      	mov	r1, r3
 8001468:	4805      	ldr	r0, [pc, #20]	@ (8001480 <MX_ADC1_Init+0xf4>)
 800146a:	f001 fb6d 	bl	8002b48 <HAL_ADC_ConfigChannel>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <MX_ADC1_Init+0xec>
		Error_Handler();
 8001474:	f000 f9d4 	bl	8001820 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001478:	bf00      	nop
 800147a:	3730      	adds	r7, #48	@ 0x30
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	2000007c 	.word	0x2000007c
 8001484:	04300002 	.word	0x04300002

08001488 <MX_ADC2_Init>:
/**
 * @brief ADC2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC2_Init(void) {
 8001488:	b580      	push	{r7, lr}
 800148a:	b088      	sub	sp, #32
 800148c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC2_Init 0 */

	/* USER CODE END ADC2_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 800148e:	463b      	mov	r3, r7
 8001490:	2220      	movs	r2, #32
 8001492:	2100      	movs	r1, #0
 8001494:	4618      	mov	r0, r3
 8001496:	f007 fe3f 	bl	8009118 <memset>

	/* USER CODE END ADC2_Init 1 */

	/** Common config
	 */
	hadc2.Instance = ADC2;
 800149a:	4b28      	ldr	r3, [pc, #160]	@ (800153c <MX_ADC2_Init+0xb4>)
 800149c:	4a28      	ldr	r2, [pc, #160]	@ (8001540 <MX_ADC2_Init+0xb8>)
 800149e:	601a      	str	r2, [r3, #0]
	hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014a0:	4b26      	ldr	r3, [pc, #152]	@ (800153c <MX_ADC2_Init+0xb4>)
 80014a2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80014a6:	605a      	str	r2, [r3, #4]
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80014a8:	4b24      	ldr	r3, [pc, #144]	@ (800153c <MX_ADC2_Init+0xb4>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	609a      	str	r2, [r3, #8]
	hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014ae:	4b23      	ldr	r3, [pc, #140]	@ (800153c <MX_ADC2_Init+0xb4>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	60da      	str	r2, [r3, #12]
	hadc2.Init.GainCompensation = 0;
 80014b4:	4b21      	ldr	r3, [pc, #132]	@ (800153c <MX_ADC2_Init+0xb4>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	611a      	str	r2, [r3, #16]
	hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80014ba:	4b20      	ldr	r3, [pc, #128]	@ (800153c <MX_ADC2_Init+0xb4>)
 80014bc:	2200      	movs	r2, #0
 80014be:	615a      	str	r2, [r3, #20]
	hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014c0:	4b1e      	ldr	r3, [pc, #120]	@ (800153c <MX_ADC2_Init+0xb4>)
 80014c2:	2204      	movs	r2, #4
 80014c4:	619a      	str	r2, [r3, #24]
	hadc2.Init.LowPowerAutoWait = DISABLE;
 80014c6:	4b1d      	ldr	r3, [pc, #116]	@ (800153c <MX_ADC2_Init+0xb4>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	771a      	strb	r2, [r3, #28]
	hadc2.Init.ContinuousConvMode = DISABLE;
 80014cc:	4b1b      	ldr	r3, [pc, #108]	@ (800153c <MX_ADC2_Init+0xb4>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	775a      	strb	r2, [r3, #29]
	hadc2.Init.NbrOfConversion = 1;
 80014d2:	4b1a      	ldr	r3, [pc, #104]	@ (800153c <MX_ADC2_Init+0xb4>)
 80014d4:	2201      	movs	r2, #1
 80014d6:	621a      	str	r2, [r3, #32]
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 80014d8:	4b18      	ldr	r3, [pc, #96]	@ (800153c <MX_ADC2_Init+0xb4>)
 80014da:	2200      	movs	r2, #0
 80014dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	hadc2.Init.DMAContinuousRequests = DISABLE;
 80014e0:	4b16      	ldr	r3, [pc, #88]	@ (800153c <MX_ADC2_Init+0xb4>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80014e8:	4b14      	ldr	r3, [pc, #80]	@ (800153c <MX_ADC2_Init+0xb4>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	63da      	str	r2, [r3, #60]	@ 0x3c
	hadc2.Init.OversamplingMode = DISABLE;
 80014ee:	4b13      	ldr	r3, [pc, #76]	@ (800153c <MX_ADC2_Init+0xb4>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	if (HAL_ADC_Init(&hadc2) != HAL_OK) {
 80014f6:	4811      	ldr	r0, [pc, #68]	@ (800153c <MX_ADC2_Init+0xb4>)
 80014f8:	f000 feae 	bl	8002258 <HAL_ADC_Init>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_ADC2_Init+0x7e>
		Error_Handler();
 8001502:	f000 f98d 	bl	8001820 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_2;
 8001506:	4b0f      	ldr	r3, [pc, #60]	@ (8001544 <MX_ADC2_Init+0xbc>)
 8001508:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800150a:	2306      	movs	r3, #6
 800150c:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800150e:	2300      	movs	r3, #0
 8001510:	60bb      	str	r3, [r7, #8]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001512:	237f      	movs	r3, #127	@ 0x7f
 8001514:	60fb      	str	r3, [r7, #12]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001516:	2304      	movs	r3, #4
 8001518:	613b      	str	r3, [r7, #16]
	sConfig.Offset = 0;
 800151a:	2300      	movs	r3, #0
 800151c:	617b      	str	r3, [r7, #20]
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) {
 800151e:	463b      	mov	r3, r7
 8001520:	4619      	mov	r1, r3
 8001522:	4806      	ldr	r0, [pc, #24]	@ (800153c <MX_ADC2_Init+0xb4>)
 8001524:	f001 fb10 	bl	8002b48 <HAL_ADC_ConfigChannel>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <MX_ADC2_Init+0xaa>
		Error_Handler();
 800152e:	f000 f977 	bl	8001820 <Error_Handler>
	}
	/* USER CODE BEGIN ADC2_Init 2 */

	/* USER CODE END ADC2_Init 2 */

}
 8001532:	bf00      	nop
 8001534:	3720      	adds	r7, #32
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	200000e8 	.word	0x200000e8
 8001540:	50000100 	.word	0x50000100
 8001544:	08600004 	.word	0x08600004

08001548 <MX_LPUART1_UART_Init>:
/**
 * @brief LPUART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_LPUART1_UART_Init(void) {
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
	/* USER CODE END LPUART1_Init 0 */

	/* USER CODE BEGIN LPUART1_Init 1 */

	/* USER CODE END LPUART1_Init 1 */
	hlpuart1.Instance = LPUART1;
 800154c:	4b20      	ldr	r3, [pc, #128]	@ (80015d0 <MX_LPUART1_UART_Init+0x88>)
 800154e:	4a21      	ldr	r2, [pc, #132]	@ (80015d4 <MX_LPUART1_UART_Init+0x8c>)
 8001550:	601a      	str	r2, [r3, #0]
	hlpuart1.Init.BaudRate = 209700;
 8001552:	4b1f      	ldr	r3, [pc, #124]	@ (80015d0 <MX_LPUART1_UART_Init+0x88>)
 8001554:	4a20      	ldr	r2, [pc, #128]	@ (80015d8 <MX_LPUART1_UART_Init+0x90>)
 8001556:	605a      	str	r2, [r3, #4]
	hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001558:	4b1d      	ldr	r3, [pc, #116]	@ (80015d0 <MX_LPUART1_UART_Init+0x88>)
 800155a:	2200      	movs	r2, #0
 800155c:	609a      	str	r2, [r3, #8]
	hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800155e:	4b1c      	ldr	r3, [pc, #112]	@ (80015d0 <MX_LPUART1_UART_Init+0x88>)
 8001560:	2200      	movs	r2, #0
 8001562:	60da      	str	r2, [r3, #12]
	hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001564:	4b1a      	ldr	r3, [pc, #104]	@ (80015d0 <MX_LPUART1_UART_Init+0x88>)
 8001566:	2200      	movs	r2, #0
 8001568:	611a      	str	r2, [r3, #16]
	hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800156a:	4b19      	ldr	r3, [pc, #100]	@ (80015d0 <MX_LPUART1_UART_Init+0x88>)
 800156c:	220c      	movs	r2, #12
 800156e:	615a      	str	r2, [r3, #20]
	hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001570:	4b17      	ldr	r3, [pc, #92]	@ (80015d0 <MX_LPUART1_UART_Init+0x88>)
 8001572:	2200      	movs	r2, #0
 8001574:	619a      	str	r2, [r3, #24]
	hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001576:	4b16      	ldr	r3, [pc, #88]	@ (80015d0 <MX_LPUART1_UART_Init+0x88>)
 8001578:	2200      	movs	r2, #0
 800157a:	621a      	str	r2, [r3, #32]
	hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800157c:	4b14      	ldr	r3, [pc, #80]	@ (80015d0 <MX_LPUART1_UART_Init+0x88>)
 800157e:	2200      	movs	r2, #0
 8001580:	625a      	str	r2, [r3, #36]	@ 0x24
	hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001582:	4b13      	ldr	r3, [pc, #76]	@ (80015d0 <MX_LPUART1_UART_Init+0x88>)
 8001584:	2200      	movs	r2, #0
 8001586:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&hlpuart1) != HAL_OK) {
 8001588:	4811      	ldr	r0, [pc, #68]	@ (80015d0 <MX_LPUART1_UART_Init+0x88>)
 800158a:	f004 fcf5 	bl	8005f78 <HAL_UART_Init>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <MX_LPUART1_UART_Init+0x50>
		Error_Handler();
 8001594:	f000 f944 	bl	8001820 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8)
 8001598:	2100      	movs	r1, #0
 800159a:	480d      	ldr	r0, [pc, #52]	@ (80015d0 <MX_LPUART1_UART_Init+0x88>)
 800159c:	f005 faee 	bl	8006b7c <HAL_UARTEx_SetTxFifoThreshold>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_LPUART1_UART_Init+0x62>
			!= HAL_OK) {
		Error_Handler();
 80015a6:	f000 f93b 	bl	8001820 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8)
 80015aa:	2100      	movs	r1, #0
 80015ac:	4808      	ldr	r0, [pc, #32]	@ (80015d0 <MX_LPUART1_UART_Init+0x88>)
 80015ae:	f005 fb23 	bl	8006bf8 <HAL_UARTEx_SetRxFifoThreshold>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <MX_LPUART1_UART_Init+0x74>
			!= HAL_OK) {
		Error_Handler();
 80015b8:	f000 f932 	bl	8001820 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK) {
 80015bc:	4804      	ldr	r0, [pc, #16]	@ (80015d0 <MX_LPUART1_UART_Init+0x88>)
 80015be:	f005 faa4 	bl	8006b0a <HAL_UARTEx_DisableFifoMode>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_LPUART1_UART_Init+0x84>
		Error_Handler();
 80015c8:	f000 f92a 	bl	8001820 <Error_Handler>
	}
	/* USER CODE BEGIN LPUART1_Init 2 */

	/* USER CODE END LPUART1_Init 2 */

}
 80015cc:	bf00      	nop
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	200001b4 	.word	0x200001b4
 80015d4:	40008000 	.word	0x40008000
 80015d8:	00033324 	.word	0x00033324

080015dc <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 80015dc:	b580      	push	{r7, lr}
 80015de:	b088      	sub	sp, #32
 80015e0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80015e2:	f107 0310 	add.w	r3, r7, #16
 80015e6:	2200      	movs	r2, #0
 80015e8:	601a      	str	r2, [r3, #0]
 80015ea:	605a      	str	r2, [r3, #4]
 80015ec:	609a      	str	r2, [r3, #8]
 80015ee:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80015f0:	1d3b      	adds	r3, r7, #4
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	605a      	str	r2, [r3, #4]
 80015f8:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80015fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001674 <MX_TIM2_Init+0x98>)
 80015fc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001600:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8001602:	4b1c      	ldr	r3, [pc, #112]	@ (8001674 <MX_TIM2_Init+0x98>)
 8001604:	2200      	movs	r2, #0
 8001606:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001608:	4b1a      	ldr	r3, [pc, #104]	@ (8001674 <MX_TIM2_Init+0x98>)
 800160a:	2200      	movs	r2, #0
 800160c:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 51514;
 800160e:	4b19      	ldr	r3, [pc, #100]	@ (8001674 <MX_TIM2_Init+0x98>)
 8001610:	f64c 123a 	movw	r2, #51514	@ 0xc93a
 8001614:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001616:	4b17      	ldr	r3, [pc, #92]	@ (8001674 <MX_TIM2_Init+0x98>)
 8001618:	2200      	movs	r2, #0
 800161a:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800161c:	4b15      	ldr	r3, [pc, #84]	@ (8001674 <MX_TIM2_Init+0x98>)
 800161e:	2200      	movs	r2, #0
 8001620:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001622:	4814      	ldr	r0, [pc, #80]	@ (8001674 <MX_TIM2_Init+0x98>)
 8001624:	f003 ff12 	bl	800544c <HAL_TIM_Base_Init>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_TIM2_Init+0x56>
		Error_Handler();
 800162e:	f000 f8f7 	bl	8001820 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001632:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001636:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001638:	f107 0310 	add.w	r3, r7, #16
 800163c:	4619      	mov	r1, r3
 800163e:	480d      	ldr	r0, [pc, #52]	@ (8001674 <MX_TIM2_Init+0x98>)
 8001640:	f004 f978 	bl	8005934 <HAL_TIM_ConfigClockSource>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_TIM2_Init+0x72>
		Error_Handler();
 800164a:	f000 f8e9 	bl	8001820 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800164e:	2320      	movs	r3, #32
 8001650:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001652:	2300      	movs	r3, #0
 8001654:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001656:	1d3b      	adds	r3, r7, #4
 8001658:	4619      	mov	r1, r3
 800165a:	4806      	ldr	r0, [pc, #24]	@ (8001674 <MX_TIM2_Init+0x98>)
 800165c:	f004 fbc4 	bl	8005de8 <HAL_TIMEx_MasterConfigSynchronization>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <MX_TIM2_Init+0x8e>
			!= HAL_OK) {
		Error_Handler();
 8001666:	f000 f8db 	bl	8001820 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 800166a:	bf00      	nop
 800166c:	3720      	adds	r7, #32
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	20000248 	.word	0x20000248

08001678 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMAMUX1_CLK_ENABLE();
 800167e:	4b12      	ldr	r3, [pc, #72]	@ (80016c8 <MX_DMA_Init+0x50>)
 8001680:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001682:	4a11      	ldr	r2, [pc, #68]	@ (80016c8 <MX_DMA_Init+0x50>)
 8001684:	f043 0304 	orr.w	r3, r3, #4
 8001688:	6493      	str	r3, [r2, #72]	@ 0x48
 800168a:	4b0f      	ldr	r3, [pc, #60]	@ (80016c8 <MX_DMA_Init+0x50>)
 800168c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800168e:	f003 0304 	and.w	r3, r3, #4
 8001692:	607b      	str	r3, [r7, #4]
 8001694:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001696:	4b0c      	ldr	r3, [pc, #48]	@ (80016c8 <MX_DMA_Init+0x50>)
 8001698:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800169a:	4a0b      	ldr	r2, [pc, #44]	@ (80016c8 <MX_DMA_Init+0x50>)
 800169c:	f043 0301 	orr.w	r3, r3, #1
 80016a0:	6493      	str	r3, [r2, #72]	@ 0x48
 80016a2:	4b09      	ldr	r3, [pc, #36]	@ (80016c8 <MX_DMA_Init+0x50>)
 80016a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	603b      	str	r3, [r7, #0]
 80016ac:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80016ae:	2200      	movs	r2, #0
 80016b0:	2105      	movs	r1, #5
 80016b2:	200b      	movs	r0, #11
 80016b4:	f002 faaa 	bl	8003c0c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80016b8:	200b      	movs	r0, #11
 80016ba:	f002 fac1 	bl	8003c40 <HAL_NVIC_EnableIRQ>

}
 80016be:	bf00      	nop
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	40021000 	.word	0x40021000

080016cc <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80016d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001710 <MX_GPIO_Init+0x44>)
 80016d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d6:	4a0e      	ldr	r2, [pc, #56]	@ (8001710 <MX_GPIO_Init+0x44>)
 80016d8:	f043 0320 	orr.w	r3, r3, #32
 80016dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016de:	4b0c      	ldr	r3, [pc, #48]	@ (8001710 <MX_GPIO_Init+0x44>)
 80016e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e2:	f003 0320 	and.w	r3, r3, #32
 80016e6:	607b      	str	r3, [r7, #4]
 80016e8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80016ea:	4b09      	ldr	r3, [pc, #36]	@ (8001710 <MX_GPIO_Init+0x44>)
 80016ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ee:	4a08      	ldr	r2, [pc, #32]	@ (8001710 <MX_GPIO_Init+0x44>)
 80016f0:	f043 0301 	orr.w	r3, r3, #1
 80016f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016f6:	4b06      	ldr	r3, [pc, #24]	@ (8001710 <MX_GPIO_Init+0x44>)
 80016f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	603b      	str	r3, [r7, #0]
 8001700:	683b      	ldr	r3, [r7, #0]

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8001702:	bf00      	nop
 8001704:	370c      	adds	r7, #12
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	40021000 	.word	0x40021000

08001714 <check_status>:

/* USER CODE BEGIN 4 */
void check_status(HAL_StatusTypeDef status) {
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	4603      	mov	r3, r0
 800171c:	71fb      	strb	r3, [r7, #7]
	if (status != HAL_OK)
 800171e:	79fb      	ldrb	r3, [r7, #7]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <check_status+0x14>
		Error_Handler();
 8001724:	f000 f87c 	bl	8001820 <Error_Handler>
}
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}

08001730 <StartFilterTask>:
 * @brief  Function implementing the FilterTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartFilterTask */
void StartFilterTask(void const *argument) {
 8001730:	b580      	push	{r7, lr}
 8001732:	b086      	sub	sp, #24
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		// se estiver aberto pega para si e fecha
		xSemaphoreTake(sem_ad, portMAX_DELAY);
 8001738:	4b29      	ldr	r3, [pc, #164]	@ (80017e0 <StartFilterTask+0xb0>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001740:	4618      	mov	r0, r3
 8001742:	f005 ff13 	bl	800756c <xQueueSemaphoreTake>
		float ad1 = adc_dual_buffer[0] * ADC12_TO_VOLTAGE;
 8001746:	4b27      	ldr	r3, [pc, #156]	@ (80017e4 <StartFilterTask+0xb4>)
 8001748:	881b      	ldrh	r3, [r3, #0]
 800174a:	4618      	mov	r0, r3
 800174c:	f7fe feba 	bl	80004c4 <__aeabi_i2d>
 8001750:	a321      	add	r3, pc, #132	@ (adr r3, 80017d8 <StartFilterTask+0xa8>)
 8001752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001756:	f7fe ff1f 	bl	8000598 <__aeabi_dmul>
 800175a:	4602      	mov	r2, r0
 800175c:	460b      	mov	r3, r1
 800175e:	4610      	mov	r0, r2
 8001760:	4619      	mov	r1, r3
 8001762:	f7ff f9db 	bl	8000b1c <__aeabi_d2f>
 8001766:	4603      	mov	r3, r0
 8001768:	617b      	str	r3, [r7, #20]
		float ad2 = adc_dual_buffer[1] * ADC12_TO_VOLTAGE;
 800176a:	4b1e      	ldr	r3, [pc, #120]	@ (80017e4 <StartFilterTask+0xb4>)
 800176c:	885b      	ldrh	r3, [r3, #2]
 800176e:	4618      	mov	r0, r3
 8001770:	f7fe fea8 	bl	80004c4 <__aeabi_i2d>
 8001774:	a318      	add	r3, pc, #96	@ (adr r3, 80017d8 <StartFilterTask+0xa8>)
 8001776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800177a:	f7fe ff0d 	bl	8000598 <__aeabi_dmul>
 800177e:	4602      	mov	r2, r0
 8001780:	460b      	mov	r3, r1
 8001782:	4610      	mov	r0, r2
 8001784:	4619      	mov	r1, r3
 8001786:	f7ff f9c9 	bl	8000b1c <__aeabi_d2f>
 800178a:	4603      	mov	r3, r0
 800178c:	613b      	str	r3, [r7, #16]

		filtered_ad1 = apply_filter(&notch_filter_AD1, ad1);
 800178e:	ed97 0a05 	vldr	s0, [r7, #20]
 8001792:	4815      	ldr	r0, [pc, #84]	@ (80017e8 <StartFilterTask+0xb8>)
 8001794:	f7ff fc7c 	bl	8001090 <apply_filter>
 8001798:	eef0 7a40 	vmov.f32	s15, s0
 800179c:	4b13      	ldr	r3, [pc, #76]	@ (80017ec <StartFilterTask+0xbc>)
 800179e:	edc3 7a00 	vstr	s15, [r3]
		filtered_ad2 = apply_filter(&notch_filter_AD2, ad2);
 80017a2:	ed97 0a04 	vldr	s0, [r7, #16]
 80017a6:	4812      	ldr	r0, [pc, #72]	@ (80017f0 <StartFilterTask+0xc0>)
 80017a8:	f7ff fc72 	bl	8001090 <apply_filter>
 80017ac:	eef0 7a40 	vmov.f32	s15, s0
 80017b0:	4b10      	ldr	r3, [pc, #64]	@ (80017f4 <StartFilterTask+0xc4>)
 80017b2:	edc3 7a00 	vstr	s15, [r3]

		FilteredData data = { filtered_ad1, filtered_ad2 };
 80017b6:	4b0d      	ldr	r3, [pc, #52]	@ (80017ec <StartFilterTask+0xbc>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	60bb      	str	r3, [r7, #8]
 80017bc:	4b0d      	ldr	r3, [pc, #52]	@ (80017f4 <StartFilterTask+0xc4>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	60fb      	str	r3, [r7, #12]
		xQueueSend(queue_tx, &data, 0);
 80017c2:	4b0d      	ldr	r3, [pc, #52]	@ (80017f8 <StartFilterTask+0xc8>)
 80017c4:	6818      	ldr	r0, [r3, #0]
 80017c6:	f107 0108 	add.w	r1, r7, #8
 80017ca:	2300      	movs	r3, #0
 80017cc:	2200      	movs	r2, #0
 80017ce:	f005 fc59 	bl	8007084 <xQueueGenericSend>
	for (;;) {
 80017d2:	bf00      	nop
 80017d4:	e7b0      	b.n	8001738 <StartFilterTask+0x8>
 80017d6:	bf00      	nop
 80017d8:	51ef8352 	.word	0x51ef8352
 80017dc:	3f4a680d 	.word	0x3f4a680d
 80017e0:	200002f0 	.word	0x200002f0
 80017e4:	20000298 	.word	0x20000298
 80017e8:	2000029c 	.word	0x2000029c
 80017ec:	200002e4 	.word	0x200002e4
 80017f0:	200002c0 	.word	0x200002c0
 80017f4:	200002e8 	.word	0x200002e8
 80017f8:	200002f4 	.word	0x200002f4

080017fc <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM17) {
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a04      	ldr	r2, [pc, #16]	@ (800181c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d101      	bne.n	8001812 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 800180e:	f000 fa9f 	bl	8001d50 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8001812:	bf00      	nop
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	40014800 	.word	0x40014800

08001820 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001824:	b672      	cpsid	i
}
 8001826:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001828:	bf00      	nop
 800182a:	e7fd      	b.n	8001828 <Error_Handler+0x8>

0800182c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001832:	4b12      	ldr	r3, [pc, #72]	@ (800187c <HAL_MspInit+0x50>)
 8001834:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001836:	4a11      	ldr	r2, [pc, #68]	@ (800187c <HAL_MspInit+0x50>)
 8001838:	f043 0301 	orr.w	r3, r3, #1
 800183c:	6613      	str	r3, [r2, #96]	@ 0x60
 800183e:	4b0f      	ldr	r3, [pc, #60]	@ (800187c <HAL_MspInit+0x50>)
 8001840:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001842:	f003 0301 	and.w	r3, r3, #1
 8001846:	607b      	str	r3, [r7, #4]
 8001848:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800184a:	4b0c      	ldr	r3, [pc, #48]	@ (800187c <HAL_MspInit+0x50>)
 800184c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800184e:	4a0b      	ldr	r2, [pc, #44]	@ (800187c <HAL_MspInit+0x50>)
 8001850:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001854:	6593      	str	r3, [r2, #88]	@ 0x58
 8001856:	4b09      	ldr	r3, [pc, #36]	@ (800187c <HAL_MspInit+0x50>)
 8001858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800185a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800185e:	603b      	str	r3, [r7, #0]
 8001860:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001862:	2200      	movs	r2, #0
 8001864:	210f      	movs	r1, #15
 8001866:	f06f 0001 	mvn.w	r0, #1
 800186a:	f002 f9cf 	bl	8003c0c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800186e:	f002 fe8d 	bl	800458c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001872:	bf00      	nop
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	40021000 	.word	0x40021000

08001880 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b09c      	sub	sp, #112	@ 0x70
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001888:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	60da      	str	r2, [r3, #12]
 8001896:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001898:	f107 0318 	add.w	r3, r7, #24
 800189c:	2244      	movs	r2, #68	@ 0x44
 800189e:	2100      	movs	r1, #0
 80018a0:	4618      	mov	r0, r3
 80018a2:	f007 fc39 	bl	8009118 <memset>
  if(hadc->Instance==ADC1)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80018ae:	d171      	bne.n	8001994 <HAL_ADC_MspInit+0x114>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80018b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80018b4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80018b6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80018ba:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018bc:	f107 0318 	add.w	r3, r7, #24
 80018c0:	4618      	mov	r0, r3
 80018c2:	f003 fbd3 	bl	800506c <HAL_RCCEx_PeriphCLKConfig>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d001      	beq.n	80018d0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80018cc:	f7ff ffa8 	bl	8001820 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80018d0:	4b58      	ldr	r3, [pc, #352]	@ (8001a34 <HAL_ADC_MspInit+0x1b4>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	3301      	adds	r3, #1
 80018d6:	4a57      	ldr	r2, [pc, #348]	@ (8001a34 <HAL_ADC_MspInit+0x1b4>)
 80018d8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80018da:	4b56      	ldr	r3, [pc, #344]	@ (8001a34 <HAL_ADC_MspInit+0x1b4>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d10b      	bne.n	80018fa <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80018e2:	4b55      	ldr	r3, [pc, #340]	@ (8001a38 <HAL_ADC_MspInit+0x1b8>)
 80018e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018e6:	4a54      	ldr	r2, [pc, #336]	@ (8001a38 <HAL_ADC_MspInit+0x1b8>)
 80018e8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80018ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018ee:	4b52      	ldr	r3, [pc, #328]	@ (8001a38 <HAL_ADC_MspInit+0x1b8>)
 80018f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80018f6:	617b      	str	r3, [r7, #20]
 80018f8:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fa:	4b4f      	ldr	r3, [pc, #316]	@ (8001a38 <HAL_ADC_MspInit+0x1b8>)
 80018fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018fe:	4a4e      	ldr	r2, [pc, #312]	@ (8001a38 <HAL_ADC_MspInit+0x1b8>)
 8001900:	f043 0301 	orr.w	r3, r3, #1
 8001904:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001906:	4b4c      	ldr	r3, [pc, #304]	@ (8001a38 <HAL_ADC_MspInit+0x1b8>)
 8001908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800190a:	f003 0301 	and.w	r3, r3, #1
 800190e:	613b      	str	r3, [r7, #16]
 8001910:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001912:	2301      	movs	r3, #1
 8001914:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001916:	2303      	movs	r3, #3
 8001918:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191a:	2300      	movs	r3, #0
 800191c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800191e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001922:	4619      	mov	r1, r3
 8001924:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001928:	f002 fc0a 	bl	8004140 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800192c:	4b43      	ldr	r3, [pc, #268]	@ (8001a3c <HAL_ADC_MspInit+0x1bc>)
 800192e:	4a44      	ldr	r2, [pc, #272]	@ (8001a40 <HAL_ADC_MspInit+0x1c0>)
 8001930:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001932:	4b42      	ldr	r3, [pc, #264]	@ (8001a3c <HAL_ADC_MspInit+0x1bc>)
 8001934:	2205      	movs	r2, #5
 8001936:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001938:	4b40      	ldr	r3, [pc, #256]	@ (8001a3c <HAL_ADC_MspInit+0x1bc>)
 800193a:	2200      	movs	r2, #0
 800193c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800193e:	4b3f      	ldr	r3, [pc, #252]	@ (8001a3c <HAL_ADC_MspInit+0x1bc>)
 8001940:	2200      	movs	r2, #0
 8001942:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001944:	4b3d      	ldr	r3, [pc, #244]	@ (8001a3c <HAL_ADC_MspInit+0x1bc>)
 8001946:	2280      	movs	r2, #128	@ 0x80
 8001948:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800194a:	4b3c      	ldr	r3, [pc, #240]	@ (8001a3c <HAL_ADC_MspInit+0x1bc>)
 800194c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001950:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001952:	4b3a      	ldr	r3, [pc, #232]	@ (8001a3c <HAL_ADC_MspInit+0x1bc>)
 8001954:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001958:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800195a:	4b38      	ldr	r3, [pc, #224]	@ (8001a3c <HAL_ADC_MspInit+0x1bc>)
 800195c:	2220      	movs	r2, #32
 800195e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001960:	4b36      	ldr	r3, [pc, #216]	@ (8001a3c <HAL_ADC_MspInit+0x1bc>)
 8001962:	2200      	movs	r2, #0
 8001964:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001966:	4835      	ldr	r0, [pc, #212]	@ (8001a3c <HAL_ADC_MspInit+0x1bc>)
 8001968:	f002 f978 	bl	8003c5c <HAL_DMA_Init>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 8001972:	f7ff ff55 	bl	8001820 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4a30      	ldr	r2, [pc, #192]	@ (8001a3c <HAL_ADC_MspInit+0x1bc>)
 800197a:	655a      	str	r2, [r3, #84]	@ 0x54
 800197c:	4a2f      	ldr	r2, [pc, #188]	@ (8001a3c <HAL_ADC_MspInit+0x1bc>)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8001982:	2200      	movs	r2, #0
 8001984:	2105      	movs	r1, #5
 8001986:	2012      	movs	r0, #18
 8001988:	f002 f940 	bl	8003c0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800198c:	2012      	movs	r0, #18
 800198e:	f002 f957 	bl	8003c40 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001992:	e04a      	b.n	8001a2a <HAL_ADC_MspInit+0x1aa>
  else if(hadc->Instance==ADC2)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a2a      	ldr	r2, [pc, #168]	@ (8001a44 <HAL_ADC_MspInit+0x1c4>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d145      	bne.n	8001a2a <HAL_ADC_MspInit+0x1aa>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800199e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80019a2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80019a4:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80019a8:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019aa:	f107 0318 	add.w	r3, r7, #24
 80019ae:	4618      	mov	r0, r3
 80019b0:	f003 fb5c 	bl	800506c <HAL_RCCEx_PeriphCLKConfig>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <HAL_ADC_MspInit+0x13e>
      Error_Handler();
 80019ba:	f7ff ff31 	bl	8001820 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80019be:	4b1d      	ldr	r3, [pc, #116]	@ (8001a34 <HAL_ADC_MspInit+0x1b4>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	3301      	adds	r3, #1
 80019c4:	4a1b      	ldr	r2, [pc, #108]	@ (8001a34 <HAL_ADC_MspInit+0x1b4>)
 80019c6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80019c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001a34 <HAL_ADC_MspInit+0x1b4>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	d10b      	bne.n	80019e8 <HAL_ADC_MspInit+0x168>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80019d0:	4b19      	ldr	r3, [pc, #100]	@ (8001a38 <HAL_ADC_MspInit+0x1b8>)
 80019d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019d4:	4a18      	ldr	r2, [pc, #96]	@ (8001a38 <HAL_ADC_MspInit+0x1b8>)
 80019d6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80019da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019dc:	4b16      	ldr	r3, [pc, #88]	@ (8001a38 <HAL_ADC_MspInit+0x1b8>)
 80019de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80019e4:	60fb      	str	r3, [r7, #12]
 80019e6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e8:	4b13      	ldr	r3, [pc, #76]	@ (8001a38 <HAL_ADC_MspInit+0x1b8>)
 80019ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ec:	4a12      	ldr	r2, [pc, #72]	@ (8001a38 <HAL_ADC_MspInit+0x1b8>)
 80019ee:	f043 0301 	orr.w	r3, r3, #1
 80019f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019f4:	4b10      	ldr	r3, [pc, #64]	@ (8001a38 <HAL_ADC_MspInit+0x1b8>)
 80019f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f8:	f003 0301 	and.w	r3, r3, #1
 80019fc:	60bb      	str	r3, [r7, #8]
 80019fe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a00:	2302      	movs	r3, #2
 8001a02:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a04:	2303      	movs	r3, #3
 8001a06:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a0c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001a10:	4619      	mov	r1, r3
 8001a12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a16:	f002 fb93 	bl	8004140 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	2105      	movs	r1, #5
 8001a1e:	2012      	movs	r0, #18
 8001a20:	f002 f8f4 	bl	8003c0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001a24:	2012      	movs	r0, #18
 8001a26:	f002 f90b 	bl	8003c40 <HAL_NVIC_EnableIRQ>
}
 8001a2a:	bf00      	nop
 8001a2c:	3770      	adds	r7, #112	@ 0x70
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	200002fc 	.word	0x200002fc
 8001a38:	40021000 	.word	0x40021000
 8001a3c:	20000154 	.word	0x20000154
 8001a40:	40020008 	.word	0x40020008
 8001a44:	50000100 	.word	0x50000100

08001a48 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b09a      	sub	sp, #104	@ 0x68
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a50:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	605a      	str	r2, [r3, #4]
 8001a5a:	609a      	str	r2, [r3, #8]
 8001a5c:	60da      	str	r2, [r3, #12]
 8001a5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a60:	f107 0310 	add.w	r3, r7, #16
 8001a64:	2244      	movs	r2, #68	@ 0x44
 8001a66:	2100      	movs	r1, #0
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f007 fb55 	bl	8009118 <memset>
  if(huart->Instance==LPUART1)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a1f      	ldr	r2, [pc, #124]	@ (8001af0 <HAL_UART_MspInit+0xa8>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d136      	bne.n	8001ae6 <HAL_UART_MspInit+0x9e>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001a78:	2320      	movs	r3, #32
 8001a7a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a80:	f107 0310 	add.w	r3, r7, #16
 8001a84:	4618      	mov	r0, r3
 8001a86:	f003 faf1 	bl	800506c <HAL_RCCEx_PeriphCLKConfig>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a90:	f7ff fec6 	bl	8001820 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001a94:	4b17      	ldr	r3, [pc, #92]	@ (8001af4 <HAL_UART_MspInit+0xac>)
 8001a96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a98:	4a16      	ldr	r2, [pc, #88]	@ (8001af4 <HAL_UART_MspInit+0xac>)
 8001a9a:	f043 0301 	orr.w	r3, r3, #1
 8001a9e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001aa0:	4b14      	ldr	r3, [pc, #80]	@ (8001af4 <HAL_UART_MspInit+0xac>)
 8001aa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001aa4:	f003 0301 	and.w	r3, r3, #1
 8001aa8:	60fb      	str	r3, [r7, #12]
 8001aaa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aac:	4b11      	ldr	r3, [pc, #68]	@ (8001af4 <HAL_UART_MspInit+0xac>)
 8001aae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ab0:	4a10      	ldr	r2, [pc, #64]	@ (8001af4 <HAL_UART_MspInit+0xac>)
 8001ab2:	f043 0301 	orr.w	r3, r3, #1
 8001ab6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ab8:	4b0e      	ldr	r3, [pc, #56]	@ (8001af4 <HAL_UART_MspInit+0xac>)
 8001aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001abc:	f003 0301 	and.w	r3, r3, #1
 8001ac0:	60bb      	str	r3, [r7, #8]
 8001ac2:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001ac4:	230c      	movs	r3, #12
 8001ac6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac8:	2302      	movs	r3, #2
 8001aca:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001acc:	2300      	movs	r3, #0
 8001ace:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001ad4:	230c      	movs	r3, #12
 8001ad6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001adc:	4619      	mov	r1, r3
 8001ade:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ae2:	f002 fb2d 	bl	8004140 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8001ae6:	bf00      	nop
 8001ae8:	3768      	adds	r7, #104	@ 0x68
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40008000 	.word	0x40008000
 8001af4:	40021000 	.word	0x40021000

08001af8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b08:	d113      	bne.n	8001b32 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b3c <HAL_TIM_Base_MspInit+0x44>)
 8001b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b0e:	4a0b      	ldr	r2, [pc, #44]	@ (8001b3c <HAL_TIM_Base_MspInit+0x44>)
 8001b10:	f043 0301 	orr.w	r3, r3, #1
 8001b14:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b16:	4b09      	ldr	r3, [pc, #36]	@ (8001b3c <HAL_TIM_Base_MspInit+0x44>)
 8001b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	60fb      	str	r3, [r7, #12]
 8001b20:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001b22:	2200      	movs	r2, #0
 8001b24:	2105      	movs	r1, #5
 8001b26:	201c      	movs	r0, #28
 8001b28:	f002 f870 	bl	8003c0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b2c:	201c      	movs	r0, #28
 8001b2e:	f002 f887 	bl	8003c40 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001b32:	bf00      	nop
 8001b34:	3710      	adds	r7, #16
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	40021000 	.word	0x40021000

08001b40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b08c      	sub	sp, #48	@ 0x30
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8001b50:	4b2c      	ldr	r3, [pc, #176]	@ (8001c04 <HAL_InitTick+0xc4>)
 8001b52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b54:	4a2b      	ldr	r2, [pc, #172]	@ (8001c04 <HAL_InitTick+0xc4>)
 8001b56:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b5a:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b5c:	4b29      	ldr	r3, [pc, #164]	@ (8001c04 <HAL_InitTick+0xc4>)
 8001b5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b60:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b64:	60bb      	str	r3, [r7, #8]
 8001b66:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b68:	f107 020c 	add.w	r2, r7, #12
 8001b6c:	f107 0310 	add.w	r3, r7, #16
 8001b70:	4611      	mov	r1, r2
 8001b72:	4618      	mov	r0, r3
 8001b74:	f003 fa02 	bl	8004f7c <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001b78:	f003 f9ea 	bl	8004f50 <HAL_RCC_GetPCLK2Freq>
 8001b7c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b80:	4a21      	ldr	r2, [pc, #132]	@ (8001c08 <HAL_InitTick+0xc8>)
 8001b82:	fba2 2303 	umull	r2, r3, r2, r3
 8001b86:	0c9b      	lsrs	r3, r3, #18
 8001b88:	3b01      	subs	r3, #1
 8001b8a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8001b8c:	4b1f      	ldr	r3, [pc, #124]	@ (8001c0c <HAL_InitTick+0xcc>)
 8001b8e:	4a20      	ldr	r2, [pc, #128]	@ (8001c10 <HAL_InitTick+0xd0>)
 8001b90:	601a      	str	r2, [r3, #0]
   * Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8001b92:	4b1e      	ldr	r3, [pc, #120]	@ (8001c0c <HAL_InitTick+0xcc>)
 8001b94:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b98:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8001b9a:	4a1c      	ldr	r2, [pc, #112]	@ (8001c0c <HAL_InitTick+0xcc>)
 8001b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b9e:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8001ba0:	4b1a      	ldr	r3, [pc, #104]	@ (8001c0c <HAL_InitTick+0xcc>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ba6:	4b19      	ldr	r3, [pc, #100]	@ (8001c0c <HAL_InitTick+0xcc>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim17);
 8001bac:	4817      	ldr	r0, [pc, #92]	@ (8001c0c <HAL_InitTick+0xcc>)
 8001bae:	f003 fc4d 	bl	800544c <HAL_TIM_Base_Init>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001bb8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d11b      	bne.n	8001bf8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 8001bc0:	4812      	ldr	r0, [pc, #72]	@ (8001c0c <HAL_InitTick+0xcc>)
 8001bc2:	f003 fcfd 	bl	80055c0 <HAL_TIM_Base_Start_IT>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001bcc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d111      	bne.n	8001bf8 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001bd4:	201a      	movs	r0, #26
 8001bd6:	f002 f833 	bl	8003c40 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2b0f      	cmp	r3, #15
 8001bde:	d808      	bhi.n	8001bf2 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority, 0U);
 8001be0:	2200      	movs	r2, #0
 8001be2:	6879      	ldr	r1, [r7, #4]
 8001be4:	201a      	movs	r0, #26
 8001be6:	f002 f811 	bl	8003c0c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bea:	4a0a      	ldr	r2, [pc, #40]	@ (8001c14 <HAL_InitTick+0xd4>)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6013      	str	r3, [r2, #0]
 8001bf0:	e002      	b.n	8001bf8 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001bf8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3730      	adds	r7, #48	@ 0x30
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	40021000 	.word	0x40021000
 8001c08:	431bde83 	.word	0x431bde83
 8001c0c:	20000300 	.word	0x20000300
 8001c10:	40014800 	.word	0x40014800
 8001c14:	20000004 	.word	0x20000004

08001c18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c1c:	bf00      	nop
 8001c1e:	e7fd      	b.n	8001c1c <NMI_Handler+0x4>

08001c20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c24:	bf00      	nop
 8001c26:	e7fd      	b.n	8001c24 <HardFault_Handler+0x4>

08001c28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c2c:	bf00      	nop
 8001c2e:	e7fd      	b.n	8001c2c <MemManage_Handler+0x4>

08001c30 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c34:	bf00      	nop
 8001c36:	e7fd      	b.n	8001c34 <BusFault_Handler+0x4>

08001c38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c3c:	bf00      	nop
 8001c3e:	e7fd      	b.n	8001c3c <UsageFault_Handler+0x4>

08001c40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c44:	bf00      	nop
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
	...

08001c50 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c54:	4802      	ldr	r0, [pc, #8]	@ (8001c60 <DMA1_Channel1_IRQHandler+0x10>)
 8001c56:	f002 f924 	bl	8003ea2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	20000154 	.word	0x20000154

08001c64 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001c68:	4803      	ldr	r0, [pc, #12]	@ (8001c78 <ADC1_2_IRQHandler+0x14>)
 8001c6a:	f000 fd35 	bl	80026d8 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001c6e:	4803      	ldr	r0, [pc, #12]	@ (8001c7c <ADC1_2_IRQHandler+0x18>)
 8001c70:	f000 fd32 	bl	80026d8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001c74:	bf00      	nop
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	2000007c 	.word	0x2000007c
 8001c7c:	200000e8 	.word	0x200000e8

08001c80 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001c84:	4802      	ldr	r0, [pc, #8]	@ (8001c90 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001c86:	f003 fd05 	bl	8005694 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001c8a:	bf00      	nop
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	20000300 	.word	0x20000300

08001c94 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c98:	4802      	ldr	r0, [pc, #8]	@ (8001ca4 <TIM2_IRQHandler+0x10>)
 8001c9a:	f003 fcfb 	bl	8005694 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c9e:	bf00      	nop
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	20000248 	.word	0x20000248

08001ca8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001cac:	4b06      	ldr	r3, [pc, #24]	@ (8001cc8 <SystemInit+0x20>)
 8001cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cb2:	4a05      	ldr	r2, [pc, #20]	@ (8001cc8 <SystemInit+0x20>)
 8001cb4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cb8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cbc:	bf00      	nop
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	e000ed00 	.word	0xe000ed00

08001ccc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001ccc:	480d      	ldr	r0, [pc, #52]	@ (8001d04 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001cce:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001cd0:	f7ff ffea 	bl	8001ca8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cd4:	480c      	ldr	r0, [pc, #48]	@ (8001d08 <LoopForever+0x6>)
  ldr r1, =_edata
 8001cd6:	490d      	ldr	r1, [pc, #52]	@ (8001d0c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001cd8:	4a0d      	ldr	r2, [pc, #52]	@ (8001d10 <LoopForever+0xe>)
  movs r3, #0
 8001cda:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001cdc:	e002      	b.n	8001ce4 <LoopCopyDataInit>

08001cde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ce0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ce2:	3304      	adds	r3, #4

08001ce4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ce4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ce6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ce8:	d3f9      	bcc.n	8001cde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cea:	4a0a      	ldr	r2, [pc, #40]	@ (8001d14 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cec:	4c0a      	ldr	r4, [pc, #40]	@ (8001d18 <LoopForever+0x16>)
  movs r3, #0
 8001cee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cf0:	e001      	b.n	8001cf6 <LoopFillZerobss>

08001cf2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cf2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cf4:	3204      	adds	r2, #4

08001cf6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cf6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cf8:	d3fb      	bcc.n	8001cf2 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001cfa:	f007 fa79 	bl	80091f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001cfe:	f7ff fa67 	bl	80011d0 <main>

08001d02 <LoopForever>:

LoopForever:
    b LoopForever
 8001d02:	e7fe      	b.n	8001d02 <LoopForever>
  ldr   r0, =_estack
 8001d04:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001d08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d0c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001d10:	0800b068 	.word	0x0800b068
  ldr r2, =_sbss
 8001d14:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001d18:	200035e4 	.word	0x200035e4

08001d1c <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d1c:	e7fe      	b.n	8001d1c <COMP1_2_3_IRQHandler>

08001d1e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d1e:	b580      	push	{r7, lr}
 8001d20:	b082      	sub	sp, #8
 8001d22:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d24:	2300      	movs	r3, #0
 8001d26:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d28:	2003      	movs	r0, #3
 8001d2a:	f001 ff64 	bl	8003bf6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d2e:	200f      	movs	r0, #15
 8001d30:	f7ff ff06 	bl	8001b40 <HAL_InitTick>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d002      	beq.n	8001d40 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	71fb      	strb	r3, [r7, #7]
 8001d3e:	e001      	b.n	8001d44 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d40:	f7ff fd74 	bl	800182c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d44:	79fb      	ldrb	r3, [r7, #7]

}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3708      	adds	r7, #8
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
	...

08001d50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d54:	4b05      	ldr	r3, [pc, #20]	@ (8001d6c <HAL_IncTick+0x1c>)
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	4b05      	ldr	r3, [pc, #20]	@ (8001d70 <HAL_IncTick+0x20>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4413      	add	r3, r2
 8001d5e:	4a03      	ldr	r2, [pc, #12]	@ (8001d6c <HAL_IncTick+0x1c>)
 8001d60:	6013      	str	r3, [r2, #0]
}
 8001d62:	bf00      	nop
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr
 8001d6c:	2000034c 	.word	0x2000034c
 8001d70:	20000008 	.word	0x20000008

08001d74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  return uwTick;
 8001d78:	4b03      	ldr	r3, [pc, #12]	@ (8001d88 <HAL_GetTick+0x14>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	2000034c 	.word	0x2000034c

08001d8c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	431a      	orrs	r2, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	609a      	str	r2, [r3, #8]
}
 8001da6:	bf00      	nop
 8001da8:	370c      	adds	r7, #12
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr

08001db2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001db2:	b480      	push	{r7}
 8001db4:	b083      	sub	sp, #12
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]
 8001dba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	431a      	orrs	r2, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	609a      	str	r2, [r3, #8]
}
 8001dcc:	bf00      	nop
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr

08001df4 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b087      	sub	sp, #28
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	607a      	str	r2, [r7, #4]
 8001e00:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	3360      	adds	r3, #96	@ 0x60
 8001e06:	461a      	mov	r2, r3
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	4413      	add	r3, r2
 8001e0e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	4b08      	ldr	r3, [pc, #32]	@ (8001e38 <LL_ADC_SetOffset+0x44>)
 8001e16:	4013      	ands	r3, r2
 8001e18:	687a      	ldr	r2, [r7, #4]
 8001e1a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001e1e:	683a      	ldr	r2, [r7, #0]
 8001e20:	430a      	orrs	r2, r1
 8001e22:	4313      	orrs	r3, r2
 8001e24:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001e2c:	bf00      	nop
 8001e2e:	371c      	adds	r7, #28
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr
 8001e38:	03fff000 	.word	0x03fff000

08001e3c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b085      	sub	sp, #20
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	3360      	adds	r3, #96	@ 0x60
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	009b      	lsls	r3, r3, #2
 8001e50:	4413      	add	r3, r2
 8001e52:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3714      	adds	r7, #20
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b087      	sub	sp, #28
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	60f8      	str	r0, [r7, #12]
 8001e70:	60b9      	str	r1, [r7, #8]
 8001e72:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	3360      	adds	r3, #96	@ 0x60
 8001e78:	461a      	mov	r2, r3
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	4413      	add	r3, r2
 8001e80:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	431a      	orrs	r2, r3
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001e92:	bf00      	nop
 8001e94:	371c      	adds	r7, #28
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr

08001e9e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	b087      	sub	sp, #28
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	60f8      	str	r0, [r7, #12]
 8001ea6:	60b9      	str	r1, [r7, #8]
 8001ea8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	3360      	adds	r3, #96	@ 0x60
 8001eae:	461a      	mov	r2, r3
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	009b      	lsls	r3, r3, #2
 8001eb4:	4413      	add	r3, r2
 8001eb6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	431a      	orrs	r2, r3
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001ec8:	bf00      	nop
 8001eca:	371c      	adds	r7, #28
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr

08001ed4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b087      	sub	sp, #28
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	60f8      	str	r0, [r7, #12]
 8001edc:	60b9      	str	r1, [r7, #8]
 8001ede:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	3360      	adds	r3, #96	@ 0x60
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	4413      	add	r3, r2
 8001eec:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	431a      	orrs	r2, r3
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001efe:	bf00      	nop
 8001f00:	371c      	adds	r7, #28
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr

08001f0a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001f0a:	b480      	push	{r7}
 8001f0c:	b083      	sub	sp, #12
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	6078      	str	r0, [r7, #4]
 8001f12:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	695b      	ldr	r3, [r3, #20]
 8001f18:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	431a      	orrs	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	615a      	str	r2, [r3, #20]
}
 8001f24:	bf00      	nop
 8001f26:	370c      	adds	r7, #12
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b083      	sub	sp, #12
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d101      	bne.n	8001f48 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001f44:	2301      	movs	r3, #1
 8001f46:	e000      	b.n	8001f4a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	370c      	adds	r7, #12
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr

08001f56 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001f56:	b480      	push	{r7}
 8001f58:	b087      	sub	sp, #28
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	60f8      	str	r0, [r7, #12]
 8001f5e:	60b9      	str	r1, [r7, #8]
 8001f60:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	3330      	adds	r3, #48	@ 0x30
 8001f66:	461a      	mov	r2, r3
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	0a1b      	lsrs	r3, r3, #8
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	f003 030c 	and.w	r3, r3, #12
 8001f72:	4413      	add	r3, r2
 8001f74:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	f003 031f 	and.w	r3, r3, #31
 8001f80:	211f      	movs	r1, #31
 8001f82:	fa01 f303 	lsl.w	r3, r1, r3
 8001f86:	43db      	mvns	r3, r3
 8001f88:	401a      	ands	r2, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	0e9b      	lsrs	r3, r3, #26
 8001f8e:	f003 011f 	and.w	r1, r3, #31
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	f003 031f 	and.w	r3, r3, #31
 8001f98:	fa01 f303 	lsl.w	r3, r1, r3
 8001f9c:	431a      	orrs	r2, r3
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001fa2:	bf00      	nop
 8001fa4:	371c      	adds	r7, #28
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr

08001fae <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	b083      	sub	sp, #12
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fba:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d101      	bne.n	8001fc6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e000      	b.n	8001fc8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001fc6:	2300      	movs	r3, #0
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b087      	sub	sp, #28
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	60f8      	str	r0, [r7, #12]
 8001fdc:	60b9      	str	r1, [r7, #8]
 8001fde:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	3314      	adds	r3, #20
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	0e5b      	lsrs	r3, r3, #25
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	f003 0304 	and.w	r3, r3, #4
 8001ff0:	4413      	add	r3, r2
 8001ff2:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	0d1b      	lsrs	r3, r3, #20
 8001ffc:	f003 031f 	and.w	r3, r3, #31
 8002000:	2107      	movs	r1, #7
 8002002:	fa01 f303 	lsl.w	r3, r1, r3
 8002006:	43db      	mvns	r3, r3
 8002008:	401a      	ands	r2, r3
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	0d1b      	lsrs	r3, r3, #20
 800200e:	f003 031f 	and.w	r3, r3, #31
 8002012:	6879      	ldr	r1, [r7, #4]
 8002014:	fa01 f303 	lsl.w	r3, r1, r3
 8002018:	431a      	orrs	r2, r3
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800201e:	bf00      	nop
 8002020:	371c      	adds	r7, #28
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
	...

0800202c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800202c:	b480      	push	{r7}
 800202e:	b085      	sub	sp, #20
 8002030:	af00      	add	r7, sp, #0
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	60b9      	str	r1, [r7, #8]
 8002036:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002044:	43db      	mvns	r3, r3
 8002046:	401a      	ands	r2, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f003 0318 	and.w	r3, r3, #24
 800204e:	4908      	ldr	r1, [pc, #32]	@ (8002070 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002050:	40d9      	lsrs	r1, r3
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	400b      	ands	r3, r1
 8002056:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800205a:	431a      	orrs	r2, r3
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002062:	bf00      	nop
 8002064:	3714      	adds	r7, #20
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	0007ffff 	.word	0x0007ffff

08002074 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	f003 031f 	and.w	r3, r3, #31
}
 8002084:	4618      	mov	r0, r3
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr

080020ac <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80020bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80020c0:	687a      	ldr	r2, [r7, #4]
 80020c2:	6093      	str	r3, [r2, #8]
}
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80020e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80020e4:	d101      	bne.n	80020ea <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80020e6:	2301      	movs	r3, #1
 80020e8:	e000      	b.n	80020ec <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr

080020f8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	689b      	ldr	r3, [r3, #8]
 8002104:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002108:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800210c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002114:	bf00      	nop
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002130:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002134:	d101      	bne.n	800213a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002136:	2301      	movs	r3, #1
 8002138:	e000      	b.n	800213c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800213a:	2300      	movs	r3, #0
}
 800213c:	4618      	mov	r0, r3
 800213e:	370c      	adds	r7, #12
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr

08002148 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002158:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800215c:	f043 0201 	orr.w	r2, r3, #1
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002164:	bf00      	nop
 8002166:	370c      	adds	r7, #12
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr

08002170 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002180:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002184:	f043 0202 	orr.w	r2, r3, #2
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800218c:	bf00      	nop
 800218e:	370c      	adds	r7, #12
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	f003 0301 	and.w	r3, r3, #1
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d101      	bne.n	80021b0 <LL_ADC_IsEnabled+0x18>
 80021ac:	2301      	movs	r3, #1
 80021ae:	e000      	b.n	80021b2 <LL_ADC_IsEnabled+0x1a>
 80021b0:	2300      	movs	r3, #0
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	370c      	adds	r7, #12
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr

080021be <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80021be:	b480      	push	{r7}
 80021c0:	b083      	sub	sp, #12
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	f003 0302 	and.w	r3, r3, #2
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	d101      	bne.n	80021d6 <LL_ADC_IsDisableOngoing+0x18>
 80021d2:	2301      	movs	r3, #1
 80021d4:	e000      	b.n	80021d8 <LL_ADC_IsDisableOngoing+0x1a>
 80021d6:	2300      	movs	r3, #0
}
 80021d8:	4618      	mov	r0, r3
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b083      	sub	sp, #12
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80021f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80021f8:	f043 0204 	orr.w	r2, r3, #4
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002200:	bf00      	nop
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	f003 0304 	and.w	r3, r3, #4
 800221c:	2b04      	cmp	r3, #4
 800221e:	d101      	bne.n	8002224 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002220:	2301      	movs	r3, #1
 8002222:	e000      	b.n	8002226 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002224:	2300      	movs	r3, #0
}
 8002226:	4618      	mov	r0, r3
 8002228:	370c      	adds	r7, #12
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr

08002232 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002232:	b480      	push	{r7}
 8002234:	b083      	sub	sp, #12
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	f003 0308 	and.w	r3, r3, #8
 8002242:	2b08      	cmp	r3, #8
 8002244:	d101      	bne.n	800224a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002246:	2301      	movs	r3, #1
 8002248:	e000      	b.n	800224c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800224a:	2300      	movs	r3, #0
}
 800224c:	4618      	mov	r0, r3
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002258:	b590      	push	{r4, r7, lr}
 800225a:	b089      	sub	sp, #36	@ 0x24
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002260:	2300      	movs	r3, #0
 8002262:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002264:	2300      	movs	r3, #0
 8002266:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d101      	bne.n	8002272 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e167      	b.n	8002542 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	695b      	ldr	r3, [r3, #20]
 8002276:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800227c:	2b00      	cmp	r3, #0
 800227e:	d109      	bne.n	8002294 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002280:	6878      	ldr	r0, [r7, #4]
 8002282:	f7ff fafd 	bl	8001880 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2200      	movs	r2, #0
 800228a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2200      	movs	r2, #0
 8002290:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4618      	mov	r0, r3
 800229a:	f7ff ff19 	bl	80020d0 <LL_ADC_IsDeepPowerDownEnabled>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d004      	beq.n	80022ae <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7ff feff 	bl	80020ac <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7ff ff34 	bl	8002120 <LL_ADC_IsInternalRegulatorEnabled>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d115      	bne.n	80022ea <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4618      	mov	r0, r3
 80022c4:	f7ff ff18 	bl	80020f8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80022c8:	4ba0      	ldr	r3, [pc, #640]	@ (800254c <HAL_ADC_Init+0x2f4>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	099b      	lsrs	r3, r3, #6
 80022ce:	4aa0      	ldr	r2, [pc, #640]	@ (8002550 <HAL_ADC_Init+0x2f8>)
 80022d0:	fba2 2303 	umull	r2, r3, r2, r3
 80022d4:	099b      	lsrs	r3, r3, #6
 80022d6:	3301      	adds	r3, #1
 80022d8:	005b      	lsls	r3, r3, #1
 80022da:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80022dc:	e002      	b.n	80022e4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	3b01      	subs	r3, #1
 80022e2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d1f9      	bne.n	80022de <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7ff ff16 	bl	8002120 <LL_ADC_IsInternalRegulatorEnabled>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d10d      	bne.n	8002316 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022fe:	f043 0210 	orr.w	r2, r3, #16
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800230a:	f043 0201 	orr.w	r2, r3, #1
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4618      	mov	r0, r3
 800231c:	f7ff ff76 	bl	800220c <LL_ADC_REG_IsConversionOngoing>
 8002320:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002326:	f003 0310 	and.w	r3, r3, #16
 800232a:	2b00      	cmp	r3, #0
 800232c:	f040 8100 	bne.w	8002530 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	2b00      	cmp	r3, #0
 8002334:	f040 80fc 	bne.w	8002530 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800233c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002340:	f043 0202 	orr.w	r2, r3, #2
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4618      	mov	r0, r3
 800234e:	f7ff ff23 	bl	8002198 <LL_ADC_IsEnabled>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d111      	bne.n	800237c <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002358:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800235c:	f7ff ff1c 	bl	8002198 <LL_ADC_IsEnabled>
 8002360:	4604      	mov	r4, r0
 8002362:	487c      	ldr	r0, [pc, #496]	@ (8002554 <HAL_ADC_Init+0x2fc>)
 8002364:	f7ff ff18 	bl	8002198 <LL_ADC_IsEnabled>
 8002368:	4603      	mov	r3, r0
 800236a:	4323      	orrs	r3, r4
 800236c:	2b00      	cmp	r3, #0
 800236e:	d105      	bne.n	800237c <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	4619      	mov	r1, r3
 8002376:	4878      	ldr	r0, [pc, #480]	@ (8002558 <HAL_ADC_Init+0x300>)
 8002378:	f7ff fd08 	bl	8001d8c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	7f5b      	ldrb	r3, [r3, #29]
 8002380:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002386:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800238c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002392:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800239a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800239c:	4313      	orrs	r3, r2
 800239e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d106      	bne.n	80023b8 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ae:	3b01      	subs	r3, #1
 80023b0:	045b      	lsls	r3, r3, #17
 80023b2:	69ba      	ldr	r2, [r7, #24]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d009      	beq.n	80023d4 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023c4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023cc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80023ce:	69ba      	ldr	r2, [r7, #24]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	68da      	ldr	r2, [r3, #12]
 80023da:	4b60      	ldr	r3, [pc, #384]	@ (800255c <HAL_ADC_Init+0x304>)
 80023dc:	4013      	ands	r3, r2
 80023de:	687a      	ldr	r2, [r7, #4]
 80023e0:	6812      	ldr	r2, [r2, #0]
 80023e2:	69b9      	ldr	r1, [r7, #24]
 80023e4:	430b      	orrs	r3, r1
 80023e6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	691b      	ldr	r3, [r3, #16]
 80023ee:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	430a      	orrs	r2, r1
 80023fc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4618      	mov	r0, r3
 8002404:	f7ff ff15 	bl	8002232 <LL_ADC_INJ_IsConversionOngoing>
 8002408:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d16d      	bne.n	80024ec <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d16a      	bne.n	80024ec <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800241a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002422:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002424:	4313      	orrs	r3, r2
 8002426:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002432:	f023 0302 	bic.w	r3, r3, #2
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	6812      	ldr	r2, [r2, #0]
 800243a:	69b9      	ldr	r1, [r7, #24]
 800243c:	430b      	orrs	r3, r1
 800243e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	691b      	ldr	r3, [r3, #16]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d017      	beq.n	8002478 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	691a      	ldr	r2, [r3, #16]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002456:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002460:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002464:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002468:	687a      	ldr	r2, [r7, #4]
 800246a:	6911      	ldr	r1, [r2, #16]
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	6812      	ldr	r2, [r2, #0]
 8002470:	430b      	orrs	r3, r1
 8002472:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002476:	e013      	b.n	80024a0 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	691a      	ldr	r2, [r3, #16]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002486:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	6812      	ldr	r2, [r2, #0]
 8002494:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002498:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800249c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d118      	bne.n	80024dc <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	691b      	ldr	r3, [r3, #16]
 80024b0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80024b4:	f023 0304 	bic.w	r3, r3, #4
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80024c0:	4311      	orrs	r1, r2
 80024c2:	687a      	ldr	r2, [r7, #4]
 80024c4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80024c6:	4311      	orrs	r1, r2
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80024cc:	430a      	orrs	r2, r1
 80024ce:	431a      	orrs	r2, r3
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f042 0201 	orr.w	r2, r2, #1
 80024d8:	611a      	str	r2, [r3, #16]
 80024da:	e007      	b.n	80024ec <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	691a      	ldr	r2, [r3, #16]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f022 0201 	bic.w	r2, r2, #1
 80024ea:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	695b      	ldr	r3, [r3, #20]
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d10c      	bne.n	800250e <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024fa:	f023 010f 	bic.w	r1, r3, #15
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6a1b      	ldr	r3, [r3, #32]
 8002502:	1e5a      	subs	r2, r3, #1
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	430a      	orrs	r2, r1
 800250a:	631a      	str	r2, [r3, #48]	@ 0x30
 800250c:	e007      	b.n	800251e <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f022 020f 	bic.w	r2, r2, #15
 800251c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002522:	f023 0303 	bic.w	r3, r3, #3
 8002526:	f043 0201 	orr.w	r2, r3, #1
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800252e:	e007      	b.n	8002540 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002534:	f043 0210 	orr.w	r2, r3, #16
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002540:	7ffb      	ldrb	r3, [r7, #31]
}
 8002542:	4618      	mov	r0, r3
 8002544:	3724      	adds	r7, #36	@ 0x24
 8002546:	46bd      	mov	sp, r7
 8002548:	bd90      	pop	{r4, r7, pc}
 800254a:	bf00      	nop
 800254c:	20000000 	.word	0x20000000
 8002550:	053e2d63 	.word	0x053e2d63
 8002554:	50000100 	.word	0x50000100
 8002558:	50000300 	.word	0x50000300
 800255c:	fff04007 	.word	0xfff04007

08002560 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b086      	sub	sp, #24
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002568:	4859      	ldr	r0, [pc, #356]	@ (80026d0 <HAL_ADC_Start+0x170>)
 800256a:	f7ff fd83 	bl	8002074 <LL_ADC_GetMultimode>
 800256e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4618      	mov	r0, r3
 8002576:	f7ff fe49 	bl	800220c <LL_ADC_REG_IsConversionOngoing>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	f040 809f 	bne.w	80026c0 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002588:	2b01      	cmp	r3, #1
 800258a:	d101      	bne.n	8002590 <HAL_ADC_Start+0x30>
 800258c:	2302      	movs	r3, #2
 800258e:	e09a      	b.n	80026c6 <HAL_ADC_Start+0x166>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2201      	movs	r2, #1
 8002594:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f000 fec5 	bl	8003328 <ADC_Enable>
 800259e:	4603      	mov	r3, r0
 80025a0:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80025a2:	7dfb      	ldrb	r3, [r7, #23]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	f040 8086 	bne.w	80026b6 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025ae:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80025b2:	f023 0301 	bic.w	r3, r3, #1
 80025b6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a44      	ldr	r2, [pc, #272]	@ (80026d4 <HAL_ADC_Start+0x174>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d002      	beq.n	80025ce <HAL_ADC_Start+0x6e>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	e001      	b.n	80025d2 <HAL_ADC_Start+0x72>
 80025ce:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80025d2:	687a      	ldr	r2, [r7, #4]
 80025d4:	6812      	ldr	r2, [r2, #0]
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d002      	beq.n	80025e0 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d105      	bne.n	80025ec <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025e4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025f8:	d106      	bne.n	8002608 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025fe:	f023 0206 	bic.w	r2, r3, #6
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	661a      	str	r2, [r3, #96]	@ 0x60
 8002606:	e002      	b.n	800260e <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2200      	movs	r2, #0
 800260c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	221c      	movs	r2, #28
 8002614:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2200      	movs	r2, #0
 800261a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a2c      	ldr	r2, [pc, #176]	@ (80026d4 <HAL_ADC_Start+0x174>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d002      	beq.n	800262e <HAL_ADC_Start+0xce>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	e001      	b.n	8002632 <HAL_ADC_Start+0xd2>
 800262e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	6812      	ldr	r2, [r2, #0]
 8002636:	4293      	cmp	r3, r2
 8002638:	d008      	beq.n	800264c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d005      	beq.n	800264c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	2b05      	cmp	r3, #5
 8002644:	d002      	beq.n	800264c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	2b09      	cmp	r3, #9
 800264a:	d114      	bne.n	8002676 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d007      	beq.n	800266a <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800265e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002662:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4618      	mov	r0, r3
 8002670:	f7ff fdb8 	bl	80021e4 <LL_ADC_REG_StartConversion>
 8002674:	e026      	b.n	80026c4 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800267a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a13      	ldr	r2, [pc, #76]	@ (80026d4 <HAL_ADC_Start+0x174>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d002      	beq.n	8002692 <HAL_ADC_Start+0x132>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	e001      	b.n	8002696 <HAL_ADC_Start+0x136>
 8002692:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002696:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d00f      	beq.n	80026c4 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026a8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80026ac:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80026b4:	e006      	b.n	80026c4 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80026be:	e001      	b.n	80026c4 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80026c0:	2302      	movs	r3, #2
 80026c2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80026c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3718      	adds	r7, #24
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	50000300 	.word	0x50000300
 80026d4:	50000100 	.word	0x50000100

080026d8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b08a      	sub	sp, #40	@ 0x28
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80026e0:	2300      	movs	r3, #0
 80026e2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80026f4:	4883      	ldr	r0, [pc, #524]	@ (8002904 <HAL_ADC_IRQHandler+0x22c>)
 80026f6:	f7ff fcbd 	bl	8002074 <LL_ADC_GetMultimode>
 80026fa:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	f003 0302 	and.w	r3, r3, #2
 8002702:	2b00      	cmp	r3, #0
 8002704:	d017      	beq.n	8002736 <HAL_ADC_IRQHandler+0x5e>
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	f003 0302 	and.w	r3, r3, #2
 800270c:	2b00      	cmp	r3, #0
 800270e:	d012      	beq.n	8002736 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002714:	f003 0310 	and.w	r3, r3, #16
 8002718:	2b00      	cmp	r3, #0
 800271a:	d105      	bne.n	8002728 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002720:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f001 f909 	bl	8003940 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	2202      	movs	r2, #2
 8002734:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	f003 0304 	and.w	r3, r3, #4
 800273c:	2b00      	cmp	r3, #0
 800273e:	d004      	beq.n	800274a <HAL_ADC_IRQHandler+0x72>
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	f003 0304 	and.w	r3, r3, #4
 8002746:	2b00      	cmp	r3, #0
 8002748:	d10a      	bne.n	8002760 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002750:	2b00      	cmp	r3, #0
 8002752:	f000 8085 	beq.w	8002860 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002756:	69bb      	ldr	r3, [r7, #24]
 8002758:	f003 0308 	and.w	r3, r3, #8
 800275c:	2b00      	cmp	r3, #0
 800275e:	d07f      	beq.n	8002860 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002764:	f003 0310 	and.w	r3, r3, #16
 8002768:	2b00      	cmp	r3, #0
 800276a:	d105      	bne.n	8002778 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002770:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4618      	mov	r0, r3
 800277e:	f7ff fbd7 	bl	8001f30 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d064      	beq.n	8002852 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a5e      	ldr	r2, [pc, #376]	@ (8002908 <HAL_ADC_IRQHandler+0x230>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d002      	beq.n	8002798 <HAL_ADC_IRQHandler+0xc0>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	e001      	b.n	800279c <HAL_ADC_IRQHandler+0xc4>
 8002798:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	6812      	ldr	r2, [r2, #0]
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d008      	beq.n	80027b6 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d005      	beq.n	80027b6 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	2b05      	cmp	r3, #5
 80027ae:	d002      	beq.n	80027b6 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	2b09      	cmp	r3, #9
 80027b4:	d104      	bne.n	80027c0 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	623b      	str	r3, [r7, #32]
 80027be:	e00d      	b.n	80027dc <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a50      	ldr	r2, [pc, #320]	@ (8002908 <HAL_ADC_IRQHandler+0x230>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d002      	beq.n	80027d0 <HAL_ADC_IRQHandler+0xf8>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	e001      	b.n	80027d4 <HAL_ADC_IRQHandler+0xfc>
 80027d0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80027d4:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80027dc:	6a3b      	ldr	r3, [r7, #32]
 80027de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d135      	bne.n	8002852 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0308 	and.w	r3, r3, #8
 80027f0:	2b08      	cmp	r3, #8
 80027f2:	d12e      	bne.n	8002852 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7ff fd07 	bl	800220c <LL_ADC_REG_IsConversionOngoing>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d11a      	bne.n	800283a <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	685a      	ldr	r2, [r3, #4]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f022 020c 	bic.w	r2, r2, #12
 8002812:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002818:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002824:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002828:	2b00      	cmp	r3, #0
 800282a:	d112      	bne.n	8002852 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002830:	f043 0201 	orr.w	r2, r3, #1
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002838:	e00b      	b.n	8002852 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800283e:	f043 0210 	orr.w	r2, r3, #16
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800284a:	f043 0201 	orr.w	r2, r3, #1
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f7fe fc6c 	bl	8001130 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	220c      	movs	r2, #12
 800285e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	f003 0320 	and.w	r3, r3, #32
 8002866:	2b00      	cmp	r3, #0
 8002868:	d004      	beq.n	8002874 <HAL_ADC_IRQHandler+0x19c>
 800286a:	69bb      	ldr	r3, [r7, #24]
 800286c:	f003 0320 	and.w	r3, r3, #32
 8002870:	2b00      	cmp	r3, #0
 8002872:	d10b      	bne.n	800288c <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800287a:	2b00      	cmp	r3, #0
 800287c:	f000 809e 	beq.w	80029bc <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002880:	69bb      	ldr	r3, [r7, #24]
 8002882:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002886:	2b00      	cmp	r3, #0
 8002888:	f000 8098 	beq.w	80029bc <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002890:	f003 0310 	and.w	r3, r3, #16
 8002894:	2b00      	cmp	r3, #0
 8002896:	d105      	bne.n	80028a4 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800289c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4618      	mov	r0, r3
 80028aa:	f7ff fb80 	bl	8001fae <LL_ADC_INJ_IsTriggerSourceSWStart>
 80028ae:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7ff fb3b 	bl	8001f30 <LL_ADC_REG_IsTriggerSourceSWStart>
 80028ba:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a11      	ldr	r2, [pc, #68]	@ (8002908 <HAL_ADC_IRQHandler+0x230>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d002      	beq.n	80028cc <HAL_ADC_IRQHandler+0x1f4>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	e001      	b.n	80028d0 <HAL_ADC_IRQHandler+0x1f8>
 80028cc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80028d0:	687a      	ldr	r2, [r7, #4]
 80028d2:	6812      	ldr	r2, [r2, #0]
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d008      	beq.n	80028ea <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d005      	beq.n	80028ea <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	2b06      	cmp	r3, #6
 80028e2:	d002      	beq.n	80028ea <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	2b07      	cmp	r3, #7
 80028e8:	d104      	bne.n	80028f4 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	623b      	str	r3, [r7, #32]
 80028f2:	e011      	b.n	8002918 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a03      	ldr	r2, [pc, #12]	@ (8002908 <HAL_ADC_IRQHandler+0x230>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d006      	beq.n	800290c <HAL_ADC_IRQHandler+0x234>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	e005      	b.n	8002910 <HAL_ADC_IRQHandler+0x238>
 8002904:	50000300 	.word	0x50000300
 8002908:	50000100 	.word	0x50000100
 800290c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002910:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d047      	beq.n	80029ae <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800291e:	6a3b      	ldr	r3, [r7, #32]
 8002920:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d007      	beq.n	8002938 <HAL_ADC_IRQHandler+0x260>
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d03f      	beq.n	80029ae <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800292e:	6a3b      	ldr	r3, [r7, #32]
 8002930:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002934:	2b00      	cmp	r3, #0
 8002936:	d13a      	bne.n	80029ae <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002942:	2b40      	cmp	r3, #64	@ 0x40
 8002944:	d133      	bne.n	80029ae <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002946:	6a3b      	ldr	r3, [r7, #32]
 8002948:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800294c:	2b00      	cmp	r3, #0
 800294e:	d12e      	bne.n	80029ae <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4618      	mov	r0, r3
 8002956:	f7ff fc6c 	bl	8002232 <LL_ADC_INJ_IsConversionOngoing>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d11a      	bne.n	8002996 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	685a      	ldr	r2, [r3, #4]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800296e:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002974:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002980:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002984:	2b00      	cmp	r3, #0
 8002986:	d112      	bne.n	80029ae <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800298c:	f043 0201 	orr.w	r2, r3, #1
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002994:	e00b      	b.n	80029ae <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800299a:	f043 0210 	orr.w	r2, r3, #16
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029a6:	f043 0201 	orr.w	r2, r3, #1
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f000 ff9e 	bl	80038f0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	2260      	movs	r2, #96	@ 0x60
 80029ba:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d011      	beq.n	80029ea <HAL_ADC_IRQHandler+0x312>
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d00c      	beq.n	80029ea <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029d4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f000 f89f 	bl	8002b20 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2280      	movs	r2, #128	@ 0x80
 80029e8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d012      	beq.n	8002a1a <HAL_ADC_IRQHandler+0x342>
 80029f4:	69bb      	ldr	r3, [r7, #24]
 80029f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d00d      	beq.n	8002a1a <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a02:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f000 ff84 	bl	8003918 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a18:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d012      	beq.n	8002a4a <HAL_ADC_IRQHandler+0x372>
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d00d      	beq.n	8002a4a <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a32:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f000 ff76 	bl	800392c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a48:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	f003 0310 	and.w	r3, r3, #16
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d036      	beq.n	8002ac2 <HAL_ADC_IRQHandler+0x3ea>
 8002a54:	69bb      	ldr	r3, [r7, #24]
 8002a56:	f003 0310 	and.w	r3, r3, #16
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d031      	beq.n	8002ac2 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d102      	bne.n	8002a6c <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8002a66:	2301      	movs	r3, #1
 8002a68:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a6a:	e014      	b.n	8002a96 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d008      	beq.n	8002a84 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002a72:	4825      	ldr	r0, [pc, #148]	@ (8002b08 <HAL_ADC_IRQHandler+0x430>)
 8002a74:	f7ff fb0c 	bl	8002090 <LL_ADC_GetMultiDMATransfer>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d00b      	beq.n	8002a96 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a82:	e008      	b.n	8002a96 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	f003 0301 	and.w	r3, r3, #1
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d001      	beq.n	8002a96 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8002a92:	2301      	movs	r3, #1
 8002a94:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d10e      	bne.n	8002aba <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aa0:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002aac:	f043 0202 	orr.w	r2, r3, #2
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f000 f83d 	bl	8002b34 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	2210      	movs	r2, #16
 8002ac0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d018      	beq.n	8002afe <HAL_ADC_IRQHandler+0x426>
 8002acc:	69bb      	ldr	r3, [r7, #24]
 8002ace:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d013      	beq.n	8002afe <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ada:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ae6:	f043 0208 	orr.w	r2, r3, #8
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002af6:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	f000 ff03 	bl	8003904 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002afe:	bf00      	nop
 8002b00:	3728      	adds	r7, #40	@ 0x28
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	50000300 	.word	0x50000300

08002b0c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002b14:	bf00      	nop
 8002b16:	370c      	adds	r7, #12
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr

08002b20 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002b28:	bf00      	nop
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr

08002b34 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002b3c:	bf00      	nop
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr

08002b48 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b0b6      	sub	sp, #216	@ 0xd8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b52:	2300      	movs	r3, #0
 8002b54:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d101      	bne.n	8002b6a <HAL_ADC_ConfigChannel+0x22>
 8002b66:	2302      	movs	r3, #2
 8002b68:	e3c8      	b.n	80032fc <HAL_ADC_ConfigChannel+0x7b4>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7ff fb48 	bl	800220c <LL_ADC_REG_IsConversionOngoing>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	f040 83ad 	bne.w	80032de <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6818      	ldr	r0, [r3, #0]
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	6859      	ldr	r1, [r3, #4]
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	461a      	mov	r2, r3
 8002b92:	f7ff f9e0 	bl	8001f56 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7ff fb36 	bl	800220c <LL_ADC_REG_IsConversionOngoing>
 8002ba0:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7ff fb42 	bl	8002232 <LL_ADC_INJ_IsConversionOngoing>
 8002bae:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002bb2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	f040 81d9 	bne.w	8002f6e <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002bbc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	f040 81d4 	bne.w	8002f6e <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002bce:	d10f      	bne.n	8002bf0 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6818      	ldr	r0, [r3, #0]
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	4619      	mov	r1, r3
 8002bdc:	f7ff f9fa 	bl	8001fd4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002be8:	4618      	mov	r0, r3
 8002bea:	f7ff f98e 	bl	8001f0a <LL_ADC_SetSamplingTimeCommonConfig>
 8002bee:	e00e      	b.n	8002c0e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6818      	ldr	r0, [r3, #0]
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	6819      	ldr	r1, [r3, #0]
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	f7ff f9e9 	bl	8001fd4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2100      	movs	r1, #0
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7ff f97e 	bl	8001f0a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	695a      	ldr	r2, [r3, #20]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	08db      	lsrs	r3, r3, #3
 8002c1a:	f003 0303 	and.w	r3, r3, #3
 8002c1e:	005b      	lsls	r3, r3, #1
 8002c20:	fa02 f303 	lsl.w	r3, r2, r3
 8002c24:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	691b      	ldr	r3, [r3, #16]
 8002c2c:	2b04      	cmp	r3, #4
 8002c2e:	d022      	beq.n	8002c76 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6818      	ldr	r0, [r3, #0]
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	6919      	ldr	r1, [r3, #16]
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002c40:	f7ff f8d8 	bl	8001df4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6818      	ldr	r0, [r3, #0]
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	6919      	ldr	r1, [r3, #16]
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	699b      	ldr	r3, [r3, #24]
 8002c50:	461a      	mov	r2, r3
 8002c52:	f7ff f924 	bl	8001e9e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6818      	ldr	r0, [r3, #0]
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d102      	bne.n	8002c6c <HAL_ADC_ConfigChannel+0x124>
 8002c66:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c6a:	e000      	b.n	8002c6e <HAL_ADC_ConfigChannel+0x126>
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	461a      	mov	r2, r3
 8002c70:	f7ff f930 	bl	8001ed4 <LL_ADC_SetOffsetSaturation>
 8002c74:	e17b      	b.n	8002f6e <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f7ff f8dd 	bl	8001e3c <LL_ADC_GetOffsetChannel>
 8002c82:	4603      	mov	r3, r0
 8002c84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d10a      	bne.n	8002ca2 <HAL_ADC_ConfigChannel+0x15a>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	2100      	movs	r1, #0
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7ff f8d2 	bl	8001e3c <LL_ADC_GetOffsetChannel>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	0e9b      	lsrs	r3, r3, #26
 8002c9c:	f003 021f 	and.w	r2, r3, #31
 8002ca0:	e01e      	b.n	8002ce0 <HAL_ADC_ConfigChannel+0x198>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2100      	movs	r1, #0
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f7ff f8c7 	bl	8001e3c <LL_ADC_GetOffsetChannel>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cb4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002cb8:	fa93 f3a3 	rbit	r3, r3
 8002cbc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002cc0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002cc4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002cc8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d101      	bne.n	8002cd4 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8002cd0:	2320      	movs	r3, #32
 8002cd2:	e004      	b.n	8002cde <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8002cd4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002cd8:	fab3 f383 	clz	r3, r3
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d105      	bne.n	8002cf8 <HAL_ADC_ConfigChannel+0x1b0>
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	0e9b      	lsrs	r3, r3, #26
 8002cf2:	f003 031f 	and.w	r3, r3, #31
 8002cf6:	e018      	b.n	8002d2a <HAL_ADC_ConfigChannel+0x1e2>
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d00:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002d04:	fa93 f3a3 	rbit	r3, r3
 8002d08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002d0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002d14:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d101      	bne.n	8002d20 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8002d1c:	2320      	movs	r3, #32
 8002d1e:	e004      	b.n	8002d2a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8002d20:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d24:	fab3 f383 	clz	r3, r3
 8002d28:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d106      	bne.n	8002d3c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2200      	movs	r2, #0
 8002d34:	2100      	movs	r1, #0
 8002d36:	4618      	mov	r0, r3
 8002d38:	f7ff f896 	bl	8001e68 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2101      	movs	r1, #1
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7ff f87a 	bl	8001e3c <LL_ADC_GetOffsetChannel>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d10a      	bne.n	8002d68 <HAL_ADC_ConfigChannel+0x220>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	2101      	movs	r1, #1
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f7ff f86f 	bl	8001e3c <LL_ADC_GetOffsetChannel>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	0e9b      	lsrs	r3, r3, #26
 8002d62:	f003 021f 	and.w	r2, r3, #31
 8002d66:	e01e      	b.n	8002da6 <HAL_ADC_ConfigChannel+0x25e>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2101      	movs	r1, #1
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7ff f864 	bl	8001e3c <LL_ADC_GetOffsetChannel>
 8002d74:	4603      	mov	r3, r0
 8002d76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002d7e:	fa93 f3a3 	rbit	r3, r3
 8002d82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002d86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d8a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002d8e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d101      	bne.n	8002d9a <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8002d96:	2320      	movs	r3, #32
 8002d98:	e004      	b.n	8002da4 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8002d9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d9e:	fab3 f383 	clz	r3, r3
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d105      	bne.n	8002dbe <HAL_ADC_ConfigChannel+0x276>
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	0e9b      	lsrs	r3, r3, #26
 8002db8:	f003 031f 	and.w	r3, r3, #31
 8002dbc:	e018      	b.n	8002df0 <HAL_ADC_ConfigChannel+0x2a8>
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002dca:	fa93 f3a3 	rbit	r3, r3
 8002dce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002dd2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002dd6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002dda:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d101      	bne.n	8002de6 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8002de2:	2320      	movs	r3, #32
 8002de4:	e004      	b.n	8002df0 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8002de6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002dea:	fab3 f383 	clz	r3, r3
 8002dee:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d106      	bne.n	8002e02 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	2101      	movs	r1, #1
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7ff f833 	bl	8001e68 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2102      	movs	r1, #2
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7ff f817 	bl	8001e3c <LL_ADC_GetOffsetChannel>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d10a      	bne.n	8002e2e <HAL_ADC_ConfigChannel+0x2e6>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	2102      	movs	r1, #2
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f7ff f80c 	bl	8001e3c <LL_ADC_GetOffsetChannel>
 8002e24:	4603      	mov	r3, r0
 8002e26:	0e9b      	lsrs	r3, r3, #26
 8002e28:	f003 021f 	and.w	r2, r3, #31
 8002e2c:	e01e      	b.n	8002e6c <HAL_ADC_ConfigChannel+0x324>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	2102      	movs	r1, #2
 8002e34:	4618      	mov	r0, r3
 8002e36:	f7ff f801 	bl	8001e3c <LL_ADC_GetOffsetChannel>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e40:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e44:	fa93 f3a3 	rbit	r3, r3
 8002e48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002e4c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002e50:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002e54:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d101      	bne.n	8002e60 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8002e5c:	2320      	movs	r3, #32
 8002e5e:	e004      	b.n	8002e6a <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8002e60:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e64:	fab3 f383 	clz	r3, r3
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d105      	bne.n	8002e84 <HAL_ADC_ConfigChannel+0x33c>
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	0e9b      	lsrs	r3, r3, #26
 8002e7e:	f003 031f 	and.w	r3, r3, #31
 8002e82:	e016      	b.n	8002eb2 <HAL_ADC_ConfigChannel+0x36a>
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e8c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002e90:	fa93 f3a3 	rbit	r3, r3
 8002e94:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002e96:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002e98:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002e9c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d101      	bne.n	8002ea8 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8002ea4:	2320      	movs	r3, #32
 8002ea6:	e004      	b.n	8002eb2 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8002ea8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002eac:	fab3 f383 	clz	r3, r3
 8002eb0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002eb2:	429a      	cmp	r2, r3
 8002eb4:	d106      	bne.n	8002ec4 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	2102      	movs	r1, #2
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7fe ffd2 	bl	8001e68 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2103      	movs	r1, #3
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f7fe ffb6 	bl	8001e3c <LL_ADC_GetOffsetChannel>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d10a      	bne.n	8002ef0 <HAL_ADC_ConfigChannel+0x3a8>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	2103      	movs	r1, #3
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7fe ffab 	bl	8001e3c <LL_ADC_GetOffsetChannel>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	0e9b      	lsrs	r3, r3, #26
 8002eea:	f003 021f 	and.w	r2, r3, #31
 8002eee:	e017      	b.n	8002f20 <HAL_ADC_ConfigChannel+0x3d8>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2103      	movs	r1, #3
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7fe ffa0 	bl	8001e3c <LL_ADC_GetOffsetChannel>
 8002efc:	4603      	mov	r3, r0
 8002efe:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f00:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f02:	fa93 f3a3 	rbit	r3, r3
 8002f06:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002f08:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f0a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002f0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d101      	bne.n	8002f16 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8002f12:	2320      	movs	r3, #32
 8002f14:	e003      	b.n	8002f1e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8002f16:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f18:	fab3 f383 	clz	r3, r3
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d105      	bne.n	8002f38 <HAL_ADC_ConfigChannel+0x3f0>
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	0e9b      	lsrs	r3, r3, #26
 8002f32:	f003 031f 	and.w	r3, r3, #31
 8002f36:	e011      	b.n	8002f5c <HAL_ADC_ConfigChannel+0x414>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f40:	fa93 f3a3 	rbit	r3, r3
 8002f44:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002f46:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f48:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002f4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d101      	bne.n	8002f54 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8002f50:	2320      	movs	r3, #32
 8002f52:	e003      	b.n	8002f5c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8002f54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f56:	fab3 f383 	clz	r3, r3
 8002f5a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d106      	bne.n	8002f6e <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	2200      	movs	r2, #0
 8002f66:	2103      	movs	r1, #3
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f7fe ff7d 	bl	8001e68 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4618      	mov	r0, r3
 8002f74:	f7ff f910 	bl	8002198 <LL_ADC_IsEnabled>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	f040 8140 	bne.w	8003200 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6818      	ldr	r0, [r3, #0]
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	6819      	ldr	r1, [r3, #0]
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	f7ff f84d 	bl	800202c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	4a8f      	ldr	r2, [pc, #572]	@ (80031d4 <HAL_ADC_ConfigChannel+0x68c>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	f040 8131 	bne.w	8003200 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d10b      	bne.n	8002fc6 <HAL_ADC_ConfigChannel+0x47e>
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	0e9b      	lsrs	r3, r3, #26
 8002fb4:	3301      	adds	r3, #1
 8002fb6:	f003 031f 	and.w	r3, r3, #31
 8002fba:	2b09      	cmp	r3, #9
 8002fbc:	bf94      	ite	ls
 8002fbe:	2301      	movls	r3, #1
 8002fc0:	2300      	movhi	r3, #0
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	e019      	b.n	8002ffa <HAL_ADC_ConfigChannel+0x4b2>
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fcc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002fce:	fa93 f3a3 	rbit	r3, r3
 8002fd2:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002fd4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fd6:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002fd8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d101      	bne.n	8002fe2 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8002fde:	2320      	movs	r3, #32
 8002fe0:	e003      	b.n	8002fea <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8002fe2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fe4:	fab3 f383 	clz	r3, r3
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	3301      	adds	r3, #1
 8002fec:	f003 031f 	and.w	r3, r3, #31
 8002ff0:	2b09      	cmp	r3, #9
 8002ff2:	bf94      	ite	ls
 8002ff4:	2301      	movls	r3, #1
 8002ff6:	2300      	movhi	r3, #0
 8002ff8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d079      	beq.n	80030f2 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003006:	2b00      	cmp	r3, #0
 8003008:	d107      	bne.n	800301a <HAL_ADC_ConfigChannel+0x4d2>
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	0e9b      	lsrs	r3, r3, #26
 8003010:	3301      	adds	r3, #1
 8003012:	069b      	lsls	r3, r3, #26
 8003014:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003018:	e015      	b.n	8003046 <HAL_ADC_ConfigChannel+0x4fe>
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003020:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003022:	fa93 f3a3 	rbit	r3, r3
 8003026:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003028:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800302a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800302c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800302e:	2b00      	cmp	r3, #0
 8003030:	d101      	bne.n	8003036 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003032:	2320      	movs	r3, #32
 8003034:	e003      	b.n	800303e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8003036:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003038:	fab3 f383 	clz	r3, r3
 800303c:	b2db      	uxtb	r3, r3
 800303e:	3301      	adds	r3, #1
 8003040:	069b      	lsls	r3, r3, #26
 8003042:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800304e:	2b00      	cmp	r3, #0
 8003050:	d109      	bne.n	8003066 <HAL_ADC_ConfigChannel+0x51e>
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	0e9b      	lsrs	r3, r3, #26
 8003058:	3301      	adds	r3, #1
 800305a:	f003 031f 	and.w	r3, r3, #31
 800305e:	2101      	movs	r1, #1
 8003060:	fa01 f303 	lsl.w	r3, r1, r3
 8003064:	e017      	b.n	8003096 <HAL_ADC_ConfigChannel+0x54e>
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800306c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800306e:	fa93 f3a3 	rbit	r3, r3
 8003072:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003074:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003076:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003078:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800307a:	2b00      	cmp	r3, #0
 800307c:	d101      	bne.n	8003082 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800307e:	2320      	movs	r3, #32
 8003080:	e003      	b.n	800308a <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8003082:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003084:	fab3 f383 	clz	r3, r3
 8003088:	b2db      	uxtb	r3, r3
 800308a:	3301      	adds	r3, #1
 800308c:	f003 031f 	and.w	r3, r3, #31
 8003090:	2101      	movs	r1, #1
 8003092:	fa01 f303 	lsl.w	r3, r1, r3
 8003096:	ea42 0103 	orr.w	r1, r2, r3
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d10a      	bne.n	80030bc <HAL_ADC_ConfigChannel+0x574>
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	0e9b      	lsrs	r3, r3, #26
 80030ac:	3301      	adds	r3, #1
 80030ae:	f003 021f 	and.w	r2, r3, #31
 80030b2:	4613      	mov	r3, r2
 80030b4:	005b      	lsls	r3, r3, #1
 80030b6:	4413      	add	r3, r2
 80030b8:	051b      	lsls	r3, r3, #20
 80030ba:	e018      	b.n	80030ee <HAL_ADC_ConfigChannel+0x5a6>
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030c4:	fa93 f3a3 	rbit	r3, r3
 80030c8:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80030ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80030ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d101      	bne.n	80030d8 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80030d4:	2320      	movs	r3, #32
 80030d6:	e003      	b.n	80030e0 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80030d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030da:	fab3 f383 	clz	r3, r3
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	3301      	adds	r3, #1
 80030e2:	f003 021f 	and.w	r2, r3, #31
 80030e6:	4613      	mov	r3, r2
 80030e8:	005b      	lsls	r3, r3, #1
 80030ea:	4413      	add	r3, r2
 80030ec:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030ee:	430b      	orrs	r3, r1
 80030f0:	e081      	b.n	80031f6 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d107      	bne.n	800310e <HAL_ADC_ConfigChannel+0x5c6>
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	0e9b      	lsrs	r3, r3, #26
 8003104:	3301      	adds	r3, #1
 8003106:	069b      	lsls	r3, r3, #26
 8003108:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800310c:	e015      	b.n	800313a <HAL_ADC_ConfigChannel+0x5f2>
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003116:	fa93 f3a3 	rbit	r3, r3
 800311a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800311c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800311e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003122:	2b00      	cmp	r3, #0
 8003124:	d101      	bne.n	800312a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8003126:	2320      	movs	r3, #32
 8003128:	e003      	b.n	8003132 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800312a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800312c:	fab3 f383 	clz	r3, r3
 8003130:	b2db      	uxtb	r3, r3
 8003132:	3301      	adds	r3, #1
 8003134:	069b      	lsls	r3, r3, #26
 8003136:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003142:	2b00      	cmp	r3, #0
 8003144:	d109      	bne.n	800315a <HAL_ADC_ConfigChannel+0x612>
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	0e9b      	lsrs	r3, r3, #26
 800314c:	3301      	adds	r3, #1
 800314e:	f003 031f 	and.w	r3, r3, #31
 8003152:	2101      	movs	r1, #1
 8003154:	fa01 f303 	lsl.w	r3, r1, r3
 8003158:	e017      	b.n	800318a <HAL_ADC_ConfigChannel+0x642>
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003160:	6a3b      	ldr	r3, [r7, #32]
 8003162:	fa93 f3a3 	rbit	r3, r3
 8003166:	61fb      	str	r3, [r7, #28]
  return result;
 8003168:	69fb      	ldr	r3, [r7, #28]
 800316a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800316c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800316e:	2b00      	cmp	r3, #0
 8003170:	d101      	bne.n	8003176 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8003172:	2320      	movs	r3, #32
 8003174:	e003      	b.n	800317e <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8003176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003178:	fab3 f383 	clz	r3, r3
 800317c:	b2db      	uxtb	r3, r3
 800317e:	3301      	adds	r3, #1
 8003180:	f003 031f 	and.w	r3, r3, #31
 8003184:	2101      	movs	r1, #1
 8003186:	fa01 f303 	lsl.w	r3, r1, r3
 800318a:	ea42 0103 	orr.w	r1, r2, r3
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003196:	2b00      	cmp	r3, #0
 8003198:	d10d      	bne.n	80031b6 <HAL_ADC_ConfigChannel+0x66e>
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	0e9b      	lsrs	r3, r3, #26
 80031a0:	3301      	adds	r3, #1
 80031a2:	f003 021f 	and.w	r2, r3, #31
 80031a6:	4613      	mov	r3, r2
 80031a8:	005b      	lsls	r3, r3, #1
 80031aa:	4413      	add	r3, r2
 80031ac:	3b1e      	subs	r3, #30
 80031ae:	051b      	lsls	r3, r3, #20
 80031b0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80031b4:	e01e      	b.n	80031f4 <HAL_ADC_ConfigChannel+0x6ac>
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	fa93 f3a3 	rbit	r3, r3
 80031c2:	613b      	str	r3, [r7, #16]
  return result;
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80031c8:	69bb      	ldr	r3, [r7, #24]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d104      	bne.n	80031d8 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80031ce:	2320      	movs	r3, #32
 80031d0:	e006      	b.n	80031e0 <HAL_ADC_ConfigChannel+0x698>
 80031d2:	bf00      	nop
 80031d4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80031d8:	69bb      	ldr	r3, [r7, #24]
 80031da:	fab3 f383 	clz	r3, r3
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	3301      	adds	r3, #1
 80031e2:	f003 021f 	and.w	r2, r3, #31
 80031e6:	4613      	mov	r3, r2
 80031e8:	005b      	lsls	r3, r3, #1
 80031ea:	4413      	add	r3, r2
 80031ec:	3b1e      	subs	r3, #30
 80031ee:	051b      	lsls	r3, r3, #20
 80031f0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031f4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80031f6:	683a      	ldr	r2, [r7, #0]
 80031f8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031fa:	4619      	mov	r1, r3
 80031fc:	f7fe feea 	bl	8001fd4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	4b3f      	ldr	r3, [pc, #252]	@ (8003304 <HAL_ADC_ConfigChannel+0x7bc>)
 8003206:	4013      	ands	r3, r2
 8003208:	2b00      	cmp	r3, #0
 800320a:	d071      	beq.n	80032f0 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800320c:	483e      	ldr	r0, [pc, #248]	@ (8003308 <HAL_ADC_ConfigChannel+0x7c0>)
 800320e:	f7fe fde3 	bl	8001dd8 <LL_ADC_GetCommonPathInternalCh>
 8003212:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a3c      	ldr	r2, [pc, #240]	@ (800330c <HAL_ADC_ConfigChannel+0x7c4>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d004      	beq.n	800322a <HAL_ADC_ConfigChannel+0x6e2>
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a3a      	ldr	r2, [pc, #232]	@ (8003310 <HAL_ADC_ConfigChannel+0x7c8>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d127      	bne.n	800327a <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800322a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800322e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d121      	bne.n	800327a <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800323e:	d157      	bne.n	80032f0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003240:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003244:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003248:	4619      	mov	r1, r3
 800324a:	482f      	ldr	r0, [pc, #188]	@ (8003308 <HAL_ADC_ConfigChannel+0x7c0>)
 800324c:	f7fe fdb1 	bl	8001db2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003250:	4b30      	ldr	r3, [pc, #192]	@ (8003314 <HAL_ADC_ConfigChannel+0x7cc>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	099b      	lsrs	r3, r3, #6
 8003256:	4a30      	ldr	r2, [pc, #192]	@ (8003318 <HAL_ADC_ConfigChannel+0x7d0>)
 8003258:	fba2 2303 	umull	r2, r3, r2, r3
 800325c:	099b      	lsrs	r3, r3, #6
 800325e:	1c5a      	adds	r2, r3, #1
 8003260:	4613      	mov	r3, r2
 8003262:	005b      	lsls	r3, r3, #1
 8003264:	4413      	add	r3, r2
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800326a:	e002      	b.n	8003272 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	3b01      	subs	r3, #1
 8003270:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d1f9      	bne.n	800326c <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003278:	e03a      	b.n	80032f0 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a27      	ldr	r2, [pc, #156]	@ (800331c <HAL_ADC_ConfigChannel+0x7d4>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d113      	bne.n	80032ac <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003284:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003288:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800328c:	2b00      	cmp	r3, #0
 800328e:	d10d      	bne.n	80032ac <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a22      	ldr	r2, [pc, #136]	@ (8003320 <HAL_ADC_ConfigChannel+0x7d8>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d02a      	beq.n	80032f0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800329a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800329e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032a2:	4619      	mov	r1, r3
 80032a4:	4818      	ldr	r0, [pc, #96]	@ (8003308 <HAL_ADC_ConfigChannel+0x7c0>)
 80032a6:	f7fe fd84 	bl	8001db2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80032aa:	e021      	b.n	80032f0 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a1c      	ldr	r2, [pc, #112]	@ (8003324 <HAL_ADC_ConfigChannel+0x7dc>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d11c      	bne.n	80032f0 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80032b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80032ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d116      	bne.n	80032f0 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a16      	ldr	r2, [pc, #88]	@ (8003320 <HAL_ADC_ConfigChannel+0x7d8>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d011      	beq.n	80032f0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80032d0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80032d4:	4619      	mov	r1, r3
 80032d6:	480c      	ldr	r0, [pc, #48]	@ (8003308 <HAL_ADC_ConfigChannel+0x7c0>)
 80032d8:	f7fe fd6b 	bl	8001db2 <LL_ADC_SetCommonPathInternalCh>
 80032dc:	e008      	b.n	80032f0 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032e2:	f043 0220 	orr.w	r2, r3, #32
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2200      	movs	r2, #0
 80032f4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80032f8:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	37d8      	adds	r7, #216	@ 0xd8
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}
 8003304:	80080000 	.word	0x80080000
 8003308:	50000300 	.word	0x50000300
 800330c:	c3210000 	.word	0xc3210000
 8003310:	90c00010 	.word	0x90c00010
 8003314:	20000000 	.word	0x20000000
 8003318:	053e2d63 	.word	0x053e2d63
 800331c:	c7520000 	.word	0xc7520000
 8003320:	50000100 	.word	0x50000100
 8003324:	cb840000 	.word	0xcb840000

08003328 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003330:	2300      	movs	r3, #0
 8003332:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4618      	mov	r0, r3
 800333a:	f7fe ff2d 	bl	8002198 <LL_ADC_IsEnabled>
 800333e:	4603      	mov	r3, r0
 8003340:	2b00      	cmp	r3, #0
 8003342:	d169      	bne.n	8003418 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	689a      	ldr	r2, [r3, #8]
 800334a:	4b36      	ldr	r3, [pc, #216]	@ (8003424 <ADC_Enable+0xfc>)
 800334c:	4013      	ands	r3, r2
 800334e:	2b00      	cmp	r3, #0
 8003350:	d00d      	beq.n	800336e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003356:	f043 0210 	orr.w	r2, r3, #16
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003362:	f043 0201 	orr.w	r2, r3, #1
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e055      	b.n	800341a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4618      	mov	r0, r3
 8003374:	f7fe fee8 	bl	8002148 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003378:	482b      	ldr	r0, [pc, #172]	@ (8003428 <ADC_Enable+0x100>)
 800337a:	f7fe fd2d 	bl	8001dd8 <LL_ADC_GetCommonPathInternalCh>
 800337e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003380:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003384:	2b00      	cmp	r3, #0
 8003386:	d013      	beq.n	80033b0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003388:	4b28      	ldr	r3, [pc, #160]	@ (800342c <ADC_Enable+0x104>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	099b      	lsrs	r3, r3, #6
 800338e:	4a28      	ldr	r2, [pc, #160]	@ (8003430 <ADC_Enable+0x108>)
 8003390:	fba2 2303 	umull	r2, r3, r2, r3
 8003394:	099b      	lsrs	r3, r3, #6
 8003396:	1c5a      	adds	r2, r3, #1
 8003398:	4613      	mov	r3, r2
 800339a:	005b      	lsls	r3, r3, #1
 800339c:	4413      	add	r3, r2
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80033a2:	e002      	b.n	80033aa <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	3b01      	subs	r3, #1
 80033a8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d1f9      	bne.n	80033a4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80033b0:	f7fe fce0 	bl	8001d74 <HAL_GetTick>
 80033b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80033b6:	e028      	b.n	800340a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4618      	mov	r0, r3
 80033be:	f7fe feeb 	bl	8002198 <LL_ADC_IsEnabled>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d104      	bne.n	80033d2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4618      	mov	r0, r3
 80033ce:	f7fe febb 	bl	8002148 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80033d2:	f7fe fccf 	bl	8001d74 <HAL_GetTick>
 80033d6:	4602      	mov	r2, r0
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d914      	bls.n	800340a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0301 	and.w	r3, r3, #1
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d00d      	beq.n	800340a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033f2:	f043 0210 	orr.w	r2, r3, #16
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033fe:	f043 0201 	orr.w	r2, r3, #1
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e007      	b.n	800341a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0301 	and.w	r3, r3, #1
 8003414:	2b01      	cmp	r3, #1
 8003416:	d1cf      	bne.n	80033b8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003418:	2300      	movs	r3, #0
}
 800341a:	4618      	mov	r0, r3
 800341c:	3710      	adds	r7, #16
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	8000003f 	.word	0x8000003f
 8003428:	50000300 	.word	0x50000300
 800342c:	20000000 	.word	0x20000000
 8003430:	053e2d63 	.word	0x053e2d63

08003434 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4618      	mov	r0, r3
 8003442:	f7fe febc 	bl	80021be <LL_ADC_IsDisableOngoing>
 8003446:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4618      	mov	r0, r3
 800344e:	f7fe fea3 	bl	8002198 <LL_ADC_IsEnabled>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d047      	beq.n	80034e8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d144      	bne.n	80034e8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	f003 030d 	and.w	r3, r3, #13
 8003468:	2b01      	cmp	r3, #1
 800346a:	d10c      	bne.n	8003486 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4618      	mov	r0, r3
 8003472:	f7fe fe7d 	bl	8002170 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	2203      	movs	r2, #3
 800347c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800347e:	f7fe fc79 	bl	8001d74 <HAL_GetTick>
 8003482:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003484:	e029      	b.n	80034da <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800348a:	f043 0210 	orr.w	r2, r3, #16
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003496:	f043 0201 	orr.w	r2, r3, #1
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e023      	b.n	80034ea <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80034a2:	f7fe fc67 	bl	8001d74 <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d914      	bls.n	80034da <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	f003 0301 	and.w	r3, r3, #1
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d00d      	beq.n	80034da <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034c2:	f043 0210 	orr.w	r2, r3, #16
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034ce:	f043 0201 	orr.w	r2, r3, #1
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e007      	b.n	80034ea <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f003 0301 	and.w	r3, r3, #1
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d1dc      	bne.n	80034a2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80034e8:	2300      	movs	r3, #0
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3710      	adds	r7, #16
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}

080034f2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80034f2:	b580      	push	{r7, lr}
 80034f4:	b084      	sub	sp, #16
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034fe:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003504:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003508:	2b00      	cmp	r3, #0
 800350a:	d14b      	bne.n	80035a4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003510:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0308 	and.w	r3, r3, #8
 8003522:	2b00      	cmp	r3, #0
 8003524:	d021      	beq.n	800356a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4618      	mov	r0, r3
 800352c:	f7fe fd00 	bl	8001f30 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d032      	beq.n	800359c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003540:	2b00      	cmp	r3, #0
 8003542:	d12b      	bne.n	800359c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003548:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003554:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003558:	2b00      	cmp	r3, #0
 800355a:	d11f      	bne.n	800359c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003560:	f043 0201 	orr.w	r2, r3, #1
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003568:	e018      	b.n	800359c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	f003 0302 	and.w	r3, r3, #2
 8003574:	2b00      	cmp	r3, #0
 8003576:	d111      	bne.n	800359c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800357c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003588:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d105      	bne.n	800359c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003594:	f043 0201 	orr.w	r2, r3, #1
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800359c:	68f8      	ldr	r0, [r7, #12]
 800359e:	f7fd fdc7 	bl	8001130 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80035a2:	e00e      	b.n	80035c2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a8:	f003 0310 	and.w	r3, r3, #16
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d003      	beq.n	80035b8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80035b0:	68f8      	ldr	r0, [r7, #12]
 80035b2:	f7ff fabf 	bl	8002b34 <HAL_ADC_ErrorCallback>
}
 80035b6:	e004      	b.n	80035c2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	4798      	blx	r3
}
 80035c2:	bf00      	nop
 80035c4:	3710      	adds	r7, #16
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}

080035ca <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b084      	sub	sp, #16
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035d6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80035d8:	68f8      	ldr	r0, [r7, #12]
 80035da:	f7ff fa97 	bl	8002b0c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80035de:	bf00      	nop
 80035e0:	3710      	adds	r7, #16
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}

080035e6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80035e6:	b580      	push	{r7, lr}
 80035e8:	b084      	sub	sp, #16
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035f8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003604:	f043 0204 	orr.w	r2, r3, #4
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800360c:	68f8      	ldr	r0, [r7, #12]
 800360e:	f7ff fa91 	bl	8002b34 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003612:	bf00      	nop
 8003614:	3710      	adds	r7, #16
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}

0800361a <LL_ADC_IsEnabled>:
{
 800361a:	b480      	push	{r7}
 800361c:	b083      	sub	sp, #12
 800361e:	af00      	add	r7, sp, #0
 8003620:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	f003 0301 	and.w	r3, r3, #1
 800362a:	2b01      	cmp	r3, #1
 800362c:	d101      	bne.n	8003632 <LL_ADC_IsEnabled+0x18>
 800362e:	2301      	movs	r3, #1
 8003630:	e000      	b.n	8003634 <LL_ADC_IsEnabled+0x1a>
 8003632:	2300      	movs	r3, #0
}
 8003634:	4618      	mov	r0, r3
 8003636:	370c      	adds	r7, #12
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr

08003640 <LL_ADC_StartCalibration>:
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003652:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003656:	683a      	ldr	r2, [r7, #0]
 8003658:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800365c:	4313      	orrs	r3, r2
 800365e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	609a      	str	r2, [r3, #8]
}
 8003666:	bf00      	nop
 8003668:	370c      	adds	r7, #12
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr

08003672 <LL_ADC_IsCalibrationOnGoing>:
{
 8003672:	b480      	push	{r7}
 8003674:	b083      	sub	sp, #12
 8003676:	af00      	add	r7, sp, #0
 8003678:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003682:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003686:	d101      	bne.n	800368c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003688:	2301      	movs	r3, #1
 800368a:	e000      	b.n	800368e <LL_ADC_IsCalibrationOnGoing+0x1c>
 800368c:	2300      	movs	r3, #0
}
 800368e:	4618      	mov	r0, r3
 8003690:	370c      	adds	r7, #12
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr

0800369a <LL_ADC_REG_StartConversion>:
{
 800369a:	b480      	push	{r7}
 800369c:	b083      	sub	sp, #12
 800369e:	af00      	add	r7, sp, #0
 80036a0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80036aa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80036ae:	f043 0204 	orr.w	r2, r3, #4
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	609a      	str	r2, [r3, #8]
}
 80036b6:	bf00      	nop
 80036b8:	370c      	adds	r7, #12
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr

080036c2 <LL_ADC_REG_IsConversionOngoing>:
{
 80036c2:	b480      	push	{r7}
 80036c4:	b083      	sub	sp, #12
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	f003 0304 	and.w	r3, r3, #4
 80036d2:	2b04      	cmp	r3, #4
 80036d4:	d101      	bne.n	80036da <LL_ADC_REG_IsConversionOngoing+0x18>
 80036d6:	2301      	movs	r3, #1
 80036d8:	e000      	b.n	80036dc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80036da:	2300      	movs	r3, #0
}
 80036dc:	4618      	mov	r0, r3
 80036de:	370c      	adds	r7, #12
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr

080036e8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80036f2:	2300      	movs	r3, #0
 80036f4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d101      	bne.n	8003704 <HAL_ADCEx_Calibration_Start+0x1c>
 8003700:	2302      	movs	r3, #2
 8003702:	e04d      	b.n	80037a0 <HAL_ADCEx_Calibration_Start+0xb8>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	f7ff fe91 	bl	8003434 <ADC_Disable>
 8003712:	4603      	mov	r3, r0
 8003714:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003716:	7bfb      	ldrb	r3, [r7, #15]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d136      	bne.n	800378a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003720:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003724:	f023 0302 	bic.w	r3, r3, #2
 8003728:	f043 0202 	orr.w	r2, r3, #2
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	6839      	ldr	r1, [r7, #0]
 8003736:	4618      	mov	r0, r3
 8003738:	f7ff ff82 	bl	8003640 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800373c:	e014      	b.n	8003768 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	3301      	adds	r3, #1
 8003742:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	4a18      	ldr	r2, [pc, #96]	@ (80037a8 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d90d      	bls.n	8003768 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003750:	f023 0312 	bic.w	r3, r3, #18
 8003754:	f043 0210 	orr.w	r2, r3, #16
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e01b      	b.n	80037a0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4618      	mov	r0, r3
 800376e:	f7ff ff80 	bl	8003672 <LL_ADC_IsCalibrationOnGoing>
 8003772:	4603      	mov	r3, r0
 8003774:	2b00      	cmp	r3, #0
 8003776:	d1e2      	bne.n	800373e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800377c:	f023 0303 	bic.w	r3, r3, #3
 8003780:	f043 0201 	orr.w	r2, r3, #1
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003788:	e005      	b.n	8003796 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800378e:	f043 0210 	orr.w	r2, r3, #16
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2200      	movs	r2, #0
 800379a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800379e:	7bfb      	ldrb	r3, [r7, #15]
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3710      	adds	r7, #16
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	0004de01 	.word	0x0004de01

080037ac <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b0a2      	sub	sp, #136	@ 0x88
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	60b9      	str	r1, [r7, #8]
 80037b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4618      	mov	r0, r3
 80037be:	f7ff ff80 	bl	80036c2 <LL_ADC_REG_IsConversionOngoing>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d001      	beq.n	80037cc <HAL_ADCEx_MultiModeStart_DMA+0x20>
  {
    return HAL_BUSY;
 80037c8:	2302      	movs	r3, #2
 80037ca:	e082      	b.n	80038d2 <HAL_ADCEx_MultiModeStart_DMA+0x126>
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d101      	bne.n	80037da <HAL_ADCEx_MultiModeStart_DMA+0x2e>
 80037d6:	2302      	movs	r3, #2
 80037d8:	e07b      	b.n	80038d2 <HAL_ADCEx_MultiModeStart_DMA+0x126>
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2201      	movs	r2, #1
 80037de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Temporary handle minimum initialization */
    __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80037e2:	2300      	movs	r3, #0
 80037e4:	673b      	str	r3, [r7, #112]	@ 0x70
    ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80037e6:	2300      	movs	r3, #0
 80037e8:	677b      	str	r3, [r7, #116]	@ 0x74

    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037f2:	d102      	bne.n	80037fa <HAL_ADCEx_MultiModeStart_DMA+0x4e>
 80037f4:	4b39      	ldr	r3, [pc, #228]	@ (80038dc <HAL_ADCEx_MultiModeStart_DMA+0x130>)
 80037f6:	617b      	str	r3, [r7, #20]
 80037f8:	e001      	b.n	80037fe <HAL_ADCEx_MultiModeStart_DMA+0x52>
 80037fa:	2300      	movs	r3, #0
 80037fc:	617b      	str	r3, [r7, #20]

    if (tmp_hadc_slave.Instance == NULL)
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d10b      	bne.n	800381c <HAL_ADCEx_MultiModeStart_DMA+0x70>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003808:	f043 0220 	orr.w	r2, r3, #32
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e05a      	b.n	80038d2 <HAL_ADCEx_MultiModeStart_DMA+0x126>
    }

    /* Enable the ADC peripherals: master and slave (in case if not already   */
    /* enabled previously)                                                    */
    tmp_hal_status = ADC_Enable(hadc);
 800381c:	68f8      	ldr	r0, [r7, #12]
 800381e:	f7ff fd83 	bl	8003328 <ADC_Enable>
 8003822:	4603      	mov	r3, r0
 8003824:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    if (tmp_hal_status == HAL_OK)
 8003828:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800382c:	2b00      	cmp	r3, #0
 800382e:	d107      	bne.n	8003840 <HAL_ADCEx_MultiModeStart_DMA+0x94>
    {
      tmp_hal_status = ADC_Enable(&tmp_hadc_slave);
 8003830:	f107 0314 	add.w	r3, r7, #20
 8003834:	4618      	mov	r0, r3
 8003836:	f7ff fd77 	bl	8003328 <ADC_Enable>
 800383a:	4603      	mov	r3, r0
 800383c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    }

    /* Start multimode conversion of ADCs pair */
    if (tmp_hal_status == HAL_OK)
 8003840:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003844:	2b00      	cmp	r3, #0
 8003846:	d13e      	bne.n	80038c6 <HAL_ADCEx_MultiModeStart_DMA+0x11a>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800384c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003850:	f023 0301 	bic.w	r3, r3, #1
 8003854:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	65da      	str	r2, [r3, #92]	@ 0x5c
                        (HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP),
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2200      	movs	r2, #0
 8003860:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003866:	4a1e      	ldr	r2, [pc, #120]	@ (80038e0 <HAL_ADCEx_MultiModeStart_DMA+0x134>)
 8003868:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800386e:	4a1d      	ldr	r2, [pc, #116]	@ (80038e4 <HAL_ADCEx_MultiModeStart_DMA+0x138>)
 8003870:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003876:	4a1c      	ldr	r2, [pc, #112]	@ (80038e8 <HAL_ADCEx_MultiModeStart_DMA+0x13c>)
 8003878:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Pointer to the common control register  */
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800387a:	4b1c      	ldr	r3, [pc, #112]	@ (80038ec <HAL_ADCEx_MultiModeStart_DMA+0x140>)
 800387c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
      /* start (in case of SW start):                                           */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	221c      	movs	r2, #28
 8003886:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	685a      	ldr	r2, [r3, #4]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f042 0210 	orr.w	r2, r2, #16
 800389e:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80038a4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80038a8:	330c      	adds	r3, #12
 80038aa:	4619      	mov	r1, r3
 80038ac:	68ba      	ldr	r2, [r7, #8]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f000 fa7c 	bl	8003dac <HAL_DMA_Start_IT>
 80038b4:	4603      	mov	r3, r0
 80038b6:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      /* Enable conversion of regular group.                                    */
      /* If software start has been selected, conversion starts immediately.    */
      /* If external trigger has been selected, conversion will start at next   */
      /* trigger event.                                                         */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4618      	mov	r0, r3
 80038c0:	f7ff feeb 	bl	800369a <LL_ADC_REG_StartConversion>
 80038c4:	e003      	b.n	80038ce <HAL_ADCEx_MultiModeStart_DMA+0x122>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 80038ce:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
  }
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3788      	adds	r7, #136	@ 0x88
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	50000100 	.word	0x50000100
 80038e0:	080034f3 	.word	0x080034f3
 80038e4:	080035cb 	.word	0x080035cb
 80038e8:	080035e7 	.word	0x080035e7
 80038ec:	50000300 	.word	0x50000300

080038f0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b083      	sub	sp, #12
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80038f8:	bf00      	nop
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003904:	b480      	push	{r7}
 8003906:	b083      	sub	sp, #12
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800390c:	bf00      	nop
 800390e:	370c      	adds	r7, #12
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr

08003918 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003920:	bf00      	nop
 8003922:	370c      	adds	r7, #12
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr

0800392c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800392c:	b480      	push	{r7}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003934:	bf00      	nop
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr

08003940 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003940:	b480      	push	{r7}
 8003942:	b083      	sub	sp, #12
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003948:	bf00      	nop
 800394a:	370c      	adds	r7, #12
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr

08003954 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003954:	b590      	push	{r4, r7, lr}
 8003956:	b0a1      	sub	sp, #132	@ 0x84
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
 800395c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800395e:	2300      	movs	r3, #0
 8003960:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800396a:	2b01      	cmp	r3, #1
 800396c:	d101      	bne.n	8003972 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800396e:	2302      	movs	r3, #2
 8003970:	e08b      	b.n	8003a8a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2201      	movs	r2, #1
 8003976:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800397a:	2300      	movs	r3, #0
 800397c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800397e:	2300      	movs	r3, #0
 8003980:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800398a:	d102      	bne.n	8003992 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800398c:	4b41      	ldr	r3, [pc, #260]	@ (8003a94 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800398e:	60bb      	str	r3, [r7, #8]
 8003990:	e001      	b.n	8003996 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003992:	2300      	movs	r3, #0
 8003994:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d10b      	bne.n	80039b4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039a0:	f043 0220 	orr.w	r2, r3, #32
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e06a      	b.n	8003a8a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	4618      	mov	r0, r3
 80039b8:	f7ff fe83 	bl	80036c2 <LL_ADC_REG_IsConversionOngoing>
 80039bc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4618      	mov	r0, r3
 80039c4:	f7ff fe7d 	bl	80036c2 <LL_ADC_REG_IsConversionOngoing>
 80039c8:	4603      	mov	r3, r0
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d14c      	bne.n	8003a68 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80039ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d149      	bne.n	8003a68 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80039d4:	4b30      	ldr	r3, [pc, #192]	@ (8003a98 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80039d6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d028      	beq.n	8003a32 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80039e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	6859      	ldr	r1, [r3, #4]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80039f2:	035b      	lsls	r3, r3, #13
 80039f4:	430b      	orrs	r3, r1
 80039f6:	431a      	orrs	r2, r3
 80039f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039fa:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80039fc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003a00:	f7ff fe0b 	bl	800361a <LL_ADC_IsEnabled>
 8003a04:	4604      	mov	r4, r0
 8003a06:	4823      	ldr	r0, [pc, #140]	@ (8003a94 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003a08:	f7ff fe07 	bl	800361a <LL_ADC_IsEnabled>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	4323      	orrs	r3, r4
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d133      	bne.n	8003a7c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003a14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003a1c:	f023 030f 	bic.w	r3, r3, #15
 8003a20:	683a      	ldr	r2, [r7, #0]
 8003a22:	6811      	ldr	r1, [r2, #0]
 8003a24:	683a      	ldr	r2, [r7, #0]
 8003a26:	6892      	ldr	r2, [r2, #8]
 8003a28:	430a      	orrs	r2, r1
 8003a2a:	431a      	orrs	r2, r3
 8003a2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a2e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a30:	e024      	b.n	8003a7c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003a32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a3c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a3e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003a42:	f7ff fdea 	bl	800361a <LL_ADC_IsEnabled>
 8003a46:	4604      	mov	r4, r0
 8003a48:	4812      	ldr	r0, [pc, #72]	@ (8003a94 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003a4a:	f7ff fde6 	bl	800361a <LL_ADC_IsEnabled>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	4323      	orrs	r3, r4
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d112      	bne.n	8003a7c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003a56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003a5e:	f023 030f 	bic.w	r3, r3, #15
 8003a62:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003a64:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a66:	e009      	b.n	8003a7c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a6c:	f043 0220 	orr.w	r2, r3, #32
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003a7a:	e000      	b.n	8003a7e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a7c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003a86:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3784      	adds	r7, #132	@ 0x84
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd90      	pop	{r4, r7, pc}
 8003a92:	bf00      	nop
 8003a94:	50000100 	.word	0x50000100
 8003a98:	50000300 	.word	0x50000300

08003a9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b085      	sub	sp, #20
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	f003 0307 	and.w	r3, r3, #7
 8003aaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003aac:	4b0c      	ldr	r3, [pc, #48]	@ (8003ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ab2:	68ba      	ldr	r2, [r7, #8]
 8003ab4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003ab8:	4013      	ands	r3, r2
 8003aba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ac4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003ac8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003acc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ace:	4a04      	ldr	r2, [pc, #16]	@ (8003ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	60d3      	str	r3, [r2, #12]
}
 8003ad4:	bf00      	nop
 8003ad6:	3714      	adds	r7, #20
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr
 8003ae0:	e000ed00 	.word	0xe000ed00

08003ae4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ae8:	4b04      	ldr	r3, [pc, #16]	@ (8003afc <__NVIC_GetPriorityGrouping+0x18>)
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	0a1b      	lsrs	r3, r3, #8
 8003aee:	f003 0307 	and.w	r3, r3, #7
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr
 8003afc:	e000ed00 	.word	0xe000ed00

08003b00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b083      	sub	sp, #12
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	4603      	mov	r3, r0
 8003b08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	db0b      	blt.n	8003b2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b12:	79fb      	ldrb	r3, [r7, #7]
 8003b14:	f003 021f 	and.w	r2, r3, #31
 8003b18:	4907      	ldr	r1, [pc, #28]	@ (8003b38 <__NVIC_EnableIRQ+0x38>)
 8003b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b1e:	095b      	lsrs	r3, r3, #5
 8003b20:	2001      	movs	r0, #1
 8003b22:	fa00 f202 	lsl.w	r2, r0, r2
 8003b26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b2a:	bf00      	nop
 8003b2c:	370c      	adds	r7, #12
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr
 8003b36:	bf00      	nop
 8003b38:	e000e100 	.word	0xe000e100

08003b3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	4603      	mov	r3, r0
 8003b44:	6039      	str	r1, [r7, #0]
 8003b46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	db0a      	blt.n	8003b66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	b2da      	uxtb	r2, r3
 8003b54:	490c      	ldr	r1, [pc, #48]	@ (8003b88 <__NVIC_SetPriority+0x4c>)
 8003b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b5a:	0112      	lsls	r2, r2, #4
 8003b5c:	b2d2      	uxtb	r2, r2
 8003b5e:	440b      	add	r3, r1
 8003b60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b64:	e00a      	b.n	8003b7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	b2da      	uxtb	r2, r3
 8003b6a:	4908      	ldr	r1, [pc, #32]	@ (8003b8c <__NVIC_SetPriority+0x50>)
 8003b6c:	79fb      	ldrb	r3, [r7, #7]
 8003b6e:	f003 030f 	and.w	r3, r3, #15
 8003b72:	3b04      	subs	r3, #4
 8003b74:	0112      	lsls	r2, r2, #4
 8003b76:	b2d2      	uxtb	r2, r2
 8003b78:	440b      	add	r3, r1
 8003b7a:	761a      	strb	r2, [r3, #24]
}
 8003b7c:	bf00      	nop
 8003b7e:	370c      	adds	r7, #12
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr
 8003b88:	e000e100 	.word	0xe000e100
 8003b8c:	e000ed00 	.word	0xe000ed00

08003b90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b089      	sub	sp, #36	@ 0x24
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	60b9      	str	r1, [r7, #8]
 8003b9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	f003 0307 	and.w	r3, r3, #7
 8003ba2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	f1c3 0307 	rsb	r3, r3, #7
 8003baa:	2b04      	cmp	r3, #4
 8003bac:	bf28      	it	cs
 8003bae:	2304      	movcs	r3, #4
 8003bb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	3304      	adds	r3, #4
 8003bb6:	2b06      	cmp	r3, #6
 8003bb8:	d902      	bls.n	8003bc0 <NVIC_EncodePriority+0x30>
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	3b03      	subs	r3, #3
 8003bbe:	e000      	b.n	8003bc2 <NVIC_EncodePriority+0x32>
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bc4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003bc8:	69bb      	ldr	r3, [r7, #24]
 8003bca:	fa02 f303 	lsl.w	r3, r2, r3
 8003bce:	43da      	mvns	r2, r3
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	401a      	ands	r2, r3
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bd8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	fa01 f303 	lsl.w	r3, r1, r3
 8003be2:	43d9      	mvns	r1, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003be8:	4313      	orrs	r3, r2
         );
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3724      	adds	r7, #36	@ 0x24
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr

08003bf6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bf6:	b580      	push	{r7, lr}
 8003bf8:	b082      	sub	sp, #8
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f7ff ff4c 	bl	8003a9c <__NVIC_SetPriorityGrouping>
}
 8003c04:	bf00      	nop
 8003c06:	3708      	adds	r7, #8
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}

08003c0c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b086      	sub	sp, #24
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	4603      	mov	r3, r0
 8003c14:	60b9      	str	r1, [r7, #8]
 8003c16:	607a      	str	r2, [r7, #4]
 8003c18:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003c1a:	f7ff ff63 	bl	8003ae4 <__NVIC_GetPriorityGrouping>
 8003c1e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c20:	687a      	ldr	r2, [r7, #4]
 8003c22:	68b9      	ldr	r1, [r7, #8]
 8003c24:	6978      	ldr	r0, [r7, #20]
 8003c26:	f7ff ffb3 	bl	8003b90 <NVIC_EncodePriority>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c30:	4611      	mov	r1, r2
 8003c32:	4618      	mov	r0, r3
 8003c34:	f7ff ff82 	bl	8003b3c <__NVIC_SetPriority>
}
 8003c38:	bf00      	nop
 8003c3a:	3718      	adds	r7, #24
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b082      	sub	sp, #8
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	4603      	mov	r3, r0
 8003c48:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f7ff ff56 	bl	8003b00 <__NVIC_EnableIRQ>
}
 8003c54:	bf00      	nop
 8003c56:	3708      	adds	r7, #8
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d101      	bne.n	8003c6e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e08d      	b.n	8003d8a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	461a      	mov	r2, r3
 8003c74:	4b47      	ldr	r3, [pc, #284]	@ (8003d94 <HAL_DMA_Init+0x138>)
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d80f      	bhi.n	8003c9a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	461a      	mov	r2, r3
 8003c80:	4b45      	ldr	r3, [pc, #276]	@ (8003d98 <HAL_DMA_Init+0x13c>)
 8003c82:	4413      	add	r3, r2
 8003c84:	4a45      	ldr	r2, [pc, #276]	@ (8003d9c <HAL_DMA_Init+0x140>)
 8003c86:	fba2 2303 	umull	r2, r3, r2, r3
 8003c8a:	091b      	lsrs	r3, r3, #4
 8003c8c:	009a      	lsls	r2, r3, #2
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a42      	ldr	r2, [pc, #264]	@ (8003da0 <HAL_DMA_Init+0x144>)
 8003c96:	641a      	str	r2, [r3, #64]	@ 0x40
 8003c98:	e00e      	b.n	8003cb8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	4b40      	ldr	r3, [pc, #256]	@ (8003da4 <HAL_DMA_Init+0x148>)
 8003ca2:	4413      	add	r3, r2
 8003ca4:	4a3d      	ldr	r2, [pc, #244]	@ (8003d9c <HAL_DMA_Init+0x140>)
 8003ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8003caa:	091b      	lsrs	r3, r3, #4
 8003cac:	009a      	lsls	r2, r3, #2
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a3c      	ldr	r2, [pc, #240]	@ (8003da8 <HAL_DMA_Init+0x14c>)
 8003cb6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2202      	movs	r2, #2
 8003cbc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003cce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cd2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003cdc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	691b      	ldr	r3, [r3, #16]
 8003ce2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ce8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	699b      	ldr	r3, [r3, #24]
 8003cee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cf4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a1b      	ldr	r3, [r3, #32]
 8003cfa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	68fa      	ldr	r2, [r7, #12]
 8003d08:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	f000 f9b6 	bl	800407c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d18:	d102      	bne.n	8003d20 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	685a      	ldr	r2, [r3, #4]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d28:	b2d2      	uxtb	r2, r2
 8003d2a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d30:	687a      	ldr	r2, [r7, #4]
 8003d32:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003d34:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d010      	beq.n	8003d60 <HAL_DMA_Init+0x104>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	2b04      	cmp	r3, #4
 8003d44:	d80c      	bhi.n	8003d60 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f000 f9d6 	bl	80040f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d50:	2200      	movs	r2, #0
 8003d52:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003d5c:	605a      	str	r2, [r3, #4]
 8003d5e:	e008      	b.n	8003d72 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3710      	adds	r7, #16
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	40020407 	.word	0x40020407
 8003d98:	bffdfff8 	.word	0xbffdfff8
 8003d9c:	cccccccd 	.word	0xcccccccd
 8003da0:	40020000 	.word	0x40020000
 8003da4:	bffdfbf8 	.word	0xbffdfbf8
 8003da8:	40020400 	.word	0x40020400

08003dac <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b086      	sub	sp, #24
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	60f8      	str	r0, [r7, #12]
 8003db4:	60b9      	str	r1, [r7, #8]
 8003db6:	607a      	str	r2, [r7, #4]
 8003db8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d101      	bne.n	8003dcc <HAL_DMA_Start_IT+0x20>
 8003dc8:	2302      	movs	r3, #2
 8003dca:	e066      	b.n	8003e9a <HAL_DMA_Start_IT+0xee>
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d155      	bne.n	8003e8c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2202      	movs	r2, #2
 8003de4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681a      	ldr	r2, [r3, #0]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f022 0201 	bic.w	r2, r2, #1
 8003dfc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	68b9      	ldr	r1, [r7, #8]
 8003e04:	68f8      	ldr	r0, [r7, #12]
 8003e06:	f000 f8fb 	bl	8004000 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d008      	beq.n	8003e24 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f042 020e 	orr.w	r2, r2, #14
 8003e20:	601a      	str	r2, [r3, #0]
 8003e22:	e00f      	b.n	8003e44 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f022 0204 	bic.w	r2, r2, #4
 8003e32:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f042 020a 	orr.w	r2, r2, #10
 8003e42:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d007      	beq.n	8003e62 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e5c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e60:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d007      	beq.n	8003e7a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e74:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e78:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f042 0201 	orr.w	r2, r2, #1
 8003e88:	601a      	str	r2, [r3, #0]
 8003e8a:	e005      	b.n	8003e98 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003e94:	2302      	movs	r3, #2
 8003e96:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003e98:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3718      	adds	r7, #24
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}

08003ea2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ea2:	b580      	push	{r7, lr}
 8003ea4:	b084      	sub	sp, #16
 8003ea6:	af00      	add	r7, sp, #0
 8003ea8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ebe:	f003 031f 	and.w	r3, r3, #31
 8003ec2:	2204      	movs	r2, #4
 8003ec4:	409a      	lsls	r2, r3
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	4013      	ands	r3, r2
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d026      	beq.n	8003f1c <HAL_DMA_IRQHandler+0x7a>
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	f003 0304 	and.w	r3, r3, #4
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d021      	beq.n	8003f1c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0320 	and.w	r3, r3, #32
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d107      	bne.n	8003ef6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f022 0204 	bic.w	r2, r2, #4
 8003ef4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003efa:	f003 021f 	and.w	r2, r3, #31
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f02:	2104      	movs	r1, #4
 8003f04:	fa01 f202 	lsl.w	r2, r1, r2
 8003f08:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d071      	beq.n	8003ff6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003f1a:	e06c      	b.n	8003ff6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f20:	f003 031f 	and.w	r3, r3, #31
 8003f24:	2202      	movs	r2, #2
 8003f26:	409a      	lsls	r2, r3
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d02e      	beq.n	8003f8e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	f003 0302 	and.w	r3, r3, #2
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d029      	beq.n	8003f8e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0320 	and.w	r3, r3, #32
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d10b      	bne.n	8003f60 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f022 020a 	bic.w	r2, r2, #10
 8003f56:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f64:	f003 021f 	and.w	r2, r3, #31
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6c:	2102      	movs	r1, #2
 8003f6e:	fa01 f202 	lsl.w	r2, r1, r2
 8003f72:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d038      	beq.n	8003ff6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003f8c:	e033      	b.n	8003ff6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f92:	f003 031f 	and.w	r3, r3, #31
 8003f96:	2208      	movs	r2, #8
 8003f98:	409a      	lsls	r2, r3
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d02a      	beq.n	8003ff8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	f003 0308 	and.w	r3, r3, #8
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d025      	beq.n	8003ff8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f022 020e 	bic.w	r2, r2, #14
 8003fba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fc0:	f003 021f 	and.w	r2, r3, #31
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc8:	2101      	movs	r1, #1
 8003fca:	fa01 f202 	lsl.w	r2, r1, r2
 8003fce:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2201      	movs	r2, #1
 8003fda:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d004      	beq.n	8003ff8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003ff6:	bf00      	nop
 8003ff8:	bf00      	nop
}
 8003ffa:	3710      	adds	r7, #16
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004000:	b480      	push	{r7}
 8004002:	b085      	sub	sp, #20
 8004004:	af00      	add	r7, sp, #0
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	60b9      	str	r1, [r7, #8]
 800400a:	607a      	str	r2, [r7, #4]
 800400c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004012:	68fa      	ldr	r2, [r7, #12]
 8004014:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004016:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800401c:	2b00      	cmp	r3, #0
 800401e:	d004      	beq.n	800402a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004024:	68fa      	ldr	r2, [r7, #12]
 8004026:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004028:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800402e:	f003 021f 	and.w	r2, r3, #31
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004036:	2101      	movs	r1, #1
 8004038:	fa01 f202 	lsl.w	r2, r1, r2
 800403c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	683a      	ldr	r2, [r7, #0]
 8004044:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	2b10      	cmp	r3, #16
 800404c:	d108      	bne.n	8004060 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	68ba      	ldr	r2, [r7, #8]
 800405c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800405e:	e007      	b.n	8004070 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	68ba      	ldr	r2, [r7, #8]
 8004066:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	60da      	str	r2, [r3, #12]
}
 8004070:	bf00      	nop
 8004072:	3714      	adds	r7, #20
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr

0800407c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800407c:	b480      	push	{r7}
 800407e:	b087      	sub	sp, #28
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	461a      	mov	r2, r3
 800408a:	4b16      	ldr	r3, [pc, #88]	@ (80040e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800408c:	429a      	cmp	r2, r3
 800408e:	d802      	bhi.n	8004096 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004090:	4b15      	ldr	r3, [pc, #84]	@ (80040e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004092:	617b      	str	r3, [r7, #20]
 8004094:	e001      	b.n	800409a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8004096:	4b15      	ldr	r3, [pc, #84]	@ (80040ec <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004098:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	3b08      	subs	r3, #8
 80040a6:	4a12      	ldr	r2, [pc, #72]	@ (80040f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80040a8:	fba2 2303 	umull	r2, r3, r2, r3
 80040ac:	091b      	lsrs	r3, r3, #4
 80040ae:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040b4:	089b      	lsrs	r3, r3, #2
 80040b6:	009a      	lsls	r2, r3, #2
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	4413      	add	r3, r2
 80040bc:	461a      	mov	r2, r3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	4a0b      	ldr	r2, [pc, #44]	@ (80040f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80040c6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f003 031f 	and.w	r3, r3, #31
 80040ce:	2201      	movs	r2, #1
 80040d0:	409a      	lsls	r2, r3
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80040d6:	bf00      	nop
 80040d8:	371c      	adds	r7, #28
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr
 80040e2:	bf00      	nop
 80040e4:	40020407 	.word	0x40020407
 80040e8:	40020800 	.word	0x40020800
 80040ec:	40020820 	.word	0x40020820
 80040f0:	cccccccd 	.word	0xcccccccd
 80040f4:	40020880 	.word	0x40020880

080040f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b085      	sub	sp, #20
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	b2db      	uxtb	r3, r3
 8004106:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004108:	68fa      	ldr	r2, [r7, #12]
 800410a:	4b0b      	ldr	r3, [pc, #44]	@ (8004138 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800410c:	4413      	add	r3, r2
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	461a      	mov	r2, r3
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4a08      	ldr	r2, [pc, #32]	@ (800413c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800411a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	3b01      	subs	r3, #1
 8004120:	f003 031f 	and.w	r3, r3, #31
 8004124:	2201      	movs	r2, #1
 8004126:	409a      	lsls	r2, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800412c:	bf00      	nop
 800412e:	3714      	adds	r7, #20
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr
 8004138:	1000823f 	.word	0x1000823f
 800413c:	40020940 	.word	0x40020940

08004140 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004140:	b480      	push	{r7}
 8004142:	b087      	sub	sp, #28
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800414a:	2300      	movs	r3, #0
 800414c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800414e:	e15a      	b.n	8004406 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	2101      	movs	r1, #1
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	fa01 f303 	lsl.w	r3, r1, r3
 800415c:	4013      	ands	r3, r2
 800415e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2b00      	cmp	r3, #0
 8004164:	f000 814c 	beq.w	8004400 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	f003 0303 	and.w	r3, r3, #3
 8004170:	2b01      	cmp	r3, #1
 8004172:	d005      	beq.n	8004180 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800417c:	2b02      	cmp	r3, #2
 800417e:	d130      	bne.n	80041e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	005b      	lsls	r3, r3, #1
 800418a:	2203      	movs	r2, #3
 800418c:	fa02 f303 	lsl.w	r3, r2, r3
 8004190:	43db      	mvns	r3, r3
 8004192:	693a      	ldr	r2, [r7, #16]
 8004194:	4013      	ands	r3, r2
 8004196:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	68da      	ldr	r2, [r3, #12]
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	005b      	lsls	r3, r3, #1
 80041a0:	fa02 f303 	lsl.w	r3, r2, r3
 80041a4:	693a      	ldr	r2, [r7, #16]
 80041a6:	4313      	orrs	r3, r2
 80041a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	693a      	ldr	r2, [r7, #16]
 80041ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80041b6:	2201      	movs	r2, #1
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	fa02 f303 	lsl.w	r3, r2, r3
 80041be:	43db      	mvns	r3, r3
 80041c0:	693a      	ldr	r2, [r7, #16]
 80041c2:	4013      	ands	r3, r2
 80041c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	091b      	lsrs	r3, r3, #4
 80041cc:	f003 0201 	and.w	r2, r3, #1
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	fa02 f303 	lsl.w	r3, r2, r3
 80041d6:	693a      	ldr	r2, [r7, #16]
 80041d8:	4313      	orrs	r3, r2
 80041da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	693a      	ldr	r2, [r7, #16]
 80041e0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	f003 0303 	and.w	r3, r3, #3
 80041ea:	2b03      	cmp	r3, #3
 80041ec:	d017      	beq.n	800421e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	005b      	lsls	r3, r3, #1
 80041f8:	2203      	movs	r2, #3
 80041fa:	fa02 f303 	lsl.w	r3, r2, r3
 80041fe:	43db      	mvns	r3, r3
 8004200:	693a      	ldr	r2, [r7, #16]
 8004202:	4013      	ands	r3, r2
 8004204:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	689a      	ldr	r2, [r3, #8]
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	005b      	lsls	r3, r3, #1
 800420e:	fa02 f303 	lsl.w	r3, r2, r3
 8004212:	693a      	ldr	r2, [r7, #16]
 8004214:	4313      	orrs	r3, r2
 8004216:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	693a      	ldr	r2, [r7, #16]
 800421c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	f003 0303 	and.w	r3, r3, #3
 8004226:	2b02      	cmp	r3, #2
 8004228:	d123      	bne.n	8004272 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	08da      	lsrs	r2, r3, #3
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	3208      	adds	r2, #8
 8004232:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004236:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	f003 0307 	and.w	r3, r3, #7
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	220f      	movs	r2, #15
 8004242:	fa02 f303 	lsl.w	r3, r2, r3
 8004246:	43db      	mvns	r3, r3
 8004248:	693a      	ldr	r2, [r7, #16]
 800424a:	4013      	ands	r3, r2
 800424c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	691a      	ldr	r2, [r3, #16]
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	f003 0307 	and.w	r3, r3, #7
 8004258:	009b      	lsls	r3, r3, #2
 800425a:	fa02 f303 	lsl.w	r3, r2, r3
 800425e:	693a      	ldr	r2, [r7, #16]
 8004260:	4313      	orrs	r3, r2
 8004262:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	08da      	lsrs	r2, r3, #3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	3208      	adds	r2, #8
 800426c:	6939      	ldr	r1, [r7, #16]
 800426e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	005b      	lsls	r3, r3, #1
 800427c:	2203      	movs	r2, #3
 800427e:	fa02 f303 	lsl.w	r3, r2, r3
 8004282:	43db      	mvns	r3, r3
 8004284:	693a      	ldr	r2, [r7, #16]
 8004286:	4013      	ands	r3, r2
 8004288:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	f003 0203 	and.w	r2, r3, #3
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	005b      	lsls	r3, r3, #1
 8004296:	fa02 f303 	lsl.w	r3, r2, r3
 800429a:	693a      	ldr	r2, [r7, #16]
 800429c:	4313      	orrs	r3, r2
 800429e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	693a      	ldr	r2, [r7, #16]
 80042a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	f000 80a6 	beq.w	8004400 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042b4:	4b5b      	ldr	r3, [pc, #364]	@ (8004424 <HAL_GPIO_Init+0x2e4>)
 80042b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042b8:	4a5a      	ldr	r2, [pc, #360]	@ (8004424 <HAL_GPIO_Init+0x2e4>)
 80042ba:	f043 0301 	orr.w	r3, r3, #1
 80042be:	6613      	str	r3, [r2, #96]	@ 0x60
 80042c0:	4b58      	ldr	r3, [pc, #352]	@ (8004424 <HAL_GPIO_Init+0x2e4>)
 80042c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042c4:	f003 0301 	and.w	r3, r3, #1
 80042c8:	60bb      	str	r3, [r7, #8]
 80042ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80042cc:	4a56      	ldr	r2, [pc, #344]	@ (8004428 <HAL_GPIO_Init+0x2e8>)
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	089b      	lsrs	r3, r3, #2
 80042d2:	3302      	adds	r3, #2
 80042d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	f003 0303 	and.w	r3, r3, #3
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	220f      	movs	r2, #15
 80042e4:	fa02 f303 	lsl.w	r3, r2, r3
 80042e8:	43db      	mvns	r3, r3
 80042ea:	693a      	ldr	r2, [r7, #16]
 80042ec:	4013      	ands	r3, r2
 80042ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80042f6:	d01f      	beq.n	8004338 <HAL_GPIO_Init+0x1f8>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	4a4c      	ldr	r2, [pc, #304]	@ (800442c <HAL_GPIO_Init+0x2ec>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d019      	beq.n	8004334 <HAL_GPIO_Init+0x1f4>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	4a4b      	ldr	r2, [pc, #300]	@ (8004430 <HAL_GPIO_Init+0x2f0>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d013      	beq.n	8004330 <HAL_GPIO_Init+0x1f0>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	4a4a      	ldr	r2, [pc, #296]	@ (8004434 <HAL_GPIO_Init+0x2f4>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d00d      	beq.n	800432c <HAL_GPIO_Init+0x1ec>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4a49      	ldr	r2, [pc, #292]	@ (8004438 <HAL_GPIO_Init+0x2f8>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d007      	beq.n	8004328 <HAL_GPIO_Init+0x1e8>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	4a48      	ldr	r2, [pc, #288]	@ (800443c <HAL_GPIO_Init+0x2fc>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d101      	bne.n	8004324 <HAL_GPIO_Init+0x1e4>
 8004320:	2305      	movs	r3, #5
 8004322:	e00a      	b.n	800433a <HAL_GPIO_Init+0x1fa>
 8004324:	2306      	movs	r3, #6
 8004326:	e008      	b.n	800433a <HAL_GPIO_Init+0x1fa>
 8004328:	2304      	movs	r3, #4
 800432a:	e006      	b.n	800433a <HAL_GPIO_Init+0x1fa>
 800432c:	2303      	movs	r3, #3
 800432e:	e004      	b.n	800433a <HAL_GPIO_Init+0x1fa>
 8004330:	2302      	movs	r3, #2
 8004332:	e002      	b.n	800433a <HAL_GPIO_Init+0x1fa>
 8004334:	2301      	movs	r3, #1
 8004336:	e000      	b.n	800433a <HAL_GPIO_Init+0x1fa>
 8004338:	2300      	movs	r3, #0
 800433a:	697a      	ldr	r2, [r7, #20]
 800433c:	f002 0203 	and.w	r2, r2, #3
 8004340:	0092      	lsls	r2, r2, #2
 8004342:	4093      	lsls	r3, r2
 8004344:	693a      	ldr	r2, [r7, #16]
 8004346:	4313      	orrs	r3, r2
 8004348:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800434a:	4937      	ldr	r1, [pc, #220]	@ (8004428 <HAL_GPIO_Init+0x2e8>)
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	089b      	lsrs	r3, r3, #2
 8004350:	3302      	adds	r3, #2
 8004352:	693a      	ldr	r2, [r7, #16]
 8004354:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004358:	4b39      	ldr	r3, [pc, #228]	@ (8004440 <HAL_GPIO_Init+0x300>)
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	43db      	mvns	r3, r3
 8004362:	693a      	ldr	r2, [r7, #16]
 8004364:	4013      	ands	r3, r2
 8004366:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004370:	2b00      	cmp	r3, #0
 8004372:	d003      	beq.n	800437c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004374:	693a      	ldr	r2, [r7, #16]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	4313      	orrs	r3, r2
 800437a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800437c:	4a30      	ldr	r2, [pc, #192]	@ (8004440 <HAL_GPIO_Init+0x300>)
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004382:	4b2f      	ldr	r3, [pc, #188]	@ (8004440 <HAL_GPIO_Init+0x300>)
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	43db      	mvns	r3, r3
 800438c:	693a      	ldr	r2, [r7, #16]
 800438e:	4013      	ands	r3, r2
 8004390:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800439a:	2b00      	cmp	r3, #0
 800439c:	d003      	beq.n	80043a6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800439e:	693a      	ldr	r2, [r7, #16]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	4313      	orrs	r3, r2
 80043a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80043a6:	4a26      	ldr	r2, [pc, #152]	@ (8004440 <HAL_GPIO_Init+0x300>)
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80043ac:	4b24      	ldr	r3, [pc, #144]	@ (8004440 <HAL_GPIO_Init+0x300>)
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	43db      	mvns	r3, r3
 80043b6:	693a      	ldr	r2, [r7, #16]
 80043b8:	4013      	ands	r3, r2
 80043ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d003      	beq.n	80043d0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80043c8:	693a      	ldr	r2, [r7, #16]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	4313      	orrs	r3, r2
 80043ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80043d0:	4a1b      	ldr	r2, [pc, #108]	@ (8004440 <HAL_GPIO_Init+0x300>)
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80043d6:	4b1a      	ldr	r3, [pc, #104]	@ (8004440 <HAL_GPIO_Init+0x300>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	43db      	mvns	r3, r3
 80043e0:	693a      	ldr	r2, [r7, #16]
 80043e2:	4013      	ands	r3, r2
 80043e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d003      	beq.n	80043fa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80043f2:	693a      	ldr	r2, [r7, #16]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80043fa:	4a11      	ldr	r2, [pc, #68]	@ (8004440 <HAL_GPIO_Init+0x300>)
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	3301      	adds	r3, #1
 8004404:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	fa22 f303 	lsr.w	r3, r2, r3
 8004410:	2b00      	cmp	r3, #0
 8004412:	f47f ae9d 	bne.w	8004150 <HAL_GPIO_Init+0x10>
  }
}
 8004416:	bf00      	nop
 8004418:	bf00      	nop
 800441a:	371c      	adds	r7, #28
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr
 8004424:	40021000 	.word	0x40021000
 8004428:	40010000 	.word	0x40010000
 800442c:	48000400 	.word	0x48000400
 8004430:	48000800 	.word	0x48000800
 8004434:	48000c00 	.word	0x48000c00
 8004438:	48001000 	.word	0x48001000
 800443c:	48001400 	.word	0x48001400
 8004440:	40010400 	.word	0x40010400

08004444 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004444:	b480      	push	{r7}
 8004446:	b085      	sub	sp, #20
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d141      	bne.n	80044d6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004452:	4b4b      	ldr	r3, [pc, #300]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800445a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800445e:	d131      	bne.n	80044c4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004460:	4b47      	ldr	r3, [pc, #284]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004462:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004466:	4a46      	ldr	r2, [pc, #280]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004468:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800446c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004470:	4b43      	ldr	r3, [pc, #268]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004478:	4a41      	ldr	r2, [pc, #260]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800447a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800447e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004480:	4b40      	ldr	r3, [pc, #256]	@ (8004584 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	2232      	movs	r2, #50	@ 0x32
 8004486:	fb02 f303 	mul.w	r3, r2, r3
 800448a:	4a3f      	ldr	r2, [pc, #252]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800448c:	fba2 2303 	umull	r2, r3, r2, r3
 8004490:	0c9b      	lsrs	r3, r3, #18
 8004492:	3301      	adds	r3, #1
 8004494:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004496:	e002      	b.n	800449e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	3b01      	subs	r3, #1
 800449c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800449e:	4b38      	ldr	r3, [pc, #224]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044a0:	695b      	ldr	r3, [r3, #20]
 80044a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044aa:	d102      	bne.n	80044b2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d1f2      	bne.n	8004498 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80044b2:	4b33      	ldr	r3, [pc, #204]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044b4:	695b      	ldr	r3, [r3, #20]
 80044b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044be:	d158      	bne.n	8004572 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80044c0:	2303      	movs	r3, #3
 80044c2:	e057      	b.n	8004574 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80044c4:	4b2e      	ldr	r3, [pc, #184]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044ca:	4a2d      	ldr	r2, [pc, #180]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80044d4:	e04d      	b.n	8004572 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044dc:	d141      	bne.n	8004562 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80044de:	4b28      	ldr	r3, [pc, #160]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80044e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044ea:	d131      	bne.n	8004550 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80044ec:	4b24      	ldr	r3, [pc, #144]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044f2:	4a23      	ldr	r2, [pc, #140]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80044fc:	4b20      	ldr	r3, [pc, #128]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004504:	4a1e      	ldr	r2, [pc, #120]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004506:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800450a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800450c:	4b1d      	ldr	r3, [pc, #116]	@ (8004584 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2232      	movs	r2, #50	@ 0x32
 8004512:	fb02 f303 	mul.w	r3, r2, r3
 8004516:	4a1c      	ldr	r2, [pc, #112]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004518:	fba2 2303 	umull	r2, r3, r2, r3
 800451c:	0c9b      	lsrs	r3, r3, #18
 800451e:	3301      	adds	r3, #1
 8004520:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004522:	e002      	b.n	800452a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	3b01      	subs	r3, #1
 8004528:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800452a:	4b15      	ldr	r3, [pc, #84]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800452c:	695b      	ldr	r3, [r3, #20]
 800452e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004532:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004536:	d102      	bne.n	800453e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1f2      	bne.n	8004524 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800453e:	4b10      	ldr	r3, [pc, #64]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004540:	695b      	ldr	r3, [r3, #20]
 8004542:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004546:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800454a:	d112      	bne.n	8004572 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800454c:	2303      	movs	r3, #3
 800454e:	e011      	b.n	8004574 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004550:	4b0b      	ldr	r3, [pc, #44]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004552:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004556:	4a0a      	ldr	r2, [pc, #40]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004558:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800455c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004560:	e007      	b.n	8004572 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004562:	4b07      	ldr	r3, [pc, #28]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800456a:	4a05      	ldr	r2, [pc, #20]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800456c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004570:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004572:	2300      	movs	r3, #0
}
 8004574:	4618      	mov	r0, r3
 8004576:	3714      	adds	r7, #20
 8004578:	46bd      	mov	sp, r7
 800457a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457e:	4770      	bx	lr
 8004580:	40007000 	.word	0x40007000
 8004584:	20000000 	.word	0x20000000
 8004588:	431bde83 	.word	0x431bde83

0800458c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800458c:	b480      	push	{r7}
 800458e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004590:	4b05      	ldr	r3, [pc, #20]	@ (80045a8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	4a04      	ldr	r2, [pc, #16]	@ (80045a8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004596:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800459a:	6093      	str	r3, [r2, #8]
}
 800459c:	bf00      	nop
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr
 80045a6:	bf00      	nop
 80045a8:	40007000 	.word	0x40007000

080045ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b088      	sub	sp, #32
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d101      	bne.n	80045be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e2fe      	b.n	8004bbc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0301 	and.w	r3, r3, #1
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d075      	beq.n	80046b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045ca:	4b97      	ldr	r3, [pc, #604]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f003 030c 	and.w	r3, r3, #12
 80045d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80045d4:	4b94      	ldr	r3, [pc, #592]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 80045d6:	68db      	ldr	r3, [r3, #12]
 80045d8:	f003 0303 	and.w	r3, r3, #3
 80045dc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80045de:	69bb      	ldr	r3, [r7, #24]
 80045e0:	2b0c      	cmp	r3, #12
 80045e2:	d102      	bne.n	80045ea <HAL_RCC_OscConfig+0x3e>
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	2b03      	cmp	r3, #3
 80045e8:	d002      	beq.n	80045f0 <HAL_RCC_OscConfig+0x44>
 80045ea:	69bb      	ldr	r3, [r7, #24]
 80045ec:	2b08      	cmp	r3, #8
 80045ee:	d10b      	bne.n	8004608 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045f0:	4b8d      	ldr	r3, [pc, #564]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d05b      	beq.n	80046b4 <HAL_RCC_OscConfig+0x108>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d157      	bne.n	80046b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	e2d9      	b.n	8004bbc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004610:	d106      	bne.n	8004620 <HAL_RCC_OscConfig+0x74>
 8004612:	4b85      	ldr	r3, [pc, #532]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a84      	ldr	r2, [pc, #528]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 8004618:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800461c:	6013      	str	r3, [r2, #0]
 800461e:	e01d      	b.n	800465c <HAL_RCC_OscConfig+0xb0>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004628:	d10c      	bne.n	8004644 <HAL_RCC_OscConfig+0x98>
 800462a:	4b7f      	ldr	r3, [pc, #508]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a7e      	ldr	r2, [pc, #504]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 8004630:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004634:	6013      	str	r3, [r2, #0]
 8004636:	4b7c      	ldr	r3, [pc, #496]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a7b      	ldr	r2, [pc, #492]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 800463c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004640:	6013      	str	r3, [r2, #0]
 8004642:	e00b      	b.n	800465c <HAL_RCC_OscConfig+0xb0>
 8004644:	4b78      	ldr	r3, [pc, #480]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a77      	ldr	r2, [pc, #476]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 800464a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800464e:	6013      	str	r3, [r2, #0]
 8004650:	4b75      	ldr	r3, [pc, #468]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a74      	ldr	r2, [pc, #464]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 8004656:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800465a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d013      	beq.n	800468c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004664:	f7fd fb86 	bl	8001d74 <HAL_GetTick>
 8004668:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800466a:	e008      	b.n	800467e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800466c:	f7fd fb82 	bl	8001d74 <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	2b64      	cmp	r3, #100	@ 0x64
 8004678:	d901      	bls.n	800467e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e29e      	b.n	8004bbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800467e:	4b6a      	ldr	r3, [pc, #424]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004686:	2b00      	cmp	r3, #0
 8004688:	d0f0      	beq.n	800466c <HAL_RCC_OscConfig+0xc0>
 800468a:	e014      	b.n	80046b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800468c:	f7fd fb72 	bl	8001d74 <HAL_GetTick>
 8004690:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004692:	e008      	b.n	80046a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004694:	f7fd fb6e 	bl	8001d74 <HAL_GetTick>
 8004698:	4602      	mov	r2, r0
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	1ad3      	subs	r3, r2, r3
 800469e:	2b64      	cmp	r3, #100	@ 0x64
 80046a0:	d901      	bls.n	80046a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e28a      	b.n	8004bbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046a6:	4b60      	ldr	r3, [pc, #384]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d1f0      	bne.n	8004694 <HAL_RCC_OscConfig+0xe8>
 80046b2:	e000      	b.n	80046b6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 0302 	and.w	r3, r3, #2
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d075      	beq.n	80047ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046c2:	4b59      	ldr	r3, [pc, #356]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	f003 030c 	and.w	r3, r3, #12
 80046ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80046cc:	4b56      	ldr	r3, [pc, #344]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 80046ce:	68db      	ldr	r3, [r3, #12]
 80046d0:	f003 0303 	and.w	r3, r3, #3
 80046d4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	2b0c      	cmp	r3, #12
 80046da:	d102      	bne.n	80046e2 <HAL_RCC_OscConfig+0x136>
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	2b02      	cmp	r3, #2
 80046e0:	d002      	beq.n	80046e8 <HAL_RCC_OscConfig+0x13c>
 80046e2:	69bb      	ldr	r3, [r7, #24]
 80046e4:	2b04      	cmp	r3, #4
 80046e6:	d11f      	bne.n	8004728 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046e8:	4b4f      	ldr	r3, [pc, #316]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d005      	beq.n	8004700 <HAL_RCC_OscConfig+0x154>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d101      	bne.n	8004700 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e25d      	b.n	8004bbc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004700:	4b49      	ldr	r3, [pc, #292]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	691b      	ldr	r3, [r3, #16]
 800470c:	061b      	lsls	r3, r3, #24
 800470e:	4946      	ldr	r1, [pc, #280]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 8004710:	4313      	orrs	r3, r2
 8004712:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004714:	4b45      	ldr	r3, [pc, #276]	@ (800482c <HAL_RCC_OscConfig+0x280>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4618      	mov	r0, r3
 800471a:	f7fd fa11 	bl	8001b40 <HAL_InitTick>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d043      	beq.n	80047ac <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e249      	b.n	8004bbc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d023      	beq.n	8004778 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004730:	4b3d      	ldr	r3, [pc, #244]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a3c      	ldr	r2, [pc, #240]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 8004736:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800473a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800473c:	f7fd fb1a 	bl	8001d74 <HAL_GetTick>
 8004740:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004742:	e008      	b.n	8004756 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004744:	f7fd fb16 	bl	8001d74 <HAL_GetTick>
 8004748:	4602      	mov	r2, r0
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	1ad3      	subs	r3, r2, r3
 800474e:	2b02      	cmp	r3, #2
 8004750:	d901      	bls.n	8004756 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004752:	2303      	movs	r3, #3
 8004754:	e232      	b.n	8004bbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004756:	4b34      	ldr	r3, [pc, #208]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800475e:	2b00      	cmp	r3, #0
 8004760:	d0f0      	beq.n	8004744 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004762:	4b31      	ldr	r3, [pc, #196]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	691b      	ldr	r3, [r3, #16]
 800476e:	061b      	lsls	r3, r3, #24
 8004770:	492d      	ldr	r1, [pc, #180]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 8004772:	4313      	orrs	r3, r2
 8004774:	604b      	str	r3, [r1, #4]
 8004776:	e01a      	b.n	80047ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004778:	4b2b      	ldr	r3, [pc, #172]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a2a      	ldr	r2, [pc, #168]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 800477e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004782:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004784:	f7fd faf6 	bl	8001d74 <HAL_GetTick>
 8004788:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800478a:	e008      	b.n	800479e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800478c:	f7fd faf2 	bl	8001d74 <HAL_GetTick>
 8004790:	4602      	mov	r2, r0
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	2b02      	cmp	r3, #2
 8004798:	d901      	bls.n	800479e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800479a:	2303      	movs	r3, #3
 800479c:	e20e      	b.n	8004bbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800479e:	4b22      	ldr	r3, [pc, #136]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d1f0      	bne.n	800478c <HAL_RCC_OscConfig+0x1e0>
 80047aa:	e000      	b.n	80047ae <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80047ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 0308 	and.w	r3, r3, #8
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d041      	beq.n	800483e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	695b      	ldr	r3, [r3, #20]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d01c      	beq.n	80047fc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047c2:	4b19      	ldr	r3, [pc, #100]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 80047c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047c8:	4a17      	ldr	r2, [pc, #92]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 80047ca:	f043 0301 	orr.w	r3, r3, #1
 80047ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047d2:	f7fd facf 	bl	8001d74 <HAL_GetTick>
 80047d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047d8:	e008      	b.n	80047ec <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047da:	f7fd facb 	bl	8001d74 <HAL_GetTick>
 80047de:	4602      	mov	r2, r0
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	1ad3      	subs	r3, r2, r3
 80047e4:	2b02      	cmp	r3, #2
 80047e6:	d901      	bls.n	80047ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80047e8:	2303      	movs	r3, #3
 80047ea:	e1e7      	b.n	8004bbc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047ec:	4b0e      	ldr	r3, [pc, #56]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 80047ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047f2:	f003 0302 	and.w	r3, r3, #2
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d0ef      	beq.n	80047da <HAL_RCC_OscConfig+0x22e>
 80047fa:	e020      	b.n	800483e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047fc:	4b0a      	ldr	r3, [pc, #40]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 80047fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004802:	4a09      	ldr	r2, [pc, #36]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 8004804:	f023 0301 	bic.w	r3, r3, #1
 8004808:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800480c:	f7fd fab2 	bl	8001d74 <HAL_GetTick>
 8004810:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004812:	e00d      	b.n	8004830 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004814:	f7fd faae 	bl	8001d74 <HAL_GetTick>
 8004818:	4602      	mov	r2, r0
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	2b02      	cmp	r3, #2
 8004820:	d906      	bls.n	8004830 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e1ca      	b.n	8004bbc <HAL_RCC_OscConfig+0x610>
 8004826:	bf00      	nop
 8004828:	40021000 	.word	0x40021000
 800482c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004830:	4b8c      	ldr	r3, [pc, #560]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 8004832:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004836:	f003 0302 	and.w	r3, r3, #2
 800483a:	2b00      	cmp	r3, #0
 800483c:	d1ea      	bne.n	8004814 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 0304 	and.w	r3, r3, #4
 8004846:	2b00      	cmp	r3, #0
 8004848:	f000 80a6 	beq.w	8004998 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800484c:	2300      	movs	r3, #0
 800484e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004850:	4b84      	ldr	r3, [pc, #528]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 8004852:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004854:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d101      	bne.n	8004860 <HAL_RCC_OscConfig+0x2b4>
 800485c:	2301      	movs	r3, #1
 800485e:	e000      	b.n	8004862 <HAL_RCC_OscConfig+0x2b6>
 8004860:	2300      	movs	r3, #0
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00d      	beq.n	8004882 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004866:	4b7f      	ldr	r3, [pc, #508]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 8004868:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800486a:	4a7e      	ldr	r2, [pc, #504]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 800486c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004870:	6593      	str	r3, [r2, #88]	@ 0x58
 8004872:	4b7c      	ldr	r3, [pc, #496]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 8004874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004876:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800487a:	60fb      	str	r3, [r7, #12]
 800487c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800487e:	2301      	movs	r3, #1
 8004880:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004882:	4b79      	ldr	r3, [pc, #484]	@ (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800488a:	2b00      	cmp	r3, #0
 800488c:	d118      	bne.n	80048c0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800488e:	4b76      	ldr	r3, [pc, #472]	@ (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a75      	ldr	r2, [pc, #468]	@ (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 8004894:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004898:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800489a:	f7fd fa6b 	bl	8001d74 <HAL_GetTick>
 800489e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048a0:	e008      	b.n	80048b4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048a2:	f7fd fa67 	bl	8001d74 <HAL_GetTick>
 80048a6:	4602      	mov	r2, r0
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	1ad3      	subs	r3, r2, r3
 80048ac:	2b02      	cmp	r3, #2
 80048ae:	d901      	bls.n	80048b4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80048b0:	2303      	movs	r3, #3
 80048b2:	e183      	b.n	8004bbc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048b4:	4b6c      	ldr	r3, [pc, #432]	@ (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d0f0      	beq.n	80048a2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	d108      	bne.n	80048da <HAL_RCC_OscConfig+0x32e>
 80048c8:	4b66      	ldr	r3, [pc, #408]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 80048ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048ce:	4a65      	ldr	r2, [pc, #404]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 80048d0:	f043 0301 	orr.w	r3, r3, #1
 80048d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80048d8:	e024      	b.n	8004924 <HAL_RCC_OscConfig+0x378>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	2b05      	cmp	r3, #5
 80048e0:	d110      	bne.n	8004904 <HAL_RCC_OscConfig+0x358>
 80048e2:	4b60      	ldr	r3, [pc, #384]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 80048e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048e8:	4a5e      	ldr	r2, [pc, #376]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 80048ea:	f043 0304 	orr.w	r3, r3, #4
 80048ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80048f2:	4b5c      	ldr	r3, [pc, #368]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 80048f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048f8:	4a5a      	ldr	r2, [pc, #360]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 80048fa:	f043 0301 	orr.w	r3, r3, #1
 80048fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004902:	e00f      	b.n	8004924 <HAL_RCC_OscConfig+0x378>
 8004904:	4b57      	ldr	r3, [pc, #348]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 8004906:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800490a:	4a56      	ldr	r2, [pc, #344]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 800490c:	f023 0301 	bic.w	r3, r3, #1
 8004910:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004914:	4b53      	ldr	r3, [pc, #332]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 8004916:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800491a:	4a52      	ldr	r2, [pc, #328]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 800491c:	f023 0304 	bic.w	r3, r3, #4
 8004920:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d016      	beq.n	800495a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800492c:	f7fd fa22 	bl	8001d74 <HAL_GetTick>
 8004930:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004932:	e00a      	b.n	800494a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004934:	f7fd fa1e 	bl	8001d74 <HAL_GetTick>
 8004938:	4602      	mov	r2, r0
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004942:	4293      	cmp	r3, r2
 8004944:	d901      	bls.n	800494a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004946:	2303      	movs	r3, #3
 8004948:	e138      	b.n	8004bbc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800494a:	4b46      	ldr	r3, [pc, #280]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 800494c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004950:	f003 0302 	and.w	r3, r3, #2
 8004954:	2b00      	cmp	r3, #0
 8004956:	d0ed      	beq.n	8004934 <HAL_RCC_OscConfig+0x388>
 8004958:	e015      	b.n	8004986 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800495a:	f7fd fa0b 	bl	8001d74 <HAL_GetTick>
 800495e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004960:	e00a      	b.n	8004978 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004962:	f7fd fa07 	bl	8001d74 <HAL_GetTick>
 8004966:	4602      	mov	r2, r0
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	1ad3      	subs	r3, r2, r3
 800496c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004970:	4293      	cmp	r3, r2
 8004972:	d901      	bls.n	8004978 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	e121      	b.n	8004bbc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004978:	4b3a      	ldr	r3, [pc, #232]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 800497a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800497e:	f003 0302 	and.w	r3, r3, #2
 8004982:	2b00      	cmp	r3, #0
 8004984:	d1ed      	bne.n	8004962 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004986:	7ffb      	ldrb	r3, [r7, #31]
 8004988:	2b01      	cmp	r3, #1
 800498a:	d105      	bne.n	8004998 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800498c:	4b35      	ldr	r3, [pc, #212]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 800498e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004990:	4a34      	ldr	r2, [pc, #208]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 8004992:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004996:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f003 0320 	and.w	r3, r3, #32
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d03c      	beq.n	8004a1e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	699b      	ldr	r3, [r3, #24]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d01c      	beq.n	80049e6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80049ac:	4b2d      	ldr	r3, [pc, #180]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 80049ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80049b2:	4a2c      	ldr	r2, [pc, #176]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 80049b4:	f043 0301 	orr.w	r3, r3, #1
 80049b8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049bc:	f7fd f9da 	bl	8001d74 <HAL_GetTick>
 80049c0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049c2:	e008      	b.n	80049d6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049c4:	f7fd f9d6 	bl	8001d74 <HAL_GetTick>
 80049c8:	4602      	mov	r2, r0
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	1ad3      	subs	r3, r2, r3
 80049ce:	2b02      	cmp	r3, #2
 80049d0:	d901      	bls.n	80049d6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80049d2:	2303      	movs	r3, #3
 80049d4:	e0f2      	b.n	8004bbc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049d6:	4b23      	ldr	r3, [pc, #140]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 80049d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80049dc:	f003 0302 	and.w	r3, r3, #2
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d0ef      	beq.n	80049c4 <HAL_RCC_OscConfig+0x418>
 80049e4:	e01b      	b.n	8004a1e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80049e6:	4b1f      	ldr	r3, [pc, #124]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 80049e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80049ec:	4a1d      	ldr	r2, [pc, #116]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 80049ee:	f023 0301 	bic.w	r3, r3, #1
 80049f2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049f6:	f7fd f9bd 	bl	8001d74 <HAL_GetTick>
 80049fa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80049fc:	e008      	b.n	8004a10 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049fe:	f7fd f9b9 	bl	8001d74 <HAL_GetTick>
 8004a02:	4602      	mov	r2, r0
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	1ad3      	subs	r3, r2, r3
 8004a08:	2b02      	cmp	r3, #2
 8004a0a:	d901      	bls.n	8004a10 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004a0c:	2303      	movs	r3, #3
 8004a0e:	e0d5      	b.n	8004bbc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a10:	4b14      	ldr	r3, [pc, #80]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 8004a12:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a16:	f003 0302 	and.w	r3, r3, #2
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d1ef      	bne.n	80049fe <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	69db      	ldr	r3, [r3, #28]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	f000 80c9 	beq.w	8004bba <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a28:	4b0e      	ldr	r3, [pc, #56]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 8004a2a:	689b      	ldr	r3, [r3, #8]
 8004a2c:	f003 030c 	and.w	r3, r3, #12
 8004a30:	2b0c      	cmp	r3, #12
 8004a32:	f000 8083 	beq.w	8004b3c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	69db      	ldr	r3, [r3, #28]
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d15e      	bne.n	8004afc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a3e:	4b09      	ldr	r3, [pc, #36]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a08      	ldr	r2, [pc, #32]	@ (8004a64 <HAL_RCC_OscConfig+0x4b8>)
 8004a44:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a4a:	f7fd f993 	bl	8001d74 <HAL_GetTick>
 8004a4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a50:	e00c      	b.n	8004a6c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a52:	f7fd f98f 	bl	8001d74 <HAL_GetTick>
 8004a56:	4602      	mov	r2, r0
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	1ad3      	subs	r3, r2, r3
 8004a5c:	2b02      	cmp	r3, #2
 8004a5e:	d905      	bls.n	8004a6c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004a60:	2303      	movs	r3, #3
 8004a62:	e0ab      	b.n	8004bbc <HAL_RCC_OscConfig+0x610>
 8004a64:	40021000 	.word	0x40021000
 8004a68:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a6c:	4b55      	ldr	r3, [pc, #340]	@ (8004bc4 <HAL_RCC_OscConfig+0x618>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d1ec      	bne.n	8004a52 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a78:	4b52      	ldr	r3, [pc, #328]	@ (8004bc4 <HAL_RCC_OscConfig+0x618>)
 8004a7a:	68da      	ldr	r2, [r3, #12]
 8004a7c:	4b52      	ldr	r3, [pc, #328]	@ (8004bc8 <HAL_RCC_OscConfig+0x61c>)
 8004a7e:	4013      	ands	r3, r2
 8004a80:	687a      	ldr	r2, [r7, #4]
 8004a82:	6a11      	ldr	r1, [r2, #32]
 8004a84:	687a      	ldr	r2, [r7, #4]
 8004a86:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004a88:	3a01      	subs	r2, #1
 8004a8a:	0112      	lsls	r2, r2, #4
 8004a8c:	4311      	orrs	r1, r2
 8004a8e:	687a      	ldr	r2, [r7, #4]
 8004a90:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004a92:	0212      	lsls	r2, r2, #8
 8004a94:	4311      	orrs	r1, r2
 8004a96:	687a      	ldr	r2, [r7, #4]
 8004a98:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004a9a:	0852      	lsrs	r2, r2, #1
 8004a9c:	3a01      	subs	r2, #1
 8004a9e:	0552      	lsls	r2, r2, #21
 8004aa0:	4311      	orrs	r1, r2
 8004aa2:	687a      	ldr	r2, [r7, #4]
 8004aa4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004aa6:	0852      	lsrs	r2, r2, #1
 8004aa8:	3a01      	subs	r2, #1
 8004aaa:	0652      	lsls	r2, r2, #25
 8004aac:	4311      	orrs	r1, r2
 8004aae:	687a      	ldr	r2, [r7, #4]
 8004ab0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004ab2:	06d2      	lsls	r2, r2, #27
 8004ab4:	430a      	orrs	r2, r1
 8004ab6:	4943      	ldr	r1, [pc, #268]	@ (8004bc4 <HAL_RCC_OscConfig+0x618>)
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004abc:	4b41      	ldr	r3, [pc, #260]	@ (8004bc4 <HAL_RCC_OscConfig+0x618>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a40      	ldr	r2, [pc, #256]	@ (8004bc4 <HAL_RCC_OscConfig+0x618>)
 8004ac2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ac6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ac8:	4b3e      	ldr	r3, [pc, #248]	@ (8004bc4 <HAL_RCC_OscConfig+0x618>)
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	4a3d      	ldr	r2, [pc, #244]	@ (8004bc4 <HAL_RCC_OscConfig+0x618>)
 8004ace:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ad2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ad4:	f7fd f94e 	bl	8001d74 <HAL_GetTick>
 8004ad8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ada:	e008      	b.n	8004aee <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004adc:	f7fd f94a 	bl	8001d74 <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	d901      	bls.n	8004aee <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004aea:	2303      	movs	r3, #3
 8004aec:	e066      	b.n	8004bbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004aee:	4b35      	ldr	r3, [pc, #212]	@ (8004bc4 <HAL_RCC_OscConfig+0x618>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d0f0      	beq.n	8004adc <HAL_RCC_OscConfig+0x530>
 8004afa:	e05e      	b.n	8004bba <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004afc:	4b31      	ldr	r3, [pc, #196]	@ (8004bc4 <HAL_RCC_OscConfig+0x618>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a30      	ldr	r2, [pc, #192]	@ (8004bc4 <HAL_RCC_OscConfig+0x618>)
 8004b02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b08:	f7fd f934 	bl	8001d74 <HAL_GetTick>
 8004b0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b0e:	e008      	b.n	8004b22 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b10:	f7fd f930 	bl	8001d74 <HAL_GetTick>
 8004b14:	4602      	mov	r2, r0
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	d901      	bls.n	8004b22 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	e04c      	b.n	8004bbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b22:	4b28      	ldr	r3, [pc, #160]	@ (8004bc4 <HAL_RCC_OscConfig+0x618>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d1f0      	bne.n	8004b10 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004b2e:	4b25      	ldr	r3, [pc, #148]	@ (8004bc4 <HAL_RCC_OscConfig+0x618>)
 8004b30:	68da      	ldr	r2, [r3, #12]
 8004b32:	4924      	ldr	r1, [pc, #144]	@ (8004bc4 <HAL_RCC_OscConfig+0x618>)
 8004b34:	4b25      	ldr	r3, [pc, #148]	@ (8004bcc <HAL_RCC_OscConfig+0x620>)
 8004b36:	4013      	ands	r3, r2
 8004b38:	60cb      	str	r3, [r1, #12]
 8004b3a:	e03e      	b.n	8004bba <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	69db      	ldr	r3, [r3, #28]
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d101      	bne.n	8004b48 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	e039      	b.n	8004bbc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004b48:	4b1e      	ldr	r3, [pc, #120]	@ (8004bc4 <HAL_RCC_OscConfig+0x618>)
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	f003 0203 	and.w	r2, r3, #3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6a1b      	ldr	r3, [r3, #32]
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	d12c      	bne.n	8004bb6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b66:	3b01      	subs	r3, #1
 8004b68:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	d123      	bne.n	8004bb6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b78:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d11b      	bne.n	8004bb6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b88:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	d113      	bne.n	8004bb6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b98:	085b      	lsrs	r3, r3, #1
 8004b9a:	3b01      	subs	r3, #1
 8004b9c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	d109      	bne.n	8004bb6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bac:	085b      	lsrs	r3, r3, #1
 8004bae:	3b01      	subs	r3, #1
 8004bb0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d001      	beq.n	8004bba <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e000      	b.n	8004bbc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004bba:	2300      	movs	r3, #0
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	3720      	adds	r7, #32
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}
 8004bc4:	40021000 	.word	0x40021000
 8004bc8:	019f800c 	.word	0x019f800c
 8004bcc:	feeefffc 	.word	0xfeeefffc

08004bd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b086      	sub	sp, #24
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d101      	bne.n	8004be8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	e11e      	b.n	8004e26 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004be8:	4b91      	ldr	r3, [pc, #580]	@ (8004e30 <HAL_RCC_ClockConfig+0x260>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 030f 	and.w	r3, r3, #15
 8004bf0:	683a      	ldr	r2, [r7, #0]
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	d910      	bls.n	8004c18 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bf6:	4b8e      	ldr	r3, [pc, #568]	@ (8004e30 <HAL_RCC_ClockConfig+0x260>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f023 020f 	bic.w	r2, r3, #15
 8004bfe:	498c      	ldr	r1, [pc, #560]	@ (8004e30 <HAL_RCC_ClockConfig+0x260>)
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	4313      	orrs	r3, r2
 8004c04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c06:	4b8a      	ldr	r3, [pc, #552]	@ (8004e30 <HAL_RCC_ClockConfig+0x260>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 030f 	and.w	r3, r3, #15
 8004c0e:	683a      	ldr	r2, [r7, #0]
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d001      	beq.n	8004c18 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	e106      	b.n	8004e26 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f003 0301 	and.w	r3, r3, #1
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d073      	beq.n	8004d0c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	2b03      	cmp	r3, #3
 8004c2a:	d129      	bne.n	8004c80 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c2c:	4b81      	ldr	r3, [pc, #516]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d101      	bne.n	8004c3c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	e0f4      	b.n	8004e26 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004c3c:	f000 f9d0 	bl	8004fe0 <RCC_GetSysClockFreqFromPLLSource>
 8004c40:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	4a7c      	ldr	r2, [pc, #496]	@ (8004e38 <HAL_RCC_ClockConfig+0x268>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d93f      	bls.n	8004cca <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004c4a:	4b7a      	ldr	r3, [pc, #488]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d009      	beq.n	8004c6a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d033      	beq.n	8004cca <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d12f      	bne.n	8004cca <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004c6a:	4b72      	ldr	r3, [pc, #456]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c72:	4a70      	ldr	r2, [pc, #448]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004c74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c78:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004c7a:	2380      	movs	r3, #128	@ 0x80
 8004c7c:	617b      	str	r3, [r7, #20]
 8004c7e:	e024      	b.n	8004cca <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	2b02      	cmp	r3, #2
 8004c86:	d107      	bne.n	8004c98 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c88:	4b6a      	ldr	r3, [pc, #424]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d109      	bne.n	8004ca8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	e0c6      	b.n	8004e26 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c98:	4b66      	ldr	r3, [pc, #408]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d101      	bne.n	8004ca8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e0be      	b.n	8004e26 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004ca8:	f000 f8ce 	bl	8004e48 <HAL_RCC_GetSysClockFreq>
 8004cac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	4a61      	ldr	r2, [pc, #388]	@ (8004e38 <HAL_RCC_ClockConfig+0x268>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d909      	bls.n	8004cca <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004cb6:	4b5f      	ldr	r3, [pc, #380]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004cbe:	4a5d      	ldr	r2, [pc, #372]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004cc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cc4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004cc6:	2380      	movs	r3, #128	@ 0x80
 8004cc8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004cca:	4b5a      	ldr	r3, [pc, #360]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	f023 0203 	bic.w	r2, r3, #3
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	4957      	ldr	r1, [pc, #348]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cdc:	f7fd f84a 	bl	8001d74 <HAL_GetTick>
 8004ce0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ce2:	e00a      	b.n	8004cfa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ce4:	f7fd f846 	bl	8001d74 <HAL_GetTick>
 8004ce8:	4602      	mov	r2, r0
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	1ad3      	subs	r3, r2, r3
 8004cee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d901      	bls.n	8004cfa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	e095      	b.n	8004e26 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cfa:	4b4e      	ldr	r3, [pc, #312]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	f003 020c 	and.w	r2, r3, #12
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	009b      	lsls	r3, r3, #2
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	d1eb      	bne.n	8004ce4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 0302 	and.w	r3, r3, #2
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d023      	beq.n	8004d60 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 0304 	and.w	r3, r3, #4
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d005      	beq.n	8004d30 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d24:	4b43      	ldr	r3, [pc, #268]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	4a42      	ldr	r2, [pc, #264]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004d2a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004d2e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 0308 	and.w	r3, r3, #8
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d007      	beq.n	8004d4c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004d3c:	4b3d      	ldr	r3, [pc, #244]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004d44:	4a3b      	ldr	r2, [pc, #236]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004d46:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004d4a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d4c:	4b39      	ldr	r3, [pc, #228]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	4936      	ldr	r1, [pc, #216]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	608b      	str	r3, [r1, #8]
 8004d5e:	e008      	b.n	8004d72 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	2b80      	cmp	r3, #128	@ 0x80
 8004d64:	d105      	bne.n	8004d72 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004d66:	4b33      	ldr	r3, [pc, #204]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	4a32      	ldr	r2, [pc, #200]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004d6c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d70:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d72:	4b2f      	ldr	r3, [pc, #188]	@ (8004e30 <HAL_RCC_ClockConfig+0x260>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f003 030f 	and.w	r3, r3, #15
 8004d7a:	683a      	ldr	r2, [r7, #0]
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d21d      	bcs.n	8004dbc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d80:	4b2b      	ldr	r3, [pc, #172]	@ (8004e30 <HAL_RCC_ClockConfig+0x260>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f023 020f 	bic.w	r2, r3, #15
 8004d88:	4929      	ldr	r1, [pc, #164]	@ (8004e30 <HAL_RCC_ClockConfig+0x260>)
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004d90:	f7fc fff0 	bl	8001d74 <HAL_GetTick>
 8004d94:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d96:	e00a      	b.n	8004dae <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d98:	f7fc ffec 	bl	8001d74 <HAL_GetTick>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	1ad3      	subs	r3, r2, r3
 8004da2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d901      	bls.n	8004dae <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004daa:	2303      	movs	r3, #3
 8004dac:	e03b      	b.n	8004e26 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dae:	4b20      	ldr	r3, [pc, #128]	@ (8004e30 <HAL_RCC_ClockConfig+0x260>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f003 030f 	and.w	r3, r3, #15
 8004db6:	683a      	ldr	r2, [r7, #0]
 8004db8:	429a      	cmp	r2, r3
 8004dba:	d1ed      	bne.n	8004d98 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 0304 	and.w	r3, r3, #4
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d008      	beq.n	8004dda <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004dc8:	4b1a      	ldr	r3, [pc, #104]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	4917      	ldr	r1, [pc, #92]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 0308 	and.w	r3, r3, #8
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d009      	beq.n	8004dfa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004de6:	4b13      	ldr	r3, [pc, #76]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	691b      	ldr	r3, [r3, #16]
 8004df2:	00db      	lsls	r3, r3, #3
 8004df4:	490f      	ldr	r1, [pc, #60]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004df6:	4313      	orrs	r3, r2
 8004df8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004dfa:	f000 f825 	bl	8004e48 <HAL_RCC_GetSysClockFreq>
 8004dfe:	4602      	mov	r2, r0
 8004e00:	4b0c      	ldr	r3, [pc, #48]	@ (8004e34 <HAL_RCC_ClockConfig+0x264>)
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	091b      	lsrs	r3, r3, #4
 8004e06:	f003 030f 	and.w	r3, r3, #15
 8004e0a:	490c      	ldr	r1, [pc, #48]	@ (8004e3c <HAL_RCC_ClockConfig+0x26c>)
 8004e0c:	5ccb      	ldrb	r3, [r1, r3]
 8004e0e:	f003 031f 	and.w	r3, r3, #31
 8004e12:	fa22 f303 	lsr.w	r3, r2, r3
 8004e16:	4a0a      	ldr	r2, [pc, #40]	@ (8004e40 <HAL_RCC_ClockConfig+0x270>)
 8004e18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004e1a:	4b0a      	ldr	r3, [pc, #40]	@ (8004e44 <HAL_RCC_ClockConfig+0x274>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f7fc fe8e 	bl	8001b40 <HAL_InitTick>
 8004e24:	4603      	mov	r3, r0
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3718      	adds	r7, #24
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	40022000 	.word	0x40022000
 8004e34:	40021000 	.word	0x40021000
 8004e38:	04c4b400 	.word	0x04c4b400
 8004e3c:	0800ae0c 	.word	0x0800ae0c
 8004e40:	20000000 	.word	0x20000000
 8004e44:	20000004 	.word	0x20000004

08004e48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b087      	sub	sp, #28
 8004e4c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004e4e:	4b2c      	ldr	r3, [pc, #176]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f003 030c 	and.w	r3, r3, #12
 8004e56:	2b04      	cmp	r3, #4
 8004e58:	d102      	bne.n	8004e60 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004e5a:	4b2a      	ldr	r3, [pc, #168]	@ (8004f04 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004e5c:	613b      	str	r3, [r7, #16]
 8004e5e:	e047      	b.n	8004ef0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004e60:	4b27      	ldr	r3, [pc, #156]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	f003 030c 	and.w	r3, r3, #12
 8004e68:	2b08      	cmp	r3, #8
 8004e6a:	d102      	bne.n	8004e72 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004e6c:	4b26      	ldr	r3, [pc, #152]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004e6e:	613b      	str	r3, [r7, #16]
 8004e70:	e03e      	b.n	8004ef0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004e72:	4b23      	ldr	r3, [pc, #140]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	f003 030c 	and.w	r3, r3, #12
 8004e7a:	2b0c      	cmp	r3, #12
 8004e7c:	d136      	bne.n	8004eec <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004e7e:	4b20      	ldr	r3, [pc, #128]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	f003 0303 	and.w	r3, r3, #3
 8004e86:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004e88:	4b1d      	ldr	r3, [pc, #116]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	091b      	lsrs	r3, r3, #4
 8004e8e:	f003 030f 	and.w	r3, r3, #15
 8004e92:	3301      	adds	r3, #1
 8004e94:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2b03      	cmp	r3, #3
 8004e9a:	d10c      	bne.n	8004eb6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004e9c:	4a1a      	ldr	r2, [pc, #104]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ea4:	4a16      	ldr	r2, [pc, #88]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ea6:	68d2      	ldr	r2, [r2, #12]
 8004ea8:	0a12      	lsrs	r2, r2, #8
 8004eaa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004eae:	fb02 f303 	mul.w	r3, r2, r3
 8004eb2:	617b      	str	r3, [r7, #20]
      break;
 8004eb4:	e00c      	b.n	8004ed0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004eb6:	4a13      	ldr	r2, [pc, #76]	@ (8004f04 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ebe:	4a10      	ldr	r2, [pc, #64]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ec0:	68d2      	ldr	r2, [r2, #12]
 8004ec2:	0a12      	lsrs	r2, r2, #8
 8004ec4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004ec8:	fb02 f303 	mul.w	r3, r2, r3
 8004ecc:	617b      	str	r3, [r7, #20]
      break;
 8004ece:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	0e5b      	lsrs	r3, r3, #25
 8004ed6:	f003 0303 	and.w	r3, r3, #3
 8004eda:	3301      	adds	r3, #1
 8004edc:	005b      	lsls	r3, r3, #1
 8004ede:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004ee0:	697a      	ldr	r2, [r7, #20]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ee8:	613b      	str	r3, [r7, #16]
 8004eea:	e001      	b.n	8004ef0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004eec:	2300      	movs	r3, #0
 8004eee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004ef0:	693b      	ldr	r3, [r7, #16]
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	371c      	adds	r7, #28
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	40021000 	.word	0x40021000
 8004f04:	00f42400 	.word	0x00f42400
 8004f08:	016e3600 	.word	0x016e3600

08004f0c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f10:	4b03      	ldr	r3, [pc, #12]	@ (8004f20 <HAL_RCC_GetHCLKFreq+0x14>)
 8004f12:	681b      	ldr	r3, [r3, #0]
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr
 8004f1e:	bf00      	nop
 8004f20:	20000000 	.word	0x20000000

08004f24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004f28:	f7ff fff0 	bl	8004f0c <HAL_RCC_GetHCLKFreq>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	4b06      	ldr	r3, [pc, #24]	@ (8004f48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	0a1b      	lsrs	r3, r3, #8
 8004f34:	f003 0307 	and.w	r3, r3, #7
 8004f38:	4904      	ldr	r1, [pc, #16]	@ (8004f4c <HAL_RCC_GetPCLK1Freq+0x28>)
 8004f3a:	5ccb      	ldrb	r3, [r1, r3]
 8004f3c:	f003 031f 	and.w	r3, r3, #31
 8004f40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	bd80      	pop	{r7, pc}
 8004f48:	40021000 	.word	0x40021000
 8004f4c:	0800ae1c 	.word	0x0800ae1c

08004f50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004f54:	f7ff ffda 	bl	8004f0c <HAL_RCC_GetHCLKFreq>
 8004f58:	4602      	mov	r2, r0
 8004f5a:	4b06      	ldr	r3, [pc, #24]	@ (8004f74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	0adb      	lsrs	r3, r3, #11
 8004f60:	f003 0307 	and.w	r3, r3, #7
 8004f64:	4904      	ldr	r1, [pc, #16]	@ (8004f78 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004f66:	5ccb      	ldrb	r3, [r1, r3]
 8004f68:	f003 031f 	and.w	r3, r3, #31
 8004f6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	bd80      	pop	{r7, pc}
 8004f74:	40021000 	.word	0x40021000
 8004f78:	0800ae1c 	.word	0x0800ae1c

08004f7c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	220f      	movs	r2, #15
 8004f8a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004f8c:	4b12      	ldr	r3, [pc, #72]	@ (8004fd8 <HAL_RCC_GetClockConfig+0x5c>)
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	f003 0203 	and.w	r2, r3, #3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004f98:	4b0f      	ldr	r3, [pc, #60]	@ (8004fd8 <HAL_RCC_GetClockConfig+0x5c>)
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8004fd8 <HAL_RCC_GetClockConfig+0x5c>)
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004fb0:	4b09      	ldr	r3, [pc, #36]	@ (8004fd8 <HAL_RCC_GetClockConfig+0x5c>)
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	08db      	lsrs	r3, r3, #3
 8004fb6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004fbe:	4b07      	ldr	r3, [pc, #28]	@ (8004fdc <HAL_RCC_GetClockConfig+0x60>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f003 020f 	and.w	r2, r3, #15
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	601a      	str	r2, [r3, #0]
}
 8004fca:	bf00      	nop
 8004fcc:	370c      	adds	r7, #12
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr
 8004fd6:	bf00      	nop
 8004fd8:	40021000 	.word	0x40021000
 8004fdc:	40022000 	.word	0x40022000

08004fe0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b087      	sub	sp, #28
 8004fe4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004fe6:	4b1e      	ldr	r3, [pc, #120]	@ (8005060 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	f003 0303 	and.w	r3, r3, #3
 8004fee:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004ff0:	4b1b      	ldr	r3, [pc, #108]	@ (8005060 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	091b      	lsrs	r3, r3, #4
 8004ff6:	f003 030f 	and.w	r3, r3, #15
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	2b03      	cmp	r3, #3
 8005002:	d10c      	bne.n	800501e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005004:	4a17      	ldr	r2, [pc, #92]	@ (8005064 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	fbb2 f3f3 	udiv	r3, r2, r3
 800500c:	4a14      	ldr	r2, [pc, #80]	@ (8005060 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800500e:	68d2      	ldr	r2, [r2, #12]
 8005010:	0a12      	lsrs	r2, r2, #8
 8005012:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005016:	fb02 f303 	mul.w	r3, r2, r3
 800501a:	617b      	str	r3, [r7, #20]
    break;
 800501c:	e00c      	b.n	8005038 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800501e:	4a12      	ldr	r2, [pc, #72]	@ (8005068 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	fbb2 f3f3 	udiv	r3, r2, r3
 8005026:	4a0e      	ldr	r2, [pc, #56]	@ (8005060 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005028:	68d2      	ldr	r2, [r2, #12]
 800502a:	0a12      	lsrs	r2, r2, #8
 800502c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005030:	fb02 f303 	mul.w	r3, r2, r3
 8005034:	617b      	str	r3, [r7, #20]
    break;
 8005036:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005038:	4b09      	ldr	r3, [pc, #36]	@ (8005060 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	0e5b      	lsrs	r3, r3, #25
 800503e:	f003 0303 	and.w	r3, r3, #3
 8005042:	3301      	adds	r3, #1
 8005044:	005b      	lsls	r3, r3, #1
 8005046:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005048:	697a      	ldr	r2, [r7, #20]
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005050:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005052:	687b      	ldr	r3, [r7, #4]
}
 8005054:	4618      	mov	r0, r3
 8005056:	371c      	adds	r7, #28
 8005058:	46bd      	mov	sp, r7
 800505a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505e:	4770      	bx	lr
 8005060:	40021000 	.word	0x40021000
 8005064:	016e3600 	.word	0x016e3600
 8005068:	00f42400 	.word	0x00f42400

0800506c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b086      	sub	sp, #24
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005074:	2300      	movs	r3, #0
 8005076:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005078:	2300      	movs	r3, #0
 800507a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005084:	2b00      	cmp	r3, #0
 8005086:	f000 8098 	beq.w	80051ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800508a:	2300      	movs	r3, #0
 800508c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800508e:	4b43      	ldr	r3, [pc, #268]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005090:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005092:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005096:	2b00      	cmp	r3, #0
 8005098:	d10d      	bne.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800509a:	4b40      	ldr	r3, [pc, #256]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800509c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800509e:	4a3f      	ldr	r2, [pc, #252]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80050a6:	4b3d      	ldr	r3, [pc, #244]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050ae:	60bb      	str	r3, [r7, #8]
 80050b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050b2:	2301      	movs	r3, #1
 80050b4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80050b6:	4b3a      	ldr	r3, [pc, #232]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a39      	ldr	r2, [pc, #228]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80050bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80050c2:	f7fc fe57 	bl	8001d74 <HAL_GetTick>
 80050c6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80050c8:	e009      	b.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050ca:	f7fc fe53 	bl	8001d74 <HAL_GetTick>
 80050ce:	4602      	mov	r2, r0
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	1ad3      	subs	r3, r2, r3
 80050d4:	2b02      	cmp	r3, #2
 80050d6:	d902      	bls.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80050d8:	2303      	movs	r3, #3
 80050da:	74fb      	strb	r3, [r7, #19]
        break;
 80050dc:	e005      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80050de:	4b30      	ldr	r3, [pc, #192]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d0ef      	beq.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80050ea:	7cfb      	ldrb	r3, [r7, #19]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d159      	bne.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80050f0:	4b2a      	ldr	r3, [pc, #168]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050fa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d01e      	beq.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005106:	697a      	ldr	r2, [r7, #20]
 8005108:	429a      	cmp	r2, r3
 800510a:	d019      	beq.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800510c:	4b23      	ldr	r3, [pc, #140]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800510e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005112:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005116:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005118:	4b20      	ldr	r3, [pc, #128]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800511a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800511e:	4a1f      	ldr	r2, [pc, #124]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005120:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005124:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005128:	4b1c      	ldr	r3, [pc, #112]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800512a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800512e:	4a1b      	ldr	r2, [pc, #108]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005130:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005134:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005138:	4a18      	ldr	r2, [pc, #96]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	f003 0301 	and.w	r3, r3, #1
 8005146:	2b00      	cmp	r3, #0
 8005148:	d016      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800514a:	f7fc fe13 	bl	8001d74 <HAL_GetTick>
 800514e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005150:	e00b      	b.n	800516a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005152:	f7fc fe0f 	bl	8001d74 <HAL_GetTick>
 8005156:	4602      	mov	r2, r0
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	1ad3      	subs	r3, r2, r3
 800515c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005160:	4293      	cmp	r3, r2
 8005162:	d902      	bls.n	800516a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005164:	2303      	movs	r3, #3
 8005166:	74fb      	strb	r3, [r7, #19]
            break;
 8005168:	e006      	b.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800516a:	4b0c      	ldr	r3, [pc, #48]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800516c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005170:	f003 0302 	and.w	r3, r3, #2
 8005174:	2b00      	cmp	r3, #0
 8005176:	d0ec      	beq.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005178:	7cfb      	ldrb	r3, [r7, #19]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d10b      	bne.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800517e:	4b07      	ldr	r3, [pc, #28]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005180:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005184:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800518c:	4903      	ldr	r1, [pc, #12]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800518e:	4313      	orrs	r3, r2
 8005190:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005194:	e008      	b.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005196:	7cfb      	ldrb	r3, [r7, #19]
 8005198:	74bb      	strb	r3, [r7, #18]
 800519a:	e005      	b.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800519c:	40021000 	.word	0x40021000
 80051a0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051a4:	7cfb      	ldrb	r3, [r7, #19]
 80051a6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80051a8:	7c7b      	ldrb	r3, [r7, #17]
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d105      	bne.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051ae:	4ba6      	ldr	r3, [pc, #664]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051b2:	4aa5      	ldr	r2, [pc, #660]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051b8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0301 	and.w	r3, r3, #1
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d00a      	beq.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80051c6:	4ba0      	ldr	r3, [pc, #640]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051cc:	f023 0203 	bic.w	r2, r3, #3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	499c      	ldr	r1, [pc, #624]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051d6:	4313      	orrs	r3, r2
 80051d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 0302 	and.w	r3, r3, #2
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d00a      	beq.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80051e8:	4b97      	ldr	r3, [pc, #604]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ee:	f023 020c 	bic.w	r2, r3, #12
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	4994      	ldr	r1, [pc, #592]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051f8:	4313      	orrs	r3, r2
 80051fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f003 0304 	and.w	r3, r3, #4
 8005206:	2b00      	cmp	r3, #0
 8005208:	d00a      	beq.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800520a:	4b8f      	ldr	r3, [pc, #572]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800520c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005210:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	498b      	ldr	r1, [pc, #556]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800521a:	4313      	orrs	r3, r2
 800521c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f003 0308 	and.w	r3, r3, #8
 8005228:	2b00      	cmp	r3, #0
 800522a:	d00a      	beq.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800522c:	4b86      	ldr	r3, [pc, #536]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800522e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005232:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	691b      	ldr	r3, [r3, #16]
 800523a:	4983      	ldr	r1, [pc, #524]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800523c:	4313      	orrs	r3, r2
 800523e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 0320 	and.w	r3, r3, #32
 800524a:	2b00      	cmp	r3, #0
 800524c:	d00a      	beq.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800524e:	4b7e      	ldr	r3, [pc, #504]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005250:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005254:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	695b      	ldr	r3, [r3, #20]
 800525c:	497a      	ldr	r1, [pc, #488]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800525e:	4313      	orrs	r3, r2
 8005260:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800526c:	2b00      	cmp	r3, #0
 800526e:	d00a      	beq.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005270:	4b75      	ldr	r3, [pc, #468]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005276:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	699b      	ldr	r3, [r3, #24]
 800527e:	4972      	ldr	r1, [pc, #456]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005280:	4313      	orrs	r3, r2
 8005282:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800528e:	2b00      	cmp	r3, #0
 8005290:	d00a      	beq.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005292:	4b6d      	ldr	r3, [pc, #436]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005294:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005298:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	69db      	ldr	r3, [r3, #28]
 80052a0:	4969      	ldr	r1, [pc, #420]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80052a2:	4313      	orrs	r3, r2
 80052a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d00a      	beq.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80052b4:	4b64      	ldr	r3, [pc, #400]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80052b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ba:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a1b      	ldr	r3, [r3, #32]
 80052c2:	4961      	ldr	r1, [pc, #388]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80052c4:	4313      	orrs	r3, r2
 80052c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d00a      	beq.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80052d6:	4b5c      	ldr	r3, [pc, #368]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80052d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052dc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e4:	4958      	ldr	r1, [pc, #352]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80052e6:	4313      	orrs	r3, r2
 80052e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d015      	beq.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80052f8:	4b53      	ldr	r3, [pc, #332]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80052fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005306:	4950      	ldr	r1, [pc, #320]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005308:	4313      	orrs	r3, r2
 800530a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005312:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005316:	d105      	bne.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005318:	4b4b      	ldr	r3, [pc, #300]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800531a:	68db      	ldr	r3, [r3, #12]
 800531c:	4a4a      	ldr	r2, [pc, #296]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800531e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005322:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800532c:	2b00      	cmp	r3, #0
 800532e:	d015      	beq.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005330:	4b45      	ldr	r3, [pc, #276]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005336:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800533e:	4942      	ldr	r1, [pc, #264]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005340:	4313      	orrs	r3, r2
 8005342:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800534a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800534e:	d105      	bne.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005350:	4b3d      	ldr	r3, [pc, #244]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	4a3c      	ldr	r2, [pc, #240]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005356:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800535a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005364:	2b00      	cmp	r3, #0
 8005366:	d015      	beq.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005368:	4b37      	ldr	r3, [pc, #220]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800536a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800536e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005376:	4934      	ldr	r1, [pc, #208]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005378:	4313      	orrs	r3, r2
 800537a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005382:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005386:	d105      	bne.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005388:	4b2f      	ldr	r3, [pc, #188]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	4a2e      	ldr	r2, [pc, #184]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800538e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005392:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800539c:	2b00      	cmp	r3, #0
 800539e:	d015      	beq.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80053a0:	4b29      	ldr	r3, [pc, #164]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053a6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053ae:	4926      	ldr	r1, [pc, #152]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053b0:	4313      	orrs	r3, r2
 80053b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053be:	d105      	bne.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053c0:	4b21      	ldr	r3, [pc, #132]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	4a20      	ldr	r2, [pc, #128]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80053ca:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d015      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80053d8:	4b1b      	ldr	r3, [pc, #108]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053e6:	4918      	ldr	r1, [pc, #96]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053e8:	4313      	orrs	r3, r2
 80053ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053f6:	d105      	bne.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053f8:	4b13      	ldr	r3, [pc, #76]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	4a12      	ldr	r2, [pc, #72]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005402:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800540c:	2b00      	cmp	r3, #0
 800540e:	d015      	beq.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005410:	4b0d      	ldr	r3, [pc, #52]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005412:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005416:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800541e:	490a      	ldr	r1, [pc, #40]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005420:	4313      	orrs	r3, r2
 8005422:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800542a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800542e:	d105      	bne.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005430:	4b05      	ldr	r3, [pc, #20]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005432:	68db      	ldr	r3, [r3, #12]
 8005434:	4a04      	ldr	r2, [pc, #16]	@ (8005448 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005436:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800543a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800543c:	7cbb      	ldrb	r3, [r7, #18]
}
 800543e:	4618      	mov	r0, r3
 8005440:	3718      	adds	r7, #24
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}
 8005446:	bf00      	nop
 8005448:	40021000 	.word	0x40021000

0800544c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b082      	sub	sp, #8
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d101      	bne.n	800545e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e049      	b.n	80054f2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005464:	b2db      	uxtb	r3, r3
 8005466:	2b00      	cmp	r3, #0
 8005468:	d106      	bne.n	8005478 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f7fc fb40 	bl	8001af8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2202      	movs	r2, #2
 800547c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	3304      	adds	r3, #4
 8005488:	4619      	mov	r1, r3
 800548a:	4610      	mov	r0, r2
 800548c:	f000 fb74 	bl	8005b78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2201      	movs	r2, #1
 8005494:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80054f0:	2300      	movs	r3, #0
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	3708      	adds	r7, #8
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}
	...

080054fc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b085      	sub	sp, #20
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800550a:	b2db      	uxtb	r3, r3
 800550c:	2b01      	cmp	r3, #1
 800550e:	d001      	beq.n	8005514 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005510:	2301      	movs	r3, #1
 8005512:	e042      	b.n	800559a <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2202      	movs	r2, #2
 8005518:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a21      	ldr	r2, [pc, #132]	@ (80055a8 <HAL_TIM_Base_Start+0xac>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d018      	beq.n	8005558 <HAL_TIM_Base_Start+0x5c>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800552e:	d013      	beq.n	8005558 <HAL_TIM_Base_Start+0x5c>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a1d      	ldr	r2, [pc, #116]	@ (80055ac <HAL_TIM_Base_Start+0xb0>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d00e      	beq.n	8005558 <HAL_TIM_Base_Start+0x5c>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a1c      	ldr	r2, [pc, #112]	@ (80055b0 <HAL_TIM_Base_Start+0xb4>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d009      	beq.n	8005558 <HAL_TIM_Base_Start+0x5c>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a1a      	ldr	r2, [pc, #104]	@ (80055b4 <HAL_TIM_Base_Start+0xb8>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d004      	beq.n	8005558 <HAL_TIM_Base_Start+0x5c>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a19      	ldr	r2, [pc, #100]	@ (80055b8 <HAL_TIM_Base_Start+0xbc>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d115      	bne.n	8005584 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	689a      	ldr	r2, [r3, #8]
 800555e:	4b17      	ldr	r3, [pc, #92]	@ (80055bc <HAL_TIM_Base_Start+0xc0>)
 8005560:	4013      	ands	r3, r2
 8005562:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2b06      	cmp	r3, #6
 8005568:	d015      	beq.n	8005596 <HAL_TIM_Base_Start+0x9a>
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005570:	d011      	beq.n	8005596 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f042 0201 	orr.w	r2, r2, #1
 8005580:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005582:	e008      	b.n	8005596 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f042 0201 	orr.w	r2, r2, #1
 8005592:	601a      	str	r2, [r3, #0]
 8005594:	e000      	b.n	8005598 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005596:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005598:	2300      	movs	r3, #0
}
 800559a:	4618      	mov	r0, r3
 800559c:	3714      	adds	r7, #20
 800559e:	46bd      	mov	sp, r7
 80055a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a4:	4770      	bx	lr
 80055a6:	bf00      	nop
 80055a8:	40012c00 	.word	0x40012c00
 80055ac:	40000400 	.word	0x40000400
 80055b0:	40000800 	.word	0x40000800
 80055b4:	40013400 	.word	0x40013400
 80055b8:	40014000 	.word	0x40014000
 80055bc:	00010007 	.word	0x00010007

080055c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b085      	sub	sp, #20
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	d001      	beq.n	80055d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	e04a      	b.n	800566e <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2202      	movs	r2, #2
 80055dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	68da      	ldr	r2, [r3, #12]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f042 0201 	orr.w	r2, r2, #1
 80055ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a21      	ldr	r2, [pc, #132]	@ (800567c <HAL_TIM_Base_Start_IT+0xbc>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d018      	beq.n	800562c <HAL_TIM_Base_Start_IT+0x6c>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005602:	d013      	beq.n	800562c <HAL_TIM_Base_Start_IT+0x6c>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a1d      	ldr	r2, [pc, #116]	@ (8005680 <HAL_TIM_Base_Start_IT+0xc0>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d00e      	beq.n	800562c <HAL_TIM_Base_Start_IT+0x6c>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a1c      	ldr	r2, [pc, #112]	@ (8005684 <HAL_TIM_Base_Start_IT+0xc4>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d009      	beq.n	800562c <HAL_TIM_Base_Start_IT+0x6c>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a1a      	ldr	r2, [pc, #104]	@ (8005688 <HAL_TIM_Base_Start_IT+0xc8>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d004      	beq.n	800562c <HAL_TIM_Base_Start_IT+0x6c>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a19      	ldr	r2, [pc, #100]	@ (800568c <HAL_TIM_Base_Start_IT+0xcc>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d115      	bne.n	8005658 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	689a      	ldr	r2, [r3, #8]
 8005632:	4b17      	ldr	r3, [pc, #92]	@ (8005690 <HAL_TIM_Base_Start_IT+0xd0>)
 8005634:	4013      	ands	r3, r2
 8005636:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2b06      	cmp	r3, #6
 800563c:	d015      	beq.n	800566a <HAL_TIM_Base_Start_IT+0xaa>
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005644:	d011      	beq.n	800566a <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	681a      	ldr	r2, [r3, #0]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f042 0201 	orr.w	r2, r2, #1
 8005654:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005656:	e008      	b.n	800566a <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f042 0201 	orr.w	r2, r2, #1
 8005666:	601a      	str	r2, [r3, #0]
 8005668:	e000      	b.n	800566c <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800566a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800566c:	2300      	movs	r3, #0
}
 800566e:	4618      	mov	r0, r3
 8005670:	3714      	adds	r7, #20
 8005672:	46bd      	mov	sp, r7
 8005674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005678:	4770      	bx	lr
 800567a:	bf00      	nop
 800567c:	40012c00 	.word	0x40012c00
 8005680:	40000400 	.word	0x40000400
 8005684:	40000800 	.word	0x40000800
 8005688:	40013400 	.word	0x40013400
 800568c:	40014000 	.word	0x40014000
 8005690:	00010007 	.word	0x00010007

08005694 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b084      	sub	sp, #16
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	68db      	ldr	r3, [r3, #12]
 80056a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	f003 0302 	and.w	r3, r3, #2
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d020      	beq.n	80056f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	f003 0302 	and.w	r3, r3, #2
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d01b      	beq.n	80056f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f06f 0202 	mvn.w	r2, #2
 80056c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2201      	movs	r2, #1
 80056ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	699b      	ldr	r3, [r3, #24]
 80056d6:	f003 0303 	and.w	r3, r3, #3
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d003      	beq.n	80056e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f000 fa2c 	bl	8005b3c <HAL_TIM_IC_CaptureCallback>
 80056e4:	e005      	b.n	80056f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f000 fa1e 	bl	8005b28 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f000 fa2f 	bl	8005b50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2200      	movs	r2, #0
 80056f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	f003 0304 	and.w	r3, r3, #4
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d020      	beq.n	8005744 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f003 0304 	and.w	r3, r3, #4
 8005708:	2b00      	cmp	r3, #0
 800570a:	d01b      	beq.n	8005744 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f06f 0204 	mvn.w	r2, #4
 8005714:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2202      	movs	r2, #2
 800571a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	699b      	ldr	r3, [r3, #24]
 8005722:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005726:	2b00      	cmp	r3, #0
 8005728:	d003      	beq.n	8005732 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f000 fa06 	bl	8005b3c <HAL_TIM_IC_CaptureCallback>
 8005730:	e005      	b.n	800573e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f000 f9f8 	bl	8005b28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	f000 fa09 	bl	8005b50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2200      	movs	r2, #0
 8005742:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	f003 0308 	and.w	r3, r3, #8
 800574a:	2b00      	cmp	r3, #0
 800574c:	d020      	beq.n	8005790 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	f003 0308 	and.w	r3, r3, #8
 8005754:	2b00      	cmp	r3, #0
 8005756:	d01b      	beq.n	8005790 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f06f 0208 	mvn.w	r2, #8
 8005760:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2204      	movs	r2, #4
 8005766:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	69db      	ldr	r3, [r3, #28]
 800576e:	f003 0303 	and.w	r3, r3, #3
 8005772:	2b00      	cmp	r3, #0
 8005774:	d003      	beq.n	800577e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	f000 f9e0 	bl	8005b3c <HAL_TIM_IC_CaptureCallback>
 800577c:	e005      	b.n	800578a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f000 f9d2 	bl	8005b28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	f000 f9e3 	bl	8005b50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2200      	movs	r2, #0
 800578e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	f003 0310 	and.w	r3, r3, #16
 8005796:	2b00      	cmp	r3, #0
 8005798:	d020      	beq.n	80057dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f003 0310 	and.w	r3, r3, #16
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d01b      	beq.n	80057dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f06f 0210 	mvn.w	r2, #16
 80057ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2208      	movs	r2, #8
 80057b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	69db      	ldr	r3, [r3, #28]
 80057ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d003      	beq.n	80057ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 f9ba 	bl	8005b3c <HAL_TIM_IC_CaptureCallback>
 80057c8:	e005      	b.n	80057d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f000 f9ac 	bl	8005b28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	f000 f9bd 	bl	8005b50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2200      	movs	r2, #0
 80057da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	f003 0301 	and.w	r3, r3, #1
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d00c      	beq.n	8005800 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	f003 0301 	and.w	r3, r3, #1
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d007      	beq.n	8005800 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f06f 0201 	mvn.w	r2, #1
 80057f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f7fb fffe 	bl	80017fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005806:	2b00      	cmp	r3, #0
 8005808:	d104      	bne.n	8005814 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005810:	2b00      	cmp	r3, #0
 8005812:	d00c      	beq.n	800582e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800581a:	2b00      	cmp	r3, #0
 800581c:	d007      	beq.n	800582e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005826:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f000 fb69 	bl	8005f00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005834:	2b00      	cmp	r3, #0
 8005836:	d00c      	beq.n	8005852 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800583e:	2b00      	cmp	r3, #0
 8005840:	d007      	beq.n	8005852 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800584a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f000 fb61 	bl	8005f14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005858:	2b00      	cmp	r3, #0
 800585a:	d00c      	beq.n	8005876 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005862:	2b00      	cmp	r3, #0
 8005864:	d007      	beq.n	8005876 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800586e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005870:	6878      	ldr	r0, [r7, #4]
 8005872:	f000 f977 	bl	8005b64 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	f003 0320 	and.w	r3, r3, #32
 800587c:	2b00      	cmp	r3, #0
 800587e:	d00c      	beq.n	800589a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f003 0320 	and.w	r3, r3, #32
 8005886:	2b00      	cmp	r3, #0
 8005888:	d007      	beq.n	800589a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f06f 0220 	mvn.w	r2, #32
 8005892:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 fb29 	bl	8005eec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d00c      	beq.n	80058be <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d007      	beq.n	80058be <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80058b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80058b8:	6878      	ldr	r0, [r7, #4]
 80058ba:	f000 fb35 	bl	8005f28 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d00c      	beq.n	80058e2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d007      	beq.n	80058e2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80058da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	f000 fb2d 	bl	8005f3c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d00c      	beq.n	8005906 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d007      	beq.n	8005906 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80058fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005900:	6878      	ldr	r0, [r7, #4]
 8005902:	f000 fb25 	bl	8005f50 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800590c:	2b00      	cmp	r3, #0
 800590e:	d00c      	beq.n	800592a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005916:	2b00      	cmp	r3, #0
 8005918:	d007      	beq.n	800592a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005922:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f000 fb1d 	bl	8005f64 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800592a:	bf00      	nop
 800592c:	3710      	adds	r7, #16
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
	...

08005934 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b084      	sub	sp, #16
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800593e:	2300      	movs	r3, #0
 8005940:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005948:	2b01      	cmp	r3, #1
 800594a:	d101      	bne.n	8005950 <HAL_TIM_ConfigClockSource+0x1c>
 800594c:	2302      	movs	r3, #2
 800594e:	e0de      	b.n	8005b0e <HAL_TIM_ConfigClockSource+0x1da>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2202      	movs	r2, #2
 800595c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800596e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005972:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800597a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	68ba      	ldr	r2, [r7, #8]
 8005982:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a63      	ldr	r2, [pc, #396]	@ (8005b18 <HAL_TIM_ConfigClockSource+0x1e4>)
 800598a:	4293      	cmp	r3, r2
 800598c:	f000 80a9 	beq.w	8005ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 8005990:	4a61      	ldr	r2, [pc, #388]	@ (8005b18 <HAL_TIM_ConfigClockSource+0x1e4>)
 8005992:	4293      	cmp	r3, r2
 8005994:	f200 80ae 	bhi.w	8005af4 <HAL_TIM_ConfigClockSource+0x1c0>
 8005998:	4a60      	ldr	r2, [pc, #384]	@ (8005b1c <HAL_TIM_ConfigClockSource+0x1e8>)
 800599a:	4293      	cmp	r3, r2
 800599c:	f000 80a1 	beq.w	8005ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 80059a0:	4a5e      	ldr	r2, [pc, #376]	@ (8005b1c <HAL_TIM_ConfigClockSource+0x1e8>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	f200 80a6 	bhi.w	8005af4 <HAL_TIM_ConfigClockSource+0x1c0>
 80059a8:	4a5d      	ldr	r2, [pc, #372]	@ (8005b20 <HAL_TIM_ConfigClockSource+0x1ec>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	f000 8099 	beq.w	8005ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 80059b0:	4a5b      	ldr	r2, [pc, #364]	@ (8005b20 <HAL_TIM_ConfigClockSource+0x1ec>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	f200 809e 	bhi.w	8005af4 <HAL_TIM_ConfigClockSource+0x1c0>
 80059b8:	4a5a      	ldr	r2, [pc, #360]	@ (8005b24 <HAL_TIM_ConfigClockSource+0x1f0>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	f000 8091 	beq.w	8005ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 80059c0:	4a58      	ldr	r2, [pc, #352]	@ (8005b24 <HAL_TIM_ConfigClockSource+0x1f0>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	f200 8096 	bhi.w	8005af4 <HAL_TIM_ConfigClockSource+0x1c0>
 80059c8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80059cc:	f000 8089 	beq.w	8005ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 80059d0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80059d4:	f200 808e 	bhi.w	8005af4 <HAL_TIM_ConfigClockSource+0x1c0>
 80059d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059dc:	d03e      	beq.n	8005a5c <HAL_TIM_ConfigClockSource+0x128>
 80059de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059e2:	f200 8087 	bhi.w	8005af4 <HAL_TIM_ConfigClockSource+0x1c0>
 80059e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059ea:	f000 8086 	beq.w	8005afa <HAL_TIM_ConfigClockSource+0x1c6>
 80059ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059f2:	d87f      	bhi.n	8005af4 <HAL_TIM_ConfigClockSource+0x1c0>
 80059f4:	2b70      	cmp	r3, #112	@ 0x70
 80059f6:	d01a      	beq.n	8005a2e <HAL_TIM_ConfigClockSource+0xfa>
 80059f8:	2b70      	cmp	r3, #112	@ 0x70
 80059fa:	d87b      	bhi.n	8005af4 <HAL_TIM_ConfigClockSource+0x1c0>
 80059fc:	2b60      	cmp	r3, #96	@ 0x60
 80059fe:	d050      	beq.n	8005aa2 <HAL_TIM_ConfigClockSource+0x16e>
 8005a00:	2b60      	cmp	r3, #96	@ 0x60
 8005a02:	d877      	bhi.n	8005af4 <HAL_TIM_ConfigClockSource+0x1c0>
 8005a04:	2b50      	cmp	r3, #80	@ 0x50
 8005a06:	d03c      	beq.n	8005a82 <HAL_TIM_ConfigClockSource+0x14e>
 8005a08:	2b50      	cmp	r3, #80	@ 0x50
 8005a0a:	d873      	bhi.n	8005af4 <HAL_TIM_ConfigClockSource+0x1c0>
 8005a0c:	2b40      	cmp	r3, #64	@ 0x40
 8005a0e:	d058      	beq.n	8005ac2 <HAL_TIM_ConfigClockSource+0x18e>
 8005a10:	2b40      	cmp	r3, #64	@ 0x40
 8005a12:	d86f      	bhi.n	8005af4 <HAL_TIM_ConfigClockSource+0x1c0>
 8005a14:	2b30      	cmp	r3, #48	@ 0x30
 8005a16:	d064      	beq.n	8005ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 8005a18:	2b30      	cmp	r3, #48	@ 0x30
 8005a1a:	d86b      	bhi.n	8005af4 <HAL_TIM_ConfigClockSource+0x1c0>
 8005a1c:	2b20      	cmp	r3, #32
 8005a1e:	d060      	beq.n	8005ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 8005a20:	2b20      	cmp	r3, #32
 8005a22:	d867      	bhi.n	8005af4 <HAL_TIM_ConfigClockSource+0x1c0>
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d05c      	beq.n	8005ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 8005a28:	2b10      	cmp	r3, #16
 8005a2a:	d05a      	beq.n	8005ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 8005a2c:	e062      	b.n	8005af4 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a3e:	f000 f9b3 	bl	8005da8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	689b      	ldr	r3, [r3, #8]
 8005a48:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005a50:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	68ba      	ldr	r2, [r7, #8]
 8005a58:	609a      	str	r2, [r3, #8]
      break;
 8005a5a:	e04f      	b.n	8005afc <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a6c:	f000 f99c 	bl	8005da8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	689a      	ldr	r2, [r3, #8]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a7e:	609a      	str	r2, [r3, #8]
      break;
 8005a80:	e03c      	b.n	8005afc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a8e:	461a      	mov	r2, r3
 8005a90:	f000 f90e 	bl	8005cb0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	2150      	movs	r1, #80	@ 0x50
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f000 f967 	bl	8005d6e <TIM_ITRx_SetConfig>
      break;
 8005aa0:	e02c      	b.n	8005afc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005aae:	461a      	mov	r2, r3
 8005ab0:	f000 f92d 	bl	8005d0e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2160      	movs	r1, #96	@ 0x60
 8005aba:	4618      	mov	r0, r3
 8005abc:	f000 f957 	bl	8005d6e <TIM_ITRx_SetConfig>
      break;
 8005ac0:	e01c      	b.n	8005afc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ace:	461a      	mov	r2, r3
 8005ad0:	f000 f8ee 	bl	8005cb0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	2140      	movs	r1, #64	@ 0x40
 8005ada:	4618      	mov	r0, r3
 8005adc:	f000 f947 	bl	8005d6e <TIM_ITRx_SetConfig>
      break;
 8005ae0:	e00c      	b.n	8005afc <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4619      	mov	r1, r3
 8005aec:	4610      	mov	r0, r2
 8005aee:	f000 f93e 	bl	8005d6e <TIM_ITRx_SetConfig>
      break;
 8005af2:	e003      	b.n	8005afc <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8005af4:	2301      	movs	r3, #1
 8005af6:	73fb      	strb	r3, [r7, #15]
      break;
 8005af8:	e000      	b.n	8005afc <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8005afa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2200      	movs	r2, #0
 8005b08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005b0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3710      	adds	r7, #16
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}
 8005b16:	bf00      	nop
 8005b18:	00100070 	.word	0x00100070
 8005b1c:	00100040 	.word	0x00100040
 8005b20:	00100030 	.word	0x00100030
 8005b24:	00100020 	.word	0x00100020

08005b28 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b083      	sub	sp, #12
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b30:	bf00      	nop
 8005b32:	370c      	adds	r7, #12
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr

08005b3c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b083      	sub	sp, #12
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b44:	bf00      	nop
 8005b46:	370c      	adds	r7, #12
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr

08005b50 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b083      	sub	sp, #12
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b58:	bf00      	nop
 8005b5a:	370c      	adds	r7, #12
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr

08005b64 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b083      	sub	sp, #12
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b6c:	bf00      	nop
 8005b6e:	370c      	adds	r7, #12
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr

08005b78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b085      	sub	sp, #20
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
 8005b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4a42      	ldr	r2, [pc, #264]	@ (8005c94 <TIM_Base_SetConfig+0x11c>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d00f      	beq.n	8005bb0 <TIM_Base_SetConfig+0x38>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b96:	d00b      	beq.n	8005bb0 <TIM_Base_SetConfig+0x38>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a3f      	ldr	r2, [pc, #252]	@ (8005c98 <TIM_Base_SetConfig+0x120>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d007      	beq.n	8005bb0 <TIM_Base_SetConfig+0x38>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a3e      	ldr	r2, [pc, #248]	@ (8005c9c <TIM_Base_SetConfig+0x124>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d003      	beq.n	8005bb0 <TIM_Base_SetConfig+0x38>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a3d      	ldr	r2, [pc, #244]	@ (8005ca0 <TIM_Base_SetConfig+0x128>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d108      	bne.n	8005bc2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	68fa      	ldr	r2, [r7, #12]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a33      	ldr	r2, [pc, #204]	@ (8005c94 <TIM_Base_SetConfig+0x11c>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d01b      	beq.n	8005c02 <TIM_Base_SetConfig+0x8a>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bd0:	d017      	beq.n	8005c02 <TIM_Base_SetConfig+0x8a>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a30      	ldr	r2, [pc, #192]	@ (8005c98 <TIM_Base_SetConfig+0x120>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d013      	beq.n	8005c02 <TIM_Base_SetConfig+0x8a>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4a2f      	ldr	r2, [pc, #188]	@ (8005c9c <TIM_Base_SetConfig+0x124>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d00f      	beq.n	8005c02 <TIM_Base_SetConfig+0x8a>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	4a2e      	ldr	r2, [pc, #184]	@ (8005ca0 <TIM_Base_SetConfig+0x128>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d00b      	beq.n	8005c02 <TIM_Base_SetConfig+0x8a>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a2d      	ldr	r2, [pc, #180]	@ (8005ca4 <TIM_Base_SetConfig+0x12c>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d007      	beq.n	8005c02 <TIM_Base_SetConfig+0x8a>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	4a2c      	ldr	r2, [pc, #176]	@ (8005ca8 <TIM_Base_SetConfig+0x130>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d003      	beq.n	8005c02 <TIM_Base_SetConfig+0x8a>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a2b      	ldr	r2, [pc, #172]	@ (8005cac <TIM_Base_SetConfig+0x134>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d108      	bne.n	8005c14 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	68db      	ldr	r3, [r3, #12]
 8005c0e:	68fa      	ldr	r2, [r7, #12]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	695b      	ldr	r3, [r3, #20]
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	68fa      	ldr	r2, [r7, #12]
 8005c26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	689a      	ldr	r2, [r3, #8]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	681a      	ldr	r2, [r3, #0]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	4a16      	ldr	r2, [pc, #88]	@ (8005c94 <TIM_Base_SetConfig+0x11c>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d00f      	beq.n	8005c60 <TIM_Base_SetConfig+0xe8>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	4a17      	ldr	r2, [pc, #92]	@ (8005ca0 <TIM_Base_SetConfig+0x128>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d00b      	beq.n	8005c60 <TIM_Base_SetConfig+0xe8>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	4a16      	ldr	r2, [pc, #88]	@ (8005ca4 <TIM_Base_SetConfig+0x12c>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d007      	beq.n	8005c60 <TIM_Base_SetConfig+0xe8>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	4a15      	ldr	r2, [pc, #84]	@ (8005ca8 <TIM_Base_SetConfig+0x130>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d003      	beq.n	8005c60 <TIM_Base_SetConfig+0xe8>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	4a14      	ldr	r2, [pc, #80]	@ (8005cac <TIM_Base_SetConfig+0x134>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d103      	bne.n	8005c68 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	691a      	ldr	r2, [r3, #16]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	691b      	ldr	r3, [r3, #16]
 8005c72:	f003 0301 	and.w	r3, r3, #1
 8005c76:	2b01      	cmp	r3, #1
 8005c78:	d105      	bne.n	8005c86 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	691b      	ldr	r3, [r3, #16]
 8005c7e:	f023 0201 	bic.w	r2, r3, #1
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	611a      	str	r2, [r3, #16]
  }
}
 8005c86:	bf00      	nop
 8005c88:	3714      	adds	r7, #20
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c90:	4770      	bx	lr
 8005c92:	bf00      	nop
 8005c94:	40012c00 	.word	0x40012c00
 8005c98:	40000400 	.word	0x40000400
 8005c9c:	40000800 	.word	0x40000800
 8005ca0:	40013400 	.word	0x40013400
 8005ca4:	40014000 	.word	0x40014000
 8005ca8:	40014400 	.word	0x40014400
 8005cac:	40014800 	.word	0x40014800

08005cb0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b087      	sub	sp, #28
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	60f8      	str	r0, [r7, #12]
 8005cb8:	60b9      	str	r1, [r7, #8]
 8005cba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	6a1b      	ldr	r3, [r3, #32]
 8005cc0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	6a1b      	ldr	r3, [r3, #32]
 8005cc6:	f023 0201 	bic.w	r2, r3, #1
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	699b      	ldr	r3, [r3, #24]
 8005cd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005cda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	011b      	lsls	r3, r3, #4
 8005ce0:	693a      	ldr	r2, [r7, #16]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	f023 030a 	bic.w	r3, r3, #10
 8005cec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005cee:	697a      	ldr	r2, [r7, #20]
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	693a      	ldr	r2, [r7, #16]
 8005cfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	697a      	ldr	r2, [r7, #20]
 8005d00:	621a      	str	r2, [r3, #32]
}
 8005d02:	bf00      	nop
 8005d04:	371c      	adds	r7, #28
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr

08005d0e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d0e:	b480      	push	{r7}
 8005d10:	b087      	sub	sp, #28
 8005d12:	af00      	add	r7, sp, #0
 8005d14:	60f8      	str	r0, [r7, #12]
 8005d16:	60b9      	str	r1, [r7, #8]
 8005d18:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	6a1b      	ldr	r3, [r3, #32]
 8005d1e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	6a1b      	ldr	r3, [r3, #32]
 8005d24:	f023 0210 	bic.w	r2, r3, #16
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	699b      	ldr	r3, [r3, #24]
 8005d30:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d38:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	031b      	lsls	r3, r3, #12
 8005d3e:	693a      	ldr	r2, [r7, #16]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005d4a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	011b      	lsls	r3, r3, #4
 8005d50:	697a      	ldr	r2, [r7, #20]
 8005d52:	4313      	orrs	r3, r2
 8005d54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	693a      	ldr	r2, [r7, #16]
 8005d5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	697a      	ldr	r2, [r7, #20]
 8005d60:	621a      	str	r2, [r3, #32]
}
 8005d62:	bf00      	nop
 8005d64:	371c      	adds	r7, #28
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr

08005d6e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d6e:	b480      	push	{r7}
 8005d70:	b085      	sub	sp, #20
 8005d72:	af00      	add	r7, sp, #0
 8005d74:	6078      	str	r0, [r7, #4]
 8005d76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005d84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d8a:	683a      	ldr	r2, [r7, #0]
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	f043 0307 	orr.w	r3, r3, #7
 8005d94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	68fa      	ldr	r2, [r7, #12]
 8005d9a:	609a      	str	r2, [r3, #8]
}
 8005d9c:	bf00      	nop
 8005d9e:	3714      	adds	r7, #20
 8005da0:	46bd      	mov	sp, r7
 8005da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da6:	4770      	bx	lr

08005da8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b087      	sub	sp, #28
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	60f8      	str	r0, [r7, #12]
 8005db0:	60b9      	str	r1, [r7, #8]
 8005db2:	607a      	str	r2, [r7, #4]
 8005db4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005dc2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	021a      	lsls	r2, r3, #8
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	431a      	orrs	r2, r3
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	697a      	ldr	r2, [r7, #20]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	697a      	ldr	r2, [r7, #20]
 8005dda:	609a      	str	r2, [r3, #8]
}
 8005ddc:	bf00      	nop
 8005dde:	371c      	adds	r7, #28
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr

08005de8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b085      	sub	sp, #20
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
 8005df0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d101      	bne.n	8005e00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005dfc:	2302      	movs	r3, #2
 8005dfe:	e065      	b.n	8005ecc <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2202      	movs	r2, #2
 8005e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	689b      	ldr	r3, [r3, #8]
 8005e1e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a2c      	ldr	r2, [pc, #176]	@ (8005ed8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d004      	beq.n	8005e34 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a2b      	ldr	r2, [pc, #172]	@ (8005edc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d108      	bne.n	8005e46 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005e3a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	68fa      	ldr	r2, [r7, #12]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005e4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e50:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	68fa      	ldr	r2, [r7, #12]
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	68fa      	ldr	r2, [r7, #12]
 8005e62:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a1b      	ldr	r2, [pc, #108]	@ (8005ed8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d018      	beq.n	8005ea0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e76:	d013      	beq.n	8005ea0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a18      	ldr	r2, [pc, #96]	@ (8005ee0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d00e      	beq.n	8005ea0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a17      	ldr	r2, [pc, #92]	@ (8005ee4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d009      	beq.n	8005ea0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a12      	ldr	r2, [pc, #72]	@ (8005edc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d004      	beq.n	8005ea0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4a13      	ldr	r2, [pc, #76]	@ (8005ee8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d10c      	bne.n	8005eba <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ea6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	68ba      	ldr	r2, [r7, #8]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	68ba      	ldr	r2, [r7, #8]
 8005eb8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2201      	movs	r2, #1
 8005ebe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005eca:	2300      	movs	r3, #0
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3714      	adds	r7, #20
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed6:	4770      	bx	lr
 8005ed8:	40012c00 	.word	0x40012c00
 8005edc:	40013400 	.word	0x40013400
 8005ee0:	40000400 	.word	0x40000400
 8005ee4:	40000800 	.word	0x40000800
 8005ee8:	40014000 	.word	0x40014000

08005eec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b083      	sub	sp, #12
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ef4:	bf00      	nop
 8005ef6:	370c      	adds	r7, #12
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efe:	4770      	bx	lr

08005f00 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b083      	sub	sp, #12
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f08:	bf00      	nop
 8005f0a:	370c      	adds	r7, #12
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b083      	sub	sp, #12
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005f1c:	bf00      	nop
 8005f1e:	370c      	adds	r7, #12
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr

08005f28 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b083      	sub	sp, #12
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr

08005f3c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005f44:	bf00      	nop
 8005f46:	370c      	adds	r7, #12
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr

08005f50 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b083      	sub	sp, #12
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005f58:	bf00      	nop
 8005f5a:	370c      	adds	r7, #12
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr

08005f64 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005f6c:	bf00      	nop
 8005f6e:	370c      	adds	r7, #12
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr

08005f78 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b082      	sub	sp, #8
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d101      	bne.n	8005f8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f86:	2301      	movs	r3, #1
 8005f88:	e042      	b.n	8006010 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d106      	bne.n	8005fa2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f7fb fd53 	bl	8001a48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2224      	movs	r2, #36	@ 0x24
 8005fa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f022 0201 	bic.w	r2, r2, #1
 8005fb8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d002      	beq.n	8005fc8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f000 fb82 	bl	80066cc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005fc8:	6878      	ldr	r0, [r7, #4]
 8005fca:	f000 f8b3 	bl	8006134 <UART_SetConfig>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	d101      	bne.n	8005fd8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	e01b      	b.n	8006010 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	685a      	ldr	r2, [r3, #4]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005fe6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	689a      	ldr	r2, [r3, #8]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005ff6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	681a      	ldr	r2, [r3, #0]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f042 0201 	orr.w	r2, r2, #1
 8006006:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f000 fc01 	bl	8006810 <UART_CheckIdleState>
 800600e:	4603      	mov	r3, r0
}
 8006010:	4618      	mov	r0, r3
 8006012:	3708      	adds	r7, #8
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}

08006018 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b08a      	sub	sp, #40	@ 0x28
 800601c:	af02      	add	r7, sp, #8
 800601e:	60f8      	str	r0, [r7, #12]
 8006020:	60b9      	str	r1, [r7, #8]
 8006022:	603b      	str	r3, [r7, #0]
 8006024:	4613      	mov	r3, r2
 8006026:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800602e:	2b20      	cmp	r3, #32
 8006030:	d17b      	bne.n	800612a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d002      	beq.n	800603e <HAL_UART_Transmit+0x26>
 8006038:	88fb      	ldrh	r3, [r7, #6]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d101      	bne.n	8006042 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800603e:	2301      	movs	r3, #1
 8006040:	e074      	b.n	800612c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2200      	movs	r2, #0
 8006046:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2221      	movs	r2, #33	@ 0x21
 800604e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006052:	f7fb fe8f 	bl	8001d74 <HAL_GetTick>
 8006056:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	88fa      	ldrh	r2, [r7, #6]
 800605c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	88fa      	ldrh	r2, [r7, #6]
 8006064:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006070:	d108      	bne.n	8006084 <HAL_UART_Transmit+0x6c>
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	691b      	ldr	r3, [r3, #16]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d104      	bne.n	8006084 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800607a:	2300      	movs	r3, #0
 800607c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	61bb      	str	r3, [r7, #24]
 8006082:	e003      	b.n	800608c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006088:	2300      	movs	r3, #0
 800608a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800608c:	e030      	b.n	80060f0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	9300      	str	r3, [sp, #0]
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	2200      	movs	r2, #0
 8006096:	2180      	movs	r1, #128	@ 0x80
 8006098:	68f8      	ldr	r0, [r7, #12]
 800609a:	f000 fc63 	bl	8006964 <UART_WaitOnFlagUntilTimeout>
 800609e:	4603      	mov	r3, r0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d005      	beq.n	80060b0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2220      	movs	r2, #32
 80060a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80060ac:	2303      	movs	r3, #3
 80060ae:	e03d      	b.n	800612c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80060b0:	69fb      	ldr	r3, [r7, #28]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d10b      	bne.n	80060ce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80060b6:	69bb      	ldr	r3, [r7, #24]
 80060b8:	881b      	ldrh	r3, [r3, #0]
 80060ba:	461a      	mov	r2, r3
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060c4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80060c6:	69bb      	ldr	r3, [r7, #24]
 80060c8:	3302      	adds	r3, #2
 80060ca:	61bb      	str	r3, [r7, #24]
 80060cc:	e007      	b.n	80060de <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80060ce:	69fb      	ldr	r3, [r7, #28]
 80060d0:	781a      	ldrb	r2, [r3, #0]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80060d8:	69fb      	ldr	r3, [r7, #28]
 80060da:	3301      	adds	r3, #1
 80060dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	3b01      	subs	r3, #1
 80060e8:	b29a      	uxth	r2, r3
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80060f6:	b29b      	uxth	r3, r3
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d1c8      	bne.n	800608e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	9300      	str	r3, [sp, #0]
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	2200      	movs	r2, #0
 8006104:	2140      	movs	r1, #64	@ 0x40
 8006106:	68f8      	ldr	r0, [r7, #12]
 8006108:	f000 fc2c 	bl	8006964 <UART_WaitOnFlagUntilTimeout>
 800610c:	4603      	mov	r3, r0
 800610e:	2b00      	cmp	r3, #0
 8006110:	d005      	beq.n	800611e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2220      	movs	r2, #32
 8006116:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800611a:	2303      	movs	r3, #3
 800611c:	e006      	b.n	800612c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2220      	movs	r2, #32
 8006122:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006126:	2300      	movs	r3, #0
 8006128:	e000      	b.n	800612c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800612a:	2302      	movs	r3, #2
  }
}
 800612c:	4618      	mov	r0, r3
 800612e:	3720      	adds	r7, #32
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}

08006134 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006134:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006138:	b08c      	sub	sp, #48	@ 0x30
 800613a:	af00      	add	r7, sp, #0
 800613c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800613e:	2300      	movs	r3, #0
 8006140:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	689a      	ldr	r2, [r3, #8]
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	691b      	ldr	r3, [r3, #16]
 800614c:	431a      	orrs	r2, r3
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	695b      	ldr	r3, [r3, #20]
 8006152:	431a      	orrs	r2, r3
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	69db      	ldr	r3, [r3, #28]
 8006158:	4313      	orrs	r3, r2
 800615a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	4bab      	ldr	r3, [pc, #684]	@ (8006410 <UART_SetConfig+0x2dc>)
 8006164:	4013      	ands	r3, r2
 8006166:	697a      	ldr	r2, [r7, #20]
 8006168:	6812      	ldr	r2, [r2, #0]
 800616a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800616c:	430b      	orrs	r3, r1
 800616e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	68da      	ldr	r2, [r3, #12]
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	430a      	orrs	r2, r1
 8006184:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	699b      	ldr	r3, [r3, #24]
 800618a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4aa0      	ldr	r2, [pc, #640]	@ (8006414 <UART_SetConfig+0x2e0>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d004      	beq.n	80061a0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	6a1b      	ldr	r3, [r3, #32]
 800619a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800619c:	4313      	orrs	r3, r2
 800619e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80061aa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80061ae:	697a      	ldr	r2, [r7, #20]
 80061b0:	6812      	ldr	r2, [r2, #0]
 80061b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80061b4:	430b      	orrs	r3, r1
 80061b6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061be:	f023 010f 	bic.w	r1, r3, #15
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	430a      	orrs	r2, r1
 80061cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4a91      	ldr	r2, [pc, #580]	@ (8006418 <UART_SetConfig+0x2e4>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d125      	bne.n	8006224 <UART_SetConfig+0xf0>
 80061d8:	4b90      	ldr	r3, [pc, #576]	@ (800641c <UART_SetConfig+0x2e8>)
 80061da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061de:	f003 0303 	and.w	r3, r3, #3
 80061e2:	2b03      	cmp	r3, #3
 80061e4:	d81a      	bhi.n	800621c <UART_SetConfig+0xe8>
 80061e6:	a201      	add	r2, pc, #4	@ (adr r2, 80061ec <UART_SetConfig+0xb8>)
 80061e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061ec:	080061fd 	.word	0x080061fd
 80061f0:	0800620d 	.word	0x0800620d
 80061f4:	08006205 	.word	0x08006205
 80061f8:	08006215 	.word	0x08006215
 80061fc:	2301      	movs	r3, #1
 80061fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006202:	e0d6      	b.n	80063b2 <UART_SetConfig+0x27e>
 8006204:	2302      	movs	r3, #2
 8006206:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800620a:	e0d2      	b.n	80063b2 <UART_SetConfig+0x27e>
 800620c:	2304      	movs	r3, #4
 800620e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006212:	e0ce      	b.n	80063b2 <UART_SetConfig+0x27e>
 8006214:	2308      	movs	r3, #8
 8006216:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800621a:	e0ca      	b.n	80063b2 <UART_SetConfig+0x27e>
 800621c:	2310      	movs	r3, #16
 800621e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006222:	e0c6      	b.n	80063b2 <UART_SetConfig+0x27e>
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a7d      	ldr	r2, [pc, #500]	@ (8006420 <UART_SetConfig+0x2ec>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d138      	bne.n	80062a0 <UART_SetConfig+0x16c>
 800622e:	4b7b      	ldr	r3, [pc, #492]	@ (800641c <UART_SetConfig+0x2e8>)
 8006230:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006234:	f003 030c 	and.w	r3, r3, #12
 8006238:	2b0c      	cmp	r3, #12
 800623a:	d82d      	bhi.n	8006298 <UART_SetConfig+0x164>
 800623c:	a201      	add	r2, pc, #4	@ (adr r2, 8006244 <UART_SetConfig+0x110>)
 800623e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006242:	bf00      	nop
 8006244:	08006279 	.word	0x08006279
 8006248:	08006299 	.word	0x08006299
 800624c:	08006299 	.word	0x08006299
 8006250:	08006299 	.word	0x08006299
 8006254:	08006289 	.word	0x08006289
 8006258:	08006299 	.word	0x08006299
 800625c:	08006299 	.word	0x08006299
 8006260:	08006299 	.word	0x08006299
 8006264:	08006281 	.word	0x08006281
 8006268:	08006299 	.word	0x08006299
 800626c:	08006299 	.word	0x08006299
 8006270:	08006299 	.word	0x08006299
 8006274:	08006291 	.word	0x08006291
 8006278:	2300      	movs	r3, #0
 800627a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800627e:	e098      	b.n	80063b2 <UART_SetConfig+0x27e>
 8006280:	2302      	movs	r3, #2
 8006282:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006286:	e094      	b.n	80063b2 <UART_SetConfig+0x27e>
 8006288:	2304      	movs	r3, #4
 800628a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800628e:	e090      	b.n	80063b2 <UART_SetConfig+0x27e>
 8006290:	2308      	movs	r3, #8
 8006292:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006296:	e08c      	b.n	80063b2 <UART_SetConfig+0x27e>
 8006298:	2310      	movs	r3, #16
 800629a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800629e:	e088      	b.n	80063b2 <UART_SetConfig+0x27e>
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a5f      	ldr	r2, [pc, #380]	@ (8006424 <UART_SetConfig+0x2f0>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d125      	bne.n	80062f6 <UART_SetConfig+0x1c2>
 80062aa:	4b5c      	ldr	r3, [pc, #368]	@ (800641c <UART_SetConfig+0x2e8>)
 80062ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062b0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80062b4:	2b30      	cmp	r3, #48	@ 0x30
 80062b6:	d016      	beq.n	80062e6 <UART_SetConfig+0x1b2>
 80062b8:	2b30      	cmp	r3, #48	@ 0x30
 80062ba:	d818      	bhi.n	80062ee <UART_SetConfig+0x1ba>
 80062bc:	2b20      	cmp	r3, #32
 80062be:	d00a      	beq.n	80062d6 <UART_SetConfig+0x1a2>
 80062c0:	2b20      	cmp	r3, #32
 80062c2:	d814      	bhi.n	80062ee <UART_SetConfig+0x1ba>
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d002      	beq.n	80062ce <UART_SetConfig+0x19a>
 80062c8:	2b10      	cmp	r3, #16
 80062ca:	d008      	beq.n	80062de <UART_SetConfig+0x1aa>
 80062cc:	e00f      	b.n	80062ee <UART_SetConfig+0x1ba>
 80062ce:	2300      	movs	r3, #0
 80062d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062d4:	e06d      	b.n	80063b2 <UART_SetConfig+0x27e>
 80062d6:	2302      	movs	r3, #2
 80062d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062dc:	e069      	b.n	80063b2 <UART_SetConfig+0x27e>
 80062de:	2304      	movs	r3, #4
 80062e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062e4:	e065      	b.n	80063b2 <UART_SetConfig+0x27e>
 80062e6:	2308      	movs	r3, #8
 80062e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062ec:	e061      	b.n	80063b2 <UART_SetConfig+0x27e>
 80062ee:	2310      	movs	r3, #16
 80062f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062f4:	e05d      	b.n	80063b2 <UART_SetConfig+0x27e>
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a4b      	ldr	r2, [pc, #300]	@ (8006428 <UART_SetConfig+0x2f4>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d125      	bne.n	800634c <UART_SetConfig+0x218>
 8006300:	4b46      	ldr	r3, [pc, #280]	@ (800641c <UART_SetConfig+0x2e8>)
 8006302:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006306:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800630a:	2bc0      	cmp	r3, #192	@ 0xc0
 800630c:	d016      	beq.n	800633c <UART_SetConfig+0x208>
 800630e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006310:	d818      	bhi.n	8006344 <UART_SetConfig+0x210>
 8006312:	2b80      	cmp	r3, #128	@ 0x80
 8006314:	d00a      	beq.n	800632c <UART_SetConfig+0x1f8>
 8006316:	2b80      	cmp	r3, #128	@ 0x80
 8006318:	d814      	bhi.n	8006344 <UART_SetConfig+0x210>
 800631a:	2b00      	cmp	r3, #0
 800631c:	d002      	beq.n	8006324 <UART_SetConfig+0x1f0>
 800631e:	2b40      	cmp	r3, #64	@ 0x40
 8006320:	d008      	beq.n	8006334 <UART_SetConfig+0x200>
 8006322:	e00f      	b.n	8006344 <UART_SetConfig+0x210>
 8006324:	2300      	movs	r3, #0
 8006326:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800632a:	e042      	b.n	80063b2 <UART_SetConfig+0x27e>
 800632c:	2302      	movs	r3, #2
 800632e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006332:	e03e      	b.n	80063b2 <UART_SetConfig+0x27e>
 8006334:	2304      	movs	r3, #4
 8006336:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800633a:	e03a      	b.n	80063b2 <UART_SetConfig+0x27e>
 800633c:	2308      	movs	r3, #8
 800633e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006342:	e036      	b.n	80063b2 <UART_SetConfig+0x27e>
 8006344:	2310      	movs	r3, #16
 8006346:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800634a:	e032      	b.n	80063b2 <UART_SetConfig+0x27e>
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a30      	ldr	r2, [pc, #192]	@ (8006414 <UART_SetConfig+0x2e0>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d12a      	bne.n	80063ac <UART_SetConfig+0x278>
 8006356:	4b31      	ldr	r3, [pc, #196]	@ (800641c <UART_SetConfig+0x2e8>)
 8006358:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800635c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006360:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006364:	d01a      	beq.n	800639c <UART_SetConfig+0x268>
 8006366:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800636a:	d81b      	bhi.n	80063a4 <UART_SetConfig+0x270>
 800636c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006370:	d00c      	beq.n	800638c <UART_SetConfig+0x258>
 8006372:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006376:	d815      	bhi.n	80063a4 <UART_SetConfig+0x270>
 8006378:	2b00      	cmp	r3, #0
 800637a:	d003      	beq.n	8006384 <UART_SetConfig+0x250>
 800637c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006380:	d008      	beq.n	8006394 <UART_SetConfig+0x260>
 8006382:	e00f      	b.n	80063a4 <UART_SetConfig+0x270>
 8006384:	2300      	movs	r3, #0
 8006386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800638a:	e012      	b.n	80063b2 <UART_SetConfig+0x27e>
 800638c:	2302      	movs	r3, #2
 800638e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006392:	e00e      	b.n	80063b2 <UART_SetConfig+0x27e>
 8006394:	2304      	movs	r3, #4
 8006396:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800639a:	e00a      	b.n	80063b2 <UART_SetConfig+0x27e>
 800639c:	2308      	movs	r3, #8
 800639e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063a2:	e006      	b.n	80063b2 <UART_SetConfig+0x27e>
 80063a4:	2310      	movs	r3, #16
 80063a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063aa:	e002      	b.n	80063b2 <UART_SetConfig+0x27e>
 80063ac:	2310      	movs	r3, #16
 80063ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80063b2:	697b      	ldr	r3, [r7, #20]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4a17      	ldr	r2, [pc, #92]	@ (8006414 <UART_SetConfig+0x2e0>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	f040 80a8 	bne.w	800650e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80063be:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80063c2:	2b08      	cmp	r3, #8
 80063c4:	d834      	bhi.n	8006430 <UART_SetConfig+0x2fc>
 80063c6:	a201      	add	r2, pc, #4	@ (adr r2, 80063cc <UART_SetConfig+0x298>)
 80063c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063cc:	080063f1 	.word	0x080063f1
 80063d0:	08006431 	.word	0x08006431
 80063d4:	080063f9 	.word	0x080063f9
 80063d8:	08006431 	.word	0x08006431
 80063dc:	080063ff 	.word	0x080063ff
 80063e0:	08006431 	.word	0x08006431
 80063e4:	08006431 	.word	0x08006431
 80063e8:	08006431 	.word	0x08006431
 80063ec:	08006407 	.word	0x08006407
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063f0:	f7fe fd98 	bl	8004f24 <HAL_RCC_GetPCLK1Freq>
 80063f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063f6:	e021      	b.n	800643c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063f8:	4b0c      	ldr	r3, [pc, #48]	@ (800642c <UART_SetConfig+0x2f8>)
 80063fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80063fc:	e01e      	b.n	800643c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063fe:	f7fe fd23 	bl	8004e48 <HAL_RCC_GetSysClockFreq>
 8006402:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006404:	e01a      	b.n	800643c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006406:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800640a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800640c:	e016      	b.n	800643c <UART_SetConfig+0x308>
 800640e:	bf00      	nop
 8006410:	cfff69f3 	.word	0xcfff69f3
 8006414:	40008000 	.word	0x40008000
 8006418:	40013800 	.word	0x40013800
 800641c:	40021000 	.word	0x40021000
 8006420:	40004400 	.word	0x40004400
 8006424:	40004800 	.word	0x40004800
 8006428:	40004c00 	.word	0x40004c00
 800642c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006430:	2300      	movs	r3, #0
 8006432:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006434:	2301      	movs	r3, #1
 8006436:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800643a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800643c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800643e:	2b00      	cmp	r3, #0
 8006440:	f000 812a 	beq.w	8006698 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006448:	4a9e      	ldr	r2, [pc, #632]	@ (80066c4 <UART_SetConfig+0x590>)
 800644a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800644e:	461a      	mov	r2, r3
 8006450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006452:	fbb3 f3f2 	udiv	r3, r3, r2
 8006456:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	685a      	ldr	r2, [r3, #4]
 800645c:	4613      	mov	r3, r2
 800645e:	005b      	lsls	r3, r3, #1
 8006460:	4413      	add	r3, r2
 8006462:	69ba      	ldr	r2, [r7, #24]
 8006464:	429a      	cmp	r2, r3
 8006466:	d305      	bcc.n	8006474 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800646e:	69ba      	ldr	r2, [r7, #24]
 8006470:	429a      	cmp	r2, r3
 8006472:	d903      	bls.n	800647c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8006474:	2301      	movs	r3, #1
 8006476:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800647a:	e10d      	b.n	8006698 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800647c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800647e:	2200      	movs	r2, #0
 8006480:	60bb      	str	r3, [r7, #8]
 8006482:	60fa      	str	r2, [r7, #12]
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006488:	4a8e      	ldr	r2, [pc, #568]	@ (80066c4 <UART_SetConfig+0x590>)
 800648a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800648e:	b29b      	uxth	r3, r3
 8006490:	2200      	movs	r2, #0
 8006492:	603b      	str	r3, [r7, #0]
 8006494:	607a      	str	r2, [r7, #4]
 8006496:	e9d7 2300 	ldrd	r2, r3, [r7]
 800649a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800649e:	f7fa fb8d 	bl	8000bbc <__aeabi_uldivmod>
 80064a2:	4602      	mov	r2, r0
 80064a4:	460b      	mov	r3, r1
 80064a6:	4610      	mov	r0, r2
 80064a8:	4619      	mov	r1, r3
 80064aa:	f04f 0200 	mov.w	r2, #0
 80064ae:	f04f 0300 	mov.w	r3, #0
 80064b2:	020b      	lsls	r3, r1, #8
 80064b4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80064b8:	0202      	lsls	r2, r0, #8
 80064ba:	6979      	ldr	r1, [r7, #20]
 80064bc:	6849      	ldr	r1, [r1, #4]
 80064be:	0849      	lsrs	r1, r1, #1
 80064c0:	2000      	movs	r0, #0
 80064c2:	460c      	mov	r4, r1
 80064c4:	4605      	mov	r5, r0
 80064c6:	eb12 0804 	adds.w	r8, r2, r4
 80064ca:	eb43 0905 	adc.w	r9, r3, r5
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	2200      	movs	r2, #0
 80064d4:	469a      	mov	sl, r3
 80064d6:	4693      	mov	fp, r2
 80064d8:	4652      	mov	r2, sl
 80064da:	465b      	mov	r3, fp
 80064dc:	4640      	mov	r0, r8
 80064de:	4649      	mov	r1, r9
 80064e0:	f7fa fb6c 	bl	8000bbc <__aeabi_uldivmod>
 80064e4:	4602      	mov	r2, r0
 80064e6:	460b      	mov	r3, r1
 80064e8:	4613      	mov	r3, r2
 80064ea:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80064ec:	6a3b      	ldr	r3, [r7, #32]
 80064ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064f2:	d308      	bcc.n	8006506 <UART_SetConfig+0x3d2>
 80064f4:	6a3b      	ldr	r3, [r7, #32]
 80064f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80064fa:	d204      	bcs.n	8006506 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	6a3a      	ldr	r2, [r7, #32]
 8006502:	60da      	str	r2, [r3, #12]
 8006504:	e0c8      	b.n	8006698 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800650c:	e0c4      	b.n	8006698 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	69db      	ldr	r3, [r3, #28]
 8006512:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006516:	d167      	bne.n	80065e8 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8006518:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800651c:	2b08      	cmp	r3, #8
 800651e:	d828      	bhi.n	8006572 <UART_SetConfig+0x43e>
 8006520:	a201      	add	r2, pc, #4	@ (adr r2, 8006528 <UART_SetConfig+0x3f4>)
 8006522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006526:	bf00      	nop
 8006528:	0800654d 	.word	0x0800654d
 800652c:	08006555 	.word	0x08006555
 8006530:	0800655d 	.word	0x0800655d
 8006534:	08006573 	.word	0x08006573
 8006538:	08006563 	.word	0x08006563
 800653c:	08006573 	.word	0x08006573
 8006540:	08006573 	.word	0x08006573
 8006544:	08006573 	.word	0x08006573
 8006548:	0800656b 	.word	0x0800656b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800654c:	f7fe fcea 	bl	8004f24 <HAL_RCC_GetPCLK1Freq>
 8006550:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006552:	e014      	b.n	800657e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006554:	f7fe fcfc 	bl	8004f50 <HAL_RCC_GetPCLK2Freq>
 8006558:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800655a:	e010      	b.n	800657e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800655c:	4b5a      	ldr	r3, [pc, #360]	@ (80066c8 <UART_SetConfig+0x594>)
 800655e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006560:	e00d      	b.n	800657e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006562:	f7fe fc71 	bl	8004e48 <HAL_RCC_GetSysClockFreq>
 8006566:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006568:	e009      	b.n	800657e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800656a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800656e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006570:	e005      	b.n	800657e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8006572:	2300      	movs	r3, #0
 8006574:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800657c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800657e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006580:	2b00      	cmp	r3, #0
 8006582:	f000 8089 	beq.w	8006698 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800658a:	4a4e      	ldr	r2, [pc, #312]	@ (80066c4 <UART_SetConfig+0x590>)
 800658c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006590:	461a      	mov	r2, r3
 8006592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006594:	fbb3 f3f2 	udiv	r3, r3, r2
 8006598:	005a      	lsls	r2, r3, #1
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	085b      	lsrs	r3, r3, #1
 80065a0:	441a      	add	r2, r3
 80065a2:	697b      	ldr	r3, [r7, #20]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80065aa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80065ac:	6a3b      	ldr	r3, [r7, #32]
 80065ae:	2b0f      	cmp	r3, #15
 80065b0:	d916      	bls.n	80065e0 <UART_SetConfig+0x4ac>
 80065b2:	6a3b      	ldr	r3, [r7, #32]
 80065b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065b8:	d212      	bcs.n	80065e0 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80065ba:	6a3b      	ldr	r3, [r7, #32]
 80065bc:	b29b      	uxth	r3, r3
 80065be:	f023 030f 	bic.w	r3, r3, #15
 80065c2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80065c4:	6a3b      	ldr	r3, [r7, #32]
 80065c6:	085b      	lsrs	r3, r3, #1
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	f003 0307 	and.w	r3, r3, #7
 80065ce:	b29a      	uxth	r2, r3
 80065d0:	8bfb      	ldrh	r3, [r7, #30]
 80065d2:	4313      	orrs	r3, r2
 80065d4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	8bfa      	ldrh	r2, [r7, #30]
 80065dc:	60da      	str	r2, [r3, #12]
 80065de:	e05b      	b.n	8006698 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80065e0:	2301      	movs	r3, #1
 80065e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80065e6:	e057      	b.n	8006698 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80065e8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80065ec:	2b08      	cmp	r3, #8
 80065ee:	d828      	bhi.n	8006642 <UART_SetConfig+0x50e>
 80065f0:	a201      	add	r2, pc, #4	@ (adr r2, 80065f8 <UART_SetConfig+0x4c4>)
 80065f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065f6:	bf00      	nop
 80065f8:	0800661d 	.word	0x0800661d
 80065fc:	08006625 	.word	0x08006625
 8006600:	0800662d 	.word	0x0800662d
 8006604:	08006643 	.word	0x08006643
 8006608:	08006633 	.word	0x08006633
 800660c:	08006643 	.word	0x08006643
 8006610:	08006643 	.word	0x08006643
 8006614:	08006643 	.word	0x08006643
 8006618:	0800663b 	.word	0x0800663b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800661c:	f7fe fc82 	bl	8004f24 <HAL_RCC_GetPCLK1Freq>
 8006620:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006622:	e014      	b.n	800664e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006624:	f7fe fc94 	bl	8004f50 <HAL_RCC_GetPCLK2Freq>
 8006628:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800662a:	e010      	b.n	800664e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800662c:	4b26      	ldr	r3, [pc, #152]	@ (80066c8 <UART_SetConfig+0x594>)
 800662e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006630:	e00d      	b.n	800664e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006632:	f7fe fc09 	bl	8004e48 <HAL_RCC_GetSysClockFreq>
 8006636:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006638:	e009      	b.n	800664e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800663a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800663e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006640:	e005      	b.n	800664e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8006642:	2300      	movs	r3, #0
 8006644:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800664c:	bf00      	nop
    }

    if (pclk != 0U)
 800664e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006650:	2b00      	cmp	r3, #0
 8006652:	d021      	beq.n	8006698 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006658:	4a1a      	ldr	r2, [pc, #104]	@ (80066c4 <UART_SetConfig+0x590>)
 800665a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800665e:	461a      	mov	r2, r3
 8006660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006662:	fbb3 f2f2 	udiv	r2, r3, r2
 8006666:	697b      	ldr	r3, [r7, #20]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	085b      	lsrs	r3, r3, #1
 800666c:	441a      	add	r2, r3
 800666e:	697b      	ldr	r3, [r7, #20]
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	fbb2 f3f3 	udiv	r3, r2, r3
 8006676:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006678:	6a3b      	ldr	r3, [r7, #32]
 800667a:	2b0f      	cmp	r3, #15
 800667c:	d909      	bls.n	8006692 <UART_SetConfig+0x55e>
 800667e:	6a3b      	ldr	r3, [r7, #32]
 8006680:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006684:	d205      	bcs.n	8006692 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006686:	6a3b      	ldr	r3, [r7, #32]
 8006688:	b29a      	uxth	r2, r3
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	60da      	str	r2, [r3, #12]
 8006690:	e002      	b.n	8006698 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	2201      	movs	r2, #1
 800669c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	2201      	movs	r2, #1
 80066a4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80066a8:	697b      	ldr	r3, [r7, #20]
 80066aa:	2200      	movs	r2, #0
 80066ac:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	2200      	movs	r2, #0
 80066b2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80066b4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	3730      	adds	r7, #48	@ 0x30
 80066bc:	46bd      	mov	sp, r7
 80066be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80066c2:	bf00      	nop
 80066c4:	0800ae24 	.word	0x0800ae24
 80066c8:	00f42400 	.word	0x00f42400

080066cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b083      	sub	sp, #12
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066d8:	f003 0308 	and.w	r3, r3, #8
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d00a      	beq.n	80066f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	430a      	orrs	r2, r1
 80066f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066fa:	f003 0301 	and.w	r3, r3, #1
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d00a      	beq.n	8006718 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	430a      	orrs	r2, r1
 8006716:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800671c:	f003 0302 	and.w	r3, r3, #2
 8006720:	2b00      	cmp	r3, #0
 8006722:	d00a      	beq.n	800673a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	430a      	orrs	r2, r1
 8006738:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800673e:	f003 0304 	and.w	r3, r3, #4
 8006742:	2b00      	cmp	r3, #0
 8006744:	d00a      	beq.n	800675c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	430a      	orrs	r2, r1
 800675a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006760:	f003 0310 	and.w	r3, r3, #16
 8006764:	2b00      	cmp	r3, #0
 8006766:	d00a      	beq.n	800677e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	689b      	ldr	r3, [r3, #8]
 800676e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	430a      	orrs	r2, r1
 800677c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006782:	f003 0320 	and.w	r3, r3, #32
 8006786:	2b00      	cmp	r3, #0
 8006788:	d00a      	beq.n	80067a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	430a      	orrs	r2, r1
 800679e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d01a      	beq.n	80067e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	430a      	orrs	r2, r1
 80067c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80067ca:	d10a      	bne.n	80067e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	430a      	orrs	r2, r1
 80067e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d00a      	beq.n	8006804 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	430a      	orrs	r2, r1
 8006802:	605a      	str	r2, [r3, #4]
  }
}
 8006804:	bf00      	nop
 8006806:	370c      	adds	r7, #12
 8006808:	46bd      	mov	sp, r7
 800680a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680e:	4770      	bx	lr

08006810 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b098      	sub	sp, #96	@ 0x60
 8006814:	af02      	add	r7, sp, #8
 8006816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2200      	movs	r2, #0
 800681c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006820:	f7fb faa8 	bl	8001d74 <HAL_GetTick>
 8006824:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f003 0308 	and.w	r3, r3, #8
 8006830:	2b08      	cmp	r3, #8
 8006832:	d12f      	bne.n	8006894 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006834:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006838:	9300      	str	r3, [sp, #0]
 800683a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800683c:	2200      	movs	r2, #0
 800683e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f000 f88e 	bl	8006964 <UART_WaitOnFlagUntilTimeout>
 8006848:	4603      	mov	r3, r0
 800684a:	2b00      	cmp	r3, #0
 800684c:	d022      	beq.n	8006894 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006856:	e853 3f00 	ldrex	r3, [r3]
 800685a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800685c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800685e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006862:	653b      	str	r3, [r7, #80]	@ 0x50
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	461a      	mov	r2, r3
 800686a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800686c:	647b      	str	r3, [r7, #68]	@ 0x44
 800686e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006870:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006872:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006874:	e841 2300 	strex	r3, r2, [r1]
 8006878:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800687a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800687c:	2b00      	cmp	r3, #0
 800687e:	d1e6      	bne.n	800684e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2220      	movs	r2, #32
 8006884:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2200      	movs	r2, #0
 800688c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006890:	2303      	movs	r3, #3
 8006892:	e063      	b.n	800695c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f003 0304 	and.w	r3, r3, #4
 800689e:	2b04      	cmp	r3, #4
 80068a0:	d149      	bne.n	8006936 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068a2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80068a6:	9300      	str	r3, [sp, #0]
 80068a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80068aa:	2200      	movs	r2, #0
 80068ac:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80068b0:	6878      	ldr	r0, [r7, #4]
 80068b2:	f000 f857 	bl	8006964 <UART_WaitOnFlagUntilTimeout>
 80068b6:	4603      	mov	r3, r0
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d03c      	beq.n	8006936 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c4:	e853 3f00 	ldrex	r3, [r3]
 80068c8:	623b      	str	r3, [r7, #32]
   return(result);
 80068ca:	6a3b      	ldr	r3, [r7, #32]
 80068cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80068d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	461a      	mov	r2, r3
 80068d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068da:	633b      	str	r3, [r7, #48]	@ 0x30
 80068dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80068e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068e2:	e841 2300 	strex	r3, r2, [r1]
 80068e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80068e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d1e6      	bne.n	80068bc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	3308      	adds	r3, #8
 80068f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	e853 3f00 	ldrex	r3, [r3]
 80068fc:	60fb      	str	r3, [r7, #12]
   return(result);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f023 0301 	bic.w	r3, r3, #1
 8006904:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	3308      	adds	r3, #8
 800690c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800690e:	61fa      	str	r2, [r7, #28]
 8006910:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006912:	69b9      	ldr	r1, [r7, #24]
 8006914:	69fa      	ldr	r2, [r7, #28]
 8006916:	e841 2300 	strex	r3, r2, [r1]
 800691a:	617b      	str	r3, [r7, #20]
   return(result);
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d1e5      	bne.n	80068ee <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2220      	movs	r2, #32
 8006926:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2200      	movs	r2, #0
 800692e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006932:	2303      	movs	r3, #3
 8006934:	e012      	b.n	800695c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2220      	movs	r2, #32
 800693a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2220      	movs	r2, #32
 8006942:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2200      	movs	r2, #0
 800694a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2200      	movs	r2, #0
 8006950:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2200      	movs	r2, #0
 8006956:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800695a:	2300      	movs	r3, #0
}
 800695c:	4618      	mov	r0, r3
 800695e:	3758      	adds	r7, #88	@ 0x58
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}

08006964 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b084      	sub	sp, #16
 8006968:	af00      	add	r7, sp, #0
 800696a:	60f8      	str	r0, [r7, #12]
 800696c:	60b9      	str	r1, [r7, #8]
 800696e:	603b      	str	r3, [r7, #0]
 8006970:	4613      	mov	r3, r2
 8006972:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006974:	e04f      	b.n	8006a16 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006976:	69bb      	ldr	r3, [r7, #24]
 8006978:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800697c:	d04b      	beq.n	8006a16 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800697e:	f7fb f9f9 	bl	8001d74 <HAL_GetTick>
 8006982:	4602      	mov	r2, r0
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	1ad3      	subs	r3, r2, r3
 8006988:	69ba      	ldr	r2, [r7, #24]
 800698a:	429a      	cmp	r2, r3
 800698c:	d302      	bcc.n	8006994 <UART_WaitOnFlagUntilTimeout+0x30>
 800698e:	69bb      	ldr	r3, [r7, #24]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d101      	bne.n	8006998 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006994:	2303      	movs	r3, #3
 8006996:	e04e      	b.n	8006a36 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f003 0304 	and.w	r3, r3, #4
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d037      	beq.n	8006a16 <UART_WaitOnFlagUntilTimeout+0xb2>
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	2b80      	cmp	r3, #128	@ 0x80
 80069aa:	d034      	beq.n	8006a16 <UART_WaitOnFlagUntilTimeout+0xb2>
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	2b40      	cmp	r3, #64	@ 0x40
 80069b0:	d031      	beq.n	8006a16 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	69db      	ldr	r3, [r3, #28]
 80069b8:	f003 0308 	and.w	r3, r3, #8
 80069bc:	2b08      	cmp	r3, #8
 80069be:	d110      	bne.n	80069e2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	2208      	movs	r2, #8
 80069c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80069c8:	68f8      	ldr	r0, [r7, #12]
 80069ca:	f000 f838 	bl	8006a3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2208      	movs	r2, #8
 80069d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	2200      	movs	r2, #0
 80069da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80069de:	2301      	movs	r3, #1
 80069e0:	e029      	b.n	8006a36 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	69db      	ldr	r3, [r3, #28]
 80069e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069f0:	d111      	bne.n	8006a16 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80069fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80069fc:	68f8      	ldr	r0, [r7, #12]
 80069fe:	f000 f81e 	bl	8006a3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	2220      	movs	r2, #32
 8006a06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006a12:	2303      	movs	r3, #3
 8006a14:	e00f      	b.n	8006a36 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	69da      	ldr	r2, [r3, #28]
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	4013      	ands	r3, r2
 8006a20:	68ba      	ldr	r2, [r7, #8]
 8006a22:	429a      	cmp	r2, r3
 8006a24:	bf0c      	ite	eq
 8006a26:	2301      	moveq	r3, #1
 8006a28:	2300      	movne	r3, #0
 8006a2a:	b2db      	uxtb	r3, r3
 8006a2c:	461a      	mov	r2, r3
 8006a2e:	79fb      	ldrb	r3, [r7, #7]
 8006a30:	429a      	cmp	r2, r3
 8006a32:	d0a0      	beq.n	8006976 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a34:	2300      	movs	r3, #0
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	3710      	adds	r7, #16
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}

08006a3e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a3e:	b480      	push	{r7}
 8006a40:	b095      	sub	sp, #84	@ 0x54
 8006a42:	af00      	add	r7, sp, #0
 8006a44:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a4e:	e853 3f00 	ldrex	r3, [r3]
 8006a52:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	461a      	mov	r2, r3
 8006a62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a64:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a66:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a68:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006a6a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a6c:	e841 2300 	strex	r3, r2, [r1]
 8006a70:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d1e6      	bne.n	8006a46 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	3308      	adds	r3, #8
 8006a7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a80:	6a3b      	ldr	r3, [r7, #32]
 8006a82:	e853 3f00 	ldrex	r3, [r3]
 8006a86:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a88:	69fb      	ldr	r3, [r7, #28]
 8006a8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a8e:	f023 0301 	bic.w	r3, r3, #1
 8006a92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	3308      	adds	r3, #8
 8006a9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006aa2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006aa4:	e841 2300 	strex	r3, r2, [r1]
 8006aa8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d1e3      	bne.n	8006a78 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d118      	bne.n	8006aea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	e853 3f00 	ldrex	r3, [r3]
 8006ac4:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	f023 0310 	bic.w	r3, r3, #16
 8006acc:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	461a      	mov	r2, r3
 8006ad4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ad6:	61bb      	str	r3, [r7, #24]
 8006ad8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ada:	6979      	ldr	r1, [r7, #20]
 8006adc:	69ba      	ldr	r2, [r7, #24]
 8006ade:	e841 2300 	strex	r3, r2, [r1]
 8006ae2:	613b      	str	r3, [r7, #16]
   return(result);
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d1e6      	bne.n	8006ab8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2220      	movs	r2, #32
 8006aee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2200      	movs	r2, #0
 8006af6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2200      	movs	r2, #0
 8006afc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006afe:	bf00      	nop
 8006b00:	3754      	adds	r7, #84	@ 0x54
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr

08006b0a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006b0a:	b480      	push	{r7}
 8006b0c:	b085      	sub	sp, #20
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d101      	bne.n	8006b20 <HAL_UARTEx_DisableFifoMode+0x16>
 8006b1c:	2302      	movs	r3, #2
 8006b1e:	e027      	b.n	8006b70 <HAL_UARTEx_DisableFifoMode+0x66>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2201      	movs	r2, #1
 8006b24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2224      	movs	r2, #36	@ 0x24
 8006b2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f022 0201 	bic.w	r2, r2, #1
 8006b46:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006b4e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2200      	movs	r2, #0
 8006b54:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	68fa      	ldr	r2, [r7, #12]
 8006b5c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2220      	movs	r2, #32
 8006b62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006b6e:	2300      	movs	r3, #0
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	3714      	adds	r7, #20
 8006b74:	46bd      	mov	sp, r7
 8006b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7a:	4770      	bx	lr

08006b7c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b084      	sub	sp, #16
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	d101      	bne.n	8006b94 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006b90:	2302      	movs	r3, #2
 8006b92:	e02d      	b.n	8006bf0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2201      	movs	r2, #1
 8006b98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2224      	movs	r2, #36	@ 0x24
 8006ba0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	681a      	ldr	r2, [r3, #0]
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f022 0201 	bic.w	r2, r2, #1
 8006bba:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	689b      	ldr	r3, [r3, #8]
 8006bc2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	683a      	ldr	r2, [r7, #0]
 8006bcc:	430a      	orrs	r2, r1
 8006bce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f000 f84f 	bl	8006c74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	68fa      	ldr	r2, [r7, #12]
 8006bdc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2220      	movs	r2, #32
 8006be2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2200      	movs	r2, #0
 8006bea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006bee:	2300      	movs	r3, #0
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	3710      	adds	r7, #16
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}

08006bf8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b084      	sub	sp, #16
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
 8006c00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006c08:	2b01      	cmp	r3, #1
 8006c0a:	d101      	bne.n	8006c10 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006c0c:	2302      	movs	r3, #2
 8006c0e:	e02d      	b.n	8006c6c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2201      	movs	r2, #1
 8006c14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2224      	movs	r2, #36	@ 0x24
 8006c1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681a      	ldr	r2, [r3, #0]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f022 0201 	bic.w	r2, r2, #1
 8006c36:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	689b      	ldr	r3, [r3, #8]
 8006c3e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	683a      	ldr	r2, [r7, #0]
 8006c48:	430a      	orrs	r2, r1
 8006c4a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 f811 	bl	8006c74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	68fa      	ldr	r2, [r7, #12]
 8006c58:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2220      	movs	r2, #32
 8006c5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2200      	movs	r2, #0
 8006c66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006c6a:	2300      	movs	r3, #0
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3710      	adds	r7, #16
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}

08006c74 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b085      	sub	sp, #20
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d108      	bne.n	8006c96 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2201      	movs	r2, #1
 8006c88:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006c94:	e031      	b.n	8006cfa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006c96:	2308      	movs	r3, #8
 8006c98:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006c9a:	2308      	movs	r3, #8
 8006c9c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	689b      	ldr	r3, [r3, #8]
 8006ca4:	0e5b      	lsrs	r3, r3, #25
 8006ca6:	b2db      	uxtb	r3, r3
 8006ca8:	f003 0307 	and.w	r3, r3, #7
 8006cac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	0f5b      	lsrs	r3, r3, #29
 8006cb6:	b2db      	uxtb	r3, r3
 8006cb8:	f003 0307 	and.w	r3, r3, #7
 8006cbc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006cbe:	7bbb      	ldrb	r3, [r7, #14]
 8006cc0:	7b3a      	ldrb	r2, [r7, #12]
 8006cc2:	4911      	ldr	r1, [pc, #68]	@ (8006d08 <UARTEx_SetNbDataToProcess+0x94>)
 8006cc4:	5c8a      	ldrb	r2, [r1, r2]
 8006cc6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006cca:	7b3a      	ldrb	r2, [r7, #12]
 8006ccc:	490f      	ldr	r1, [pc, #60]	@ (8006d0c <UARTEx_SetNbDataToProcess+0x98>)
 8006cce:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006cd0:	fb93 f3f2 	sdiv	r3, r3, r2
 8006cd4:	b29a      	uxth	r2, r3
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006cdc:	7bfb      	ldrb	r3, [r7, #15]
 8006cde:	7b7a      	ldrb	r2, [r7, #13]
 8006ce0:	4909      	ldr	r1, [pc, #36]	@ (8006d08 <UARTEx_SetNbDataToProcess+0x94>)
 8006ce2:	5c8a      	ldrb	r2, [r1, r2]
 8006ce4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006ce8:	7b7a      	ldrb	r2, [r7, #13]
 8006cea:	4908      	ldr	r1, [pc, #32]	@ (8006d0c <UARTEx_SetNbDataToProcess+0x98>)
 8006cec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006cee:	fb93 f3f2 	sdiv	r3, r3, r2
 8006cf2:	b29a      	uxth	r2, r3
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006cfa:	bf00      	nop
 8006cfc:	3714      	adds	r7, #20
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d04:	4770      	bx	lr
 8006d06:	bf00      	nop
 8006d08:	0800ae3c 	.word	0x0800ae3c
 8006d0c:	0800ae44 	.word	0x0800ae44

08006d10 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b085      	sub	sp, #20
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	4603      	mov	r3, r0
 8006d18:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006d1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006d22:	2b84      	cmp	r3, #132	@ 0x84
 8006d24:	d005      	beq.n	8006d32 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006d26:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	4413      	add	r3, r2
 8006d2e:	3303      	adds	r3, #3
 8006d30:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006d32:	68fb      	ldr	r3, [r7, #12]
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3714      	adds	r7, #20
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3e:	4770      	bx	lr

08006d40 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006d44:	f000 ff96 	bl	8007c74 <vTaskStartScheduler>
  
  return osOK;
 8006d48:	2300      	movs	r3, #0
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	bd80      	pop	{r7, pc}

08006d4e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006d4e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d50:	b087      	sub	sp, #28
 8006d52:	af02      	add	r7, sp, #8
 8006d54:	6078      	str	r0, [r7, #4]
 8006d56:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	685c      	ldr	r4, [r3, #4]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006d64:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	f7ff ffcf 	bl	8006d10 <makeFreeRtosPriority>
 8006d72:	4602      	mov	r2, r0
 8006d74:	f107 030c 	add.w	r3, r7, #12
 8006d78:	9301      	str	r3, [sp, #4]
 8006d7a:	9200      	str	r2, [sp, #0]
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	4632      	mov	r2, r6
 8006d80:	4629      	mov	r1, r5
 8006d82:	4620      	mov	r0, r4
 8006d84:	f000 fe2a 	bl	80079dc <xTaskCreate>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	2b01      	cmp	r3, #1
 8006d8c:	d001      	beq.n	8006d92 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	e000      	b.n	8006d94 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8006d92:	68fb      	ldr	r3, [r7, #12]
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3714      	adds	r7, #20
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006d9c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b083      	sub	sp, #12
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f103 0208 	add.w	r2, r3, #8
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006db4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	f103 0208 	add.w	r2, r3, #8
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	f103 0208 	add.w	r2, r3, #8
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006dd0:	bf00      	nop
 8006dd2:	370c      	adds	r7, #12
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dda:	4770      	bx	lr

08006ddc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b083      	sub	sp, #12
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2200      	movs	r2, #0
 8006de8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006dea:	bf00      	nop
 8006dec:	370c      	adds	r7, #12
 8006dee:	46bd      	mov	sp, r7
 8006df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df4:	4770      	bx	lr

08006df6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006df6:	b480      	push	{r7}
 8006df8:	b085      	sub	sp, #20
 8006dfa:	af00      	add	r7, sp, #0
 8006dfc:	6078      	str	r0, [r7, #4]
 8006dfe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	68fa      	ldr	r2, [r7, #12]
 8006e0a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	689a      	ldr	r2, [r3, #8]
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	683a      	ldr	r2, [r7, #0]
 8006e1a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	683a      	ldr	r2, [r7, #0]
 8006e20:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	687a      	ldr	r2, [r7, #4]
 8006e26:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	1c5a      	adds	r2, r3, #1
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	601a      	str	r2, [r3, #0]
}
 8006e32:	bf00      	nop
 8006e34:	3714      	adds	r7, #20
 8006e36:	46bd      	mov	sp, r7
 8006e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3c:	4770      	bx	lr

08006e3e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006e3e:	b480      	push	{r7}
 8006e40:	b085      	sub	sp, #20
 8006e42:	af00      	add	r7, sp, #0
 8006e44:	6078      	str	r0, [r7, #4]
 8006e46:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006e54:	d103      	bne.n	8006e5e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	691b      	ldr	r3, [r3, #16]
 8006e5a:	60fb      	str	r3, [r7, #12]
 8006e5c:	e00c      	b.n	8006e78 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	3308      	adds	r3, #8
 8006e62:	60fb      	str	r3, [r7, #12]
 8006e64:	e002      	b.n	8006e6c <vListInsert+0x2e>
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	60fb      	str	r3, [r7, #12]
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	68ba      	ldr	r2, [r7, #8]
 8006e74:	429a      	cmp	r2, r3
 8006e76:	d2f6      	bcs.n	8006e66 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	685a      	ldr	r2, [r3, #4]
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	683a      	ldr	r2, [r7, #0]
 8006e86:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	68fa      	ldr	r2, [r7, #12]
 8006e8c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	683a      	ldr	r2, [r7, #0]
 8006e92:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	687a      	ldr	r2, [r7, #4]
 8006e98:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	1c5a      	adds	r2, r3, #1
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	601a      	str	r2, [r3, #0]
}
 8006ea4:	bf00      	nop
 8006ea6:	3714      	adds	r7, #20
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eae:	4770      	bx	lr

08006eb0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	b085      	sub	sp, #20
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	691b      	ldr	r3, [r3, #16]
 8006ebc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	687a      	ldr	r2, [r7, #4]
 8006ec4:	6892      	ldr	r2, [r2, #8]
 8006ec6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	689b      	ldr	r3, [r3, #8]
 8006ecc:	687a      	ldr	r2, [r7, #4]
 8006ece:	6852      	ldr	r2, [r2, #4]
 8006ed0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	687a      	ldr	r2, [r7, #4]
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	d103      	bne.n	8006ee4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	689a      	ldr	r2, [r3, #8]
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	1e5a      	subs	r2, r3, #1
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
}
 8006ef8:	4618      	mov	r0, r3
 8006efa:	3714      	adds	r7, #20
 8006efc:	46bd      	mov	sp, r7
 8006efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f02:	4770      	bx	lr

08006f04 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b084      	sub	sp, #16
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
 8006f0c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d10b      	bne.n	8006f30 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006f18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f1c:	f383 8811 	msr	BASEPRI, r3
 8006f20:	f3bf 8f6f 	isb	sy
 8006f24:	f3bf 8f4f 	dsb	sy
 8006f28:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006f2a:	bf00      	nop
 8006f2c:	bf00      	nop
 8006f2e:	e7fd      	b.n	8006f2c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006f30:	f001 fde2 	bl	8008af8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681a      	ldr	r2, [r3, #0]
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f3c:	68f9      	ldr	r1, [r7, #12]
 8006f3e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006f40:	fb01 f303 	mul.w	r3, r1, r3
 8006f44:	441a      	add	r2, r3
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681a      	ldr	r2, [r3, #0]
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f60:	3b01      	subs	r3, #1
 8006f62:	68f9      	ldr	r1, [r7, #12]
 8006f64:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006f66:	fb01 f303 	mul.w	r3, r1, r3
 8006f6a:	441a      	add	r2, r3
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	22ff      	movs	r2, #255	@ 0xff
 8006f74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	22ff      	movs	r2, #255	@ 0xff
 8006f7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d114      	bne.n	8006fb0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	691b      	ldr	r3, [r3, #16]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d01a      	beq.n	8006fc4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	3310      	adds	r3, #16
 8006f92:	4618      	mov	r0, r3
 8006f94:	f001 f8b0 	bl	80080f8 <xTaskRemoveFromEventList>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d012      	beq.n	8006fc4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8006fd4 <xQueueGenericReset+0xd0>)
 8006fa0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fa4:	601a      	str	r2, [r3, #0]
 8006fa6:	f3bf 8f4f 	dsb	sy
 8006faa:	f3bf 8f6f 	isb	sy
 8006fae:	e009      	b.n	8006fc4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	3310      	adds	r3, #16
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	f7ff fef1 	bl	8006d9c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	3324      	adds	r3, #36	@ 0x24
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f7ff feec 	bl	8006d9c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006fc4:	f001 fdca 	bl	8008b5c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006fc8:	2301      	movs	r3, #1
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3710      	adds	r7, #16
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	e000ed04 	.word	0xe000ed04

08006fd8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b08a      	sub	sp, #40	@ 0x28
 8006fdc:	af02      	add	r7, sp, #8
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	60b9      	str	r1, [r7, #8]
 8006fe2:	4613      	mov	r3, r2
 8006fe4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d10b      	bne.n	8007004 <xQueueGenericCreate+0x2c>
	__asm volatile
 8006fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ff0:	f383 8811 	msr	BASEPRI, r3
 8006ff4:	f3bf 8f6f 	isb	sy
 8006ff8:	f3bf 8f4f 	dsb	sy
 8006ffc:	613b      	str	r3, [r7, #16]
}
 8006ffe:	bf00      	nop
 8007000:	bf00      	nop
 8007002:	e7fd      	b.n	8007000 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	68ba      	ldr	r2, [r7, #8]
 8007008:	fb02 f303 	mul.w	r3, r2, r3
 800700c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800700e:	69fb      	ldr	r3, [r7, #28]
 8007010:	3348      	adds	r3, #72	@ 0x48
 8007012:	4618      	mov	r0, r3
 8007014:	f001 fe92 	bl	8008d3c <pvPortMalloc>
 8007018:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800701a:	69bb      	ldr	r3, [r7, #24]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d00d      	beq.n	800703c <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007020:	69bb      	ldr	r3, [r7, #24]
 8007022:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	3348      	adds	r3, #72	@ 0x48
 8007028:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800702a:	79fa      	ldrb	r2, [r7, #7]
 800702c:	69bb      	ldr	r3, [r7, #24]
 800702e:	9300      	str	r3, [sp, #0]
 8007030:	4613      	mov	r3, r2
 8007032:	697a      	ldr	r2, [r7, #20]
 8007034:	68b9      	ldr	r1, [r7, #8]
 8007036:	68f8      	ldr	r0, [r7, #12]
 8007038:	f000 f805 	bl	8007046 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800703c:	69bb      	ldr	r3, [r7, #24]
	}
 800703e:	4618      	mov	r0, r3
 8007040:	3720      	adds	r7, #32
 8007042:	46bd      	mov	sp, r7
 8007044:	bd80      	pop	{r7, pc}

08007046 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007046:	b580      	push	{r7, lr}
 8007048:	b084      	sub	sp, #16
 800704a:	af00      	add	r7, sp, #0
 800704c:	60f8      	str	r0, [r7, #12]
 800704e:	60b9      	str	r1, [r7, #8]
 8007050:	607a      	str	r2, [r7, #4]
 8007052:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d103      	bne.n	8007062 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800705a:	69bb      	ldr	r3, [r7, #24]
 800705c:	69ba      	ldr	r2, [r7, #24]
 800705e:	601a      	str	r2, [r3, #0]
 8007060:	e002      	b.n	8007068 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007062:	69bb      	ldr	r3, [r7, #24]
 8007064:	687a      	ldr	r2, [r7, #4]
 8007066:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007068:	69bb      	ldr	r3, [r7, #24]
 800706a:	68fa      	ldr	r2, [r7, #12]
 800706c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800706e:	69bb      	ldr	r3, [r7, #24]
 8007070:	68ba      	ldr	r2, [r7, #8]
 8007072:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007074:	2101      	movs	r1, #1
 8007076:	69b8      	ldr	r0, [r7, #24]
 8007078:	f7ff ff44 	bl	8006f04 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800707c:	bf00      	nop
 800707e:	3710      	adds	r7, #16
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}

08007084 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b08e      	sub	sp, #56	@ 0x38
 8007088:	af00      	add	r7, sp, #0
 800708a:	60f8      	str	r0, [r7, #12]
 800708c:	60b9      	str	r1, [r7, #8]
 800708e:	607a      	str	r2, [r7, #4]
 8007090:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007092:	2300      	movs	r3, #0
 8007094:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800709a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800709c:	2b00      	cmp	r3, #0
 800709e:	d10b      	bne.n	80070b8 <xQueueGenericSend+0x34>
	__asm volatile
 80070a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070a4:	f383 8811 	msr	BASEPRI, r3
 80070a8:	f3bf 8f6f 	isb	sy
 80070ac:	f3bf 8f4f 	dsb	sy
 80070b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80070b2:	bf00      	nop
 80070b4:	bf00      	nop
 80070b6:	e7fd      	b.n	80070b4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d103      	bne.n	80070c6 <xQueueGenericSend+0x42>
 80070be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d101      	bne.n	80070ca <xQueueGenericSend+0x46>
 80070c6:	2301      	movs	r3, #1
 80070c8:	e000      	b.n	80070cc <xQueueGenericSend+0x48>
 80070ca:	2300      	movs	r3, #0
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d10b      	bne.n	80070e8 <xQueueGenericSend+0x64>
	__asm volatile
 80070d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070d4:	f383 8811 	msr	BASEPRI, r3
 80070d8:	f3bf 8f6f 	isb	sy
 80070dc:	f3bf 8f4f 	dsb	sy
 80070e0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80070e2:	bf00      	nop
 80070e4:	bf00      	nop
 80070e6:	e7fd      	b.n	80070e4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	2b02      	cmp	r3, #2
 80070ec:	d103      	bne.n	80070f6 <xQueueGenericSend+0x72>
 80070ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	d101      	bne.n	80070fa <xQueueGenericSend+0x76>
 80070f6:	2301      	movs	r3, #1
 80070f8:	e000      	b.n	80070fc <xQueueGenericSend+0x78>
 80070fa:	2300      	movs	r3, #0
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d10b      	bne.n	8007118 <xQueueGenericSend+0x94>
	__asm volatile
 8007100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007104:	f383 8811 	msr	BASEPRI, r3
 8007108:	f3bf 8f6f 	isb	sy
 800710c:	f3bf 8f4f 	dsb	sy
 8007110:	623b      	str	r3, [r7, #32]
}
 8007112:	bf00      	nop
 8007114:	bf00      	nop
 8007116:	e7fd      	b.n	8007114 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007118:	f001 f994 	bl	8008444 <xTaskGetSchedulerState>
 800711c:	4603      	mov	r3, r0
 800711e:	2b00      	cmp	r3, #0
 8007120:	d102      	bne.n	8007128 <xQueueGenericSend+0xa4>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d101      	bne.n	800712c <xQueueGenericSend+0xa8>
 8007128:	2301      	movs	r3, #1
 800712a:	e000      	b.n	800712e <xQueueGenericSend+0xaa>
 800712c:	2300      	movs	r3, #0
 800712e:	2b00      	cmp	r3, #0
 8007130:	d10b      	bne.n	800714a <xQueueGenericSend+0xc6>
	__asm volatile
 8007132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007136:	f383 8811 	msr	BASEPRI, r3
 800713a:	f3bf 8f6f 	isb	sy
 800713e:	f3bf 8f4f 	dsb	sy
 8007142:	61fb      	str	r3, [r7, #28]
}
 8007144:	bf00      	nop
 8007146:	bf00      	nop
 8007148:	e7fd      	b.n	8007146 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800714a:	f001 fcd5 	bl	8008af8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800714e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007150:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007154:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007156:	429a      	cmp	r2, r3
 8007158:	d302      	bcc.n	8007160 <xQueueGenericSend+0xdc>
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	2b02      	cmp	r3, #2
 800715e:	d129      	bne.n	80071b4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007160:	683a      	ldr	r2, [r7, #0]
 8007162:	68b9      	ldr	r1, [r7, #8]
 8007164:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007166:	f000 fb29 	bl	80077bc <prvCopyDataToQueue>
 800716a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800716c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800716e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007170:	2b00      	cmp	r3, #0
 8007172:	d010      	beq.n	8007196 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007176:	3324      	adds	r3, #36	@ 0x24
 8007178:	4618      	mov	r0, r3
 800717a:	f000 ffbd 	bl	80080f8 <xTaskRemoveFromEventList>
 800717e:	4603      	mov	r3, r0
 8007180:	2b00      	cmp	r3, #0
 8007182:	d013      	beq.n	80071ac <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007184:	4b3f      	ldr	r3, [pc, #252]	@ (8007284 <xQueueGenericSend+0x200>)
 8007186:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800718a:	601a      	str	r2, [r3, #0]
 800718c:	f3bf 8f4f 	dsb	sy
 8007190:	f3bf 8f6f 	isb	sy
 8007194:	e00a      	b.n	80071ac <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007198:	2b00      	cmp	r3, #0
 800719a:	d007      	beq.n	80071ac <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800719c:	4b39      	ldr	r3, [pc, #228]	@ (8007284 <xQueueGenericSend+0x200>)
 800719e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071a2:	601a      	str	r2, [r3, #0]
 80071a4:	f3bf 8f4f 	dsb	sy
 80071a8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80071ac:	f001 fcd6 	bl	8008b5c <vPortExitCritical>
				return pdPASS;
 80071b0:	2301      	movs	r3, #1
 80071b2:	e063      	b.n	800727c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d103      	bne.n	80071c2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80071ba:	f001 fccf 	bl	8008b5c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80071be:	2300      	movs	r3, #0
 80071c0:	e05c      	b.n	800727c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80071c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d106      	bne.n	80071d6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80071c8:	f107 0314 	add.w	r3, r7, #20
 80071cc:	4618      	mov	r0, r3
 80071ce:	f000 fff7 	bl	80081c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80071d2:	2301      	movs	r3, #1
 80071d4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80071d6:	f001 fcc1 	bl	8008b5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80071da:	f000 fd9d 	bl	8007d18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80071de:	f001 fc8b 	bl	8008af8 <vPortEnterCritical>
 80071e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80071e8:	b25b      	sxtb	r3, r3
 80071ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80071ee:	d103      	bne.n	80071f8 <xQueueGenericSend+0x174>
 80071f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f2:	2200      	movs	r2, #0
 80071f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80071f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80071fe:	b25b      	sxtb	r3, r3
 8007200:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007204:	d103      	bne.n	800720e <xQueueGenericSend+0x18a>
 8007206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007208:	2200      	movs	r2, #0
 800720a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800720e:	f001 fca5 	bl	8008b5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007212:	1d3a      	adds	r2, r7, #4
 8007214:	f107 0314 	add.w	r3, r7, #20
 8007218:	4611      	mov	r1, r2
 800721a:	4618      	mov	r0, r3
 800721c:	f000 ffe6 	bl	80081ec <xTaskCheckForTimeOut>
 8007220:	4603      	mov	r3, r0
 8007222:	2b00      	cmp	r3, #0
 8007224:	d124      	bne.n	8007270 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007226:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007228:	f000 fbc0 	bl	80079ac <prvIsQueueFull>
 800722c:	4603      	mov	r3, r0
 800722e:	2b00      	cmp	r3, #0
 8007230:	d018      	beq.n	8007264 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007234:	3310      	adds	r3, #16
 8007236:	687a      	ldr	r2, [r7, #4]
 8007238:	4611      	mov	r1, r2
 800723a:	4618      	mov	r0, r3
 800723c:	f000 ff36 	bl	80080ac <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007240:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007242:	f000 fb4b 	bl	80078dc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007246:	f000 fd75 	bl	8007d34 <xTaskResumeAll>
 800724a:	4603      	mov	r3, r0
 800724c:	2b00      	cmp	r3, #0
 800724e:	f47f af7c 	bne.w	800714a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007252:	4b0c      	ldr	r3, [pc, #48]	@ (8007284 <xQueueGenericSend+0x200>)
 8007254:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007258:	601a      	str	r2, [r3, #0]
 800725a:	f3bf 8f4f 	dsb	sy
 800725e:	f3bf 8f6f 	isb	sy
 8007262:	e772      	b.n	800714a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007264:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007266:	f000 fb39 	bl	80078dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800726a:	f000 fd63 	bl	8007d34 <xTaskResumeAll>
 800726e:	e76c      	b.n	800714a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007270:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007272:	f000 fb33 	bl	80078dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007276:	f000 fd5d 	bl	8007d34 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800727a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800727c:	4618      	mov	r0, r3
 800727e:	3738      	adds	r7, #56	@ 0x38
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}
 8007284:	e000ed04 	.word	0xe000ed04

08007288 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b08e      	sub	sp, #56	@ 0x38
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
 8007290:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007298:	2b00      	cmp	r3, #0
 800729a:	d10b      	bne.n	80072b4 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800729c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072a0:	f383 8811 	msr	BASEPRI, r3
 80072a4:	f3bf 8f6f 	isb	sy
 80072a8:	f3bf 8f4f 	dsb	sy
 80072ac:	623b      	str	r3, [r7, #32]
}
 80072ae:	bf00      	nop
 80072b0:	bf00      	nop
 80072b2:	e7fd      	b.n	80072b0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80072b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d00b      	beq.n	80072d4 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80072bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072c0:	f383 8811 	msr	BASEPRI, r3
 80072c4:	f3bf 8f6f 	isb	sy
 80072c8:	f3bf 8f4f 	dsb	sy
 80072cc:	61fb      	str	r3, [r7, #28]
}
 80072ce:	bf00      	nop
 80072d0:	bf00      	nop
 80072d2:	e7fd      	b.n	80072d0 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80072d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d103      	bne.n	80072e4 <xQueueGiveFromISR+0x5c>
 80072dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072de:	689b      	ldr	r3, [r3, #8]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d101      	bne.n	80072e8 <xQueueGiveFromISR+0x60>
 80072e4:	2301      	movs	r3, #1
 80072e6:	e000      	b.n	80072ea <xQueueGiveFromISR+0x62>
 80072e8:	2300      	movs	r3, #0
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d10b      	bne.n	8007306 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80072ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072f2:	f383 8811 	msr	BASEPRI, r3
 80072f6:	f3bf 8f6f 	isb	sy
 80072fa:	f3bf 8f4f 	dsb	sy
 80072fe:	61bb      	str	r3, [r7, #24]
}
 8007300:	bf00      	nop
 8007302:	bf00      	nop
 8007304:	e7fd      	b.n	8007302 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007306:	f001 fcd7 	bl	8008cb8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800730a:	f3ef 8211 	mrs	r2, BASEPRI
 800730e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007312:	f383 8811 	msr	BASEPRI, r3
 8007316:	f3bf 8f6f 	isb	sy
 800731a:	f3bf 8f4f 	dsb	sy
 800731e:	617a      	str	r2, [r7, #20]
 8007320:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007322:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007324:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800732a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800732c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800732e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007330:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007332:	429a      	cmp	r2, r3
 8007334:	d22b      	bcs.n	800738e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007338:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800733c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007342:	1c5a      	adds	r2, r3, #1
 8007344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007346:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007348:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800734c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007350:	d112      	bne.n	8007378 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007356:	2b00      	cmp	r3, #0
 8007358:	d016      	beq.n	8007388 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800735a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800735c:	3324      	adds	r3, #36	@ 0x24
 800735e:	4618      	mov	r0, r3
 8007360:	f000 feca 	bl	80080f8 <xTaskRemoveFromEventList>
 8007364:	4603      	mov	r3, r0
 8007366:	2b00      	cmp	r3, #0
 8007368:	d00e      	beq.n	8007388 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d00b      	beq.n	8007388 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	2201      	movs	r2, #1
 8007374:	601a      	str	r2, [r3, #0]
 8007376:	e007      	b.n	8007388 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007378:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800737c:	3301      	adds	r3, #1
 800737e:	b2db      	uxtb	r3, r3
 8007380:	b25a      	sxtb	r2, r3
 8007382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007384:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007388:	2301      	movs	r3, #1
 800738a:	637b      	str	r3, [r7, #52]	@ 0x34
 800738c:	e001      	b.n	8007392 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800738e:	2300      	movs	r3, #0
 8007390:	637b      	str	r3, [r7, #52]	@ 0x34
 8007392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007394:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800739c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800739e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3738      	adds	r7, #56	@ 0x38
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}

080073a8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b08c      	sub	sp, #48	@ 0x30
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	60f8      	str	r0, [r7, #12]
 80073b0:	60b9      	str	r1, [r7, #8]
 80073b2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80073b4:	2300      	movs	r3, #0
 80073b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80073bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d10b      	bne.n	80073da <xQueueReceive+0x32>
	__asm volatile
 80073c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073c6:	f383 8811 	msr	BASEPRI, r3
 80073ca:	f3bf 8f6f 	isb	sy
 80073ce:	f3bf 8f4f 	dsb	sy
 80073d2:	623b      	str	r3, [r7, #32]
}
 80073d4:	bf00      	nop
 80073d6:	bf00      	nop
 80073d8:	e7fd      	b.n	80073d6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d103      	bne.n	80073e8 <xQueueReceive+0x40>
 80073e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d101      	bne.n	80073ec <xQueueReceive+0x44>
 80073e8:	2301      	movs	r3, #1
 80073ea:	e000      	b.n	80073ee <xQueueReceive+0x46>
 80073ec:	2300      	movs	r3, #0
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d10b      	bne.n	800740a <xQueueReceive+0x62>
	__asm volatile
 80073f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073f6:	f383 8811 	msr	BASEPRI, r3
 80073fa:	f3bf 8f6f 	isb	sy
 80073fe:	f3bf 8f4f 	dsb	sy
 8007402:	61fb      	str	r3, [r7, #28]
}
 8007404:	bf00      	nop
 8007406:	bf00      	nop
 8007408:	e7fd      	b.n	8007406 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800740a:	f001 f81b 	bl	8008444 <xTaskGetSchedulerState>
 800740e:	4603      	mov	r3, r0
 8007410:	2b00      	cmp	r3, #0
 8007412:	d102      	bne.n	800741a <xQueueReceive+0x72>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d101      	bne.n	800741e <xQueueReceive+0x76>
 800741a:	2301      	movs	r3, #1
 800741c:	e000      	b.n	8007420 <xQueueReceive+0x78>
 800741e:	2300      	movs	r3, #0
 8007420:	2b00      	cmp	r3, #0
 8007422:	d10b      	bne.n	800743c <xQueueReceive+0x94>
	__asm volatile
 8007424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007428:	f383 8811 	msr	BASEPRI, r3
 800742c:	f3bf 8f6f 	isb	sy
 8007430:	f3bf 8f4f 	dsb	sy
 8007434:	61bb      	str	r3, [r7, #24]
}
 8007436:	bf00      	nop
 8007438:	bf00      	nop
 800743a:	e7fd      	b.n	8007438 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800743c:	f001 fb5c 	bl	8008af8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007444:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007448:	2b00      	cmp	r3, #0
 800744a:	d01f      	beq.n	800748c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800744c:	68b9      	ldr	r1, [r7, #8]
 800744e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007450:	f000 fa1e 	bl	8007890 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007456:	1e5a      	subs	r2, r3, #1
 8007458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800745a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800745c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800745e:	691b      	ldr	r3, [r3, #16]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d00f      	beq.n	8007484 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007466:	3310      	adds	r3, #16
 8007468:	4618      	mov	r0, r3
 800746a:	f000 fe45 	bl	80080f8 <xTaskRemoveFromEventList>
 800746e:	4603      	mov	r3, r0
 8007470:	2b00      	cmp	r3, #0
 8007472:	d007      	beq.n	8007484 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007474:	4b3c      	ldr	r3, [pc, #240]	@ (8007568 <xQueueReceive+0x1c0>)
 8007476:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800747a:	601a      	str	r2, [r3, #0]
 800747c:	f3bf 8f4f 	dsb	sy
 8007480:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007484:	f001 fb6a 	bl	8008b5c <vPortExitCritical>
				return pdPASS;
 8007488:	2301      	movs	r3, #1
 800748a:	e069      	b.n	8007560 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d103      	bne.n	800749a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007492:	f001 fb63 	bl	8008b5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007496:	2300      	movs	r3, #0
 8007498:	e062      	b.n	8007560 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800749a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800749c:	2b00      	cmp	r3, #0
 800749e:	d106      	bne.n	80074ae <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80074a0:	f107 0310 	add.w	r3, r7, #16
 80074a4:	4618      	mov	r0, r3
 80074a6:	f000 fe8b 	bl	80081c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80074aa:	2301      	movs	r3, #1
 80074ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80074ae:	f001 fb55 	bl	8008b5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80074b2:	f000 fc31 	bl	8007d18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80074b6:	f001 fb1f 	bl	8008af8 <vPortEnterCritical>
 80074ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80074c0:	b25b      	sxtb	r3, r3
 80074c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80074c6:	d103      	bne.n	80074d0 <xQueueReceive+0x128>
 80074c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074ca:	2200      	movs	r2, #0
 80074cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80074d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80074d6:	b25b      	sxtb	r3, r3
 80074d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80074dc:	d103      	bne.n	80074e6 <xQueueReceive+0x13e>
 80074de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074e0:	2200      	movs	r2, #0
 80074e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80074e6:	f001 fb39 	bl	8008b5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80074ea:	1d3a      	adds	r2, r7, #4
 80074ec:	f107 0310 	add.w	r3, r7, #16
 80074f0:	4611      	mov	r1, r2
 80074f2:	4618      	mov	r0, r3
 80074f4:	f000 fe7a 	bl	80081ec <xTaskCheckForTimeOut>
 80074f8:	4603      	mov	r3, r0
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d123      	bne.n	8007546 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80074fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007500:	f000 fa3e 	bl	8007980 <prvIsQueueEmpty>
 8007504:	4603      	mov	r3, r0
 8007506:	2b00      	cmp	r3, #0
 8007508:	d017      	beq.n	800753a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800750a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800750c:	3324      	adds	r3, #36	@ 0x24
 800750e:	687a      	ldr	r2, [r7, #4]
 8007510:	4611      	mov	r1, r2
 8007512:	4618      	mov	r0, r3
 8007514:	f000 fdca 	bl	80080ac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007518:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800751a:	f000 f9df 	bl	80078dc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800751e:	f000 fc09 	bl	8007d34 <xTaskResumeAll>
 8007522:	4603      	mov	r3, r0
 8007524:	2b00      	cmp	r3, #0
 8007526:	d189      	bne.n	800743c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007528:	4b0f      	ldr	r3, [pc, #60]	@ (8007568 <xQueueReceive+0x1c0>)
 800752a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800752e:	601a      	str	r2, [r3, #0]
 8007530:	f3bf 8f4f 	dsb	sy
 8007534:	f3bf 8f6f 	isb	sy
 8007538:	e780      	b.n	800743c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800753a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800753c:	f000 f9ce 	bl	80078dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007540:	f000 fbf8 	bl	8007d34 <xTaskResumeAll>
 8007544:	e77a      	b.n	800743c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007546:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007548:	f000 f9c8 	bl	80078dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800754c:	f000 fbf2 	bl	8007d34 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007550:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007552:	f000 fa15 	bl	8007980 <prvIsQueueEmpty>
 8007556:	4603      	mov	r3, r0
 8007558:	2b00      	cmp	r3, #0
 800755a:	f43f af6f 	beq.w	800743c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800755e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007560:	4618      	mov	r0, r3
 8007562:	3730      	adds	r7, #48	@ 0x30
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}
 8007568:	e000ed04 	.word	0xe000ed04

0800756c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b08e      	sub	sp, #56	@ 0x38
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
 8007574:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007576:	2300      	movs	r3, #0
 8007578:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800757e:	2300      	movs	r3, #0
 8007580:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007584:	2b00      	cmp	r3, #0
 8007586:	d10b      	bne.n	80075a0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800758c:	f383 8811 	msr	BASEPRI, r3
 8007590:	f3bf 8f6f 	isb	sy
 8007594:	f3bf 8f4f 	dsb	sy
 8007598:	623b      	str	r3, [r7, #32]
}
 800759a:	bf00      	nop
 800759c:	bf00      	nop
 800759e:	e7fd      	b.n	800759c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80075a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d00b      	beq.n	80075c0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80075a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ac:	f383 8811 	msr	BASEPRI, r3
 80075b0:	f3bf 8f6f 	isb	sy
 80075b4:	f3bf 8f4f 	dsb	sy
 80075b8:	61fb      	str	r3, [r7, #28]
}
 80075ba:	bf00      	nop
 80075bc:	bf00      	nop
 80075be:	e7fd      	b.n	80075bc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80075c0:	f000 ff40 	bl	8008444 <xTaskGetSchedulerState>
 80075c4:	4603      	mov	r3, r0
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d102      	bne.n	80075d0 <xQueueSemaphoreTake+0x64>
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d101      	bne.n	80075d4 <xQueueSemaphoreTake+0x68>
 80075d0:	2301      	movs	r3, #1
 80075d2:	e000      	b.n	80075d6 <xQueueSemaphoreTake+0x6a>
 80075d4:	2300      	movs	r3, #0
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d10b      	bne.n	80075f2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80075da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075de:	f383 8811 	msr	BASEPRI, r3
 80075e2:	f3bf 8f6f 	isb	sy
 80075e6:	f3bf 8f4f 	dsb	sy
 80075ea:	61bb      	str	r3, [r7, #24]
}
 80075ec:	bf00      	nop
 80075ee:	bf00      	nop
 80075f0:	e7fd      	b.n	80075ee <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80075f2:	f001 fa81 	bl	8008af8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80075f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075fa:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80075fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d024      	beq.n	800764c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007604:	1e5a      	subs	r2, r3, #1
 8007606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007608:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800760a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d104      	bne.n	800761c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007612:	f001 f8c3 	bl	800879c <pvTaskIncrementMutexHeldCount>
 8007616:	4602      	mov	r2, r0
 8007618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800761a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800761c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800761e:	691b      	ldr	r3, [r3, #16]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d00f      	beq.n	8007644 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007626:	3310      	adds	r3, #16
 8007628:	4618      	mov	r0, r3
 800762a:	f000 fd65 	bl	80080f8 <xTaskRemoveFromEventList>
 800762e:	4603      	mov	r3, r0
 8007630:	2b00      	cmp	r3, #0
 8007632:	d007      	beq.n	8007644 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007634:	4b54      	ldr	r3, [pc, #336]	@ (8007788 <xQueueSemaphoreTake+0x21c>)
 8007636:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800763a:	601a      	str	r2, [r3, #0]
 800763c:	f3bf 8f4f 	dsb	sy
 8007640:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007644:	f001 fa8a 	bl	8008b5c <vPortExitCritical>
				return pdPASS;
 8007648:	2301      	movs	r3, #1
 800764a:	e098      	b.n	800777e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d112      	bne.n	8007678 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007654:	2b00      	cmp	r3, #0
 8007656:	d00b      	beq.n	8007670 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800765c:	f383 8811 	msr	BASEPRI, r3
 8007660:	f3bf 8f6f 	isb	sy
 8007664:	f3bf 8f4f 	dsb	sy
 8007668:	617b      	str	r3, [r7, #20]
}
 800766a:	bf00      	nop
 800766c:	bf00      	nop
 800766e:	e7fd      	b.n	800766c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007670:	f001 fa74 	bl	8008b5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007674:	2300      	movs	r3, #0
 8007676:	e082      	b.n	800777e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007678:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800767a:	2b00      	cmp	r3, #0
 800767c:	d106      	bne.n	800768c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800767e:	f107 030c 	add.w	r3, r7, #12
 8007682:	4618      	mov	r0, r3
 8007684:	f000 fd9c 	bl	80081c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007688:	2301      	movs	r3, #1
 800768a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800768c:	f001 fa66 	bl	8008b5c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007690:	f000 fb42 	bl	8007d18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007694:	f001 fa30 	bl	8008af8 <vPortEnterCritical>
 8007698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800769a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800769e:	b25b      	sxtb	r3, r3
 80076a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80076a4:	d103      	bne.n	80076ae <xQueueSemaphoreTake+0x142>
 80076a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076a8:	2200      	movs	r2, #0
 80076aa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80076ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80076b4:	b25b      	sxtb	r3, r3
 80076b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80076ba:	d103      	bne.n	80076c4 <xQueueSemaphoreTake+0x158>
 80076bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076be:	2200      	movs	r2, #0
 80076c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80076c4:	f001 fa4a 	bl	8008b5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80076c8:	463a      	mov	r2, r7
 80076ca:	f107 030c 	add.w	r3, r7, #12
 80076ce:	4611      	mov	r1, r2
 80076d0:	4618      	mov	r0, r3
 80076d2:	f000 fd8b 	bl	80081ec <xTaskCheckForTimeOut>
 80076d6:	4603      	mov	r3, r0
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d132      	bne.n	8007742 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80076dc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80076de:	f000 f94f 	bl	8007980 <prvIsQueueEmpty>
 80076e2:	4603      	mov	r3, r0
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d026      	beq.n	8007736 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80076e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d109      	bne.n	8007704 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80076f0:	f001 fa02 	bl	8008af8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80076f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076f6:	689b      	ldr	r3, [r3, #8]
 80076f8:	4618      	mov	r0, r3
 80076fa:	f000 fec1 	bl	8008480 <xTaskPriorityInherit>
 80076fe:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007700:	f001 fa2c 	bl	8008b5c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007704:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007706:	3324      	adds	r3, #36	@ 0x24
 8007708:	683a      	ldr	r2, [r7, #0]
 800770a:	4611      	mov	r1, r2
 800770c:	4618      	mov	r0, r3
 800770e:	f000 fccd 	bl	80080ac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007712:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007714:	f000 f8e2 	bl	80078dc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007718:	f000 fb0c 	bl	8007d34 <xTaskResumeAll>
 800771c:	4603      	mov	r3, r0
 800771e:	2b00      	cmp	r3, #0
 8007720:	f47f af67 	bne.w	80075f2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007724:	4b18      	ldr	r3, [pc, #96]	@ (8007788 <xQueueSemaphoreTake+0x21c>)
 8007726:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800772a:	601a      	str	r2, [r3, #0]
 800772c:	f3bf 8f4f 	dsb	sy
 8007730:	f3bf 8f6f 	isb	sy
 8007734:	e75d      	b.n	80075f2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007736:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007738:	f000 f8d0 	bl	80078dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800773c:	f000 fafa 	bl	8007d34 <xTaskResumeAll>
 8007740:	e757      	b.n	80075f2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007742:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007744:	f000 f8ca 	bl	80078dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007748:	f000 faf4 	bl	8007d34 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800774c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800774e:	f000 f917 	bl	8007980 <prvIsQueueEmpty>
 8007752:	4603      	mov	r3, r0
 8007754:	2b00      	cmp	r3, #0
 8007756:	f43f af4c 	beq.w	80075f2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800775a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800775c:	2b00      	cmp	r3, #0
 800775e:	d00d      	beq.n	800777c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007760:	f001 f9ca 	bl	8008af8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007764:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007766:	f000 f811 	bl	800778c <prvGetDisinheritPriorityAfterTimeout>
 800776a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800776c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800776e:	689b      	ldr	r3, [r3, #8]
 8007770:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007772:	4618      	mov	r0, r3
 8007774:	f000 ff82 	bl	800867c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007778:	f001 f9f0 	bl	8008b5c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800777c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800777e:	4618      	mov	r0, r3
 8007780:	3738      	adds	r7, #56	@ 0x38
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}
 8007786:	bf00      	nop
 8007788:	e000ed04 	.word	0xe000ed04

0800778c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800778c:	b480      	push	{r7}
 800778e:	b085      	sub	sp, #20
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007798:	2b00      	cmp	r3, #0
 800779a:	d006      	beq.n	80077aa <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f1c3 0307 	rsb	r3, r3, #7
 80077a6:	60fb      	str	r3, [r7, #12]
 80077a8:	e001      	b.n	80077ae <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80077aa:	2300      	movs	r3, #0
 80077ac:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80077ae:	68fb      	ldr	r3, [r7, #12]
	}
 80077b0:	4618      	mov	r0, r3
 80077b2:	3714      	adds	r7, #20
 80077b4:	46bd      	mov	sp, r7
 80077b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ba:	4770      	bx	lr

080077bc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b086      	sub	sp, #24
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	60f8      	str	r0, [r7, #12]
 80077c4:	60b9      	str	r1, [r7, #8]
 80077c6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80077c8:	2300      	movs	r3, #0
 80077ca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077d0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d10d      	bne.n	80077f6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d14d      	bne.n	800787e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	4618      	mov	r0, r3
 80077e8:	f000 fec0 	bl	800856c <xTaskPriorityDisinherit>
 80077ec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2200      	movs	r2, #0
 80077f2:	609a      	str	r2, [r3, #8]
 80077f4:	e043      	b.n	800787e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d119      	bne.n	8007830 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	6858      	ldr	r0, [r3, #4]
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007804:	461a      	mov	r2, r3
 8007806:	68b9      	ldr	r1, [r7, #8]
 8007808:	f001 fd18 	bl	800923c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	685a      	ldr	r2, [r3, #4]
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007814:	441a      	add	r2, r3
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	685a      	ldr	r2, [r3, #4]
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	429a      	cmp	r2, r3
 8007824:	d32b      	bcc.n	800787e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681a      	ldr	r2, [r3, #0]
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	605a      	str	r2, [r3, #4]
 800782e:	e026      	b.n	800787e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	68d8      	ldr	r0, [r3, #12]
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007838:	461a      	mov	r2, r3
 800783a:	68b9      	ldr	r1, [r7, #8]
 800783c:	f001 fcfe 	bl	800923c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	68da      	ldr	r2, [r3, #12]
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007848:	425b      	negs	r3, r3
 800784a:	441a      	add	r2, r3
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	68da      	ldr	r2, [r3, #12]
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	429a      	cmp	r2, r3
 800785a:	d207      	bcs.n	800786c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	689a      	ldr	r2, [r3, #8]
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007864:	425b      	negs	r3, r3
 8007866:	441a      	add	r2, r3
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2b02      	cmp	r3, #2
 8007870:	d105      	bne.n	800787e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d002      	beq.n	800787e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	3b01      	subs	r3, #1
 800787c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	1c5a      	adds	r2, r3, #1
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007886:	697b      	ldr	r3, [r7, #20]
}
 8007888:	4618      	mov	r0, r3
 800788a:	3718      	adds	r7, #24
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}

08007890 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b082      	sub	sp, #8
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
 8007898:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d018      	beq.n	80078d4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	68da      	ldr	r2, [r3, #12]
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078aa:	441a      	add	r2, r3
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	68da      	ldr	r2, [r3, #12]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	689b      	ldr	r3, [r3, #8]
 80078b8:	429a      	cmp	r2, r3
 80078ba:	d303      	bcc.n	80078c4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681a      	ldr	r2, [r3, #0]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	68d9      	ldr	r1, [r3, #12]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078cc:	461a      	mov	r2, r3
 80078ce:	6838      	ldr	r0, [r7, #0]
 80078d0:	f001 fcb4 	bl	800923c <memcpy>
	}
}
 80078d4:	bf00      	nop
 80078d6:	3708      	adds	r7, #8
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}

080078dc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b084      	sub	sp, #16
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80078e4:	f001 f908 	bl	8008af8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80078ee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80078f0:	e011      	b.n	8007916 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d012      	beq.n	8007920 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	3324      	adds	r3, #36	@ 0x24
 80078fe:	4618      	mov	r0, r3
 8007900:	f000 fbfa 	bl	80080f8 <xTaskRemoveFromEventList>
 8007904:	4603      	mov	r3, r0
 8007906:	2b00      	cmp	r3, #0
 8007908:	d001      	beq.n	800790e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800790a:	f000 fcd3 	bl	80082b4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800790e:	7bfb      	ldrb	r3, [r7, #15]
 8007910:	3b01      	subs	r3, #1
 8007912:	b2db      	uxtb	r3, r3
 8007914:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007916:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800791a:	2b00      	cmp	r3, #0
 800791c:	dce9      	bgt.n	80078f2 <prvUnlockQueue+0x16>
 800791e:	e000      	b.n	8007922 <prvUnlockQueue+0x46>
					break;
 8007920:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	22ff      	movs	r2, #255	@ 0xff
 8007926:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800792a:	f001 f917 	bl	8008b5c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800792e:	f001 f8e3 	bl	8008af8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007938:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800793a:	e011      	b.n	8007960 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	691b      	ldr	r3, [r3, #16]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d012      	beq.n	800796a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	3310      	adds	r3, #16
 8007948:	4618      	mov	r0, r3
 800794a:	f000 fbd5 	bl	80080f8 <xTaskRemoveFromEventList>
 800794e:	4603      	mov	r3, r0
 8007950:	2b00      	cmp	r3, #0
 8007952:	d001      	beq.n	8007958 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007954:	f000 fcae 	bl	80082b4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007958:	7bbb      	ldrb	r3, [r7, #14]
 800795a:	3b01      	subs	r3, #1
 800795c:	b2db      	uxtb	r3, r3
 800795e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007960:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007964:	2b00      	cmp	r3, #0
 8007966:	dce9      	bgt.n	800793c <prvUnlockQueue+0x60>
 8007968:	e000      	b.n	800796c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800796a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	22ff      	movs	r2, #255	@ 0xff
 8007970:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007974:	f001 f8f2 	bl	8008b5c <vPortExitCritical>
}
 8007978:	bf00      	nop
 800797a:	3710      	adds	r7, #16
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}

08007980 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b084      	sub	sp, #16
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007988:	f001 f8b6 	bl	8008af8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007990:	2b00      	cmp	r3, #0
 8007992:	d102      	bne.n	800799a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007994:	2301      	movs	r3, #1
 8007996:	60fb      	str	r3, [r7, #12]
 8007998:	e001      	b.n	800799e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800799a:	2300      	movs	r3, #0
 800799c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800799e:	f001 f8dd 	bl	8008b5c <vPortExitCritical>

	return xReturn;
 80079a2:	68fb      	ldr	r3, [r7, #12]
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	3710      	adds	r7, #16
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bd80      	pop	{r7, pc}

080079ac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b084      	sub	sp, #16
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80079b4:	f001 f8a0 	bl	8008af8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079c0:	429a      	cmp	r2, r3
 80079c2:	d102      	bne.n	80079ca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80079c4:	2301      	movs	r3, #1
 80079c6:	60fb      	str	r3, [r7, #12]
 80079c8:	e001      	b.n	80079ce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80079ca:	2300      	movs	r3, #0
 80079cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80079ce:	f001 f8c5 	bl	8008b5c <vPortExitCritical>

	return xReturn;
 80079d2:	68fb      	ldr	r3, [r7, #12]
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	3710      	adds	r7, #16
 80079d8:	46bd      	mov	sp, r7
 80079da:	bd80      	pop	{r7, pc}

080079dc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b08c      	sub	sp, #48	@ 0x30
 80079e0:	af04      	add	r7, sp, #16
 80079e2:	60f8      	str	r0, [r7, #12]
 80079e4:	60b9      	str	r1, [r7, #8]
 80079e6:	603b      	str	r3, [r7, #0]
 80079e8:	4613      	mov	r3, r2
 80079ea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80079ec:	88fb      	ldrh	r3, [r7, #6]
 80079ee:	009b      	lsls	r3, r3, #2
 80079f0:	4618      	mov	r0, r3
 80079f2:	f001 f9a3 	bl	8008d3c <pvPortMalloc>
 80079f6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80079f8:	697b      	ldr	r3, [r7, #20]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d00e      	beq.n	8007a1c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80079fe:	20a0      	movs	r0, #160	@ 0xa0
 8007a00:	f001 f99c 	bl	8008d3c <pvPortMalloc>
 8007a04:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007a06:	69fb      	ldr	r3, [r7, #28]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d003      	beq.n	8007a14 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007a0c:	69fb      	ldr	r3, [r7, #28]
 8007a0e:	697a      	ldr	r2, [r7, #20]
 8007a10:	631a      	str	r2, [r3, #48]	@ 0x30
 8007a12:	e005      	b.n	8007a20 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007a14:	6978      	ldr	r0, [r7, #20]
 8007a16:	f001 fa5f 	bl	8008ed8 <vPortFree>
 8007a1a:	e001      	b.n	8007a20 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007a20:	69fb      	ldr	r3, [r7, #28]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d013      	beq.n	8007a4e <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007a26:	88fa      	ldrh	r2, [r7, #6]
 8007a28:	2300      	movs	r3, #0
 8007a2a:	9303      	str	r3, [sp, #12]
 8007a2c:	69fb      	ldr	r3, [r7, #28]
 8007a2e:	9302      	str	r3, [sp, #8]
 8007a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a32:	9301      	str	r3, [sp, #4]
 8007a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a36:	9300      	str	r3, [sp, #0]
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	68b9      	ldr	r1, [r7, #8]
 8007a3c:	68f8      	ldr	r0, [r7, #12]
 8007a3e:	f000 f80f 	bl	8007a60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007a42:	69f8      	ldr	r0, [r7, #28]
 8007a44:	f000 f8ac 	bl	8007ba0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	61bb      	str	r3, [r7, #24]
 8007a4c:	e002      	b.n	8007a54 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007a4e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007a52:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007a54:	69bb      	ldr	r3, [r7, #24]
	}
 8007a56:	4618      	mov	r0, r3
 8007a58:	3720      	adds	r7, #32
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bd80      	pop	{r7, pc}
	...

08007a60 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b088      	sub	sp, #32
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	60f8      	str	r0, [r7, #12]
 8007a68:	60b9      	str	r1, [r7, #8]
 8007a6a:	607a      	str	r2, [r7, #4]
 8007a6c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007a78:	3b01      	subs	r3, #1
 8007a7a:	009b      	lsls	r3, r3, #2
 8007a7c:	4413      	add	r3, r2
 8007a7e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007a80:	69bb      	ldr	r3, [r7, #24]
 8007a82:	f023 0307 	bic.w	r3, r3, #7
 8007a86:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007a88:	69bb      	ldr	r3, [r7, #24]
 8007a8a:	f003 0307 	and.w	r3, r3, #7
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d00b      	beq.n	8007aaa <prvInitialiseNewTask+0x4a>
	__asm volatile
 8007a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a96:	f383 8811 	msr	BASEPRI, r3
 8007a9a:	f3bf 8f6f 	isb	sy
 8007a9e:	f3bf 8f4f 	dsb	sy
 8007aa2:	617b      	str	r3, [r7, #20]
}
 8007aa4:	bf00      	nop
 8007aa6:	bf00      	nop
 8007aa8:	e7fd      	b.n	8007aa6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d01f      	beq.n	8007af0 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	61fb      	str	r3, [r7, #28]
 8007ab4:	e012      	b.n	8007adc <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007ab6:	68ba      	ldr	r2, [r7, #8]
 8007ab8:	69fb      	ldr	r3, [r7, #28]
 8007aba:	4413      	add	r3, r2
 8007abc:	7819      	ldrb	r1, [r3, #0]
 8007abe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ac0:	69fb      	ldr	r3, [r7, #28]
 8007ac2:	4413      	add	r3, r2
 8007ac4:	3334      	adds	r3, #52	@ 0x34
 8007ac6:	460a      	mov	r2, r1
 8007ac8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007aca:	68ba      	ldr	r2, [r7, #8]
 8007acc:	69fb      	ldr	r3, [r7, #28]
 8007ace:	4413      	add	r3, r2
 8007ad0:	781b      	ldrb	r3, [r3, #0]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d006      	beq.n	8007ae4 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007ad6:	69fb      	ldr	r3, [r7, #28]
 8007ad8:	3301      	adds	r3, #1
 8007ada:	61fb      	str	r3, [r7, #28]
 8007adc:	69fb      	ldr	r3, [r7, #28]
 8007ade:	2b0f      	cmp	r3, #15
 8007ae0:	d9e9      	bls.n	8007ab6 <prvInitialiseNewTask+0x56>
 8007ae2:	e000      	b.n	8007ae6 <prvInitialiseNewTask+0x86>
			{
				break;
 8007ae4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ae8:	2200      	movs	r2, #0
 8007aea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007aee:	e003      	b.n	8007af8 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af2:	2200      	movs	r2, #0
 8007af4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007afa:	2b06      	cmp	r3, #6
 8007afc:	d901      	bls.n	8007b02 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007afe:	2306      	movs	r3, #6
 8007b00:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b04:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b06:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b0c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b10:	2200      	movs	r2, #0
 8007b12:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b16:	3304      	adds	r3, #4
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f7ff f95f 	bl	8006ddc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b20:	3318      	adds	r3, #24
 8007b22:	4618      	mov	r0, r3
 8007b24:	f7ff f95a 	bl	8006ddc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b2c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b30:	f1c3 0207 	rsb	r2, r3, #7
 8007b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b36:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b3c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b40:	2200      	movs	r2, #0
 8007b42:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b48:	2200      	movs	r2, #0
 8007b4a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b50:	334c      	adds	r3, #76	@ 0x4c
 8007b52:	224c      	movs	r2, #76	@ 0x4c
 8007b54:	2100      	movs	r1, #0
 8007b56:	4618      	mov	r0, r3
 8007b58:	f001 fade 	bl	8009118 <memset>
 8007b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b5e:	4a0d      	ldr	r2, [pc, #52]	@ (8007b94 <prvInitialiseNewTask+0x134>)
 8007b60:	651a      	str	r2, [r3, #80]	@ 0x50
 8007b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b64:	4a0c      	ldr	r2, [pc, #48]	@ (8007b98 <prvInitialiseNewTask+0x138>)
 8007b66:	655a      	str	r2, [r3, #84]	@ 0x54
 8007b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b6a:	4a0c      	ldr	r2, [pc, #48]	@ (8007b9c <prvInitialiseNewTask+0x13c>)
 8007b6c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007b6e:	683a      	ldr	r2, [r7, #0]
 8007b70:	68f9      	ldr	r1, [r7, #12]
 8007b72:	69b8      	ldr	r0, [r7, #24]
 8007b74:	f000 fe8c 	bl	8008890 <pxPortInitialiseStack>
 8007b78:	4602      	mov	r2, r0
 8007b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b7c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007b7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d002      	beq.n	8007b8a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b88:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b8a:	bf00      	nop
 8007b8c:	3720      	adds	r7, #32
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd80      	pop	{r7, pc}
 8007b92:	bf00      	nop
 8007b94:	200034a4 	.word	0x200034a4
 8007b98:	2000350c 	.word	0x2000350c
 8007b9c:	20003574 	.word	0x20003574

08007ba0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b082      	sub	sp, #8
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007ba8:	f000 ffa6 	bl	8008af8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007bac:	4b2a      	ldr	r3, [pc, #168]	@ (8007c58 <prvAddNewTaskToReadyList+0xb8>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	3301      	adds	r3, #1
 8007bb2:	4a29      	ldr	r2, [pc, #164]	@ (8007c58 <prvAddNewTaskToReadyList+0xb8>)
 8007bb4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007bb6:	4b29      	ldr	r3, [pc, #164]	@ (8007c5c <prvAddNewTaskToReadyList+0xbc>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d109      	bne.n	8007bd2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007bbe:	4a27      	ldr	r2, [pc, #156]	@ (8007c5c <prvAddNewTaskToReadyList+0xbc>)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007bc4:	4b24      	ldr	r3, [pc, #144]	@ (8007c58 <prvAddNewTaskToReadyList+0xb8>)
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	d110      	bne.n	8007bee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007bcc:	f000 fb96 	bl	80082fc <prvInitialiseTaskLists>
 8007bd0:	e00d      	b.n	8007bee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007bd2:	4b23      	ldr	r3, [pc, #140]	@ (8007c60 <prvAddNewTaskToReadyList+0xc0>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d109      	bne.n	8007bee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007bda:	4b20      	ldr	r3, [pc, #128]	@ (8007c5c <prvAddNewTaskToReadyList+0xbc>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d802      	bhi.n	8007bee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007be8:	4a1c      	ldr	r2, [pc, #112]	@ (8007c5c <prvAddNewTaskToReadyList+0xbc>)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007bee:	4b1d      	ldr	r3, [pc, #116]	@ (8007c64 <prvAddNewTaskToReadyList+0xc4>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	3301      	adds	r3, #1
 8007bf4:	4a1b      	ldr	r2, [pc, #108]	@ (8007c64 <prvAddNewTaskToReadyList+0xc4>)
 8007bf6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bfc:	2201      	movs	r2, #1
 8007bfe:	409a      	lsls	r2, r3
 8007c00:	4b19      	ldr	r3, [pc, #100]	@ (8007c68 <prvAddNewTaskToReadyList+0xc8>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	4313      	orrs	r3, r2
 8007c06:	4a18      	ldr	r2, [pc, #96]	@ (8007c68 <prvAddNewTaskToReadyList+0xc8>)
 8007c08:	6013      	str	r3, [r2, #0]
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c0e:	4613      	mov	r3, r2
 8007c10:	009b      	lsls	r3, r3, #2
 8007c12:	4413      	add	r3, r2
 8007c14:	009b      	lsls	r3, r3, #2
 8007c16:	4a15      	ldr	r2, [pc, #84]	@ (8007c6c <prvAddNewTaskToReadyList+0xcc>)
 8007c18:	441a      	add	r2, r3
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	3304      	adds	r3, #4
 8007c1e:	4619      	mov	r1, r3
 8007c20:	4610      	mov	r0, r2
 8007c22:	f7ff f8e8 	bl	8006df6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007c26:	f000 ff99 	bl	8008b5c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8007c60 <prvAddNewTaskToReadyList+0xc0>)
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d00e      	beq.n	8007c50 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007c32:	4b0a      	ldr	r3, [pc, #40]	@ (8007c5c <prvAddNewTaskToReadyList+0xbc>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c3c:	429a      	cmp	r2, r3
 8007c3e:	d207      	bcs.n	8007c50 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007c40:	4b0b      	ldr	r3, [pc, #44]	@ (8007c70 <prvAddNewTaskToReadyList+0xd0>)
 8007c42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c46:	601a      	str	r2, [r3, #0]
 8007c48:	f3bf 8f4f 	dsb	sy
 8007c4c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c50:	bf00      	nop
 8007c52:	3708      	adds	r7, #8
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bd80      	pop	{r7, pc}
 8007c58:	20000450 	.word	0x20000450
 8007c5c:	20000350 	.word	0x20000350
 8007c60:	2000045c 	.word	0x2000045c
 8007c64:	2000046c 	.word	0x2000046c
 8007c68:	20000458 	.word	0x20000458
 8007c6c:	20000354 	.word	0x20000354
 8007c70:	e000ed04 	.word	0xe000ed04

08007c74 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b086      	sub	sp, #24
 8007c78:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8007c7a:	4b1f      	ldr	r3, [pc, #124]	@ (8007cf8 <vTaskStartScheduler+0x84>)
 8007c7c:	9301      	str	r3, [sp, #4]
 8007c7e:	2300      	movs	r3, #0
 8007c80:	9300      	str	r3, [sp, #0]
 8007c82:	2300      	movs	r3, #0
 8007c84:	2280      	movs	r2, #128	@ 0x80
 8007c86:	491d      	ldr	r1, [pc, #116]	@ (8007cfc <vTaskStartScheduler+0x88>)
 8007c88:	481d      	ldr	r0, [pc, #116]	@ (8007d00 <vTaskStartScheduler+0x8c>)
 8007c8a:	f7ff fea7 	bl	80079dc <xTaskCreate>
 8007c8e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	2b01      	cmp	r3, #1
 8007c94:	d11b      	bne.n	8007cce <vTaskStartScheduler+0x5a>
	__asm volatile
 8007c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c9a:	f383 8811 	msr	BASEPRI, r3
 8007c9e:	f3bf 8f6f 	isb	sy
 8007ca2:	f3bf 8f4f 	dsb	sy
 8007ca6:	60bb      	str	r3, [r7, #8]
}
 8007ca8:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007caa:	4b16      	ldr	r3, [pc, #88]	@ (8007d04 <vTaskStartScheduler+0x90>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	334c      	adds	r3, #76	@ 0x4c
 8007cb0:	4a15      	ldr	r2, [pc, #84]	@ (8007d08 <vTaskStartScheduler+0x94>)
 8007cb2:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007cb4:	4b15      	ldr	r3, [pc, #84]	@ (8007d0c <vTaskStartScheduler+0x98>)
 8007cb6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007cba:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007cbc:	4b14      	ldr	r3, [pc, #80]	@ (8007d10 <vTaskStartScheduler+0x9c>)
 8007cbe:	2201      	movs	r2, #1
 8007cc0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007cc2:	4b14      	ldr	r3, [pc, #80]	@ (8007d14 <vTaskStartScheduler+0xa0>)
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007cc8:	f000 fe72 	bl	80089b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007ccc:	e00f      	b.n	8007cee <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007cd4:	d10b      	bne.n	8007cee <vTaskStartScheduler+0x7a>
	__asm volatile
 8007cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cda:	f383 8811 	msr	BASEPRI, r3
 8007cde:	f3bf 8f6f 	isb	sy
 8007ce2:	f3bf 8f4f 	dsb	sy
 8007ce6:	607b      	str	r3, [r7, #4]
}
 8007ce8:	bf00      	nop
 8007cea:	bf00      	nop
 8007cec:	e7fd      	b.n	8007cea <vTaskStartScheduler+0x76>
}
 8007cee:	bf00      	nop
 8007cf0:	3710      	adds	r7, #16
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	bd80      	pop	{r7, pc}
 8007cf6:	bf00      	nop
 8007cf8:	20000474 	.word	0x20000474
 8007cfc:	0800ae04 	.word	0x0800ae04
 8007d00:	080082cd 	.word	0x080082cd
 8007d04:	20000350 	.word	0x20000350
 8007d08:	20000010 	.word	0x20000010
 8007d0c:	20000470 	.word	0x20000470
 8007d10:	2000045c 	.word	0x2000045c
 8007d14:	20000454 	.word	0x20000454

08007d18 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007d18:	b480      	push	{r7}
 8007d1a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007d1c:	4b04      	ldr	r3, [pc, #16]	@ (8007d30 <vTaskSuspendAll+0x18>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	3301      	adds	r3, #1
 8007d22:	4a03      	ldr	r2, [pc, #12]	@ (8007d30 <vTaskSuspendAll+0x18>)
 8007d24:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007d26:	bf00      	nop
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2e:	4770      	bx	lr
 8007d30:	20000478 	.word	0x20000478

08007d34 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b084      	sub	sp, #16
 8007d38:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007d3e:	2300      	movs	r3, #0
 8007d40:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007d42:	4b42      	ldr	r3, [pc, #264]	@ (8007e4c <xTaskResumeAll+0x118>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d10b      	bne.n	8007d62 <xTaskResumeAll+0x2e>
	__asm volatile
 8007d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d4e:	f383 8811 	msr	BASEPRI, r3
 8007d52:	f3bf 8f6f 	isb	sy
 8007d56:	f3bf 8f4f 	dsb	sy
 8007d5a:	603b      	str	r3, [r7, #0]
}
 8007d5c:	bf00      	nop
 8007d5e:	bf00      	nop
 8007d60:	e7fd      	b.n	8007d5e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007d62:	f000 fec9 	bl	8008af8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007d66:	4b39      	ldr	r3, [pc, #228]	@ (8007e4c <xTaskResumeAll+0x118>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	3b01      	subs	r3, #1
 8007d6c:	4a37      	ldr	r2, [pc, #220]	@ (8007e4c <xTaskResumeAll+0x118>)
 8007d6e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d70:	4b36      	ldr	r3, [pc, #216]	@ (8007e4c <xTaskResumeAll+0x118>)
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d161      	bne.n	8007e3c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007d78:	4b35      	ldr	r3, [pc, #212]	@ (8007e50 <xTaskResumeAll+0x11c>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d05d      	beq.n	8007e3c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007d80:	e02e      	b.n	8007de0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d82:	4b34      	ldr	r3, [pc, #208]	@ (8007e54 <xTaskResumeAll+0x120>)
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	68db      	ldr	r3, [r3, #12]
 8007d88:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	3318      	adds	r3, #24
 8007d8e:	4618      	mov	r0, r3
 8007d90:	f7ff f88e 	bl	8006eb0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	3304      	adds	r3, #4
 8007d98:	4618      	mov	r0, r3
 8007d9a:	f7ff f889 	bl	8006eb0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007da2:	2201      	movs	r2, #1
 8007da4:	409a      	lsls	r2, r3
 8007da6:	4b2c      	ldr	r3, [pc, #176]	@ (8007e58 <xTaskResumeAll+0x124>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	4313      	orrs	r3, r2
 8007dac:	4a2a      	ldr	r2, [pc, #168]	@ (8007e58 <xTaskResumeAll+0x124>)
 8007dae:	6013      	str	r3, [r2, #0]
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007db4:	4613      	mov	r3, r2
 8007db6:	009b      	lsls	r3, r3, #2
 8007db8:	4413      	add	r3, r2
 8007dba:	009b      	lsls	r3, r3, #2
 8007dbc:	4a27      	ldr	r2, [pc, #156]	@ (8007e5c <xTaskResumeAll+0x128>)
 8007dbe:	441a      	add	r2, r3
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	3304      	adds	r3, #4
 8007dc4:	4619      	mov	r1, r3
 8007dc6:	4610      	mov	r0, r2
 8007dc8:	f7ff f815 	bl	8006df6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dd0:	4b23      	ldr	r3, [pc, #140]	@ (8007e60 <xTaskResumeAll+0x12c>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dd6:	429a      	cmp	r2, r3
 8007dd8:	d302      	bcc.n	8007de0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007dda:	4b22      	ldr	r3, [pc, #136]	@ (8007e64 <xTaskResumeAll+0x130>)
 8007ddc:	2201      	movs	r2, #1
 8007dde:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007de0:	4b1c      	ldr	r3, [pc, #112]	@ (8007e54 <xTaskResumeAll+0x120>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d1cc      	bne.n	8007d82 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d001      	beq.n	8007df2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007dee:	f000 fb09 	bl	8008404 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007df2:	4b1d      	ldr	r3, [pc, #116]	@ (8007e68 <xTaskResumeAll+0x134>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d010      	beq.n	8007e20 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007dfe:	f000 f837 	bl	8007e70 <xTaskIncrementTick>
 8007e02:	4603      	mov	r3, r0
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d002      	beq.n	8007e0e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007e08:	4b16      	ldr	r3, [pc, #88]	@ (8007e64 <xTaskResumeAll+0x130>)
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	3b01      	subs	r3, #1
 8007e12:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d1f1      	bne.n	8007dfe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007e1a:	4b13      	ldr	r3, [pc, #76]	@ (8007e68 <xTaskResumeAll+0x134>)
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007e20:	4b10      	ldr	r3, [pc, #64]	@ (8007e64 <xTaskResumeAll+0x130>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d009      	beq.n	8007e3c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007e28:	2301      	movs	r3, #1
 8007e2a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8007e6c <xTaskResumeAll+0x138>)
 8007e2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e32:	601a      	str	r2, [r3, #0]
 8007e34:	f3bf 8f4f 	dsb	sy
 8007e38:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007e3c:	f000 fe8e 	bl	8008b5c <vPortExitCritical>

	return xAlreadyYielded;
 8007e40:	68bb      	ldr	r3, [r7, #8]
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	3710      	adds	r7, #16
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd80      	pop	{r7, pc}
 8007e4a:	bf00      	nop
 8007e4c:	20000478 	.word	0x20000478
 8007e50:	20000450 	.word	0x20000450
 8007e54:	20000410 	.word	0x20000410
 8007e58:	20000458 	.word	0x20000458
 8007e5c:	20000354 	.word	0x20000354
 8007e60:	20000350 	.word	0x20000350
 8007e64:	20000464 	.word	0x20000464
 8007e68:	20000460 	.word	0x20000460
 8007e6c:	e000ed04 	.word	0xe000ed04

08007e70 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b086      	sub	sp, #24
 8007e74:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007e76:	2300      	movs	r3, #0
 8007e78:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e7a:	4b4f      	ldr	r3, [pc, #316]	@ (8007fb8 <xTaskIncrementTick+0x148>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	f040 808f 	bne.w	8007fa2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007e84:	4b4d      	ldr	r3, [pc, #308]	@ (8007fbc <xTaskIncrementTick+0x14c>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	3301      	adds	r3, #1
 8007e8a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007e8c:	4a4b      	ldr	r2, [pc, #300]	@ (8007fbc <xTaskIncrementTick+0x14c>)
 8007e8e:	693b      	ldr	r3, [r7, #16]
 8007e90:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d121      	bne.n	8007edc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007e98:	4b49      	ldr	r3, [pc, #292]	@ (8007fc0 <xTaskIncrementTick+0x150>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d00b      	beq.n	8007eba <xTaskIncrementTick+0x4a>
	__asm volatile
 8007ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ea6:	f383 8811 	msr	BASEPRI, r3
 8007eaa:	f3bf 8f6f 	isb	sy
 8007eae:	f3bf 8f4f 	dsb	sy
 8007eb2:	603b      	str	r3, [r7, #0]
}
 8007eb4:	bf00      	nop
 8007eb6:	bf00      	nop
 8007eb8:	e7fd      	b.n	8007eb6 <xTaskIncrementTick+0x46>
 8007eba:	4b41      	ldr	r3, [pc, #260]	@ (8007fc0 <xTaskIncrementTick+0x150>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	60fb      	str	r3, [r7, #12]
 8007ec0:	4b40      	ldr	r3, [pc, #256]	@ (8007fc4 <xTaskIncrementTick+0x154>)
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	4a3e      	ldr	r2, [pc, #248]	@ (8007fc0 <xTaskIncrementTick+0x150>)
 8007ec6:	6013      	str	r3, [r2, #0]
 8007ec8:	4a3e      	ldr	r2, [pc, #248]	@ (8007fc4 <xTaskIncrementTick+0x154>)
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	6013      	str	r3, [r2, #0]
 8007ece:	4b3e      	ldr	r3, [pc, #248]	@ (8007fc8 <xTaskIncrementTick+0x158>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	3301      	adds	r3, #1
 8007ed4:	4a3c      	ldr	r2, [pc, #240]	@ (8007fc8 <xTaskIncrementTick+0x158>)
 8007ed6:	6013      	str	r3, [r2, #0]
 8007ed8:	f000 fa94 	bl	8008404 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007edc:	4b3b      	ldr	r3, [pc, #236]	@ (8007fcc <xTaskIncrementTick+0x15c>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	693a      	ldr	r2, [r7, #16]
 8007ee2:	429a      	cmp	r2, r3
 8007ee4:	d348      	bcc.n	8007f78 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ee6:	4b36      	ldr	r3, [pc, #216]	@ (8007fc0 <xTaskIncrementTick+0x150>)
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d104      	bne.n	8007efa <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ef0:	4b36      	ldr	r3, [pc, #216]	@ (8007fcc <xTaskIncrementTick+0x15c>)
 8007ef2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007ef6:	601a      	str	r2, [r3, #0]
					break;
 8007ef8:	e03e      	b.n	8007f78 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007efa:	4b31      	ldr	r3, [pc, #196]	@ (8007fc0 <xTaskIncrementTick+0x150>)
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	68db      	ldr	r3, [r3, #12]
 8007f00:	68db      	ldr	r3, [r3, #12]
 8007f02:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	685b      	ldr	r3, [r3, #4]
 8007f08:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007f0a:	693a      	ldr	r2, [r7, #16]
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	429a      	cmp	r2, r3
 8007f10:	d203      	bcs.n	8007f1a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007f12:	4a2e      	ldr	r2, [pc, #184]	@ (8007fcc <xTaskIncrementTick+0x15c>)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007f18:	e02e      	b.n	8007f78 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	3304      	adds	r3, #4
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f7fe ffc6 	bl	8006eb0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007f24:	68bb      	ldr	r3, [r7, #8]
 8007f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d004      	beq.n	8007f36 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	3318      	adds	r3, #24
 8007f30:	4618      	mov	r0, r3
 8007f32:	f7fe ffbd 	bl	8006eb0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	409a      	lsls	r2, r3
 8007f3e:	4b24      	ldr	r3, [pc, #144]	@ (8007fd0 <xTaskIncrementTick+0x160>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	4313      	orrs	r3, r2
 8007f44:	4a22      	ldr	r2, [pc, #136]	@ (8007fd0 <xTaskIncrementTick+0x160>)
 8007f46:	6013      	str	r3, [r2, #0]
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f4c:	4613      	mov	r3, r2
 8007f4e:	009b      	lsls	r3, r3, #2
 8007f50:	4413      	add	r3, r2
 8007f52:	009b      	lsls	r3, r3, #2
 8007f54:	4a1f      	ldr	r2, [pc, #124]	@ (8007fd4 <xTaskIncrementTick+0x164>)
 8007f56:	441a      	add	r2, r3
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	3304      	adds	r3, #4
 8007f5c:	4619      	mov	r1, r3
 8007f5e:	4610      	mov	r0, r2
 8007f60:	f7fe ff49 	bl	8006df6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f68:	4b1b      	ldr	r3, [pc, #108]	@ (8007fd8 <xTaskIncrementTick+0x168>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f6e:	429a      	cmp	r2, r3
 8007f70:	d3b9      	bcc.n	8007ee6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007f72:	2301      	movs	r3, #1
 8007f74:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f76:	e7b6      	b.n	8007ee6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007f78:	4b17      	ldr	r3, [pc, #92]	@ (8007fd8 <xTaskIncrementTick+0x168>)
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f7e:	4915      	ldr	r1, [pc, #84]	@ (8007fd4 <xTaskIncrementTick+0x164>)
 8007f80:	4613      	mov	r3, r2
 8007f82:	009b      	lsls	r3, r3, #2
 8007f84:	4413      	add	r3, r2
 8007f86:	009b      	lsls	r3, r3, #2
 8007f88:	440b      	add	r3, r1
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d901      	bls.n	8007f94 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007f90:	2301      	movs	r3, #1
 8007f92:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007f94:	4b11      	ldr	r3, [pc, #68]	@ (8007fdc <xTaskIncrementTick+0x16c>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d007      	beq.n	8007fac <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	617b      	str	r3, [r7, #20]
 8007fa0:	e004      	b.n	8007fac <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8007fe0 <xTaskIncrementTick+0x170>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	3301      	adds	r3, #1
 8007fa8:	4a0d      	ldr	r2, [pc, #52]	@ (8007fe0 <xTaskIncrementTick+0x170>)
 8007faa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007fac:	697b      	ldr	r3, [r7, #20]
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3718      	adds	r7, #24
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}
 8007fb6:	bf00      	nop
 8007fb8:	20000478 	.word	0x20000478
 8007fbc:	20000454 	.word	0x20000454
 8007fc0:	20000408 	.word	0x20000408
 8007fc4:	2000040c 	.word	0x2000040c
 8007fc8:	20000468 	.word	0x20000468
 8007fcc:	20000470 	.word	0x20000470
 8007fd0:	20000458 	.word	0x20000458
 8007fd4:	20000354 	.word	0x20000354
 8007fd8:	20000350 	.word	0x20000350
 8007fdc:	20000464 	.word	0x20000464
 8007fe0:	20000460 	.word	0x20000460

08007fe4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b087      	sub	sp, #28
 8007fe8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007fea:	4b2a      	ldr	r3, [pc, #168]	@ (8008094 <vTaskSwitchContext+0xb0>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d003      	beq.n	8007ffa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007ff2:	4b29      	ldr	r3, [pc, #164]	@ (8008098 <vTaskSwitchContext+0xb4>)
 8007ff4:	2201      	movs	r2, #1
 8007ff6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007ff8:	e045      	b.n	8008086 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8007ffa:	4b27      	ldr	r3, [pc, #156]	@ (8008098 <vTaskSwitchContext+0xb4>)
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008000:	4b26      	ldr	r3, [pc, #152]	@ (800809c <vTaskSwitchContext+0xb8>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	fab3 f383 	clz	r3, r3
 800800c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800800e:	7afb      	ldrb	r3, [r7, #11]
 8008010:	f1c3 031f 	rsb	r3, r3, #31
 8008014:	617b      	str	r3, [r7, #20]
 8008016:	4922      	ldr	r1, [pc, #136]	@ (80080a0 <vTaskSwitchContext+0xbc>)
 8008018:	697a      	ldr	r2, [r7, #20]
 800801a:	4613      	mov	r3, r2
 800801c:	009b      	lsls	r3, r3, #2
 800801e:	4413      	add	r3, r2
 8008020:	009b      	lsls	r3, r3, #2
 8008022:	440b      	add	r3, r1
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d10b      	bne.n	8008042 <vTaskSwitchContext+0x5e>
	__asm volatile
 800802a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800802e:	f383 8811 	msr	BASEPRI, r3
 8008032:	f3bf 8f6f 	isb	sy
 8008036:	f3bf 8f4f 	dsb	sy
 800803a:	607b      	str	r3, [r7, #4]
}
 800803c:	bf00      	nop
 800803e:	bf00      	nop
 8008040:	e7fd      	b.n	800803e <vTaskSwitchContext+0x5a>
 8008042:	697a      	ldr	r2, [r7, #20]
 8008044:	4613      	mov	r3, r2
 8008046:	009b      	lsls	r3, r3, #2
 8008048:	4413      	add	r3, r2
 800804a:	009b      	lsls	r3, r3, #2
 800804c:	4a14      	ldr	r2, [pc, #80]	@ (80080a0 <vTaskSwitchContext+0xbc>)
 800804e:	4413      	add	r3, r2
 8008050:	613b      	str	r3, [r7, #16]
 8008052:	693b      	ldr	r3, [r7, #16]
 8008054:	685b      	ldr	r3, [r3, #4]
 8008056:	685a      	ldr	r2, [r3, #4]
 8008058:	693b      	ldr	r3, [r7, #16]
 800805a:	605a      	str	r2, [r3, #4]
 800805c:	693b      	ldr	r3, [r7, #16]
 800805e:	685a      	ldr	r2, [r3, #4]
 8008060:	693b      	ldr	r3, [r7, #16]
 8008062:	3308      	adds	r3, #8
 8008064:	429a      	cmp	r2, r3
 8008066:	d104      	bne.n	8008072 <vTaskSwitchContext+0x8e>
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	685b      	ldr	r3, [r3, #4]
 800806c:	685a      	ldr	r2, [r3, #4]
 800806e:	693b      	ldr	r3, [r7, #16]
 8008070:	605a      	str	r2, [r3, #4]
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	68db      	ldr	r3, [r3, #12]
 8008078:	4a0a      	ldr	r2, [pc, #40]	@ (80080a4 <vTaskSwitchContext+0xc0>)
 800807a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800807c:	4b09      	ldr	r3, [pc, #36]	@ (80080a4 <vTaskSwitchContext+0xc0>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	334c      	adds	r3, #76	@ 0x4c
 8008082:	4a09      	ldr	r2, [pc, #36]	@ (80080a8 <vTaskSwitchContext+0xc4>)
 8008084:	6013      	str	r3, [r2, #0]
}
 8008086:	bf00      	nop
 8008088:	371c      	adds	r7, #28
 800808a:	46bd      	mov	sp, r7
 800808c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008090:	4770      	bx	lr
 8008092:	bf00      	nop
 8008094:	20000478 	.word	0x20000478
 8008098:	20000464 	.word	0x20000464
 800809c:	20000458 	.word	0x20000458
 80080a0:	20000354 	.word	0x20000354
 80080a4:	20000350 	.word	0x20000350
 80080a8:	20000010 	.word	0x20000010

080080ac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b084      	sub	sp, #16
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
 80080b4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d10b      	bne.n	80080d4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80080bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080c0:	f383 8811 	msr	BASEPRI, r3
 80080c4:	f3bf 8f6f 	isb	sy
 80080c8:	f3bf 8f4f 	dsb	sy
 80080cc:	60fb      	str	r3, [r7, #12]
}
 80080ce:	bf00      	nop
 80080d0:	bf00      	nop
 80080d2:	e7fd      	b.n	80080d0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80080d4:	4b07      	ldr	r3, [pc, #28]	@ (80080f4 <vTaskPlaceOnEventList+0x48>)
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	3318      	adds	r3, #24
 80080da:	4619      	mov	r1, r3
 80080dc:	6878      	ldr	r0, [r7, #4]
 80080de:	f7fe feae 	bl	8006e3e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80080e2:	2101      	movs	r1, #1
 80080e4:	6838      	ldr	r0, [r7, #0]
 80080e6:	f000 fb6d 	bl	80087c4 <prvAddCurrentTaskToDelayedList>
}
 80080ea:	bf00      	nop
 80080ec:	3710      	adds	r7, #16
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}
 80080f2:	bf00      	nop
 80080f4:	20000350 	.word	0x20000350

080080f8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b086      	sub	sp, #24
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	68db      	ldr	r3, [r3, #12]
 8008104:	68db      	ldr	r3, [r3, #12]
 8008106:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008108:	693b      	ldr	r3, [r7, #16]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d10b      	bne.n	8008126 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800810e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008112:	f383 8811 	msr	BASEPRI, r3
 8008116:	f3bf 8f6f 	isb	sy
 800811a:	f3bf 8f4f 	dsb	sy
 800811e:	60fb      	str	r3, [r7, #12]
}
 8008120:	bf00      	nop
 8008122:	bf00      	nop
 8008124:	e7fd      	b.n	8008122 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008126:	693b      	ldr	r3, [r7, #16]
 8008128:	3318      	adds	r3, #24
 800812a:	4618      	mov	r0, r3
 800812c:	f7fe fec0 	bl	8006eb0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008130:	4b1d      	ldr	r3, [pc, #116]	@ (80081a8 <xTaskRemoveFromEventList+0xb0>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d11c      	bne.n	8008172 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008138:	693b      	ldr	r3, [r7, #16]
 800813a:	3304      	adds	r3, #4
 800813c:	4618      	mov	r0, r3
 800813e:	f7fe feb7 	bl	8006eb0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008146:	2201      	movs	r2, #1
 8008148:	409a      	lsls	r2, r3
 800814a:	4b18      	ldr	r3, [pc, #96]	@ (80081ac <xTaskRemoveFromEventList+0xb4>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	4313      	orrs	r3, r2
 8008150:	4a16      	ldr	r2, [pc, #88]	@ (80081ac <xTaskRemoveFromEventList+0xb4>)
 8008152:	6013      	str	r3, [r2, #0]
 8008154:	693b      	ldr	r3, [r7, #16]
 8008156:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008158:	4613      	mov	r3, r2
 800815a:	009b      	lsls	r3, r3, #2
 800815c:	4413      	add	r3, r2
 800815e:	009b      	lsls	r3, r3, #2
 8008160:	4a13      	ldr	r2, [pc, #76]	@ (80081b0 <xTaskRemoveFromEventList+0xb8>)
 8008162:	441a      	add	r2, r3
 8008164:	693b      	ldr	r3, [r7, #16]
 8008166:	3304      	adds	r3, #4
 8008168:	4619      	mov	r1, r3
 800816a:	4610      	mov	r0, r2
 800816c:	f7fe fe43 	bl	8006df6 <vListInsertEnd>
 8008170:	e005      	b.n	800817e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008172:	693b      	ldr	r3, [r7, #16]
 8008174:	3318      	adds	r3, #24
 8008176:	4619      	mov	r1, r3
 8008178:	480e      	ldr	r0, [pc, #56]	@ (80081b4 <xTaskRemoveFromEventList+0xbc>)
 800817a:	f7fe fe3c 	bl	8006df6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008182:	4b0d      	ldr	r3, [pc, #52]	@ (80081b8 <xTaskRemoveFromEventList+0xc0>)
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008188:	429a      	cmp	r2, r3
 800818a:	d905      	bls.n	8008198 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800818c:	2301      	movs	r3, #1
 800818e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008190:	4b0a      	ldr	r3, [pc, #40]	@ (80081bc <xTaskRemoveFromEventList+0xc4>)
 8008192:	2201      	movs	r2, #1
 8008194:	601a      	str	r2, [r3, #0]
 8008196:	e001      	b.n	800819c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008198:	2300      	movs	r3, #0
 800819a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800819c:	697b      	ldr	r3, [r7, #20]
}
 800819e:	4618      	mov	r0, r3
 80081a0:	3718      	adds	r7, #24
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}
 80081a6:	bf00      	nop
 80081a8:	20000478 	.word	0x20000478
 80081ac:	20000458 	.word	0x20000458
 80081b0:	20000354 	.word	0x20000354
 80081b4:	20000410 	.word	0x20000410
 80081b8:	20000350 	.word	0x20000350
 80081bc:	20000464 	.word	0x20000464

080081c0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80081c0:	b480      	push	{r7}
 80081c2:	b083      	sub	sp, #12
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80081c8:	4b06      	ldr	r3, [pc, #24]	@ (80081e4 <vTaskInternalSetTimeOutState+0x24>)
 80081ca:	681a      	ldr	r2, [r3, #0]
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80081d0:	4b05      	ldr	r3, [pc, #20]	@ (80081e8 <vTaskInternalSetTimeOutState+0x28>)
 80081d2:	681a      	ldr	r2, [r3, #0]
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	605a      	str	r2, [r3, #4]
}
 80081d8:	bf00      	nop
 80081da:	370c      	adds	r7, #12
 80081dc:	46bd      	mov	sp, r7
 80081de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e2:	4770      	bx	lr
 80081e4:	20000468 	.word	0x20000468
 80081e8:	20000454 	.word	0x20000454

080081ec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b088      	sub	sp, #32
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
 80081f4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d10b      	bne.n	8008214 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80081fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008200:	f383 8811 	msr	BASEPRI, r3
 8008204:	f3bf 8f6f 	isb	sy
 8008208:	f3bf 8f4f 	dsb	sy
 800820c:	613b      	str	r3, [r7, #16]
}
 800820e:	bf00      	nop
 8008210:	bf00      	nop
 8008212:	e7fd      	b.n	8008210 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d10b      	bne.n	8008232 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800821a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800821e:	f383 8811 	msr	BASEPRI, r3
 8008222:	f3bf 8f6f 	isb	sy
 8008226:	f3bf 8f4f 	dsb	sy
 800822a:	60fb      	str	r3, [r7, #12]
}
 800822c:	bf00      	nop
 800822e:	bf00      	nop
 8008230:	e7fd      	b.n	800822e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008232:	f000 fc61 	bl	8008af8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008236:	4b1d      	ldr	r3, [pc, #116]	@ (80082ac <xTaskCheckForTimeOut+0xc0>)
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	69ba      	ldr	r2, [r7, #24]
 8008242:	1ad3      	subs	r3, r2, r3
 8008244:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800824e:	d102      	bne.n	8008256 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008250:	2300      	movs	r3, #0
 8008252:	61fb      	str	r3, [r7, #28]
 8008254:	e023      	b.n	800829e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681a      	ldr	r2, [r3, #0]
 800825a:	4b15      	ldr	r3, [pc, #84]	@ (80082b0 <xTaskCheckForTimeOut+0xc4>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	429a      	cmp	r2, r3
 8008260:	d007      	beq.n	8008272 <xTaskCheckForTimeOut+0x86>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	685b      	ldr	r3, [r3, #4]
 8008266:	69ba      	ldr	r2, [r7, #24]
 8008268:	429a      	cmp	r2, r3
 800826a:	d302      	bcc.n	8008272 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800826c:	2301      	movs	r3, #1
 800826e:	61fb      	str	r3, [r7, #28]
 8008270:	e015      	b.n	800829e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	697a      	ldr	r2, [r7, #20]
 8008278:	429a      	cmp	r2, r3
 800827a:	d20b      	bcs.n	8008294 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	681a      	ldr	r2, [r3, #0]
 8008280:	697b      	ldr	r3, [r7, #20]
 8008282:	1ad2      	subs	r2, r2, r3
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008288:	6878      	ldr	r0, [r7, #4]
 800828a:	f7ff ff99 	bl	80081c0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800828e:	2300      	movs	r3, #0
 8008290:	61fb      	str	r3, [r7, #28]
 8008292:	e004      	b.n	800829e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	2200      	movs	r2, #0
 8008298:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800829a:	2301      	movs	r3, #1
 800829c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800829e:	f000 fc5d 	bl	8008b5c <vPortExitCritical>

	return xReturn;
 80082a2:	69fb      	ldr	r3, [r7, #28]
}
 80082a4:	4618      	mov	r0, r3
 80082a6:	3720      	adds	r7, #32
 80082a8:	46bd      	mov	sp, r7
 80082aa:	bd80      	pop	{r7, pc}
 80082ac:	20000454 	.word	0x20000454
 80082b0:	20000468 	.word	0x20000468

080082b4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80082b4:	b480      	push	{r7}
 80082b6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80082b8:	4b03      	ldr	r3, [pc, #12]	@ (80082c8 <vTaskMissedYield+0x14>)
 80082ba:	2201      	movs	r2, #1
 80082bc:	601a      	str	r2, [r3, #0]
}
 80082be:	bf00      	nop
 80082c0:	46bd      	mov	sp, r7
 80082c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c6:	4770      	bx	lr
 80082c8:	20000464 	.word	0x20000464

080082cc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b082      	sub	sp, #8
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80082d4:	f000 f852 	bl	800837c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80082d8:	4b06      	ldr	r3, [pc, #24]	@ (80082f4 <prvIdleTask+0x28>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	2b01      	cmp	r3, #1
 80082de:	d9f9      	bls.n	80082d4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80082e0:	4b05      	ldr	r3, [pc, #20]	@ (80082f8 <prvIdleTask+0x2c>)
 80082e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082e6:	601a      	str	r2, [r3, #0]
 80082e8:	f3bf 8f4f 	dsb	sy
 80082ec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80082f0:	e7f0      	b.n	80082d4 <prvIdleTask+0x8>
 80082f2:	bf00      	nop
 80082f4:	20000354 	.word	0x20000354
 80082f8:	e000ed04 	.word	0xe000ed04

080082fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b082      	sub	sp, #8
 8008300:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008302:	2300      	movs	r3, #0
 8008304:	607b      	str	r3, [r7, #4]
 8008306:	e00c      	b.n	8008322 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008308:	687a      	ldr	r2, [r7, #4]
 800830a:	4613      	mov	r3, r2
 800830c:	009b      	lsls	r3, r3, #2
 800830e:	4413      	add	r3, r2
 8008310:	009b      	lsls	r3, r3, #2
 8008312:	4a12      	ldr	r2, [pc, #72]	@ (800835c <prvInitialiseTaskLists+0x60>)
 8008314:	4413      	add	r3, r2
 8008316:	4618      	mov	r0, r3
 8008318:	f7fe fd40 	bl	8006d9c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	3301      	adds	r3, #1
 8008320:	607b      	str	r3, [r7, #4]
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2b06      	cmp	r3, #6
 8008326:	d9ef      	bls.n	8008308 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008328:	480d      	ldr	r0, [pc, #52]	@ (8008360 <prvInitialiseTaskLists+0x64>)
 800832a:	f7fe fd37 	bl	8006d9c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800832e:	480d      	ldr	r0, [pc, #52]	@ (8008364 <prvInitialiseTaskLists+0x68>)
 8008330:	f7fe fd34 	bl	8006d9c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008334:	480c      	ldr	r0, [pc, #48]	@ (8008368 <prvInitialiseTaskLists+0x6c>)
 8008336:	f7fe fd31 	bl	8006d9c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800833a:	480c      	ldr	r0, [pc, #48]	@ (800836c <prvInitialiseTaskLists+0x70>)
 800833c:	f7fe fd2e 	bl	8006d9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008340:	480b      	ldr	r0, [pc, #44]	@ (8008370 <prvInitialiseTaskLists+0x74>)
 8008342:	f7fe fd2b 	bl	8006d9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008346:	4b0b      	ldr	r3, [pc, #44]	@ (8008374 <prvInitialiseTaskLists+0x78>)
 8008348:	4a05      	ldr	r2, [pc, #20]	@ (8008360 <prvInitialiseTaskLists+0x64>)
 800834a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800834c:	4b0a      	ldr	r3, [pc, #40]	@ (8008378 <prvInitialiseTaskLists+0x7c>)
 800834e:	4a05      	ldr	r2, [pc, #20]	@ (8008364 <prvInitialiseTaskLists+0x68>)
 8008350:	601a      	str	r2, [r3, #0]
}
 8008352:	bf00      	nop
 8008354:	3708      	adds	r7, #8
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}
 800835a:	bf00      	nop
 800835c:	20000354 	.word	0x20000354
 8008360:	200003e0 	.word	0x200003e0
 8008364:	200003f4 	.word	0x200003f4
 8008368:	20000410 	.word	0x20000410
 800836c:	20000424 	.word	0x20000424
 8008370:	2000043c 	.word	0x2000043c
 8008374:	20000408 	.word	0x20000408
 8008378:	2000040c 	.word	0x2000040c

0800837c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b082      	sub	sp, #8
 8008380:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008382:	e019      	b.n	80083b8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008384:	f000 fbb8 	bl	8008af8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008388:	4b10      	ldr	r3, [pc, #64]	@ (80083cc <prvCheckTasksWaitingTermination+0x50>)
 800838a:	68db      	ldr	r3, [r3, #12]
 800838c:	68db      	ldr	r3, [r3, #12]
 800838e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	3304      	adds	r3, #4
 8008394:	4618      	mov	r0, r3
 8008396:	f7fe fd8b 	bl	8006eb0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800839a:	4b0d      	ldr	r3, [pc, #52]	@ (80083d0 <prvCheckTasksWaitingTermination+0x54>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	3b01      	subs	r3, #1
 80083a0:	4a0b      	ldr	r2, [pc, #44]	@ (80083d0 <prvCheckTasksWaitingTermination+0x54>)
 80083a2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80083a4:	4b0b      	ldr	r3, [pc, #44]	@ (80083d4 <prvCheckTasksWaitingTermination+0x58>)
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	3b01      	subs	r3, #1
 80083aa:	4a0a      	ldr	r2, [pc, #40]	@ (80083d4 <prvCheckTasksWaitingTermination+0x58>)
 80083ac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80083ae:	f000 fbd5 	bl	8008b5c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f000 f810 	bl	80083d8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80083b8:	4b06      	ldr	r3, [pc, #24]	@ (80083d4 <prvCheckTasksWaitingTermination+0x58>)
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d1e1      	bne.n	8008384 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80083c0:	bf00      	nop
 80083c2:	bf00      	nop
 80083c4:	3708      	adds	r7, #8
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}
 80083ca:	bf00      	nop
 80083cc:	20000424 	.word	0x20000424
 80083d0:	20000450 	.word	0x20000450
 80083d4:	20000438 	.word	0x20000438

080083d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b082      	sub	sp, #8
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	334c      	adds	r3, #76	@ 0x4c
 80083e4:	4618      	mov	r0, r3
 80083e6:	f000 fe9f 	bl	8009128 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083ee:	4618      	mov	r0, r3
 80083f0:	f000 fd72 	bl	8008ed8 <vPortFree>
			vPortFree( pxTCB );
 80083f4:	6878      	ldr	r0, [r7, #4]
 80083f6:	f000 fd6f 	bl	8008ed8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80083fa:	bf00      	nop
 80083fc:	3708      	adds	r7, #8
 80083fe:	46bd      	mov	sp, r7
 8008400:	bd80      	pop	{r7, pc}
	...

08008404 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008404:	b480      	push	{r7}
 8008406:	b083      	sub	sp, #12
 8008408:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800840a:	4b0c      	ldr	r3, [pc, #48]	@ (800843c <prvResetNextTaskUnblockTime+0x38>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d104      	bne.n	800841e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008414:	4b0a      	ldr	r3, [pc, #40]	@ (8008440 <prvResetNextTaskUnblockTime+0x3c>)
 8008416:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800841a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800841c:	e008      	b.n	8008430 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800841e:	4b07      	ldr	r3, [pc, #28]	@ (800843c <prvResetNextTaskUnblockTime+0x38>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	68db      	ldr	r3, [r3, #12]
 8008424:	68db      	ldr	r3, [r3, #12]
 8008426:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	4a04      	ldr	r2, [pc, #16]	@ (8008440 <prvResetNextTaskUnblockTime+0x3c>)
 800842e:	6013      	str	r3, [r2, #0]
}
 8008430:	bf00      	nop
 8008432:	370c      	adds	r7, #12
 8008434:	46bd      	mov	sp, r7
 8008436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843a:	4770      	bx	lr
 800843c:	20000408 	.word	0x20000408
 8008440:	20000470 	.word	0x20000470

08008444 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008444:	b480      	push	{r7}
 8008446:	b083      	sub	sp, #12
 8008448:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800844a:	4b0b      	ldr	r3, [pc, #44]	@ (8008478 <xTaskGetSchedulerState+0x34>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d102      	bne.n	8008458 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008452:	2301      	movs	r3, #1
 8008454:	607b      	str	r3, [r7, #4]
 8008456:	e008      	b.n	800846a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008458:	4b08      	ldr	r3, [pc, #32]	@ (800847c <xTaskGetSchedulerState+0x38>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d102      	bne.n	8008466 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008460:	2302      	movs	r3, #2
 8008462:	607b      	str	r3, [r7, #4]
 8008464:	e001      	b.n	800846a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008466:	2300      	movs	r3, #0
 8008468:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800846a:	687b      	ldr	r3, [r7, #4]
	}
 800846c:	4618      	mov	r0, r3
 800846e:	370c      	adds	r7, #12
 8008470:	46bd      	mov	sp, r7
 8008472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008476:	4770      	bx	lr
 8008478:	2000045c 	.word	0x2000045c
 800847c:	20000478 	.word	0x20000478

08008480 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008480:	b580      	push	{r7, lr}
 8008482:	b084      	sub	sp, #16
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800848c:	2300      	movs	r3, #0
 800848e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d05e      	beq.n	8008554 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800849a:	4b31      	ldr	r3, [pc, #196]	@ (8008560 <xTaskPriorityInherit+0xe0>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084a0:	429a      	cmp	r2, r3
 80084a2:	d24e      	bcs.n	8008542 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	699b      	ldr	r3, [r3, #24]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	db06      	blt.n	80084ba <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084ac:	4b2c      	ldr	r3, [pc, #176]	@ (8008560 <xTaskPriorityInherit+0xe0>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084b2:	f1c3 0207 	rsb	r2, r3, #7
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80084ba:	68bb      	ldr	r3, [r7, #8]
 80084bc:	6959      	ldr	r1, [r3, #20]
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084c2:	4613      	mov	r3, r2
 80084c4:	009b      	lsls	r3, r3, #2
 80084c6:	4413      	add	r3, r2
 80084c8:	009b      	lsls	r3, r3, #2
 80084ca:	4a26      	ldr	r2, [pc, #152]	@ (8008564 <xTaskPriorityInherit+0xe4>)
 80084cc:	4413      	add	r3, r2
 80084ce:	4299      	cmp	r1, r3
 80084d0:	d12f      	bne.n	8008532 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80084d2:	68bb      	ldr	r3, [r7, #8]
 80084d4:	3304      	adds	r3, #4
 80084d6:	4618      	mov	r0, r3
 80084d8:	f7fe fcea 	bl	8006eb0 <uxListRemove>
 80084dc:	4603      	mov	r3, r0
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d10a      	bne.n	80084f8 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80084e2:	68bb      	ldr	r3, [r7, #8]
 80084e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084e6:	2201      	movs	r2, #1
 80084e8:	fa02 f303 	lsl.w	r3, r2, r3
 80084ec:	43da      	mvns	r2, r3
 80084ee:	4b1e      	ldr	r3, [pc, #120]	@ (8008568 <xTaskPriorityInherit+0xe8>)
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	4013      	ands	r3, r2
 80084f4:	4a1c      	ldr	r2, [pc, #112]	@ (8008568 <xTaskPriorityInherit+0xe8>)
 80084f6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80084f8:	4b19      	ldr	r3, [pc, #100]	@ (8008560 <xTaskPriorityInherit+0xe0>)
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008506:	2201      	movs	r2, #1
 8008508:	409a      	lsls	r2, r3
 800850a:	4b17      	ldr	r3, [pc, #92]	@ (8008568 <xTaskPriorityInherit+0xe8>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	4313      	orrs	r3, r2
 8008510:	4a15      	ldr	r2, [pc, #84]	@ (8008568 <xTaskPriorityInherit+0xe8>)
 8008512:	6013      	str	r3, [r2, #0]
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008518:	4613      	mov	r3, r2
 800851a:	009b      	lsls	r3, r3, #2
 800851c:	4413      	add	r3, r2
 800851e:	009b      	lsls	r3, r3, #2
 8008520:	4a10      	ldr	r2, [pc, #64]	@ (8008564 <xTaskPriorityInherit+0xe4>)
 8008522:	441a      	add	r2, r3
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	3304      	adds	r3, #4
 8008528:	4619      	mov	r1, r3
 800852a:	4610      	mov	r0, r2
 800852c:	f7fe fc63 	bl	8006df6 <vListInsertEnd>
 8008530:	e004      	b.n	800853c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008532:	4b0b      	ldr	r3, [pc, #44]	@ (8008560 <xTaskPriorityInherit+0xe0>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800853c:	2301      	movs	r3, #1
 800853e:	60fb      	str	r3, [r7, #12]
 8008540:	e008      	b.n	8008554 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008546:	4b06      	ldr	r3, [pc, #24]	@ (8008560 <xTaskPriorityInherit+0xe0>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800854c:	429a      	cmp	r2, r3
 800854e:	d201      	bcs.n	8008554 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008550:	2301      	movs	r3, #1
 8008552:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008554:	68fb      	ldr	r3, [r7, #12]
	}
 8008556:	4618      	mov	r0, r3
 8008558:	3710      	adds	r7, #16
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}
 800855e:	bf00      	nop
 8008560:	20000350 	.word	0x20000350
 8008564:	20000354 	.word	0x20000354
 8008568:	20000458 	.word	0x20000458

0800856c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800856c:	b580      	push	{r7, lr}
 800856e:	b086      	sub	sp, #24
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008578:	2300      	movs	r3, #0
 800857a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d070      	beq.n	8008664 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008582:	4b3b      	ldr	r3, [pc, #236]	@ (8008670 <xTaskPriorityDisinherit+0x104>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	693a      	ldr	r2, [r7, #16]
 8008588:	429a      	cmp	r2, r3
 800858a:	d00b      	beq.n	80085a4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800858c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008590:	f383 8811 	msr	BASEPRI, r3
 8008594:	f3bf 8f6f 	isb	sy
 8008598:	f3bf 8f4f 	dsb	sy
 800859c:	60fb      	str	r3, [r7, #12]
}
 800859e:	bf00      	nop
 80085a0:	bf00      	nop
 80085a2:	e7fd      	b.n	80085a0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80085a4:	693b      	ldr	r3, [r7, #16]
 80085a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d10b      	bne.n	80085c4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80085ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085b0:	f383 8811 	msr	BASEPRI, r3
 80085b4:	f3bf 8f6f 	isb	sy
 80085b8:	f3bf 8f4f 	dsb	sy
 80085bc:	60bb      	str	r3, [r7, #8]
}
 80085be:	bf00      	nop
 80085c0:	bf00      	nop
 80085c2:	e7fd      	b.n	80085c0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80085c4:	693b      	ldr	r3, [r7, #16]
 80085c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80085c8:	1e5a      	subs	r2, r3, #1
 80085ca:	693b      	ldr	r3, [r7, #16]
 80085cc:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085d2:	693b      	ldr	r3, [r7, #16]
 80085d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085d6:	429a      	cmp	r2, r3
 80085d8:	d044      	beq.n	8008664 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80085da:	693b      	ldr	r3, [r7, #16]
 80085dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d140      	bne.n	8008664 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	3304      	adds	r3, #4
 80085e6:	4618      	mov	r0, r3
 80085e8:	f7fe fc62 	bl	8006eb0 <uxListRemove>
 80085ec:	4603      	mov	r3, r0
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d115      	bne.n	800861e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085f6:	491f      	ldr	r1, [pc, #124]	@ (8008674 <xTaskPriorityDisinherit+0x108>)
 80085f8:	4613      	mov	r3, r2
 80085fa:	009b      	lsls	r3, r3, #2
 80085fc:	4413      	add	r3, r2
 80085fe:	009b      	lsls	r3, r3, #2
 8008600:	440b      	add	r3, r1
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d10a      	bne.n	800861e <xTaskPriorityDisinherit+0xb2>
 8008608:	693b      	ldr	r3, [r7, #16]
 800860a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800860c:	2201      	movs	r2, #1
 800860e:	fa02 f303 	lsl.w	r3, r2, r3
 8008612:	43da      	mvns	r2, r3
 8008614:	4b18      	ldr	r3, [pc, #96]	@ (8008678 <xTaskPriorityDisinherit+0x10c>)
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	4013      	ands	r3, r2
 800861a:	4a17      	ldr	r2, [pc, #92]	@ (8008678 <xTaskPriorityDisinherit+0x10c>)
 800861c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800861e:	693b      	ldr	r3, [r7, #16]
 8008620:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008622:	693b      	ldr	r3, [r7, #16]
 8008624:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008626:	693b      	ldr	r3, [r7, #16]
 8008628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800862a:	f1c3 0207 	rsb	r2, r3, #7
 800862e:	693b      	ldr	r3, [r7, #16]
 8008630:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008632:	693b      	ldr	r3, [r7, #16]
 8008634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008636:	2201      	movs	r2, #1
 8008638:	409a      	lsls	r2, r3
 800863a:	4b0f      	ldr	r3, [pc, #60]	@ (8008678 <xTaskPriorityDisinherit+0x10c>)
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	4313      	orrs	r3, r2
 8008640:	4a0d      	ldr	r2, [pc, #52]	@ (8008678 <xTaskPriorityDisinherit+0x10c>)
 8008642:	6013      	str	r3, [r2, #0]
 8008644:	693b      	ldr	r3, [r7, #16]
 8008646:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008648:	4613      	mov	r3, r2
 800864a:	009b      	lsls	r3, r3, #2
 800864c:	4413      	add	r3, r2
 800864e:	009b      	lsls	r3, r3, #2
 8008650:	4a08      	ldr	r2, [pc, #32]	@ (8008674 <xTaskPriorityDisinherit+0x108>)
 8008652:	441a      	add	r2, r3
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	3304      	adds	r3, #4
 8008658:	4619      	mov	r1, r3
 800865a:	4610      	mov	r0, r2
 800865c:	f7fe fbcb 	bl	8006df6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008660:	2301      	movs	r3, #1
 8008662:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008664:	697b      	ldr	r3, [r7, #20]
	}
 8008666:	4618      	mov	r0, r3
 8008668:	3718      	adds	r7, #24
 800866a:	46bd      	mov	sp, r7
 800866c:	bd80      	pop	{r7, pc}
 800866e:	bf00      	nop
 8008670:	20000350 	.word	0x20000350
 8008674:	20000354 	.word	0x20000354
 8008678:	20000458 	.word	0x20000458

0800867c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800867c:	b580      	push	{r7, lr}
 800867e:	b088      	sub	sp, #32
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
 8008684:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800868a:	2301      	movs	r3, #1
 800868c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d079      	beq.n	8008788 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008694:	69bb      	ldr	r3, [r7, #24]
 8008696:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008698:	2b00      	cmp	r3, #0
 800869a:	d10b      	bne.n	80086b4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800869c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086a0:	f383 8811 	msr	BASEPRI, r3
 80086a4:	f3bf 8f6f 	isb	sy
 80086a8:	f3bf 8f4f 	dsb	sy
 80086ac:	60fb      	str	r3, [r7, #12]
}
 80086ae:	bf00      	nop
 80086b0:	bf00      	nop
 80086b2:	e7fd      	b.n	80086b0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80086b4:	69bb      	ldr	r3, [r7, #24]
 80086b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086b8:	683a      	ldr	r2, [r7, #0]
 80086ba:	429a      	cmp	r2, r3
 80086bc:	d902      	bls.n	80086c4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80086be:	683b      	ldr	r3, [r7, #0]
 80086c0:	61fb      	str	r3, [r7, #28]
 80086c2:	e002      	b.n	80086ca <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80086c4:	69bb      	ldr	r3, [r7, #24]
 80086c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086c8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80086ca:	69bb      	ldr	r3, [r7, #24]
 80086cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086ce:	69fa      	ldr	r2, [r7, #28]
 80086d0:	429a      	cmp	r2, r3
 80086d2:	d059      	beq.n	8008788 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80086d4:	69bb      	ldr	r3, [r7, #24]
 80086d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80086d8:	697a      	ldr	r2, [r7, #20]
 80086da:	429a      	cmp	r2, r3
 80086dc:	d154      	bne.n	8008788 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80086de:	4b2c      	ldr	r3, [pc, #176]	@ (8008790 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	69ba      	ldr	r2, [r7, #24]
 80086e4:	429a      	cmp	r2, r3
 80086e6:	d10b      	bne.n	8008700 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80086e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ec:	f383 8811 	msr	BASEPRI, r3
 80086f0:	f3bf 8f6f 	isb	sy
 80086f4:	f3bf 8f4f 	dsb	sy
 80086f8:	60bb      	str	r3, [r7, #8]
}
 80086fa:	bf00      	nop
 80086fc:	bf00      	nop
 80086fe:	e7fd      	b.n	80086fc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008700:	69bb      	ldr	r3, [r7, #24]
 8008702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008704:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008706:	69bb      	ldr	r3, [r7, #24]
 8008708:	69fa      	ldr	r2, [r7, #28]
 800870a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800870c:	69bb      	ldr	r3, [r7, #24]
 800870e:	699b      	ldr	r3, [r3, #24]
 8008710:	2b00      	cmp	r3, #0
 8008712:	db04      	blt.n	800871e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008714:	69fb      	ldr	r3, [r7, #28]
 8008716:	f1c3 0207 	rsb	r2, r3, #7
 800871a:	69bb      	ldr	r3, [r7, #24]
 800871c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800871e:	69bb      	ldr	r3, [r7, #24]
 8008720:	6959      	ldr	r1, [r3, #20]
 8008722:	693a      	ldr	r2, [r7, #16]
 8008724:	4613      	mov	r3, r2
 8008726:	009b      	lsls	r3, r3, #2
 8008728:	4413      	add	r3, r2
 800872a:	009b      	lsls	r3, r3, #2
 800872c:	4a19      	ldr	r2, [pc, #100]	@ (8008794 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800872e:	4413      	add	r3, r2
 8008730:	4299      	cmp	r1, r3
 8008732:	d129      	bne.n	8008788 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008734:	69bb      	ldr	r3, [r7, #24]
 8008736:	3304      	adds	r3, #4
 8008738:	4618      	mov	r0, r3
 800873a:	f7fe fbb9 	bl	8006eb0 <uxListRemove>
 800873e:	4603      	mov	r3, r0
 8008740:	2b00      	cmp	r3, #0
 8008742:	d10a      	bne.n	800875a <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8008744:	69bb      	ldr	r3, [r7, #24]
 8008746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008748:	2201      	movs	r2, #1
 800874a:	fa02 f303 	lsl.w	r3, r2, r3
 800874e:	43da      	mvns	r2, r3
 8008750:	4b11      	ldr	r3, [pc, #68]	@ (8008798 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	4013      	ands	r3, r2
 8008756:	4a10      	ldr	r2, [pc, #64]	@ (8008798 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8008758:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800875a:	69bb      	ldr	r3, [r7, #24]
 800875c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800875e:	2201      	movs	r2, #1
 8008760:	409a      	lsls	r2, r3
 8008762:	4b0d      	ldr	r3, [pc, #52]	@ (8008798 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	4313      	orrs	r3, r2
 8008768:	4a0b      	ldr	r2, [pc, #44]	@ (8008798 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800876a:	6013      	str	r3, [r2, #0]
 800876c:	69bb      	ldr	r3, [r7, #24]
 800876e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008770:	4613      	mov	r3, r2
 8008772:	009b      	lsls	r3, r3, #2
 8008774:	4413      	add	r3, r2
 8008776:	009b      	lsls	r3, r3, #2
 8008778:	4a06      	ldr	r2, [pc, #24]	@ (8008794 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800877a:	441a      	add	r2, r3
 800877c:	69bb      	ldr	r3, [r7, #24]
 800877e:	3304      	adds	r3, #4
 8008780:	4619      	mov	r1, r3
 8008782:	4610      	mov	r0, r2
 8008784:	f7fe fb37 	bl	8006df6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008788:	bf00      	nop
 800878a:	3720      	adds	r7, #32
 800878c:	46bd      	mov	sp, r7
 800878e:	bd80      	pop	{r7, pc}
 8008790:	20000350 	.word	0x20000350
 8008794:	20000354 	.word	0x20000354
 8008798:	20000458 	.word	0x20000458

0800879c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800879c:	b480      	push	{r7}
 800879e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80087a0:	4b07      	ldr	r3, [pc, #28]	@ (80087c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d004      	beq.n	80087b2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80087a8:	4b05      	ldr	r3, [pc, #20]	@ (80087c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80087ae:	3201      	adds	r2, #1
 80087b0:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 80087b2:	4b03      	ldr	r3, [pc, #12]	@ (80087c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80087b4:	681b      	ldr	r3, [r3, #0]
	}
 80087b6:	4618      	mov	r0, r3
 80087b8:	46bd      	mov	sp, r7
 80087ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087be:	4770      	bx	lr
 80087c0:	20000350 	.word	0x20000350

080087c4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b084      	sub	sp, #16
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80087ce:	4b29      	ldr	r3, [pc, #164]	@ (8008874 <prvAddCurrentTaskToDelayedList+0xb0>)
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80087d4:	4b28      	ldr	r3, [pc, #160]	@ (8008878 <prvAddCurrentTaskToDelayedList+0xb4>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	3304      	adds	r3, #4
 80087da:	4618      	mov	r0, r3
 80087dc:	f7fe fb68 	bl	8006eb0 <uxListRemove>
 80087e0:	4603      	mov	r3, r0
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d10b      	bne.n	80087fe <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80087e6:	4b24      	ldr	r3, [pc, #144]	@ (8008878 <prvAddCurrentTaskToDelayedList+0xb4>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087ec:	2201      	movs	r2, #1
 80087ee:	fa02 f303 	lsl.w	r3, r2, r3
 80087f2:	43da      	mvns	r2, r3
 80087f4:	4b21      	ldr	r3, [pc, #132]	@ (800887c <prvAddCurrentTaskToDelayedList+0xb8>)
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	4013      	ands	r3, r2
 80087fa:	4a20      	ldr	r2, [pc, #128]	@ (800887c <prvAddCurrentTaskToDelayedList+0xb8>)
 80087fc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008804:	d10a      	bne.n	800881c <prvAddCurrentTaskToDelayedList+0x58>
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d007      	beq.n	800881c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800880c:	4b1a      	ldr	r3, [pc, #104]	@ (8008878 <prvAddCurrentTaskToDelayedList+0xb4>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	3304      	adds	r3, #4
 8008812:	4619      	mov	r1, r3
 8008814:	481a      	ldr	r0, [pc, #104]	@ (8008880 <prvAddCurrentTaskToDelayedList+0xbc>)
 8008816:	f7fe faee 	bl	8006df6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800881a:	e026      	b.n	800886a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800881c:	68fa      	ldr	r2, [r7, #12]
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	4413      	add	r3, r2
 8008822:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008824:	4b14      	ldr	r3, [pc, #80]	@ (8008878 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	68ba      	ldr	r2, [r7, #8]
 800882a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800882c:	68ba      	ldr	r2, [r7, #8]
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	429a      	cmp	r2, r3
 8008832:	d209      	bcs.n	8008848 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008834:	4b13      	ldr	r3, [pc, #76]	@ (8008884 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008836:	681a      	ldr	r2, [r3, #0]
 8008838:	4b0f      	ldr	r3, [pc, #60]	@ (8008878 <prvAddCurrentTaskToDelayedList+0xb4>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	3304      	adds	r3, #4
 800883e:	4619      	mov	r1, r3
 8008840:	4610      	mov	r0, r2
 8008842:	f7fe fafc 	bl	8006e3e <vListInsert>
}
 8008846:	e010      	b.n	800886a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008848:	4b0f      	ldr	r3, [pc, #60]	@ (8008888 <prvAddCurrentTaskToDelayedList+0xc4>)
 800884a:	681a      	ldr	r2, [r3, #0]
 800884c:	4b0a      	ldr	r3, [pc, #40]	@ (8008878 <prvAddCurrentTaskToDelayedList+0xb4>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	3304      	adds	r3, #4
 8008852:	4619      	mov	r1, r3
 8008854:	4610      	mov	r0, r2
 8008856:	f7fe faf2 	bl	8006e3e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800885a:	4b0c      	ldr	r3, [pc, #48]	@ (800888c <prvAddCurrentTaskToDelayedList+0xc8>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	68ba      	ldr	r2, [r7, #8]
 8008860:	429a      	cmp	r2, r3
 8008862:	d202      	bcs.n	800886a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008864:	4a09      	ldr	r2, [pc, #36]	@ (800888c <prvAddCurrentTaskToDelayedList+0xc8>)
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	6013      	str	r3, [r2, #0]
}
 800886a:	bf00      	nop
 800886c:	3710      	adds	r7, #16
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}
 8008872:	bf00      	nop
 8008874:	20000454 	.word	0x20000454
 8008878:	20000350 	.word	0x20000350
 800887c:	20000458 	.word	0x20000458
 8008880:	2000043c 	.word	0x2000043c
 8008884:	2000040c 	.word	0x2000040c
 8008888:	20000408 	.word	0x20000408
 800888c:	20000470 	.word	0x20000470

08008890 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008890:	b480      	push	{r7}
 8008892:	b085      	sub	sp, #20
 8008894:	af00      	add	r7, sp, #0
 8008896:	60f8      	str	r0, [r7, #12]
 8008898:	60b9      	str	r1, [r7, #8]
 800889a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	3b04      	subs	r3, #4
 80088a0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80088a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	3b04      	subs	r3, #4
 80088ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80088b0:	68bb      	ldr	r3, [r7, #8]
 80088b2:	f023 0201 	bic.w	r2, r3, #1
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	3b04      	subs	r3, #4
 80088be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80088c0:	4a0c      	ldr	r2, [pc, #48]	@ (80088f4 <pxPortInitialiseStack+0x64>)
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	3b14      	subs	r3, #20
 80088ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80088cc:	687a      	ldr	r2, [r7, #4]
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	3b04      	subs	r3, #4
 80088d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	f06f 0202 	mvn.w	r2, #2
 80088de:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	3b20      	subs	r3, #32
 80088e4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80088e6:	68fb      	ldr	r3, [r7, #12]
}
 80088e8:	4618      	mov	r0, r3
 80088ea:	3714      	adds	r7, #20
 80088ec:	46bd      	mov	sp, r7
 80088ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f2:	4770      	bx	lr
 80088f4:	080088f9 	.word	0x080088f9

080088f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80088f8:	b480      	push	{r7}
 80088fa:	b085      	sub	sp, #20
 80088fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80088fe:	2300      	movs	r3, #0
 8008900:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008902:	4b13      	ldr	r3, [pc, #76]	@ (8008950 <prvTaskExitError+0x58>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800890a:	d00b      	beq.n	8008924 <prvTaskExitError+0x2c>
	__asm volatile
 800890c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008910:	f383 8811 	msr	BASEPRI, r3
 8008914:	f3bf 8f6f 	isb	sy
 8008918:	f3bf 8f4f 	dsb	sy
 800891c:	60fb      	str	r3, [r7, #12]
}
 800891e:	bf00      	nop
 8008920:	bf00      	nop
 8008922:	e7fd      	b.n	8008920 <prvTaskExitError+0x28>
	__asm volatile
 8008924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008928:	f383 8811 	msr	BASEPRI, r3
 800892c:	f3bf 8f6f 	isb	sy
 8008930:	f3bf 8f4f 	dsb	sy
 8008934:	60bb      	str	r3, [r7, #8]
}
 8008936:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008938:	bf00      	nop
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d0fc      	beq.n	800893a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008940:	bf00      	nop
 8008942:	bf00      	nop
 8008944:	3714      	adds	r7, #20
 8008946:	46bd      	mov	sp, r7
 8008948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894c:	4770      	bx	lr
 800894e:	bf00      	nop
 8008950:	2000000c 	.word	0x2000000c
	...

08008960 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008960:	4b07      	ldr	r3, [pc, #28]	@ (8008980 <pxCurrentTCBConst2>)
 8008962:	6819      	ldr	r1, [r3, #0]
 8008964:	6808      	ldr	r0, [r1, #0]
 8008966:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800896a:	f380 8809 	msr	PSP, r0
 800896e:	f3bf 8f6f 	isb	sy
 8008972:	f04f 0000 	mov.w	r0, #0
 8008976:	f380 8811 	msr	BASEPRI, r0
 800897a:	4770      	bx	lr
 800897c:	f3af 8000 	nop.w

08008980 <pxCurrentTCBConst2>:
 8008980:	20000350 	.word	0x20000350
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008984:	bf00      	nop
 8008986:	bf00      	nop

08008988 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008988:	4808      	ldr	r0, [pc, #32]	@ (80089ac <prvPortStartFirstTask+0x24>)
 800898a:	6800      	ldr	r0, [r0, #0]
 800898c:	6800      	ldr	r0, [r0, #0]
 800898e:	f380 8808 	msr	MSP, r0
 8008992:	f04f 0000 	mov.w	r0, #0
 8008996:	f380 8814 	msr	CONTROL, r0
 800899a:	b662      	cpsie	i
 800899c:	b661      	cpsie	f
 800899e:	f3bf 8f4f 	dsb	sy
 80089a2:	f3bf 8f6f 	isb	sy
 80089a6:	df00      	svc	0
 80089a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80089aa:	bf00      	nop
 80089ac:	e000ed08 	.word	0xe000ed08

080089b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b086      	sub	sp, #24
 80089b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80089b6:	4b47      	ldr	r3, [pc, #284]	@ (8008ad4 <xPortStartScheduler+0x124>)
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	4a47      	ldr	r2, [pc, #284]	@ (8008ad8 <xPortStartScheduler+0x128>)
 80089bc:	4293      	cmp	r3, r2
 80089be:	d10b      	bne.n	80089d8 <xPortStartScheduler+0x28>
	__asm volatile
 80089c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089c4:	f383 8811 	msr	BASEPRI, r3
 80089c8:	f3bf 8f6f 	isb	sy
 80089cc:	f3bf 8f4f 	dsb	sy
 80089d0:	60fb      	str	r3, [r7, #12]
}
 80089d2:	bf00      	nop
 80089d4:	bf00      	nop
 80089d6:	e7fd      	b.n	80089d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80089d8:	4b3e      	ldr	r3, [pc, #248]	@ (8008ad4 <xPortStartScheduler+0x124>)
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	4a3f      	ldr	r2, [pc, #252]	@ (8008adc <xPortStartScheduler+0x12c>)
 80089de:	4293      	cmp	r3, r2
 80089e0:	d10b      	bne.n	80089fa <xPortStartScheduler+0x4a>
	__asm volatile
 80089e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089e6:	f383 8811 	msr	BASEPRI, r3
 80089ea:	f3bf 8f6f 	isb	sy
 80089ee:	f3bf 8f4f 	dsb	sy
 80089f2:	613b      	str	r3, [r7, #16]
}
 80089f4:	bf00      	nop
 80089f6:	bf00      	nop
 80089f8:	e7fd      	b.n	80089f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80089fa:	4b39      	ldr	r3, [pc, #228]	@ (8008ae0 <xPortStartScheduler+0x130>)
 80089fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80089fe:	697b      	ldr	r3, [r7, #20]
 8008a00:	781b      	ldrb	r3, [r3, #0]
 8008a02:	b2db      	uxtb	r3, r3
 8008a04:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	22ff      	movs	r2, #255	@ 0xff
 8008a0a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008a0c:	697b      	ldr	r3, [r7, #20]
 8008a0e:	781b      	ldrb	r3, [r3, #0]
 8008a10:	b2db      	uxtb	r3, r3
 8008a12:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008a14:	78fb      	ldrb	r3, [r7, #3]
 8008a16:	b2db      	uxtb	r3, r3
 8008a18:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008a1c:	b2da      	uxtb	r2, r3
 8008a1e:	4b31      	ldr	r3, [pc, #196]	@ (8008ae4 <xPortStartScheduler+0x134>)
 8008a20:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008a22:	4b31      	ldr	r3, [pc, #196]	@ (8008ae8 <xPortStartScheduler+0x138>)
 8008a24:	2207      	movs	r2, #7
 8008a26:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008a28:	e009      	b.n	8008a3e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008a2a:	4b2f      	ldr	r3, [pc, #188]	@ (8008ae8 <xPortStartScheduler+0x138>)
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	3b01      	subs	r3, #1
 8008a30:	4a2d      	ldr	r2, [pc, #180]	@ (8008ae8 <xPortStartScheduler+0x138>)
 8008a32:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008a34:	78fb      	ldrb	r3, [r7, #3]
 8008a36:	b2db      	uxtb	r3, r3
 8008a38:	005b      	lsls	r3, r3, #1
 8008a3a:	b2db      	uxtb	r3, r3
 8008a3c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008a3e:	78fb      	ldrb	r3, [r7, #3]
 8008a40:	b2db      	uxtb	r3, r3
 8008a42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a46:	2b80      	cmp	r3, #128	@ 0x80
 8008a48:	d0ef      	beq.n	8008a2a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008a4a:	4b27      	ldr	r3, [pc, #156]	@ (8008ae8 <xPortStartScheduler+0x138>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	f1c3 0307 	rsb	r3, r3, #7
 8008a52:	2b04      	cmp	r3, #4
 8008a54:	d00b      	beq.n	8008a6e <xPortStartScheduler+0xbe>
	__asm volatile
 8008a56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a5a:	f383 8811 	msr	BASEPRI, r3
 8008a5e:	f3bf 8f6f 	isb	sy
 8008a62:	f3bf 8f4f 	dsb	sy
 8008a66:	60bb      	str	r3, [r7, #8]
}
 8008a68:	bf00      	nop
 8008a6a:	bf00      	nop
 8008a6c:	e7fd      	b.n	8008a6a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8008ae8 <xPortStartScheduler+0x138>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	021b      	lsls	r3, r3, #8
 8008a74:	4a1c      	ldr	r2, [pc, #112]	@ (8008ae8 <xPortStartScheduler+0x138>)
 8008a76:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008a78:	4b1b      	ldr	r3, [pc, #108]	@ (8008ae8 <xPortStartScheduler+0x138>)
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008a80:	4a19      	ldr	r2, [pc, #100]	@ (8008ae8 <xPortStartScheduler+0x138>)
 8008a82:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	b2da      	uxtb	r2, r3
 8008a88:	697b      	ldr	r3, [r7, #20]
 8008a8a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008a8c:	4b17      	ldr	r3, [pc, #92]	@ (8008aec <xPortStartScheduler+0x13c>)
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4a16      	ldr	r2, [pc, #88]	@ (8008aec <xPortStartScheduler+0x13c>)
 8008a92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008a96:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008a98:	4b14      	ldr	r3, [pc, #80]	@ (8008aec <xPortStartScheduler+0x13c>)
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	4a13      	ldr	r2, [pc, #76]	@ (8008aec <xPortStartScheduler+0x13c>)
 8008a9e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008aa2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008aa4:	f000 f8da 	bl	8008c5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008aa8:	4b11      	ldr	r3, [pc, #68]	@ (8008af0 <xPortStartScheduler+0x140>)
 8008aaa:	2200      	movs	r2, #0
 8008aac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008aae:	f000 f8f9 	bl	8008ca4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008ab2:	4b10      	ldr	r3, [pc, #64]	@ (8008af4 <xPortStartScheduler+0x144>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	4a0f      	ldr	r2, [pc, #60]	@ (8008af4 <xPortStartScheduler+0x144>)
 8008ab8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008abc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008abe:	f7ff ff63 	bl	8008988 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008ac2:	f7ff fa8f 	bl	8007fe4 <vTaskSwitchContext>
	prvTaskExitError();
 8008ac6:	f7ff ff17 	bl	80088f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008aca:	2300      	movs	r3, #0
}
 8008acc:	4618      	mov	r0, r3
 8008ace:	3718      	adds	r7, #24
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	bd80      	pop	{r7, pc}
 8008ad4:	e000ed00 	.word	0xe000ed00
 8008ad8:	410fc271 	.word	0x410fc271
 8008adc:	410fc270 	.word	0x410fc270
 8008ae0:	e000e400 	.word	0xe000e400
 8008ae4:	2000047c 	.word	0x2000047c
 8008ae8:	20000480 	.word	0x20000480
 8008aec:	e000ed20 	.word	0xe000ed20
 8008af0:	2000000c 	.word	0x2000000c
 8008af4:	e000ef34 	.word	0xe000ef34

08008af8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008af8:	b480      	push	{r7}
 8008afa:	b083      	sub	sp, #12
 8008afc:	af00      	add	r7, sp, #0
	__asm volatile
 8008afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b02:	f383 8811 	msr	BASEPRI, r3
 8008b06:	f3bf 8f6f 	isb	sy
 8008b0a:	f3bf 8f4f 	dsb	sy
 8008b0e:	607b      	str	r3, [r7, #4]
}
 8008b10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008b12:	4b10      	ldr	r3, [pc, #64]	@ (8008b54 <vPortEnterCritical+0x5c>)
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	3301      	adds	r3, #1
 8008b18:	4a0e      	ldr	r2, [pc, #56]	@ (8008b54 <vPortEnterCritical+0x5c>)
 8008b1a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008b1c:	4b0d      	ldr	r3, [pc, #52]	@ (8008b54 <vPortEnterCritical+0x5c>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	2b01      	cmp	r3, #1
 8008b22:	d110      	bne.n	8008b46 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008b24:	4b0c      	ldr	r3, [pc, #48]	@ (8008b58 <vPortEnterCritical+0x60>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	b2db      	uxtb	r3, r3
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d00b      	beq.n	8008b46 <vPortEnterCritical+0x4e>
	__asm volatile
 8008b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b32:	f383 8811 	msr	BASEPRI, r3
 8008b36:	f3bf 8f6f 	isb	sy
 8008b3a:	f3bf 8f4f 	dsb	sy
 8008b3e:	603b      	str	r3, [r7, #0]
}
 8008b40:	bf00      	nop
 8008b42:	bf00      	nop
 8008b44:	e7fd      	b.n	8008b42 <vPortEnterCritical+0x4a>
	}
}
 8008b46:	bf00      	nop
 8008b48:	370c      	adds	r7, #12
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b50:	4770      	bx	lr
 8008b52:	bf00      	nop
 8008b54:	2000000c 	.word	0x2000000c
 8008b58:	e000ed04 	.word	0xe000ed04

08008b5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008b5c:	b480      	push	{r7}
 8008b5e:	b083      	sub	sp, #12
 8008b60:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008b62:	4b12      	ldr	r3, [pc, #72]	@ (8008bac <vPortExitCritical+0x50>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d10b      	bne.n	8008b82 <vPortExitCritical+0x26>
	__asm volatile
 8008b6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b6e:	f383 8811 	msr	BASEPRI, r3
 8008b72:	f3bf 8f6f 	isb	sy
 8008b76:	f3bf 8f4f 	dsb	sy
 8008b7a:	607b      	str	r3, [r7, #4]
}
 8008b7c:	bf00      	nop
 8008b7e:	bf00      	nop
 8008b80:	e7fd      	b.n	8008b7e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008b82:	4b0a      	ldr	r3, [pc, #40]	@ (8008bac <vPortExitCritical+0x50>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	3b01      	subs	r3, #1
 8008b88:	4a08      	ldr	r2, [pc, #32]	@ (8008bac <vPortExitCritical+0x50>)
 8008b8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008b8c:	4b07      	ldr	r3, [pc, #28]	@ (8008bac <vPortExitCritical+0x50>)
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d105      	bne.n	8008ba0 <vPortExitCritical+0x44>
 8008b94:	2300      	movs	r3, #0
 8008b96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	f383 8811 	msr	BASEPRI, r3
}
 8008b9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008ba0:	bf00      	nop
 8008ba2:	370c      	adds	r7, #12
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008baa:	4770      	bx	lr
 8008bac:	2000000c 	.word	0x2000000c

08008bb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008bb0:	f3ef 8009 	mrs	r0, PSP
 8008bb4:	f3bf 8f6f 	isb	sy
 8008bb8:	4b15      	ldr	r3, [pc, #84]	@ (8008c10 <pxCurrentTCBConst>)
 8008bba:	681a      	ldr	r2, [r3, #0]
 8008bbc:	f01e 0f10 	tst.w	lr, #16
 8008bc0:	bf08      	it	eq
 8008bc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008bc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bca:	6010      	str	r0, [r2, #0]
 8008bcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008bd0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008bd4:	f380 8811 	msr	BASEPRI, r0
 8008bd8:	f3bf 8f4f 	dsb	sy
 8008bdc:	f3bf 8f6f 	isb	sy
 8008be0:	f7ff fa00 	bl	8007fe4 <vTaskSwitchContext>
 8008be4:	f04f 0000 	mov.w	r0, #0
 8008be8:	f380 8811 	msr	BASEPRI, r0
 8008bec:	bc09      	pop	{r0, r3}
 8008bee:	6819      	ldr	r1, [r3, #0]
 8008bf0:	6808      	ldr	r0, [r1, #0]
 8008bf2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bf6:	f01e 0f10 	tst.w	lr, #16
 8008bfa:	bf08      	it	eq
 8008bfc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008c00:	f380 8809 	msr	PSP, r0
 8008c04:	f3bf 8f6f 	isb	sy
 8008c08:	4770      	bx	lr
 8008c0a:	bf00      	nop
 8008c0c:	f3af 8000 	nop.w

08008c10 <pxCurrentTCBConst>:
 8008c10:	20000350 	.word	0x20000350
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008c14:	bf00      	nop
 8008c16:	bf00      	nop

08008c18 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b082      	sub	sp, #8
 8008c1c:	af00      	add	r7, sp, #0
	__asm volatile
 8008c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c22:	f383 8811 	msr	BASEPRI, r3
 8008c26:	f3bf 8f6f 	isb	sy
 8008c2a:	f3bf 8f4f 	dsb	sy
 8008c2e:	607b      	str	r3, [r7, #4]
}
 8008c30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008c32:	f7ff f91d 	bl	8007e70 <xTaskIncrementTick>
 8008c36:	4603      	mov	r3, r0
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d003      	beq.n	8008c44 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008c3c:	4b06      	ldr	r3, [pc, #24]	@ (8008c58 <SysTick_Handler+0x40>)
 8008c3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c42:	601a      	str	r2, [r3, #0]
 8008c44:	2300      	movs	r3, #0
 8008c46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	f383 8811 	msr	BASEPRI, r3
}
 8008c4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008c50:	bf00      	nop
 8008c52:	3708      	adds	r7, #8
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}
 8008c58:	e000ed04 	.word	0xe000ed04

08008c5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008c5c:	b480      	push	{r7}
 8008c5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008c60:	4b0b      	ldr	r3, [pc, #44]	@ (8008c90 <vPortSetupTimerInterrupt+0x34>)
 8008c62:	2200      	movs	r2, #0
 8008c64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008c66:	4b0b      	ldr	r3, [pc, #44]	@ (8008c94 <vPortSetupTimerInterrupt+0x38>)
 8008c68:	2200      	movs	r2, #0
 8008c6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8008c98 <vPortSetupTimerInterrupt+0x3c>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	4a0a      	ldr	r2, [pc, #40]	@ (8008c9c <vPortSetupTimerInterrupt+0x40>)
 8008c72:	fba2 2303 	umull	r2, r3, r2, r3
 8008c76:	099b      	lsrs	r3, r3, #6
 8008c78:	4a09      	ldr	r2, [pc, #36]	@ (8008ca0 <vPortSetupTimerInterrupt+0x44>)
 8008c7a:	3b01      	subs	r3, #1
 8008c7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008c7e:	4b04      	ldr	r3, [pc, #16]	@ (8008c90 <vPortSetupTimerInterrupt+0x34>)
 8008c80:	2207      	movs	r2, #7
 8008c82:	601a      	str	r2, [r3, #0]
}
 8008c84:	bf00      	nop
 8008c86:	46bd      	mov	sp, r7
 8008c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8c:	4770      	bx	lr
 8008c8e:	bf00      	nop
 8008c90:	e000e010 	.word	0xe000e010
 8008c94:	e000e018 	.word	0xe000e018
 8008c98:	20000000 	.word	0x20000000
 8008c9c:	10624dd3 	.word	0x10624dd3
 8008ca0:	e000e014 	.word	0xe000e014

08008ca4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008ca4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008cb4 <vPortEnableVFP+0x10>
 8008ca8:	6801      	ldr	r1, [r0, #0]
 8008caa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008cae:	6001      	str	r1, [r0, #0]
 8008cb0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008cb2:	bf00      	nop
 8008cb4:	e000ed88 	.word	0xe000ed88

08008cb8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008cb8:	b480      	push	{r7}
 8008cba:	b085      	sub	sp, #20
 8008cbc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008cbe:	f3ef 8305 	mrs	r3, IPSR
 8008cc2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	2b0f      	cmp	r3, #15
 8008cc8:	d915      	bls.n	8008cf6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008cca:	4a18      	ldr	r2, [pc, #96]	@ (8008d2c <vPortValidateInterruptPriority+0x74>)
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	4413      	add	r3, r2
 8008cd0:	781b      	ldrb	r3, [r3, #0]
 8008cd2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008cd4:	4b16      	ldr	r3, [pc, #88]	@ (8008d30 <vPortValidateInterruptPriority+0x78>)
 8008cd6:	781b      	ldrb	r3, [r3, #0]
 8008cd8:	7afa      	ldrb	r2, [r7, #11]
 8008cda:	429a      	cmp	r2, r3
 8008cdc:	d20b      	bcs.n	8008cf6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ce2:	f383 8811 	msr	BASEPRI, r3
 8008ce6:	f3bf 8f6f 	isb	sy
 8008cea:	f3bf 8f4f 	dsb	sy
 8008cee:	607b      	str	r3, [r7, #4]
}
 8008cf0:	bf00      	nop
 8008cf2:	bf00      	nop
 8008cf4:	e7fd      	b.n	8008cf2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008cf6:	4b0f      	ldr	r3, [pc, #60]	@ (8008d34 <vPortValidateInterruptPriority+0x7c>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008cfe:	4b0e      	ldr	r3, [pc, #56]	@ (8008d38 <vPortValidateInterruptPriority+0x80>)
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	429a      	cmp	r2, r3
 8008d04:	d90b      	bls.n	8008d1e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008d06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d0a:	f383 8811 	msr	BASEPRI, r3
 8008d0e:	f3bf 8f6f 	isb	sy
 8008d12:	f3bf 8f4f 	dsb	sy
 8008d16:	603b      	str	r3, [r7, #0]
}
 8008d18:	bf00      	nop
 8008d1a:	bf00      	nop
 8008d1c:	e7fd      	b.n	8008d1a <vPortValidateInterruptPriority+0x62>
	}
 8008d1e:	bf00      	nop
 8008d20:	3714      	adds	r7, #20
 8008d22:	46bd      	mov	sp, r7
 8008d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d28:	4770      	bx	lr
 8008d2a:	bf00      	nop
 8008d2c:	e000e3f0 	.word	0xe000e3f0
 8008d30:	2000047c 	.word	0x2000047c
 8008d34:	e000ed0c 	.word	0xe000ed0c
 8008d38:	20000480 	.word	0x20000480

08008d3c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b08a      	sub	sp, #40	@ 0x28
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008d44:	2300      	movs	r3, #0
 8008d46:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008d48:	f7fe ffe6 	bl	8007d18 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008d4c:	4b5c      	ldr	r3, [pc, #368]	@ (8008ec0 <pvPortMalloc+0x184>)
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d101      	bne.n	8008d58 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008d54:	f000 f924 	bl	8008fa0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008d58:	4b5a      	ldr	r3, [pc, #360]	@ (8008ec4 <pvPortMalloc+0x188>)
 8008d5a:	681a      	ldr	r2, [r3, #0]
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	4013      	ands	r3, r2
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	f040 8095 	bne.w	8008e90 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d01e      	beq.n	8008daa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008d6c:	2208      	movs	r2, #8
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	4413      	add	r3, r2
 8008d72:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	f003 0307 	and.w	r3, r3, #7
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d015      	beq.n	8008daa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	f023 0307 	bic.w	r3, r3, #7
 8008d84:	3308      	adds	r3, #8
 8008d86:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f003 0307 	and.w	r3, r3, #7
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d00b      	beq.n	8008daa <pvPortMalloc+0x6e>
	__asm volatile
 8008d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d96:	f383 8811 	msr	BASEPRI, r3
 8008d9a:	f3bf 8f6f 	isb	sy
 8008d9e:	f3bf 8f4f 	dsb	sy
 8008da2:	617b      	str	r3, [r7, #20]
}
 8008da4:	bf00      	nop
 8008da6:	bf00      	nop
 8008da8:	e7fd      	b.n	8008da6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d06f      	beq.n	8008e90 <pvPortMalloc+0x154>
 8008db0:	4b45      	ldr	r3, [pc, #276]	@ (8008ec8 <pvPortMalloc+0x18c>)
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	687a      	ldr	r2, [r7, #4]
 8008db6:	429a      	cmp	r2, r3
 8008db8:	d86a      	bhi.n	8008e90 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008dba:	4b44      	ldr	r3, [pc, #272]	@ (8008ecc <pvPortMalloc+0x190>)
 8008dbc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008dbe:	4b43      	ldr	r3, [pc, #268]	@ (8008ecc <pvPortMalloc+0x190>)
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008dc4:	e004      	b.n	8008dd0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dc8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dd2:	685b      	ldr	r3, [r3, #4]
 8008dd4:	687a      	ldr	r2, [r7, #4]
 8008dd6:	429a      	cmp	r2, r3
 8008dd8:	d903      	bls.n	8008de2 <pvPortMalloc+0xa6>
 8008dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d1f1      	bne.n	8008dc6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008de2:	4b37      	ldr	r3, [pc, #220]	@ (8008ec0 <pvPortMalloc+0x184>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008de8:	429a      	cmp	r2, r3
 8008dea:	d051      	beq.n	8008e90 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008dec:	6a3b      	ldr	r3, [r7, #32]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	2208      	movs	r2, #8
 8008df2:	4413      	add	r3, r2
 8008df4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008df8:	681a      	ldr	r2, [r3, #0]
 8008dfa:	6a3b      	ldr	r3, [r7, #32]
 8008dfc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e00:	685a      	ldr	r2, [r3, #4]
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	1ad2      	subs	r2, r2, r3
 8008e06:	2308      	movs	r3, #8
 8008e08:	005b      	lsls	r3, r3, #1
 8008e0a:	429a      	cmp	r2, r3
 8008e0c:	d920      	bls.n	8008e50 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008e0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	4413      	add	r3, r2
 8008e14:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e16:	69bb      	ldr	r3, [r7, #24]
 8008e18:	f003 0307 	and.w	r3, r3, #7
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d00b      	beq.n	8008e38 <pvPortMalloc+0xfc>
	__asm volatile
 8008e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e24:	f383 8811 	msr	BASEPRI, r3
 8008e28:	f3bf 8f6f 	isb	sy
 8008e2c:	f3bf 8f4f 	dsb	sy
 8008e30:	613b      	str	r3, [r7, #16]
}
 8008e32:	bf00      	nop
 8008e34:	bf00      	nop
 8008e36:	e7fd      	b.n	8008e34 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e3a:	685a      	ldr	r2, [r3, #4]
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	1ad2      	subs	r2, r2, r3
 8008e40:	69bb      	ldr	r3, [r7, #24]
 8008e42:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e46:	687a      	ldr	r2, [r7, #4]
 8008e48:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008e4a:	69b8      	ldr	r0, [r7, #24]
 8008e4c:	f000 f90a 	bl	8009064 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008e50:	4b1d      	ldr	r3, [pc, #116]	@ (8008ec8 <pvPortMalloc+0x18c>)
 8008e52:	681a      	ldr	r2, [r3, #0]
 8008e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e56:	685b      	ldr	r3, [r3, #4]
 8008e58:	1ad3      	subs	r3, r2, r3
 8008e5a:	4a1b      	ldr	r2, [pc, #108]	@ (8008ec8 <pvPortMalloc+0x18c>)
 8008e5c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008e5e:	4b1a      	ldr	r3, [pc, #104]	@ (8008ec8 <pvPortMalloc+0x18c>)
 8008e60:	681a      	ldr	r2, [r3, #0]
 8008e62:	4b1b      	ldr	r3, [pc, #108]	@ (8008ed0 <pvPortMalloc+0x194>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	429a      	cmp	r2, r3
 8008e68:	d203      	bcs.n	8008e72 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008e6a:	4b17      	ldr	r3, [pc, #92]	@ (8008ec8 <pvPortMalloc+0x18c>)
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	4a18      	ldr	r2, [pc, #96]	@ (8008ed0 <pvPortMalloc+0x194>)
 8008e70:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e74:	685a      	ldr	r2, [r3, #4]
 8008e76:	4b13      	ldr	r3, [pc, #76]	@ (8008ec4 <pvPortMalloc+0x188>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	431a      	orrs	r2, r3
 8008e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e7e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e82:	2200      	movs	r2, #0
 8008e84:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008e86:	4b13      	ldr	r3, [pc, #76]	@ (8008ed4 <pvPortMalloc+0x198>)
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	3301      	adds	r3, #1
 8008e8c:	4a11      	ldr	r2, [pc, #68]	@ (8008ed4 <pvPortMalloc+0x198>)
 8008e8e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008e90:	f7fe ff50 	bl	8007d34 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e94:	69fb      	ldr	r3, [r7, #28]
 8008e96:	f003 0307 	and.w	r3, r3, #7
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d00b      	beq.n	8008eb6 <pvPortMalloc+0x17a>
	__asm volatile
 8008e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ea2:	f383 8811 	msr	BASEPRI, r3
 8008ea6:	f3bf 8f6f 	isb	sy
 8008eaa:	f3bf 8f4f 	dsb	sy
 8008eae:	60fb      	str	r3, [r7, #12]
}
 8008eb0:	bf00      	nop
 8008eb2:	bf00      	nop
 8008eb4:	e7fd      	b.n	8008eb2 <pvPortMalloc+0x176>
	return pvReturn;
 8008eb6:	69fb      	ldr	r3, [r7, #28]
}
 8008eb8:	4618      	mov	r0, r3
 8008eba:	3728      	adds	r7, #40	@ 0x28
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	bd80      	pop	{r7, pc}
 8008ec0:	2000348c 	.word	0x2000348c
 8008ec4:	200034a0 	.word	0x200034a0
 8008ec8:	20003490 	.word	0x20003490
 8008ecc:	20003484 	.word	0x20003484
 8008ed0:	20003494 	.word	0x20003494
 8008ed4:	20003498 	.word	0x20003498

08008ed8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b086      	sub	sp, #24
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d04f      	beq.n	8008f8a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008eea:	2308      	movs	r3, #8
 8008eec:	425b      	negs	r3, r3
 8008eee:	697a      	ldr	r2, [r7, #20]
 8008ef0:	4413      	add	r3, r2
 8008ef2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008ef4:	697b      	ldr	r3, [r7, #20]
 8008ef6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008ef8:	693b      	ldr	r3, [r7, #16]
 8008efa:	685a      	ldr	r2, [r3, #4]
 8008efc:	4b25      	ldr	r3, [pc, #148]	@ (8008f94 <vPortFree+0xbc>)
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	4013      	ands	r3, r2
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d10b      	bne.n	8008f1e <vPortFree+0x46>
	__asm volatile
 8008f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f0a:	f383 8811 	msr	BASEPRI, r3
 8008f0e:	f3bf 8f6f 	isb	sy
 8008f12:	f3bf 8f4f 	dsb	sy
 8008f16:	60fb      	str	r3, [r7, #12]
}
 8008f18:	bf00      	nop
 8008f1a:	bf00      	nop
 8008f1c:	e7fd      	b.n	8008f1a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008f1e:	693b      	ldr	r3, [r7, #16]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d00b      	beq.n	8008f3e <vPortFree+0x66>
	__asm volatile
 8008f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f2a:	f383 8811 	msr	BASEPRI, r3
 8008f2e:	f3bf 8f6f 	isb	sy
 8008f32:	f3bf 8f4f 	dsb	sy
 8008f36:	60bb      	str	r3, [r7, #8]
}
 8008f38:	bf00      	nop
 8008f3a:	bf00      	nop
 8008f3c:	e7fd      	b.n	8008f3a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008f3e:	693b      	ldr	r3, [r7, #16]
 8008f40:	685a      	ldr	r2, [r3, #4]
 8008f42:	4b14      	ldr	r3, [pc, #80]	@ (8008f94 <vPortFree+0xbc>)
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	4013      	ands	r3, r2
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d01e      	beq.n	8008f8a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008f4c:	693b      	ldr	r3, [r7, #16]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d11a      	bne.n	8008f8a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008f54:	693b      	ldr	r3, [r7, #16]
 8008f56:	685a      	ldr	r2, [r3, #4]
 8008f58:	4b0e      	ldr	r3, [pc, #56]	@ (8008f94 <vPortFree+0xbc>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	43db      	mvns	r3, r3
 8008f5e:	401a      	ands	r2, r3
 8008f60:	693b      	ldr	r3, [r7, #16]
 8008f62:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008f64:	f7fe fed8 	bl	8007d18 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008f68:	693b      	ldr	r3, [r7, #16]
 8008f6a:	685a      	ldr	r2, [r3, #4]
 8008f6c:	4b0a      	ldr	r3, [pc, #40]	@ (8008f98 <vPortFree+0xc0>)
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	4413      	add	r3, r2
 8008f72:	4a09      	ldr	r2, [pc, #36]	@ (8008f98 <vPortFree+0xc0>)
 8008f74:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008f76:	6938      	ldr	r0, [r7, #16]
 8008f78:	f000 f874 	bl	8009064 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008f7c:	4b07      	ldr	r3, [pc, #28]	@ (8008f9c <vPortFree+0xc4>)
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	3301      	adds	r3, #1
 8008f82:	4a06      	ldr	r2, [pc, #24]	@ (8008f9c <vPortFree+0xc4>)
 8008f84:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008f86:	f7fe fed5 	bl	8007d34 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008f8a:	bf00      	nop
 8008f8c:	3718      	adds	r7, #24
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}
 8008f92:	bf00      	nop
 8008f94:	200034a0 	.word	0x200034a0
 8008f98:	20003490 	.word	0x20003490
 8008f9c:	2000349c 	.word	0x2000349c

08008fa0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	b085      	sub	sp, #20
 8008fa4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008fa6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8008faa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008fac:	4b27      	ldr	r3, [pc, #156]	@ (800904c <prvHeapInit+0xac>)
 8008fae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	f003 0307 	and.w	r3, r3, #7
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d00c      	beq.n	8008fd4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	3307      	adds	r3, #7
 8008fbe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	f023 0307 	bic.w	r3, r3, #7
 8008fc6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008fc8:	68ba      	ldr	r2, [r7, #8]
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	1ad3      	subs	r3, r2, r3
 8008fce:	4a1f      	ldr	r2, [pc, #124]	@ (800904c <prvHeapInit+0xac>)
 8008fd0:	4413      	add	r3, r2
 8008fd2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008fd8:	4a1d      	ldr	r2, [pc, #116]	@ (8009050 <prvHeapInit+0xb0>)
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008fde:	4b1c      	ldr	r3, [pc, #112]	@ (8009050 <prvHeapInit+0xb0>)
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	68ba      	ldr	r2, [r7, #8]
 8008fe8:	4413      	add	r3, r2
 8008fea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008fec:	2208      	movs	r2, #8
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	1a9b      	subs	r3, r3, r2
 8008ff2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	f023 0307 	bic.w	r3, r3, #7
 8008ffa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	4a15      	ldr	r2, [pc, #84]	@ (8009054 <prvHeapInit+0xb4>)
 8009000:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009002:	4b14      	ldr	r3, [pc, #80]	@ (8009054 <prvHeapInit+0xb4>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	2200      	movs	r2, #0
 8009008:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800900a:	4b12      	ldr	r3, [pc, #72]	@ (8009054 <prvHeapInit+0xb4>)
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	2200      	movs	r2, #0
 8009010:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	68fa      	ldr	r2, [r7, #12]
 800901a:	1ad2      	subs	r2, r2, r3
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009020:	4b0c      	ldr	r3, [pc, #48]	@ (8009054 <prvHeapInit+0xb4>)
 8009022:	681a      	ldr	r2, [r3, #0]
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	685b      	ldr	r3, [r3, #4]
 800902c:	4a0a      	ldr	r2, [pc, #40]	@ (8009058 <prvHeapInit+0xb8>)
 800902e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	685b      	ldr	r3, [r3, #4]
 8009034:	4a09      	ldr	r2, [pc, #36]	@ (800905c <prvHeapInit+0xbc>)
 8009036:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009038:	4b09      	ldr	r3, [pc, #36]	@ (8009060 <prvHeapInit+0xc0>)
 800903a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800903e:	601a      	str	r2, [r3, #0]
}
 8009040:	bf00      	nop
 8009042:	3714      	adds	r7, #20
 8009044:	46bd      	mov	sp, r7
 8009046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904a:	4770      	bx	lr
 800904c:	20000484 	.word	0x20000484
 8009050:	20003484 	.word	0x20003484
 8009054:	2000348c 	.word	0x2000348c
 8009058:	20003494 	.word	0x20003494
 800905c:	20003490 	.word	0x20003490
 8009060:	200034a0 	.word	0x200034a0

08009064 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009064:	b480      	push	{r7}
 8009066:	b085      	sub	sp, #20
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800906c:	4b28      	ldr	r3, [pc, #160]	@ (8009110 <prvInsertBlockIntoFreeList+0xac>)
 800906e:	60fb      	str	r3, [r7, #12]
 8009070:	e002      	b.n	8009078 <prvInsertBlockIntoFreeList+0x14>
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	60fb      	str	r3, [r7, #12]
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	687a      	ldr	r2, [r7, #4]
 800907e:	429a      	cmp	r2, r3
 8009080:	d8f7      	bhi.n	8009072 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	685b      	ldr	r3, [r3, #4]
 800908a:	68ba      	ldr	r2, [r7, #8]
 800908c:	4413      	add	r3, r2
 800908e:	687a      	ldr	r2, [r7, #4]
 8009090:	429a      	cmp	r2, r3
 8009092:	d108      	bne.n	80090a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	685a      	ldr	r2, [r3, #4]
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	685b      	ldr	r3, [r3, #4]
 800909c:	441a      	add	r2, r3
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	685b      	ldr	r3, [r3, #4]
 80090ae:	68ba      	ldr	r2, [r7, #8]
 80090b0:	441a      	add	r2, r3
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	429a      	cmp	r2, r3
 80090b8:	d118      	bne.n	80090ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681a      	ldr	r2, [r3, #0]
 80090be:	4b15      	ldr	r3, [pc, #84]	@ (8009114 <prvInsertBlockIntoFreeList+0xb0>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	429a      	cmp	r2, r3
 80090c4:	d00d      	beq.n	80090e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	685a      	ldr	r2, [r3, #4]
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	685b      	ldr	r3, [r3, #4]
 80090d0:	441a      	add	r2, r3
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	681a      	ldr	r2, [r3, #0]
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	601a      	str	r2, [r3, #0]
 80090e0:	e008      	b.n	80090f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80090e2:	4b0c      	ldr	r3, [pc, #48]	@ (8009114 <prvInsertBlockIntoFreeList+0xb0>)
 80090e4:	681a      	ldr	r2, [r3, #0]
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	601a      	str	r2, [r3, #0]
 80090ea:	e003      	b.n	80090f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681a      	ldr	r2, [r3, #0]
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80090f4:	68fa      	ldr	r2, [r7, #12]
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	429a      	cmp	r2, r3
 80090fa:	d002      	beq.n	8009102 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	687a      	ldr	r2, [r7, #4]
 8009100:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009102:	bf00      	nop
 8009104:	3714      	adds	r7, #20
 8009106:	46bd      	mov	sp, r7
 8009108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910c:	4770      	bx	lr
 800910e:	bf00      	nop
 8009110:	20003484 	.word	0x20003484
 8009114:	2000348c 	.word	0x2000348c

08009118 <memset>:
 8009118:	4402      	add	r2, r0
 800911a:	4603      	mov	r3, r0
 800911c:	4293      	cmp	r3, r2
 800911e:	d100      	bne.n	8009122 <memset+0xa>
 8009120:	4770      	bx	lr
 8009122:	f803 1b01 	strb.w	r1, [r3], #1
 8009126:	e7f9      	b.n	800911c <memset+0x4>

08009128 <_reclaim_reent>:
 8009128:	4b2d      	ldr	r3, [pc, #180]	@ (80091e0 <_reclaim_reent+0xb8>)
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	4283      	cmp	r3, r0
 800912e:	b570      	push	{r4, r5, r6, lr}
 8009130:	4604      	mov	r4, r0
 8009132:	d053      	beq.n	80091dc <_reclaim_reent+0xb4>
 8009134:	69c3      	ldr	r3, [r0, #28]
 8009136:	b31b      	cbz	r3, 8009180 <_reclaim_reent+0x58>
 8009138:	68db      	ldr	r3, [r3, #12]
 800913a:	b163      	cbz	r3, 8009156 <_reclaim_reent+0x2e>
 800913c:	2500      	movs	r5, #0
 800913e:	69e3      	ldr	r3, [r4, #28]
 8009140:	68db      	ldr	r3, [r3, #12]
 8009142:	5959      	ldr	r1, [r3, r5]
 8009144:	b9b1      	cbnz	r1, 8009174 <_reclaim_reent+0x4c>
 8009146:	3504      	adds	r5, #4
 8009148:	2d80      	cmp	r5, #128	@ 0x80
 800914a:	d1f8      	bne.n	800913e <_reclaim_reent+0x16>
 800914c:	69e3      	ldr	r3, [r4, #28]
 800914e:	4620      	mov	r0, r4
 8009150:	68d9      	ldr	r1, [r3, #12]
 8009152:	f000 f881 	bl	8009258 <_free_r>
 8009156:	69e3      	ldr	r3, [r4, #28]
 8009158:	6819      	ldr	r1, [r3, #0]
 800915a:	b111      	cbz	r1, 8009162 <_reclaim_reent+0x3a>
 800915c:	4620      	mov	r0, r4
 800915e:	f000 f87b 	bl	8009258 <_free_r>
 8009162:	69e3      	ldr	r3, [r4, #28]
 8009164:	689d      	ldr	r5, [r3, #8]
 8009166:	b15d      	cbz	r5, 8009180 <_reclaim_reent+0x58>
 8009168:	4629      	mov	r1, r5
 800916a:	4620      	mov	r0, r4
 800916c:	682d      	ldr	r5, [r5, #0]
 800916e:	f000 f873 	bl	8009258 <_free_r>
 8009172:	e7f8      	b.n	8009166 <_reclaim_reent+0x3e>
 8009174:	680e      	ldr	r6, [r1, #0]
 8009176:	4620      	mov	r0, r4
 8009178:	f000 f86e 	bl	8009258 <_free_r>
 800917c:	4631      	mov	r1, r6
 800917e:	e7e1      	b.n	8009144 <_reclaim_reent+0x1c>
 8009180:	6961      	ldr	r1, [r4, #20]
 8009182:	b111      	cbz	r1, 800918a <_reclaim_reent+0x62>
 8009184:	4620      	mov	r0, r4
 8009186:	f000 f867 	bl	8009258 <_free_r>
 800918a:	69e1      	ldr	r1, [r4, #28]
 800918c:	b111      	cbz	r1, 8009194 <_reclaim_reent+0x6c>
 800918e:	4620      	mov	r0, r4
 8009190:	f000 f862 	bl	8009258 <_free_r>
 8009194:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009196:	b111      	cbz	r1, 800919e <_reclaim_reent+0x76>
 8009198:	4620      	mov	r0, r4
 800919a:	f000 f85d 	bl	8009258 <_free_r>
 800919e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091a0:	b111      	cbz	r1, 80091a8 <_reclaim_reent+0x80>
 80091a2:	4620      	mov	r0, r4
 80091a4:	f000 f858 	bl	8009258 <_free_r>
 80091a8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80091aa:	b111      	cbz	r1, 80091b2 <_reclaim_reent+0x8a>
 80091ac:	4620      	mov	r0, r4
 80091ae:	f000 f853 	bl	8009258 <_free_r>
 80091b2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80091b4:	b111      	cbz	r1, 80091bc <_reclaim_reent+0x94>
 80091b6:	4620      	mov	r0, r4
 80091b8:	f000 f84e 	bl	8009258 <_free_r>
 80091bc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80091be:	b111      	cbz	r1, 80091c6 <_reclaim_reent+0x9e>
 80091c0:	4620      	mov	r0, r4
 80091c2:	f000 f849 	bl	8009258 <_free_r>
 80091c6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80091c8:	b111      	cbz	r1, 80091d0 <_reclaim_reent+0xa8>
 80091ca:	4620      	mov	r0, r4
 80091cc:	f000 f844 	bl	8009258 <_free_r>
 80091d0:	6a23      	ldr	r3, [r4, #32]
 80091d2:	b11b      	cbz	r3, 80091dc <_reclaim_reent+0xb4>
 80091d4:	4620      	mov	r0, r4
 80091d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80091da:	4718      	bx	r3
 80091dc:	bd70      	pop	{r4, r5, r6, pc}
 80091de:	bf00      	nop
 80091e0:	20000010 	.word	0x20000010

080091e4 <__errno>:
 80091e4:	4b01      	ldr	r3, [pc, #4]	@ (80091ec <__errno+0x8>)
 80091e6:	6818      	ldr	r0, [r3, #0]
 80091e8:	4770      	bx	lr
 80091ea:	bf00      	nop
 80091ec:	20000010 	.word	0x20000010

080091f0 <__libc_init_array>:
 80091f0:	b570      	push	{r4, r5, r6, lr}
 80091f2:	4d0d      	ldr	r5, [pc, #52]	@ (8009228 <__libc_init_array+0x38>)
 80091f4:	4c0d      	ldr	r4, [pc, #52]	@ (800922c <__libc_init_array+0x3c>)
 80091f6:	1b64      	subs	r4, r4, r5
 80091f8:	10a4      	asrs	r4, r4, #2
 80091fa:	2600      	movs	r6, #0
 80091fc:	42a6      	cmp	r6, r4
 80091fe:	d109      	bne.n	8009214 <__libc_init_array+0x24>
 8009200:	4d0b      	ldr	r5, [pc, #44]	@ (8009230 <__libc_init_array+0x40>)
 8009202:	4c0c      	ldr	r4, [pc, #48]	@ (8009234 <__libc_init_array+0x44>)
 8009204:	f001 fddc 	bl	800adc0 <_init>
 8009208:	1b64      	subs	r4, r4, r5
 800920a:	10a4      	asrs	r4, r4, #2
 800920c:	2600      	movs	r6, #0
 800920e:	42a6      	cmp	r6, r4
 8009210:	d105      	bne.n	800921e <__libc_init_array+0x2e>
 8009212:	bd70      	pop	{r4, r5, r6, pc}
 8009214:	f855 3b04 	ldr.w	r3, [r5], #4
 8009218:	4798      	blx	r3
 800921a:	3601      	adds	r6, #1
 800921c:	e7ee      	b.n	80091fc <__libc_init_array+0xc>
 800921e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009222:	4798      	blx	r3
 8009224:	3601      	adds	r6, #1
 8009226:	e7f2      	b.n	800920e <__libc_init_array+0x1e>
 8009228:	0800b060 	.word	0x0800b060
 800922c:	0800b060 	.word	0x0800b060
 8009230:	0800b060 	.word	0x0800b060
 8009234:	0800b064 	.word	0x0800b064

08009238 <__retarget_lock_acquire_recursive>:
 8009238:	4770      	bx	lr

0800923a <__retarget_lock_release_recursive>:
 800923a:	4770      	bx	lr

0800923c <memcpy>:
 800923c:	440a      	add	r2, r1
 800923e:	4291      	cmp	r1, r2
 8009240:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009244:	d100      	bne.n	8009248 <memcpy+0xc>
 8009246:	4770      	bx	lr
 8009248:	b510      	push	{r4, lr}
 800924a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800924e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009252:	4291      	cmp	r1, r2
 8009254:	d1f9      	bne.n	800924a <memcpy+0xe>
 8009256:	bd10      	pop	{r4, pc}

08009258 <_free_r>:
 8009258:	b538      	push	{r3, r4, r5, lr}
 800925a:	4605      	mov	r5, r0
 800925c:	2900      	cmp	r1, #0
 800925e:	d041      	beq.n	80092e4 <_free_r+0x8c>
 8009260:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009264:	1f0c      	subs	r4, r1, #4
 8009266:	2b00      	cmp	r3, #0
 8009268:	bfb8      	it	lt
 800926a:	18e4      	addlt	r4, r4, r3
 800926c:	f000 f83e 	bl	80092ec <__malloc_lock>
 8009270:	4a1d      	ldr	r2, [pc, #116]	@ (80092e8 <_free_r+0x90>)
 8009272:	6813      	ldr	r3, [r2, #0]
 8009274:	b933      	cbnz	r3, 8009284 <_free_r+0x2c>
 8009276:	6063      	str	r3, [r4, #4]
 8009278:	6014      	str	r4, [r2, #0]
 800927a:	4628      	mov	r0, r5
 800927c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009280:	f000 b83a 	b.w	80092f8 <__malloc_unlock>
 8009284:	42a3      	cmp	r3, r4
 8009286:	d908      	bls.n	800929a <_free_r+0x42>
 8009288:	6820      	ldr	r0, [r4, #0]
 800928a:	1821      	adds	r1, r4, r0
 800928c:	428b      	cmp	r3, r1
 800928e:	bf01      	itttt	eq
 8009290:	6819      	ldreq	r1, [r3, #0]
 8009292:	685b      	ldreq	r3, [r3, #4]
 8009294:	1809      	addeq	r1, r1, r0
 8009296:	6021      	streq	r1, [r4, #0]
 8009298:	e7ed      	b.n	8009276 <_free_r+0x1e>
 800929a:	461a      	mov	r2, r3
 800929c:	685b      	ldr	r3, [r3, #4]
 800929e:	b10b      	cbz	r3, 80092a4 <_free_r+0x4c>
 80092a0:	42a3      	cmp	r3, r4
 80092a2:	d9fa      	bls.n	800929a <_free_r+0x42>
 80092a4:	6811      	ldr	r1, [r2, #0]
 80092a6:	1850      	adds	r0, r2, r1
 80092a8:	42a0      	cmp	r0, r4
 80092aa:	d10b      	bne.n	80092c4 <_free_r+0x6c>
 80092ac:	6820      	ldr	r0, [r4, #0]
 80092ae:	4401      	add	r1, r0
 80092b0:	1850      	adds	r0, r2, r1
 80092b2:	4283      	cmp	r3, r0
 80092b4:	6011      	str	r1, [r2, #0]
 80092b6:	d1e0      	bne.n	800927a <_free_r+0x22>
 80092b8:	6818      	ldr	r0, [r3, #0]
 80092ba:	685b      	ldr	r3, [r3, #4]
 80092bc:	6053      	str	r3, [r2, #4]
 80092be:	4408      	add	r0, r1
 80092c0:	6010      	str	r0, [r2, #0]
 80092c2:	e7da      	b.n	800927a <_free_r+0x22>
 80092c4:	d902      	bls.n	80092cc <_free_r+0x74>
 80092c6:	230c      	movs	r3, #12
 80092c8:	602b      	str	r3, [r5, #0]
 80092ca:	e7d6      	b.n	800927a <_free_r+0x22>
 80092cc:	6820      	ldr	r0, [r4, #0]
 80092ce:	1821      	adds	r1, r4, r0
 80092d0:	428b      	cmp	r3, r1
 80092d2:	bf04      	itt	eq
 80092d4:	6819      	ldreq	r1, [r3, #0]
 80092d6:	685b      	ldreq	r3, [r3, #4]
 80092d8:	6063      	str	r3, [r4, #4]
 80092da:	bf04      	itt	eq
 80092dc:	1809      	addeq	r1, r1, r0
 80092de:	6021      	streq	r1, [r4, #0]
 80092e0:	6054      	str	r4, [r2, #4]
 80092e2:	e7ca      	b.n	800927a <_free_r+0x22>
 80092e4:	bd38      	pop	{r3, r4, r5, pc}
 80092e6:	bf00      	nop
 80092e8:	200035e0 	.word	0x200035e0

080092ec <__malloc_lock>:
 80092ec:	4801      	ldr	r0, [pc, #4]	@ (80092f4 <__malloc_lock+0x8>)
 80092ee:	f7ff bfa3 	b.w	8009238 <__retarget_lock_acquire_recursive>
 80092f2:	bf00      	nop
 80092f4:	200035dc 	.word	0x200035dc

080092f8 <__malloc_unlock>:
 80092f8:	4801      	ldr	r0, [pc, #4]	@ (8009300 <__malloc_unlock+0x8>)
 80092fa:	f7ff bf9e 	b.w	800923a <__retarget_lock_release_recursive>
 80092fe:	bf00      	nop
 8009300:	200035dc 	.word	0x200035dc
 8009304:	00000000 	.word	0x00000000

08009308 <sinh>:
 8009308:	b508      	push	{r3, lr}
 800930a:	ed2d 8b04 	vpush	{d8-d9}
 800930e:	eeb0 9a40 	vmov.f32	s18, s0
 8009312:	eef0 9a60 	vmov.f32	s19, s1
 8009316:	f000 fc63 	bl	8009be0 <__ieee754_sinh>
 800931a:	eeb0 8a40 	vmov.f32	s16, s0
 800931e:	eef0 8a60 	vmov.f32	s17, s1
 8009322:	f000 f8d1 	bl	80094c8 <finite>
 8009326:	b998      	cbnz	r0, 8009350 <sinh+0x48>
 8009328:	eeb0 0a49 	vmov.f32	s0, s18
 800932c:	eef0 0a69 	vmov.f32	s1, s19
 8009330:	f000 f8ca 	bl	80094c8 <finite>
 8009334:	b160      	cbz	r0, 8009350 <sinh+0x48>
 8009336:	f7ff ff55 	bl	80091e4 <__errno>
 800933a:	2322      	movs	r3, #34	@ 0x22
 800933c:	6003      	str	r3, [r0, #0]
 800933e:	2200      	movs	r2, #0
 8009340:	ec51 0b19 	vmov	r0, r1, d9
 8009344:	2300      	movs	r3, #0
 8009346:	f7f7 fbb7 	bl	8000ab8 <__aeabi_dcmpgt>
 800934a:	b140      	cbz	r0, 800935e <sinh+0x56>
 800934c:	ed9f 8b06 	vldr	d8, [pc, #24]	@ 8009368 <sinh+0x60>
 8009350:	eeb0 0a48 	vmov.f32	s0, s16
 8009354:	eef0 0a68 	vmov.f32	s1, s17
 8009358:	ecbd 8b04 	vpop	{d8-d9}
 800935c:	bd08      	pop	{r3, pc}
 800935e:	ed9f 8b04 	vldr	d8, [pc, #16]	@ 8009370 <sinh+0x68>
 8009362:	e7f5      	b.n	8009350 <sinh+0x48>
 8009364:	f3af 8000 	nop.w
 8009368:	00000000 	.word	0x00000000
 800936c:	7ff00000 	.word	0x7ff00000
 8009370:	00000000 	.word	0x00000000
 8009374:	fff00000 	.word	0xfff00000

08009378 <cos>:
 8009378:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800937a:	ec53 2b10 	vmov	r2, r3, d0
 800937e:	4826      	ldr	r0, [pc, #152]	@ (8009418 <cos+0xa0>)
 8009380:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009384:	4281      	cmp	r1, r0
 8009386:	d806      	bhi.n	8009396 <cos+0x1e>
 8009388:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8009410 <cos+0x98>
 800938c:	b005      	add	sp, #20
 800938e:	f85d eb04 	ldr.w	lr, [sp], #4
 8009392:	f000 b8a5 	b.w	80094e0 <__kernel_cos>
 8009396:	4821      	ldr	r0, [pc, #132]	@ (800941c <cos+0xa4>)
 8009398:	4281      	cmp	r1, r0
 800939a:	d908      	bls.n	80093ae <cos+0x36>
 800939c:	4610      	mov	r0, r2
 800939e:	4619      	mov	r1, r3
 80093a0:	f7f6 ff42 	bl	8000228 <__aeabi_dsub>
 80093a4:	ec41 0b10 	vmov	d0, r0, r1
 80093a8:	b005      	add	sp, #20
 80093aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80093ae:	4668      	mov	r0, sp
 80093b0:	f000 fa1a 	bl	80097e8 <__ieee754_rem_pio2>
 80093b4:	f000 0003 	and.w	r0, r0, #3
 80093b8:	2801      	cmp	r0, #1
 80093ba:	d00b      	beq.n	80093d4 <cos+0x5c>
 80093bc:	2802      	cmp	r0, #2
 80093be:	d015      	beq.n	80093ec <cos+0x74>
 80093c0:	b9d8      	cbnz	r0, 80093fa <cos+0x82>
 80093c2:	ed9d 1b02 	vldr	d1, [sp, #8]
 80093c6:	ed9d 0b00 	vldr	d0, [sp]
 80093ca:	f000 f889 	bl	80094e0 <__kernel_cos>
 80093ce:	ec51 0b10 	vmov	r0, r1, d0
 80093d2:	e7e7      	b.n	80093a4 <cos+0x2c>
 80093d4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80093d8:	ed9d 0b00 	vldr	d0, [sp]
 80093dc:	f000 f948 	bl	8009670 <__kernel_sin>
 80093e0:	ec53 2b10 	vmov	r2, r3, d0
 80093e4:	4610      	mov	r0, r2
 80093e6:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80093ea:	e7db      	b.n	80093a4 <cos+0x2c>
 80093ec:	ed9d 1b02 	vldr	d1, [sp, #8]
 80093f0:	ed9d 0b00 	vldr	d0, [sp]
 80093f4:	f000 f874 	bl	80094e0 <__kernel_cos>
 80093f8:	e7f2      	b.n	80093e0 <cos+0x68>
 80093fa:	ed9d 1b02 	vldr	d1, [sp, #8]
 80093fe:	ed9d 0b00 	vldr	d0, [sp]
 8009402:	2001      	movs	r0, #1
 8009404:	f000 f934 	bl	8009670 <__kernel_sin>
 8009408:	e7e1      	b.n	80093ce <cos+0x56>
 800940a:	bf00      	nop
 800940c:	f3af 8000 	nop.w
	...
 8009418:	3fe921fb 	.word	0x3fe921fb
 800941c:	7fefffff 	.word	0x7fefffff

08009420 <sin>:
 8009420:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009422:	ec53 2b10 	vmov	r2, r3, d0
 8009426:	4826      	ldr	r0, [pc, #152]	@ (80094c0 <sin+0xa0>)
 8009428:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800942c:	4281      	cmp	r1, r0
 800942e:	d807      	bhi.n	8009440 <sin+0x20>
 8009430:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 80094b8 <sin+0x98>
 8009434:	2000      	movs	r0, #0
 8009436:	b005      	add	sp, #20
 8009438:	f85d eb04 	ldr.w	lr, [sp], #4
 800943c:	f000 b918 	b.w	8009670 <__kernel_sin>
 8009440:	4820      	ldr	r0, [pc, #128]	@ (80094c4 <sin+0xa4>)
 8009442:	4281      	cmp	r1, r0
 8009444:	d908      	bls.n	8009458 <sin+0x38>
 8009446:	4610      	mov	r0, r2
 8009448:	4619      	mov	r1, r3
 800944a:	f7f6 feed 	bl	8000228 <__aeabi_dsub>
 800944e:	ec41 0b10 	vmov	d0, r0, r1
 8009452:	b005      	add	sp, #20
 8009454:	f85d fb04 	ldr.w	pc, [sp], #4
 8009458:	4668      	mov	r0, sp
 800945a:	f000 f9c5 	bl	80097e8 <__ieee754_rem_pio2>
 800945e:	f000 0003 	and.w	r0, r0, #3
 8009462:	2801      	cmp	r0, #1
 8009464:	d00c      	beq.n	8009480 <sin+0x60>
 8009466:	2802      	cmp	r0, #2
 8009468:	d011      	beq.n	800948e <sin+0x6e>
 800946a:	b9e8      	cbnz	r0, 80094a8 <sin+0x88>
 800946c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009470:	ed9d 0b00 	vldr	d0, [sp]
 8009474:	2001      	movs	r0, #1
 8009476:	f000 f8fb 	bl	8009670 <__kernel_sin>
 800947a:	ec51 0b10 	vmov	r0, r1, d0
 800947e:	e7e6      	b.n	800944e <sin+0x2e>
 8009480:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009484:	ed9d 0b00 	vldr	d0, [sp]
 8009488:	f000 f82a 	bl	80094e0 <__kernel_cos>
 800948c:	e7f5      	b.n	800947a <sin+0x5a>
 800948e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009492:	ed9d 0b00 	vldr	d0, [sp]
 8009496:	2001      	movs	r0, #1
 8009498:	f000 f8ea 	bl	8009670 <__kernel_sin>
 800949c:	ec53 2b10 	vmov	r2, r3, d0
 80094a0:	4610      	mov	r0, r2
 80094a2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80094a6:	e7d2      	b.n	800944e <sin+0x2e>
 80094a8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80094ac:	ed9d 0b00 	vldr	d0, [sp]
 80094b0:	f000 f816 	bl	80094e0 <__kernel_cos>
 80094b4:	e7f2      	b.n	800949c <sin+0x7c>
 80094b6:	bf00      	nop
	...
 80094c0:	3fe921fb 	.word	0x3fe921fb
 80094c4:	7fefffff 	.word	0x7fefffff

080094c8 <finite>:
 80094c8:	b082      	sub	sp, #8
 80094ca:	ed8d 0b00 	vstr	d0, [sp]
 80094ce:	9801      	ldr	r0, [sp, #4]
 80094d0:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80094d4:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 80094d8:	0fc0      	lsrs	r0, r0, #31
 80094da:	b002      	add	sp, #8
 80094dc:	4770      	bx	lr
	...

080094e0 <__kernel_cos>:
 80094e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094e4:	ec57 6b10 	vmov	r6, r7, d0
 80094e8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80094ec:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 80094f0:	ed8d 1b00 	vstr	d1, [sp]
 80094f4:	d206      	bcs.n	8009504 <__kernel_cos+0x24>
 80094f6:	4630      	mov	r0, r6
 80094f8:	4639      	mov	r1, r7
 80094fa:	f7f7 fae7 	bl	8000acc <__aeabi_d2iz>
 80094fe:	2800      	cmp	r0, #0
 8009500:	f000 8088 	beq.w	8009614 <__kernel_cos+0x134>
 8009504:	4632      	mov	r2, r6
 8009506:	463b      	mov	r3, r7
 8009508:	4630      	mov	r0, r6
 800950a:	4639      	mov	r1, r7
 800950c:	f7f7 f844 	bl	8000598 <__aeabi_dmul>
 8009510:	4b51      	ldr	r3, [pc, #324]	@ (8009658 <__kernel_cos+0x178>)
 8009512:	2200      	movs	r2, #0
 8009514:	4604      	mov	r4, r0
 8009516:	460d      	mov	r5, r1
 8009518:	f7f7 f83e 	bl	8000598 <__aeabi_dmul>
 800951c:	a340      	add	r3, pc, #256	@ (adr r3, 8009620 <__kernel_cos+0x140>)
 800951e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009522:	4682      	mov	sl, r0
 8009524:	468b      	mov	fp, r1
 8009526:	4620      	mov	r0, r4
 8009528:	4629      	mov	r1, r5
 800952a:	f7f7 f835 	bl	8000598 <__aeabi_dmul>
 800952e:	a33e      	add	r3, pc, #248	@ (adr r3, 8009628 <__kernel_cos+0x148>)
 8009530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009534:	f7f6 fe7a 	bl	800022c <__adddf3>
 8009538:	4622      	mov	r2, r4
 800953a:	462b      	mov	r3, r5
 800953c:	f7f7 f82c 	bl	8000598 <__aeabi_dmul>
 8009540:	a33b      	add	r3, pc, #236	@ (adr r3, 8009630 <__kernel_cos+0x150>)
 8009542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009546:	f7f6 fe6f 	bl	8000228 <__aeabi_dsub>
 800954a:	4622      	mov	r2, r4
 800954c:	462b      	mov	r3, r5
 800954e:	f7f7 f823 	bl	8000598 <__aeabi_dmul>
 8009552:	a339      	add	r3, pc, #228	@ (adr r3, 8009638 <__kernel_cos+0x158>)
 8009554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009558:	f7f6 fe68 	bl	800022c <__adddf3>
 800955c:	4622      	mov	r2, r4
 800955e:	462b      	mov	r3, r5
 8009560:	f7f7 f81a 	bl	8000598 <__aeabi_dmul>
 8009564:	a336      	add	r3, pc, #216	@ (adr r3, 8009640 <__kernel_cos+0x160>)
 8009566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800956a:	f7f6 fe5d 	bl	8000228 <__aeabi_dsub>
 800956e:	4622      	mov	r2, r4
 8009570:	462b      	mov	r3, r5
 8009572:	f7f7 f811 	bl	8000598 <__aeabi_dmul>
 8009576:	a334      	add	r3, pc, #208	@ (adr r3, 8009648 <__kernel_cos+0x168>)
 8009578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800957c:	f7f6 fe56 	bl	800022c <__adddf3>
 8009580:	4622      	mov	r2, r4
 8009582:	462b      	mov	r3, r5
 8009584:	f7f7 f808 	bl	8000598 <__aeabi_dmul>
 8009588:	4622      	mov	r2, r4
 800958a:	462b      	mov	r3, r5
 800958c:	f7f7 f804 	bl	8000598 <__aeabi_dmul>
 8009590:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009594:	4604      	mov	r4, r0
 8009596:	460d      	mov	r5, r1
 8009598:	4630      	mov	r0, r6
 800959a:	4639      	mov	r1, r7
 800959c:	f7f6 fffc 	bl	8000598 <__aeabi_dmul>
 80095a0:	460b      	mov	r3, r1
 80095a2:	4602      	mov	r2, r0
 80095a4:	4629      	mov	r1, r5
 80095a6:	4620      	mov	r0, r4
 80095a8:	f7f6 fe3e 	bl	8000228 <__aeabi_dsub>
 80095ac:	4b2b      	ldr	r3, [pc, #172]	@ (800965c <__kernel_cos+0x17c>)
 80095ae:	4598      	cmp	r8, r3
 80095b0:	4606      	mov	r6, r0
 80095b2:	460f      	mov	r7, r1
 80095b4:	d810      	bhi.n	80095d8 <__kernel_cos+0xf8>
 80095b6:	4602      	mov	r2, r0
 80095b8:	460b      	mov	r3, r1
 80095ba:	4650      	mov	r0, sl
 80095bc:	4659      	mov	r1, fp
 80095be:	f7f6 fe33 	bl	8000228 <__aeabi_dsub>
 80095c2:	460b      	mov	r3, r1
 80095c4:	4926      	ldr	r1, [pc, #152]	@ (8009660 <__kernel_cos+0x180>)
 80095c6:	4602      	mov	r2, r0
 80095c8:	2000      	movs	r0, #0
 80095ca:	f7f6 fe2d 	bl	8000228 <__aeabi_dsub>
 80095ce:	ec41 0b10 	vmov	d0, r0, r1
 80095d2:	b003      	add	sp, #12
 80095d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095d8:	4b22      	ldr	r3, [pc, #136]	@ (8009664 <__kernel_cos+0x184>)
 80095da:	4921      	ldr	r1, [pc, #132]	@ (8009660 <__kernel_cos+0x180>)
 80095dc:	4598      	cmp	r8, r3
 80095de:	bf8c      	ite	hi
 80095e0:	4d21      	ldrhi	r5, [pc, #132]	@ (8009668 <__kernel_cos+0x188>)
 80095e2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 80095e6:	2400      	movs	r4, #0
 80095e8:	4622      	mov	r2, r4
 80095ea:	462b      	mov	r3, r5
 80095ec:	2000      	movs	r0, #0
 80095ee:	f7f6 fe1b 	bl	8000228 <__aeabi_dsub>
 80095f2:	4622      	mov	r2, r4
 80095f4:	4680      	mov	r8, r0
 80095f6:	4689      	mov	r9, r1
 80095f8:	462b      	mov	r3, r5
 80095fa:	4650      	mov	r0, sl
 80095fc:	4659      	mov	r1, fp
 80095fe:	f7f6 fe13 	bl	8000228 <__aeabi_dsub>
 8009602:	4632      	mov	r2, r6
 8009604:	463b      	mov	r3, r7
 8009606:	f7f6 fe0f 	bl	8000228 <__aeabi_dsub>
 800960a:	4602      	mov	r2, r0
 800960c:	460b      	mov	r3, r1
 800960e:	4640      	mov	r0, r8
 8009610:	4649      	mov	r1, r9
 8009612:	e7da      	b.n	80095ca <__kernel_cos+0xea>
 8009614:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8009650 <__kernel_cos+0x170>
 8009618:	e7db      	b.n	80095d2 <__kernel_cos+0xf2>
 800961a:	bf00      	nop
 800961c:	f3af 8000 	nop.w
 8009620:	be8838d4 	.word	0xbe8838d4
 8009624:	bda8fae9 	.word	0xbda8fae9
 8009628:	bdb4b1c4 	.word	0xbdb4b1c4
 800962c:	3e21ee9e 	.word	0x3e21ee9e
 8009630:	809c52ad 	.word	0x809c52ad
 8009634:	3e927e4f 	.word	0x3e927e4f
 8009638:	19cb1590 	.word	0x19cb1590
 800963c:	3efa01a0 	.word	0x3efa01a0
 8009640:	16c15177 	.word	0x16c15177
 8009644:	3f56c16c 	.word	0x3f56c16c
 8009648:	5555554c 	.word	0x5555554c
 800964c:	3fa55555 	.word	0x3fa55555
 8009650:	00000000 	.word	0x00000000
 8009654:	3ff00000 	.word	0x3ff00000
 8009658:	3fe00000 	.word	0x3fe00000
 800965c:	3fd33332 	.word	0x3fd33332
 8009660:	3ff00000 	.word	0x3ff00000
 8009664:	3fe90000 	.word	0x3fe90000
 8009668:	3fd20000 	.word	0x3fd20000
 800966c:	00000000 	.word	0x00000000

08009670 <__kernel_sin>:
 8009670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009674:	ec55 4b10 	vmov	r4, r5, d0
 8009678:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800967c:	b085      	sub	sp, #20
 800967e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8009682:	ed8d 1b02 	vstr	d1, [sp, #8]
 8009686:	4680      	mov	r8, r0
 8009688:	d205      	bcs.n	8009696 <__kernel_sin+0x26>
 800968a:	4620      	mov	r0, r4
 800968c:	4629      	mov	r1, r5
 800968e:	f7f7 fa1d 	bl	8000acc <__aeabi_d2iz>
 8009692:	2800      	cmp	r0, #0
 8009694:	d052      	beq.n	800973c <__kernel_sin+0xcc>
 8009696:	4622      	mov	r2, r4
 8009698:	462b      	mov	r3, r5
 800969a:	4620      	mov	r0, r4
 800969c:	4629      	mov	r1, r5
 800969e:	f7f6 ff7b 	bl	8000598 <__aeabi_dmul>
 80096a2:	4682      	mov	sl, r0
 80096a4:	468b      	mov	fp, r1
 80096a6:	4602      	mov	r2, r0
 80096a8:	460b      	mov	r3, r1
 80096aa:	4620      	mov	r0, r4
 80096ac:	4629      	mov	r1, r5
 80096ae:	f7f6 ff73 	bl	8000598 <__aeabi_dmul>
 80096b2:	a342      	add	r3, pc, #264	@ (adr r3, 80097bc <__kernel_sin+0x14c>)
 80096b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096b8:	e9cd 0100 	strd	r0, r1, [sp]
 80096bc:	4650      	mov	r0, sl
 80096be:	4659      	mov	r1, fp
 80096c0:	f7f6 ff6a 	bl	8000598 <__aeabi_dmul>
 80096c4:	a33f      	add	r3, pc, #252	@ (adr r3, 80097c4 <__kernel_sin+0x154>)
 80096c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ca:	f7f6 fdad 	bl	8000228 <__aeabi_dsub>
 80096ce:	4652      	mov	r2, sl
 80096d0:	465b      	mov	r3, fp
 80096d2:	f7f6 ff61 	bl	8000598 <__aeabi_dmul>
 80096d6:	a33d      	add	r3, pc, #244	@ (adr r3, 80097cc <__kernel_sin+0x15c>)
 80096d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096dc:	f7f6 fda6 	bl	800022c <__adddf3>
 80096e0:	4652      	mov	r2, sl
 80096e2:	465b      	mov	r3, fp
 80096e4:	f7f6 ff58 	bl	8000598 <__aeabi_dmul>
 80096e8:	a33a      	add	r3, pc, #232	@ (adr r3, 80097d4 <__kernel_sin+0x164>)
 80096ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ee:	f7f6 fd9b 	bl	8000228 <__aeabi_dsub>
 80096f2:	4652      	mov	r2, sl
 80096f4:	465b      	mov	r3, fp
 80096f6:	f7f6 ff4f 	bl	8000598 <__aeabi_dmul>
 80096fa:	a338      	add	r3, pc, #224	@ (adr r3, 80097dc <__kernel_sin+0x16c>)
 80096fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009700:	f7f6 fd94 	bl	800022c <__adddf3>
 8009704:	4606      	mov	r6, r0
 8009706:	460f      	mov	r7, r1
 8009708:	f1b8 0f00 	cmp.w	r8, #0
 800970c:	d11b      	bne.n	8009746 <__kernel_sin+0xd6>
 800970e:	4602      	mov	r2, r0
 8009710:	460b      	mov	r3, r1
 8009712:	4650      	mov	r0, sl
 8009714:	4659      	mov	r1, fp
 8009716:	f7f6 ff3f 	bl	8000598 <__aeabi_dmul>
 800971a:	a325      	add	r3, pc, #148	@ (adr r3, 80097b0 <__kernel_sin+0x140>)
 800971c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009720:	f7f6 fd82 	bl	8000228 <__aeabi_dsub>
 8009724:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009728:	f7f6 ff36 	bl	8000598 <__aeabi_dmul>
 800972c:	4602      	mov	r2, r0
 800972e:	460b      	mov	r3, r1
 8009730:	4620      	mov	r0, r4
 8009732:	4629      	mov	r1, r5
 8009734:	f7f6 fd7a 	bl	800022c <__adddf3>
 8009738:	4604      	mov	r4, r0
 800973a:	460d      	mov	r5, r1
 800973c:	ec45 4b10 	vmov	d0, r4, r5
 8009740:	b005      	add	sp, #20
 8009742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009746:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800974a:	4b1b      	ldr	r3, [pc, #108]	@ (80097b8 <__kernel_sin+0x148>)
 800974c:	2200      	movs	r2, #0
 800974e:	f7f6 ff23 	bl	8000598 <__aeabi_dmul>
 8009752:	4632      	mov	r2, r6
 8009754:	4680      	mov	r8, r0
 8009756:	4689      	mov	r9, r1
 8009758:	463b      	mov	r3, r7
 800975a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800975e:	f7f6 ff1b 	bl	8000598 <__aeabi_dmul>
 8009762:	4602      	mov	r2, r0
 8009764:	460b      	mov	r3, r1
 8009766:	4640      	mov	r0, r8
 8009768:	4649      	mov	r1, r9
 800976a:	f7f6 fd5d 	bl	8000228 <__aeabi_dsub>
 800976e:	4652      	mov	r2, sl
 8009770:	465b      	mov	r3, fp
 8009772:	f7f6 ff11 	bl	8000598 <__aeabi_dmul>
 8009776:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800977a:	f7f6 fd55 	bl	8000228 <__aeabi_dsub>
 800977e:	a30c      	add	r3, pc, #48	@ (adr r3, 80097b0 <__kernel_sin+0x140>)
 8009780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009784:	4606      	mov	r6, r0
 8009786:	460f      	mov	r7, r1
 8009788:	e9dd 0100 	ldrd	r0, r1, [sp]
 800978c:	f7f6 ff04 	bl	8000598 <__aeabi_dmul>
 8009790:	4602      	mov	r2, r0
 8009792:	460b      	mov	r3, r1
 8009794:	4630      	mov	r0, r6
 8009796:	4639      	mov	r1, r7
 8009798:	f7f6 fd48 	bl	800022c <__adddf3>
 800979c:	4602      	mov	r2, r0
 800979e:	460b      	mov	r3, r1
 80097a0:	4620      	mov	r0, r4
 80097a2:	4629      	mov	r1, r5
 80097a4:	f7f6 fd40 	bl	8000228 <__aeabi_dsub>
 80097a8:	e7c6      	b.n	8009738 <__kernel_sin+0xc8>
 80097aa:	bf00      	nop
 80097ac:	f3af 8000 	nop.w
 80097b0:	55555549 	.word	0x55555549
 80097b4:	3fc55555 	.word	0x3fc55555
 80097b8:	3fe00000 	.word	0x3fe00000
 80097bc:	5acfd57c 	.word	0x5acfd57c
 80097c0:	3de5d93a 	.word	0x3de5d93a
 80097c4:	8a2b9ceb 	.word	0x8a2b9ceb
 80097c8:	3e5ae5e6 	.word	0x3e5ae5e6
 80097cc:	57b1fe7d 	.word	0x57b1fe7d
 80097d0:	3ec71de3 	.word	0x3ec71de3
 80097d4:	19c161d5 	.word	0x19c161d5
 80097d8:	3f2a01a0 	.word	0x3f2a01a0
 80097dc:	1110f8a6 	.word	0x1110f8a6
 80097e0:	3f811111 	.word	0x3f811111
 80097e4:	00000000 	.word	0x00000000

080097e8 <__ieee754_rem_pio2>:
 80097e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097ec:	ec57 6b10 	vmov	r6, r7, d0
 80097f0:	4bc5      	ldr	r3, [pc, #788]	@ (8009b08 <__ieee754_rem_pio2+0x320>)
 80097f2:	b08d      	sub	sp, #52	@ 0x34
 80097f4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80097f8:	4598      	cmp	r8, r3
 80097fa:	4604      	mov	r4, r0
 80097fc:	9704      	str	r7, [sp, #16]
 80097fe:	d807      	bhi.n	8009810 <__ieee754_rem_pio2+0x28>
 8009800:	2200      	movs	r2, #0
 8009802:	2300      	movs	r3, #0
 8009804:	ed80 0b00 	vstr	d0, [r0]
 8009808:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800980c:	2500      	movs	r5, #0
 800980e:	e028      	b.n	8009862 <__ieee754_rem_pio2+0x7a>
 8009810:	4bbe      	ldr	r3, [pc, #760]	@ (8009b0c <__ieee754_rem_pio2+0x324>)
 8009812:	4598      	cmp	r8, r3
 8009814:	d878      	bhi.n	8009908 <__ieee754_rem_pio2+0x120>
 8009816:	9b04      	ldr	r3, [sp, #16]
 8009818:	4dbd      	ldr	r5, [pc, #756]	@ (8009b10 <__ieee754_rem_pio2+0x328>)
 800981a:	2b00      	cmp	r3, #0
 800981c:	4630      	mov	r0, r6
 800981e:	a3ac      	add	r3, pc, #688	@ (adr r3, 8009ad0 <__ieee754_rem_pio2+0x2e8>)
 8009820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009824:	4639      	mov	r1, r7
 8009826:	dd38      	ble.n	800989a <__ieee754_rem_pio2+0xb2>
 8009828:	f7f6 fcfe 	bl	8000228 <__aeabi_dsub>
 800982c:	45a8      	cmp	r8, r5
 800982e:	4606      	mov	r6, r0
 8009830:	460f      	mov	r7, r1
 8009832:	d01a      	beq.n	800986a <__ieee754_rem_pio2+0x82>
 8009834:	a3a8      	add	r3, pc, #672	@ (adr r3, 8009ad8 <__ieee754_rem_pio2+0x2f0>)
 8009836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800983a:	f7f6 fcf5 	bl	8000228 <__aeabi_dsub>
 800983e:	4602      	mov	r2, r0
 8009840:	460b      	mov	r3, r1
 8009842:	4680      	mov	r8, r0
 8009844:	4689      	mov	r9, r1
 8009846:	4630      	mov	r0, r6
 8009848:	4639      	mov	r1, r7
 800984a:	f7f6 fced 	bl	8000228 <__aeabi_dsub>
 800984e:	a3a2      	add	r3, pc, #648	@ (adr r3, 8009ad8 <__ieee754_rem_pio2+0x2f0>)
 8009850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009854:	f7f6 fce8 	bl	8000228 <__aeabi_dsub>
 8009858:	e9c4 8900 	strd	r8, r9, [r4]
 800985c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009860:	2501      	movs	r5, #1
 8009862:	4628      	mov	r0, r5
 8009864:	b00d      	add	sp, #52	@ 0x34
 8009866:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800986a:	a39d      	add	r3, pc, #628	@ (adr r3, 8009ae0 <__ieee754_rem_pio2+0x2f8>)
 800986c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009870:	f7f6 fcda 	bl	8000228 <__aeabi_dsub>
 8009874:	a39c      	add	r3, pc, #624	@ (adr r3, 8009ae8 <__ieee754_rem_pio2+0x300>)
 8009876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800987a:	4606      	mov	r6, r0
 800987c:	460f      	mov	r7, r1
 800987e:	f7f6 fcd3 	bl	8000228 <__aeabi_dsub>
 8009882:	4602      	mov	r2, r0
 8009884:	460b      	mov	r3, r1
 8009886:	4680      	mov	r8, r0
 8009888:	4689      	mov	r9, r1
 800988a:	4630      	mov	r0, r6
 800988c:	4639      	mov	r1, r7
 800988e:	f7f6 fccb 	bl	8000228 <__aeabi_dsub>
 8009892:	a395      	add	r3, pc, #596	@ (adr r3, 8009ae8 <__ieee754_rem_pio2+0x300>)
 8009894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009898:	e7dc      	b.n	8009854 <__ieee754_rem_pio2+0x6c>
 800989a:	f7f6 fcc7 	bl	800022c <__adddf3>
 800989e:	45a8      	cmp	r8, r5
 80098a0:	4606      	mov	r6, r0
 80098a2:	460f      	mov	r7, r1
 80098a4:	d018      	beq.n	80098d8 <__ieee754_rem_pio2+0xf0>
 80098a6:	a38c      	add	r3, pc, #560	@ (adr r3, 8009ad8 <__ieee754_rem_pio2+0x2f0>)
 80098a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ac:	f7f6 fcbe 	bl	800022c <__adddf3>
 80098b0:	4602      	mov	r2, r0
 80098b2:	460b      	mov	r3, r1
 80098b4:	4680      	mov	r8, r0
 80098b6:	4689      	mov	r9, r1
 80098b8:	4630      	mov	r0, r6
 80098ba:	4639      	mov	r1, r7
 80098bc:	f7f6 fcb4 	bl	8000228 <__aeabi_dsub>
 80098c0:	a385      	add	r3, pc, #532	@ (adr r3, 8009ad8 <__ieee754_rem_pio2+0x2f0>)
 80098c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098c6:	f7f6 fcb1 	bl	800022c <__adddf3>
 80098ca:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80098ce:	e9c4 8900 	strd	r8, r9, [r4]
 80098d2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80098d6:	e7c4      	b.n	8009862 <__ieee754_rem_pio2+0x7a>
 80098d8:	a381      	add	r3, pc, #516	@ (adr r3, 8009ae0 <__ieee754_rem_pio2+0x2f8>)
 80098da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098de:	f7f6 fca5 	bl	800022c <__adddf3>
 80098e2:	a381      	add	r3, pc, #516	@ (adr r3, 8009ae8 <__ieee754_rem_pio2+0x300>)
 80098e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098e8:	4606      	mov	r6, r0
 80098ea:	460f      	mov	r7, r1
 80098ec:	f7f6 fc9e 	bl	800022c <__adddf3>
 80098f0:	4602      	mov	r2, r0
 80098f2:	460b      	mov	r3, r1
 80098f4:	4680      	mov	r8, r0
 80098f6:	4689      	mov	r9, r1
 80098f8:	4630      	mov	r0, r6
 80098fa:	4639      	mov	r1, r7
 80098fc:	f7f6 fc94 	bl	8000228 <__aeabi_dsub>
 8009900:	a379      	add	r3, pc, #484	@ (adr r3, 8009ae8 <__ieee754_rem_pio2+0x300>)
 8009902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009906:	e7de      	b.n	80098c6 <__ieee754_rem_pio2+0xde>
 8009908:	4b82      	ldr	r3, [pc, #520]	@ (8009b14 <__ieee754_rem_pio2+0x32c>)
 800990a:	4598      	cmp	r8, r3
 800990c:	f200 80d1 	bhi.w	8009ab2 <__ieee754_rem_pio2+0x2ca>
 8009910:	f000 fa22 	bl	8009d58 <fabs>
 8009914:	ec57 6b10 	vmov	r6, r7, d0
 8009918:	a375      	add	r3, pc, #468	@ (adr r3, 8009af0 <__ieee754_rem_pio2+0x308>)
 800991a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800991e:	4630      	mov	r0, r6
 8009920:	4639      	mov	r1, r7
 8009922:	f7f6 fe39 	bl	8000598 <__aeabi_dmul>
 8009926:	4b7c      	ldr	r3, [pc, #496]	@ (8009b18 <__ieee754_rem_pio2+0x330>)
 8009928:	2200      	movs	r2, #0
 800992a:	f7f6 fc7f 	bl	800022c <__adddf3>
 800992e:	f7f7 f8cd 	bl	8000acc <__aeabi_d2iz>
 8009932:	4605      	mov	r5, r0
 8009934:	f7f6 fdc6 	bl	80004c4 <__aeabi_i2d>
 8009938:	4602      	mov	r2, r0
 800993a:	460b      	mov	r3, r1
 800993c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009940:	a363      	add	r3, pc, #396	@ (adr r3, 8009ad0 <__ieee754_rem_pio2+0x2e8>)
 8009942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009946:	f7f6 fe27 	bl	8000598 <__aeabi_dmul>
 800994a:	4602      	mov	r2, r0
 800994c:	460b      	mov	r3, r1
 800994e:	4630      	mov	r0, r6
 8009950:	4639      	mov	r1, r7
 8009952:	f7f6 fc69 	bl	8000228 <__aeabi_dsub>
 8009956:	a360      	add	r3, pc, #384	@ (adr r3, 8009ad8 <__ieee754_rem_pio2+0x2f0>)
 8009958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800995c:	4682      	mov	sl, r0
 800995e:	468b      	mov	fp, r1
 8009960:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009964:	f7f6 fe18 	bl	8000598 <__aeabi_dmul>
 8009968:	2d1f      	cmp	r5, #31
 800996a:	4606      	mov	r6, r0
 800996c:	460f      	mov	r7, r1
 800996e:	dc0c      	bgt.n	800998a <__ieee754_rem_pio2+0x1a2>
 8009970:	4b6a      	ldr	r3, [pc, #424]	@ (8009b1c <__ieee754_rem_pio2+0x334>)
 8009972:	1e6a      	subs	r2, r5, #1
 8009974:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009978:	4543      	cmp	r3, r8
 800997a:	d006      	beq.n	800998a <__ieee754_rem_pio2+0x1a2>
 800997c:	4632      	mov	r2, r6
 800997e:	463b      	mov	r3, r7
 8009980:	4650      	mov	r0, sl
 8009982:	4659      	mov	r1, fp
 8009984:	f7f6 fc50 	bl	8000228 <__aeabi_dsub>
 8009988:	e00e      	b.n	80099a8 <__ieee754_rem_pio2+0x1c0>
 800998a:	463b      	mov	r3, r7
 800998c:	4632      	mov	r2, r6
 800998e:	4650      	mov	r0, sl
 8009990:	4659      	mov	r1, fp
 8009992:	f7f6 fc49 	bl	8000228 <__aeabi_dsub>
 8009996:	ea4f 5328 	mov.w	r3, r8, asr #20
 800999a:	9305      	str	r3, [sp, #20]
 800999c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80099a0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80099a4:	2b10      	cmp	r3, #16
 80099a6:	dc02      	bgt.n	80099ae <__ieee754_rem_pio2+0x1c6>
 80099a8:	e9c4 0100 	strd	r0, r1, [r4]
 80099ac:	e039      	b.n	8009a22 <__ieee754_rem_pio2+0x23a>
 80099ae:	a34c      	add	r3, pc, #304	@ (adr r3, 8009ae0 <__ieee754_rem_pio2+0x2f8>)
 80099b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80099b8:	f7f6 fdee 	bl	8000598 <__aeabi_dmul>
 80099bc:	4606      	mov	r6, r0
 80099be:	460f      	mov	r7, r1
 80099c0:	4602      	mov	r2, r0
 80099c2:	460b      	mov	r3, r1
 80099c4:	4650      	mov	r0, sl
 80099c6:	4659      	mov	r1, fp
 80099c8:	f7f6 fc2e 	bl	8000228 <__aeabi_dsub>
 80099cc:	4602      	mov	r2, r0
 80099ce:	460b      	mov	r3, r1
 80099d0:	4680      	mov	r8, r0
 80099d2:	4689      	mov	r9, r1
 80099d4:	4650      	mov	r0, sl
 80099d6:	4659      	mov	r1, fp
 80099d8:	f7f6 fc26 	bl	8000228 <__aeabi_dsub>
 80099dc:	4632      	mov	r2, r6
 80099de:	463b      	mov	r3, r7
 80099e0:	f7f6 fc22 	bl	8000228 <__aeabi_dsub>
 80099e4:	a340      	add	r3, pc, #256	@ (adr r3, 8009ae8 <__ieee754_rem_pio2+0x300>)
 80099e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ea:	4606      	mov	r6, r0
 80099ec:	460f      	mov	r7, r1
 80099ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80099f2:	f7f6 fdd1 	bl	8000598 <__aeabi_dmul>
 80099f6:	4632      	mov	r2, r6
 80099f8:	463b      	mov	r3, r7
 80099fa:	f7f6 fc15 	bl	8000228 <__aeabi_dsub>
 80099fe:	4602      	mov	r2, r0
 8009a00:	460b      	mov	r3, r1
 8009a02:	4606      	mov	r6, r0
 8009a04:	460f      	mov	r7, r1
 8009a06:	4640      	mov	r0, r8
 8009a08:	4649      	mov	r1, r9
 8009a0a:	f7f6 fc0d 	bl	8000228 <__aeabi_dsub>
 8009a0e:	9a05      	ldr	r2, [sp, #20]
 8009a10:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009a14:	1ad3      	subs	r3, r2, r3
 8009a16:	2b31      	cmp	r3, #49	@ 0x31
 8009a18:	dc20      	bgt.n	8009a5c <__ieee754_rem_pio2+0x274>
 8009a1a:	e9c4 0100 	strd	r0, r1, [r4]
 8009a1e:	46c2      	mov	sl, r8
 8009a20:	46cb      	mov	fp, r9
 8009a22:	e9d4 8900 	ldrd	r8, r9, [r4]
 8009a26:	4650      	mov	r0, sl
 8009a28:	4642      	mov	r2, r8
 8009a2a:	464b      	mov	r3, r9
 8009a2c:	4659      	mov	r1, fp
 8009a2e:	f7f6 fbfb 	bl	8000228 <__aeabi_dsub>
 8009a32:	463b      	mov	r3, r7
 8009a34:	4632      	mov	r2, r6
 8009a36:	f7f6 fbf7 	bl	8000228 <__aeabi_dsub>
 8009a3a:	9b04      	ldr	r3, [sp, #16]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009a42:	f6bf af0e 	bge.w	8009862 <__ieee754_rem_pio2+0x7a>
 8009a46:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8009a4a:	6063      	str	r3, [r4, #4]
 8009a4c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009a50:	f8c4 8000 	str.w	r8, [r4]
 8009a54:	60a0      	str	r0, [r4, #8]
 8009a56:	60e3      	str	r3, [r4, #12]
 8009a58:	426d      	negs	r5, r5
 8009a5a:	e702      	b.n	8009862 <__ieee754_rem_pio2+0x7a>
 8009a5c:	a326      	add	r3, pc, #152	@ (adr r3, 8009af8 <__ieee754_rem_pio2+0x310>)
 8009a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a66:	f7f6 fd97 	bl	8000598 <__aeabi_dmul>
 8009a6a:	4606      	mov	r6, r0
 8009a6c:	460f      	mov	r7, r1
 8009a6e:	4602      	mov	r2, r0
 8009a70:	460b      	mov	r3, r1
 8009a72:	4640      	mov	r0, r8
 8009a74:	4649      	mov	r1, r9
 8009a76:	f7f6 fbd7 	bl	8000228 <__aeabi_dsub>
 8009a7a:	4602      	mov	r2, r0
 8009a7c:	460b      	mov	r3, r1
 8009a7e:	4682      	mov	sl, r0
 8009a80:	468b      	mov	fp, r1
 8009a82:	4640      	mov	r0, r8
 8009a84:	4649      	mov	r1, r9
 8009a86:	f7f6 fbcf 	bl	8000228 <__aeabi_dsub>
 8009a8a:	4632      	mov	r2, r6
 8009a8c:	463b      	mov	r3, r7
 8009a8e:	f7f6 fbcb 	bl	8000228 <__aeabi_dsub>
 8009a92:	a31b      	add	r3, pc, #108	@ (adr r3, 8009b00 <__ieee754_rem_pio2+0x318>)
 8009a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a98:	4606      	mov	r6, r0
 8009a9a:	460f      	mov	r7, r1
 8009a9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009aa0:	f7f6 fd7a 	bl	8000598 <__aeabi_dmul>
 8009aa4:	4632      	mov	r2, r6
 8009aa6:	463b      	mov	r3, r7
 8009aa8:	f7f6 fbbe 	bl	8000228 <__aeabi_dsub>
 8009aac:	4606      	mov	r6, r0
 8009aae:	460f      	mov	r7, r1
 8009ab0:	e764      	b.n	800997c <__ieee754_rem_pio2+0x194>
 8009ab2:	4b1b      	ldr	r3, [pc, #108]	@ (8009b20 <__ieee754_rem_pio2+0x338>)
 8009ab4:	4598      	cmp	r8, r3
 8009ab6:	d935      	bls.n	8009b24 <__ieee754_rem_pio2+0x33c>
 8009ab8:	4632      	mov	r2, r6
 8009aba:	463b      	mov	r3, r7
 8009abc:	4630      	mov	r0, r6
 8009abe:	4639      	mov	r1, r7
 8009ac0:	f7f6 fbb2 	bl	8000228 <__aeabi_dsub>
 8009ac4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009ac8:	e9c4 0100 	strd	r0, r1, [r4]
 8009acc:	e69e      	b.n	800980c <__ieee754_rem_pio2+0x24>
 8009ace:	bf00      	nop
 8009ad0:	54400000 	.word	0x54400000
 8009ad4:	3ff921fb 	.word	0x3ff921fb
 8009ad8:	1a626331 	.word	0x1a626331
 8009adc:	3dd0b461 	.word	0x3dd0b461
 8009ae0:	1a600000 	.word	0x1a600000
 8009ae4:	3dd0b461 	.word	0x3dd0b461
 8009ae8:	2e037073 	.word	0x2e037073
 8009aec:	3ba3198a 	.word	0x3ba3198a
 8009af0:	6dc9c883 	.word	0x6dc9c883
 8009af4:	3fe45f30 	.word	0x3fe45f30
 8009af8:	2e000000 	.word	0x2e000000
 8009afc:	3ba3198a 	.word	0x3ba3198a
 8009b00:	252049c1 	.word	0x252049c1
 8009b04:	397b839a 	.word	0x397b839a
 8009b08:	3fe921fb 	.word	0x3fe921fb
 8009b0c:	4002d97b 	.word	0x4002d97b
 8009b10:	3ff921fb 	.word	0x3ff921fb
 8009b14:	413921fb 	.word	0x413921fb
 8009b18:	3fe00000 	.word	0x3fe00000
 8009b1c:	0800ae4c 	.word	0x0800ae4c
 8009b20:	7fefffff 	.word	0x7fefffff
 8009b24:	ea4f 5528 	mov.w	r5, r8, asr #20
 8009b28:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8009b2c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8009b30:	4630      	mov	r0, r6
 8009b32:	460f      	mov	r7, r1
 8009b34:	f7f6 ffca 	bl	8000acc <__aeabi_d2iz>
 8009b38:	f7f6 fcc4 	bl	80004c4 <__aeabi_i2d>
 8009b3c:	4602      	mov	r2, r0
 8009b3e:	460b      	mov	r3, r1
 8009b40:	4630      	mov	r0, r6
 8009b42:	4639      	mov	r1, r7
 8009b44:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009b48:	f7f6 fb6e 	bl	8000228 <__aeabi_dsub>
 8009b4c:	4b22      	ldr	r3, [pc, #136]	@ (8009bd8 <__ieee754_rem_pio2+0x3f0>)
 8009b4e:	2200      	movs	r2, #0
 8009b50:	f7f6 fd22 	bl	8000598 <__aeabi_dmul>
 8009b54:	460f      	mov	r7, r1
 8009b56:	4606      	mov	r6, r0
 8009b58:	f7f6 ffb8 	bl	8000acc <__aeabi_d2iz>
 8009b5c:	f7f6 fcb2 	bl	80004c4 <__aeabi_i2d>
 8009b60:	4602      	mov	r2, r0
 8009b62:	460b      	mov	r3, r1
 8009b64:	4630      	mov	r0, r6
 8009b66:	4639      	mov	r1, r7
 8009b68:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009b6c:	f7f6 fb5c 	bl	8000228 <__aeabi_dsub>
 8009b70:	4b19      	ldr	r3, [pc, #100]	@ (8009bd8 <__ieee754_rem_pio2+0x3f0>)
 8009b72:	2200      	movs	r2, #0
 8009b74:	f7f6 fd10 	bl	8000598 <__aeabi_dmul>
 8009b78:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8009b7c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8009b80:	f04f 0803 	mov.w	r8, #3
 8009b84:	2600      	movs	r6, #0
 8009b86:	2700      	movs	r7, #0
 8009b88:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8009b8c:	4632      	mov	r2, r6
 8009b8e:	463b      	mov	r3, r7
 8009b90:	46c2      	mov	sl, r8
 8009b92:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8009b96:	f7f6 ff67 	bl	8000a68 <__aeabi_dcmpeq>
 8009b9a:	2800      	cmp	r0, #0
 8009b9c:	d1f4      	bne.n	8009b88 <__ieee754_rem_pio2+0x3a0>
 8009b9e:	4b0f      	ldr	r3, [pc, #60]	@ (8009bdc <__ieee754_rem_pio2+0x3f4>)
 8009ba0:	9301      	str	r3, [sp, #4]
 8009ba2:	2302      	movs	r3, #2
 8009ba4:	9300      	str	r3, [sp, #0]
 8009ba6:	462a      	mov	r2, r5
 8009ba8:	4653      	mov	r3, sl
 8009baa:	4621      	mov	r1, r4
 8009bac:	a806      	add	r0, sp, #24
 8009bae:	f000 fb43 	bl	800a238 <__kernel_rem_pio2>
 8009bb2:	9b04      	ldr	r3, [sp, #16]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	4605      	mov	r5, r0
 8009bb8:	f6bf ae53 	bge.w	8009862 <__ieee754_rem_pio2+0x7a>
 8009bbc:	e9d4 2100 	ldrd	r2, r1, [r4]
 8009bc0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009bc4:	e9c4 2300 	strd	r2, r3, [r4]
 8009bc8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8009bcc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009bd0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8009bd4:	e740      	b.n	8009a58 <__ieee754_rem_pio2+0x270>
 8009bd6:	bf00      	nop
 8009bd8:	41700000 	.word	0x41700000
 8009bdc:	0800aecc 	.word	0x0800aecc

08009be0 <__ieee754_sinh>:
 8009be0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009be4:	ec55 4b10 	vmov	r4, r5, d0
 8009be8:	4a51      	ldr	r2, [pc, #324]	@ (8009d30 <__ieee754_sinh+0x150>)
 8009bea:	f025 4800 	bic.w	r8, r5, #2147483648	@ 0x80000000
 8009bee:	4590      	cmp	r8, r2
 8009bf0:	462b      	mov	r3, r5
 8009bf2:	d90a      	bls.n	8009c0a <__ieee754_sinh+0x2a>
 8009bf4:	4622      	mov	r2, r4
 8009bf6:	4620      	mov	r0, r4
 8009bf8:	4629      	mov	r1, r5
 8009bfa:	f7f6 fb17 	bl	800022c <__adddf3>
 8009bfe:	4604      	mov	r4, r0
 8009c00:	460d      	mov	r5, r1
 8009c02:	ec45 4b10 	vmov	d0, r4, r5
 8009c06:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c0a:	4b4a      	ldr	r3, [pc, #296]	@ (8009d34 <__ieee754_sinh+0x154>)
 8009c0c:	2d00      	cmp	r5, #0
 8009c0e:	bfac      	ite	ge
 8009c10:	4f49      	ldrge	r7, [pc, #292]	@ (8009d38 <__ieee754_sinh+0x158>)
 8009c12:	4f4a      	ldrlt	r7, [pc, #296]	@ (8009d3c <__ieee754_sinh+0x15c>)
 8009c14:	4598      	cmp	r8, r3
 8009c16:	f04f 0600 	mov.w	r6, #0
 8009c1a:	d852      	bhi.n	8009cc2 <__ieee754_sinh+0xe2>
 8009c1c:	4b48      	ldr	r3, [pc, #288]	@ (8009d40 <__ieee754_sinh+0x160>)
 8009c1e:	4598      	cmp	r8, r3
 8009c20:	d80c      	bhi.n	8009c3c <__ieee754_sinh+0x5c>
 8009c22:	a341      	add	r3, pc, #260	@ (adr r3, 8009d28 <__ieee754_sinh+0x148>)
 8009c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c28:	4620      	mov	r0, r4
 8009c2a:	4629      	mov	r1, r5
 8009c2c:	f7f6 fafe 	bl	800022c <__adddf3>
 8009c30:	4b44      	ldr	r3, [pc, #272]	@ (8009d44 <__ieee754_sinh+0x164>)
 8009c32:	2200      	movs	r2, #0
 8009c34:	f7f6 ff40 	bl	8000ab8 <__aeabi_dcmpgt>
 8009c38:	2800      	cmp	r0, #0
 8009c3a:	d1e2      	bne.n	8009c02 <__ieee754_sinh+0x22>
 8009c3c:	ec45 4b10 	vmov	d0, r4, r5
 8009c40:	f000 f88a 	bl	8009d58 <fabs>
 8009c44:	f000 f890 	bl	8009d68 <expm1>
 8009c48:	4b3f      	ldr	r3, [pc, #252]	@ (8009d48 <__ieee754_sinh+0x168>)
 8009c4a:	4598      	cmp	r8, r3
 8009c4c:	ec55 4b10 	vmov	r4, r5, d0
 8009c50:	d826      	bhi.n	8009ca0 <__ieee754_sinh+0xc0>
 8009c52:	4622      	mov	r2, r4
 8009c54:	462b      	mov	r3, r5
 8009c56:	4620      	mov	r0, r4
 8009c58:	4629      	mov	r1, r5
 8009c5a:	f7f6 fae7 	bl	800022c <__adddf3>
 8009c5e:	4622      	mov	r2, r4
 8009c60:	4682      	mov	sl, r0
 8009c62:	468b      	mov	fp, r1
 8009c64:	462b      	mov	r3, r5
 8009c66:	4620      	mov	r0, r4
 8009c68:	4629      	mov	r1, r5
 8009c6a:	f7f6 fc95 	bl	8000598 <__aeabi_dmul>
 8009c6e:	4b35      	ldr	r3, [pc, #212]	@ (8009d44 <__ieee754_sinh+0x164>)
 8009c70:	4680      	mov	r8, r0
 8009c72:	4689      	mov	r9, r1
 8009c74:	2200      	movs	r2, #0
 8009c76:	4620      	mov	r0, r4
 8009c78:	4629      	mov	r1, r5
 8009c7a:	f7f6 fad7 	bl	800022c <__adddf3>
 8009c7e:	4602      	mov	r2, r0
 8009c80:	460b      	mov	r3, r1
 8009c82:	4640      	mov	r0, r8
 8009c84:	4649      	mov	r1, r9
 8009c86:	f7f6 fdb1 	bl	80007ec <__aeabi_ddiv>
 8009c8a:	4602      	mov	r2, r0
 8009c8c:	460b      	mov	r3, r1
 8009c8e:	4650      	mov	r0, sl
 8009c90:	4659      	mov	r1, fp
 8009c92:	f7f6 fac9 	bl	8000228 <__aeabi_dsub>
 8009c96:	4632      	mov	r2, r6
 8009c98:	463b      	mov	r3, r7
 8009c9a:	f7f6 fc7d 	bl	8000598 <__aeabi_dmul>
 8009c9e:	e7ae      	b.n	8009bfe <__ieee754_sinh+0x1e>
 8009ca0:	4b28      	ldr	r3, [pc, #160]	@ (8009d44 <__ieee754_sinh+0x164>)
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	4620      	mov	r0, r4
 8009ca6:	4629      	mov	r1, r5
 8009ca8:	f7f6 fac0 	bl	800022c <__adddf3>
 8009cac:	4602      	mov	r2, r0
 8009cae:	460b      	mov	r3, r1
 8009cb0:	4620      	mov	r0, r4
 8009cb2:	4629      	mov	r1, r5
 8009cb4:	f7f6 fd9a 	bl	80007ec <__aeabi_ddiv>
 8009cb8:	4622      	mov	r2, r4
 8009cba:	462b      	mov	r3, r5
 8009cbc:	f7f6 fab6 	bl	800022c <__adddf3>
 8009cc0:	e7e9      	b.n	8009c96 <__ieee754_sinh+0xb6>
 8009cc2:	4b22      	ldr	r3, [pc, #136]	@ (8009d4c <__ieee754_sinh+0x16c>)
 8009cc4:	4598      	cmp	r8, r3
 8009cc6:	d806      	bhi.n	8009cd6 <__ieee754_sinh+0xf6>
 8009cc8:	f000 f846 	bl	8009d58 <fabs>
 8009ccc:	f000 fe04 	bl	800a8d8 <__ieee754_exp>
 8009cd0:	ec51 0b10 	vmov	r0, r1, d0
 8009cd4:	e7df      	b.n	8009c96 <__ieee754_sinh+0xb6>
 8009cd6:	4b1e      	ldr	r3, [pc, #120]	@ (8009d50 <__ieee754_sinh+0x170>)
 8009cd8:	4598      	cmp	r8, r3
 8009cda:	d905      	bls.n	8009ce8 <__ieee754_sinh+0x108>
 8009cdc:	3301      	adds	r3, #1
 8009cde:	4598      	cmp	r8, r3
 8009ce0:	d11b      	bne.n	8009d1a <__ieee754_sinh+0x13a>
 8009ce2:	4b1c      	ldr	r3, [pc, #112]	@ (8009d54 <__ieee754_sinh+0x174>)
 8009ce4:	429c      	cmp	r4, r3
 8009ce6:	d818      	bhi.n	8009d1a <__ieee754_sinh+0x13a>
 8009ce8:	ec45 4b10 	vmov	d0, r4, r5
 8009cec:	f000 f834 	bl	8009d58 <fabs>
 8009cf0:	4b11      	ldr	r3, [pc, #68]	@ (8009d38 <__ieee754_sinh+0x158>)
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	ec51 0b10 	vmov	r0, r1, d0
 8009cf8:	f7f6 fc4e 	bl	8000598 <__aeabi_dmul>
 8009cfc:	ec41 0b10 	vmov	d0, r0, r1
 8009d00:	f000 fdea 	bl	800a8d8 <__ieee754_exp>
 8009d04:	ec55 4b10 	vmov	r4, r5, d0
 8009d08:	4630      	mov	r0, r6
 8009d0a:	4622      	mov	r2, r4
 8009d0c:	462b      	mov	r3, r5
 8009d0e:	4639      	mov	r1, r7
 8009d10:	f7f6 fc42 	bl	8000598 <__aeabi_dmul>
 8009d14:	4622      	mov	r2, r4
 8009d16:	462b      	mov	r3, r5
 8009d18:	e7bf      	b.n	8009c9a <__ieee754_sinh+0xba>
 8009d1a:	a303      	add	r3, pc, #12	@ (adr r3, 8009d28 <__ieee754_sinh+0x148>)
 8009d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d20:	4620      	mov	r0, r4
 8009d22:	4629      	mov	r1, r5
 8009d24:	e7b9      	b.n	8009c9a <__ieee754_sinh+0xba>
 8009d26:	bf00      	nop
 8009d28:	3cac7433 	.word	0x3cac7433
 8009d2c:	7fac7b1f 	.word	0x7fac7b1f
 8009d30:	7fefffff 	.word	0x7fefffff
 8009d34:	4035ffff 	.word	0x4035ffff
 8009d38:	3fe00000 	.word	0x3fe00000
 8009d3c:	bfe00000 	.word	0xbfe00000
 8009d40:	3e2fffff 	.word	0x3e2fffff
 8009d44:	3ff00000 	.word	0x3ff00000
 8009d48:	3fefffff 	.word	0x3fefffff
 8009d4c:	40862e41 	.word	0x40862e41
 8009d50:	408633cd 	.word	0x408633cd
 8009d54:	8fb9f87d 	.word	0x8fb9f87d

08009d58 <fabs>:
 8009d58:	ec51 0b10 	vmov	r0, r1, d0
 8009d5c:	4602      	mov	r2, r0
 8009d5e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009d62:	ec43 2b10 	vmov	d0, r2, r3
 8009d66:	4770      	bx	lr

08009d68 <expm1>:
 8009d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d6c:	ec5b ab10 	vmov	sl, fp, d0
 8009d70:	49cf      	ldr	r1, [pc, #828]	@ (800a0b0 <expm1+0x348>)
 8009d72:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009d76:	428b      	cmp	r3, r1
 8009d78:	b085      	sub	sp, #20
 8009d7a:	f00b 4400 	and.w	r4, fp, #2147483648	@ 0x80000000
 8009d7e:	d943      	bls.n	8009e08 <expm1+0xa0>
 8009d80:	49cc      	ldr	r1, [pc, #816]	@ (800a0b4 <expm1+0x34c>)
 8009d82:	428b      	cmp	r3, r1
 8009d84:	d924      	bls.n	8009dd0 <expm1+0x68>
 8009d86:	49cc      	ldr	r1, [pc, #816]	@ (800a0b8 <expm1+0x350>)
 8009d88:	428b      	cmp	r3, r1
 8009d8a:	d913      	bls.n	8009db4 <expm1+0x4c>
 8009d8c:	f3cb 0213 	ubfx	r2, fp, #0, #20
 8009d90:	4653      	mov	r3, sl
 8009d92:	431a      	orrs	r2, r3
 8009d94:	d006      	beq.n	8009da4 <expm1+0x3c>
 8009d96:	4652      	mov	r2, sl
 8009d98:	465b      	mov	r3, fp
 8009d9a:	4650      	mov	r0, sl
 8009d9c:	4659      	mov	r1, fp
 8009d9e:	f7f6 fa45 	bl	800022c <__adddf3>
 8009da2:	e12b      	b.n	8009ffc <expm1+0x294>
 8009da4:	2c00      	cmp	r4, #0
 8009da6:	f000 812b 	beq.w	800a000 <expm1+0x298>
 8009daa:	f8df b330 	ldr.w	fp, [pc, #816]	@ 800a0dc <expm1+0x374>
 8009dae:	f04f 0a00 	mov.w	sl, #0
 8009db2:	e125      	b.n	800a000 <expm1+0x298>
 8009db4:	a3a6      	add	r3, pc, #664	@ (adr r3, 800a050 <expm1+0x2e8>)
 8009db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dba:	4650      	mov	r0, sl
 8009dbc:	4659      	mov	r1, fp
 8009dbe:	f7f6 fe7b 	bl	8000ab8 <__aeabi_dcmpgt>
 8009dc2:	b128      	cbz	r0, 8009dd0 <expm1+0x68>
 8009dc4:	2000      	movs	r0, #0
 8009dc6:	b005      	add	sp, #20
 8009dc8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dcc:	f000 ba2c 	b.w	800a228 <__math_oflow>
 8009dd0:	2c00      	cmp	r4, #0
 8009dd2:	f000 80c7 	beq.w	8009f64 <expm1+0x1fc>
 8009dd6:	a3a0      	add	r3, pc, #640	@ (adr r3, 800a058 <expm1+0x2f0>)
 8009dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ddc:	4650      	mov	r0, sl
 8009dde:	4659      	mov	r1, fp
 8009de0:	f7f6 fa24 	bl	800022c <__adddf3>
 8009de4:	2200      	movs	r2, #0
 8009de6:	2300      	movs	r3, #0
 8009de8:	f7f6 fe48 	bl	8000a7c <__aeabi_dcmplt>
 8009dec:	2800      	cmp	r0, #0
 8009dee:	d1dc      	bne.n	8009daa <expm1+0x42>
 8009df0:	a39b      	add	r3, pc, #620	@ (adr r3, 800a060 <expm1+0x2f8>)
 8009df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009df6:	4650      	mov	r0, sl
 8009df8:	4659      	mov	r1, fp
 8009dfa:	f7f6 fbcd 	bl	8000598 <__aeabi_dmul>
 8009dfe:	4602      	mov	r2, r0
 8009e00:	460b      	mov	r3, r1
 8009e02:	49ae      	ldr	r1, [pc, #696]	@ (800a0bc <expm1+0x354>)
 8009e04:	2000      	movs	r0, #0
 8009e06:	e0b8      	b.n	8009f7a <expm1+0x212>
 8009e08:	4aad      	ldr	r2, [pc, #692]	@ (800a0c0 <expm1+0x358>)
 8009e0a:	4293      	cmp	r3, r2
 8009e0c:	f240 80e2 	bls.w	8009fd4 <expm1+0x26c>
 8009e10:	4aac      	ldr	r2, [pc, #688]	@ (800a0c4 <expm1+0x35c>)
 8009e12:	4293      	cmp	r3, r2
 8009e14:	f200 80d1 	bhi.w	8009fba <expm1+0x252>
 8009e18:	a393      	add	r3, pc, #588	@ (adr r3, 800a068 <expm1+0x300>)
 8009e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e1e:	4650      	mov	r0, sl
 8009e20:	4659      	mov	r1, fp
 8009e22:	2c00      	cmp	r4, #0
 8009e24:	f040 8093 	bne.w	8009f4e <expm1+0x1e6>
 8009e28:	f7f6 f9fe 	bl	8000228 <__aeabi_dsub>
 8009e2c:	f20f 2940 	addw	r9, pc, #576	@ 0x240
 8009e30:	e9d9 8900 	ldrd	r8, r9, [r9]
 8009e34:	4606      	mov	r6, r0
 8009e36:	460f      	mov	r7, r1
 8009e38:	2401      	movs	r4, #1
 8009e3a:	4642      	mov	r2, r8
 8009e3c:	464b      	mov	r3, r9
 8009e3e:	4630      	mov	r0, r6
 8009e40:	4639      	mov	r1, r7
 8009e42:	f7f6 f9f1 	bl	8000228 <__aeabi_dsub>
 8009e46:	4602      	mov	r2, r0
 8009e48:	460b      	mov	r3, r1
 8009e4a:	4682      	mov	sl, r0
 8009e4c:	468b      	mov	fp, r1
 8009e4e:	4630      	mov	r0, r6
 8009e50:	4639      	mov	r1, r7
 8009e52:	f7f6 f9e9 	bl	8000228 <__aeabi_dsub>
 8009e56:	4642      	mov	r2, r8
 8009e58:	464b      	mov	r3, r9
 8009e5a:	f7f6 f9e5 	bl	8000228 <__aeabi_dsub>
 8009e5e:	e9cd 0100 	strd	r0, r1, [sp]
 8009e62:	4b99      	ldr	r3, [pc, #612]	@ (800a0c8 <expm1+0x360>)
 8009e64:	2200      	movs	r2, #0
 8009e66:	4650      	mov	r0, sl
 8009e68:	4659      	mov	r1, fp
 8009e6a:	f7f6 fb95 	bl	8000598 <__aeabi_dmul>
 8009e6e:	4606      	mov	r6, r0
 8009e70:	460f      	mov	r7, r1
 8009e72:	4602      	mov	r2, r0
 8009e74:	460b      	mov	r3, r1
 8009e76:	4650      	mov	r0, sl
 8009e78:	4659      	mov	r1, fp
 8009e7a:	f7f6 fb8d 	bl	8000598 <__aeabi_dmul>
 8009e7e:	a37e      	add	r3, pc, #504	@ (adr r3, 800a078 <expm1+0x310>)
 8009e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e84:	4680      	mov	r8, r0
 8009e86:	4689      	mov	r9, r1
 8009e88:	f7f6 fb86 	bl	8000598 <__aeabi_dmul>
 8009e8c:	a37c      	add	r3, pc, #496	@ (adr r3, 800a080 <expm1+0x318>)
 8009e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e92:	f7f6 f9cb 	bl	800022c <__adddf3>
 8009e96:	4642      	mov	r2, r8
 8009e98:	464b      	mov	r3, r9
 8009e9a:	f7f6 fb7d 	bl	8000598 <__aeabi_dmul>
 8009e9e:	a37a      	add	r3, pc, #488	@ (adr r3, 800a088 <expm1+0x320>)
 8009ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ea4:	f7f6 f9c0 	bl	8000228 <__aeabi_dsub>
 8009ea8:	4642      	mov	r2, r8
 8009eaa:	464b      	mov	r3, r9
 8009eac:	f7f6 fb74 	bl	8000598 <__aeabi_dmul>
 8009eb0:	a377      	add	r3, pc, #476	@ (adr r3, 800a090 <expm1+0x328>)
 8009eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eb6:	f7f6 f9b9 	bl	800022c <__adddf3>
 8009eba:	4642      	mov	r2, r8
 8009ebc:	464b      	mov	r3, r9
 8009ebe:	f7f6 fb6b 	bl	8000598 <__aeabi_dmul>
 8009ec2:	a375      	add	r3, pc, #468	@ (adr r3, 800a098 <expm1+0x330>)
 8009ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ec8:	f7f6 f9ae 	bl	8000228 <__aeabi_dsub>
 8009ecc:	4642      	mov	r2, r8
 8009ece:	464b      	mov	r3, r9
 8009ed0:	f7f6 fb62 	bl	8000598 <__aeabi_dmul>
 8009ed4:	4b7d      	ldr	r3, [pc, #500]	@ (800a0cc <expm1+0x364>)
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	f7f6 f9a8 	bl	800022c <__adddf3>
 8009edc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ee0:	4602      	mov	r2, r0
 8009ee2:	460b      	mov	r3, r1
 8009ee4:	4630      	mov	r0, r6
 8009ee6:	4639      	mov	r1, r7
 8009ee8:	f7f6 fb56 	bl	8000598 <__aeabi_dmul>
 8009eec:	4602      	mov	r2, r0
 8009eee:	460b      	mov	r3, r1
 8009ef0:	2000      	movs	r0, #0
 8009ef2:	4977      	ldr	r1, [pc, #476]	@ (800a0d0 <expm1+0x368>)
 8009ef4:	f7f6 f998 	bl	8000228 <__aeabi_dsub>
 8009ef8:	4602      	mov	r2, r0
 8009efa:	460b      	mov	r3, r1
 8009efc:	4606      	mov	r6, r0
 8009efe:	460f      	mov	r7, r1
 8009f00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f04:	f7f6 f990 	bl	8000228 <__aeabi_dsub>
 8009f08:	4632      	mov	r2, r6
 8009f0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009f0e:	463b      	mov	r3, r7
 8009f10:	4650      	mov	r0, sl
 8009f12:	4659      	mov	r1, fp
 8009f14:	f7f6 fb40 	bl	8000598 <__aeabi_dmul>
 8009f18:	4602      	mov	r2, r0
 8009f1a:	460b      	mov	r3, r1
 8009f1c:	2000      	movs	r0, #0
 8009f1e:	496d      	ldr	r1, [pc, #436]	@ (800a0d4 <expm1+0x36c>)
 8009f20:	f7f6 f982 	bl	8000228 <__aeabi_dsub>
 8009f24:	4602      	mov	r2, r0
 8009f26:	460b      	mov	r3, r1
 8009f28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f2c:	f7f6 fc5e 	bl	80007ec <__aeabi_ddiv>
 8009f30:	4642      	mov	r2, r8
 8009f32:	464b      	mov	r3, r9
 8009f34:	f7f6 fb30 	bl	8000598 <__aeabi_dmul>
 8009f38:	4602      	mov	r2, r0
 8009f3a:	460b      	mov	r3, r1
 8009f3c:	2c00      	cmp	r4, #0
 8009f3e:	d166      	bne.n	800a00e <expm1+0x2a6>
 8009f40:	4650      	mov	r0, sl
 8009f42:	4659      	mov	r1, fp
 8009f44:	f7f6 fb28 	bl	8000598 <__aeabi_dmul>
 8009f48:	4642      	mov	r2, r8
 8009f4a:	464b      	mov	r3, r9
 8009f4c:	e04e      	b.n	8009fec <expm1+0x284>
 8009f4e:	f7f6 f96d 	bl	800022c <__adddf3>
 8009f52:	f20f 194c 	addw	r9, pc, #332	@ 0x14c
 8009f56:	e9d9 8900 	ldrd	r8, r9, [r9]
 8009f5a:	4606      	mov	r6, r0
 8009f5c:	460f      	mov	r7, r1
 8009f5e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009f62:	e76a      	b.n	8009e3a <expm1+0xd2>
 8009f64:	a33e      	add	r3, pc, #248	@ (adr r3, 800a060 <expm1+0x2f8>)
 8009f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f6a:	4650      	mov	r0, sl
 8009f6c:	4659      	mov	r1, fp
 8009f6e:	f7f6 fb13 	bl	8000598 <__aeabi_dmul>
 8009f72:	4602      	mov	r2, r0
 8009f74:	460b      	mov	r3, r1
 8009f76:	4954      	ldr	r1, [pc, #336]	@ (800a0c8 <expm1+0x360>)
 8009f78:	2000      	movs	r0, #0
 8009f7a:	f7f6 f957 	bl	800022c <__adddf3>
 8009f7e:	f7f6 fda5 	bl	8000acc <__aeabi_d2iz>
 8009f82:	4604      	mov	r4, r0
 8009f84:	f7f6 fa9e 	bl	80004c4 <__aeabi_i2d>
 8009f88:	a337      	add	r3, pc, #220	@ (adr r3, 800a068 <expm1+0x300>)
 8009f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f8e:	4680      	mov	r8, r0
 8009f90:	4689      	mov	r9, r1
 8009f92:	f7f6 fb01 	bl	8000598 <__aeabi_dmul>
 8009f96:	4602      	mov	r2, r0
 8009f98:	460b      	mov	r3, r1
 8009f9a:	4650      	mov	r0, sl
 8009f9c:	4659      	mov	r1, fp
 8009f9e:	f7f6 f943 	bl	8000228 <__aeabi_dsub>
 8009fa2:	a333      	add	r3, pc, #204	@ (adr r3, 800a070 <expm1+0x308>)
 8009fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa8:	4606      	mov	r6, r0
 8009faa:	460f      	mov	r7, r1
 8009fac:	4640      	mov	r0, r8
 8009fae:	4649      	mov	r1, r9
 8009fb0:	f7f6 faf2 	bl	8000598 <__aeabi_dmul>
 8009fb4:	4680      	mov	r8, r0
 8009fb6:	4689      	mov	r9, r1
 8009fb8:	e73f      	b.n	8009e3a <expm1+0xd2>
 8009fba:	a329      	add	r3, pc, #164	@ (adr r3, 800a060 <expm1+0x2f8>)
 8009fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fc0:	4650      	mov	r0, sl
 8009fc2:	4659      	mov	r1, fp
 8009fc4:	f7f6 fae8 	bl	8000598 <__aeabi_dmul>
 8009fc8:	4602      	mov	r2, r0
 8009fca:	460b      	mov	r3, r1
 8009fcc:	2c00      	cmp	r4, #0
 8009fce:	f47f af18 	bne.w	8009e02 <expm1+0x9a>
 8009fd2:	e7d0      	b.n	8009f76 <expm1+0x20e>
 8009fd4:	4a40      	ldr	r2, [pc, #256]	@ (800a0d8 <expm1+0x370>)
 8009fd6:	4293      	cmp	r3, r2
 8009fd8:	d817      	bhi.n	800a00a <expm1+0x2a2>
 8009fda:	a333      	add	r3, pc, #204	@ (adr r3, 800a0a8 <expm1+0x340>)
 8009fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fe0:	4650      	mov	r0, sl
 8009fe2:	4659      	mov	r1, fp
 8009fe4:	f7f6 f922 	bl	800022c <__adddf3>
 8009fe8:	4602      	mov	r2, r0
 8009fea:	460b      	mov	r3, r1
 8009fec:	f7f6 f91c 	bl	8000228 <__aeabi_dsub>
 8009ff0:	4602      	mov	r2, r0
 8009ff2:	460b      	mov	r3, r1
 8009ff4:	4650      	mov	r0, sl
 8009ff6:	4659      	mov	r1, fp
 8009ff8:	f7f6 f916 	bl	8000228 <__aeabi_dsub>
 8009ffc:	4682      	mov	sl, r0
 8009ffe:	468b      	mov	fp, r1
 800a000:	ec4b ab10 	vmov	d0, sl, fp
 800a004:	b005      	add	sp, #20
 800a006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a00a:	2400      	movs	r4, #0
 800a00c:	e729      	b.n	8009e62 <expm1+0xfa>
 800a00e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a012:	f7f6 f909 	bl	8000228 <__aeabi_dsub>
 800a016:	4652      	mov	r2, sl
 800a018:	465b      	mov	r3, fp
 800a01a:	f7f6 fabd 	bl	8000598 <__aeabi_dmul>
 800a01e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a022:	f7f6 f901 	bl	8000228 <__aeabi_dsub>
 800a026:	464b      	mov	r3, r9
 800a028:	4642      	mov	r2, r8
 800a02a:	f7f6 f8fd 	bl	8000228 <__aeabi_dsub>
 800a02e:	1c63      	adds	r3, r4, #1
 800a030:	4606      	mov	r6, r0
 800a032:	460f      	mov	r7, r1
 800a034:	d154      	bne.n	800a0e0 <expm1+0x378>
 800a036:	4602      	mov	r2, r0
 800a038:	460b      	mov	r3, r1
 800a03a:	4650      	mov	r0, sl
 800a03c:	4659      	mov	r1, fp
 800a03e:	f7f6 f8f3 	bl	8000228 <__aeabi_dsub>
 800a042:	4b21      	ldr	r3, [pc, #132]	@ (800a0c8 <expm1+0x360>)
 800a044:	2200      	movs	r2, #0
 800a046:	f7f6 faa7 	bl	8000598 <__aeabi_dmul>
 800a04a:	4b1f      	ldr	r3, [pc, #124]	@ (800a0c8 <expm1+0x360>)
 800a04c:	2200      	movs	r2, #0
 800a04e:	e7d3      	b.n	8009ff8 <expm1+0x290>
 800a050:	fefa39ef 	.word	0xfefa39ef
 800a054:	40862e42 	.word	0x40862e42
 800a058:	c2f8f359 	.word	0xc2f8f359
 800a05c:	01a56e1f 	.word	0x01a56e1f
 800a060:	652b82fe 	.word	0x652b82fe
 800a064:	3ff71547 	.word	0x3ff71547
 800a068:	fee00000 	.word	0xfee00000
 800a06c:	3fe62e42 	.word	0x3fe62e42
 800a070:	35793c76 	.word	0x35793c76
 800a074:	3dea39ef 	.word	0x3dea39ef
 800a078:	6e09c32d 	.word	0x6e09c32d
 800a07c:	be8afdb7 	.word	0xbe8afdb7
 800a080:	86e65239 	.word	0x86e65239
 800a084:	3ed0cfca 	.word	0x3ed0cfca
 800a088:	9eaadbb7 	.word	0x9eaadbb7
 800a08c:	3f14ce19 	.word	0x3f14ce19
 800a090:	19fe5585 	.word	0x19fe5585
 800a094:	3f5a01a0 	.word	0x3f5a01a0
 800a098:	111110f4 	.word	0x111110f4
 800a09c:	3fa11111 	.word	0x3fa11111
 800a0a0:	35793c76 	.word	0x35793c76
 800a0a4:	bdea39ef 	.word	0xbdea39ef
 800a0a8:	8800759c 	.word	0x8800759c
 800a0ac:	7e37e43c 	.word	0x7e37e43c
 800a0b0:	40436879 	.word	0x40436879
 800a0b4:	40862e41 	.word	0x40862e41
 800a0b8:	7fefffff 	.word	0x7fefffff
 800a0bc:	bfe00000 	.word	0xbfe00000
 800a0c0:	3fd62e42 	.word	0x3fd62e42
 800a0c4:	3ff0a2b1 	.word	0x3ff0a2b1
 800a0c8:	3fe00000 	.word	0x3fe00000
 800a0cc:	3ff00000 	.word	0x3ff00000
 800a0d0:	40080000 	.word	0x40080000
 800a0d4:	40180000 	.word	0x40180000
 800a0d8:	3c8fffff 	.word	0x3c8fffff
 800a0dc:	bff00000 	.word	0xbff00000
 800a0e0:	2c01      	cmp	r4, #1
 800a0e2:	d125      	bne.n	800a130 <expm1+0x3c8>
 800a0e4:	4b33      	ldr	r3, [pc, #204]	@ (800a1b4 <expm1+0x44c>)
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	4650      	mov	r0, sl
 800a0ea:	4659      	mov	r1, fp
 800a0ec:	f7f6 fcc6 	bl	8000a7c <__aeabi_dcmplt>
 800a0f0:	b188      	cbz	r0, 800a116 <expm1+0x3ae>
 800a0f2:	4b31      	ldr	r3, [pc, #196]	@ (800a1b8 <expm1+0x450>)
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	4650      	mov	r0, sl
 800a0f8:	4659      	mov	r1, fp
 800a0fa:	f7f6 f897 	bl	800022c <__adddf3>
 800a0fe:	4602      	mov	r2, r0
 800a100:	460b      	mov	r3, r1
 800a102:	4630      	mov	r0, r6
 800a104:	4639      	mov	r1, r7
 800a106:	f7f6 f88f 	bl	8000228 <__aeabi_dsub>
 800a10a:	2200      	movs	r2, #0
 800a10c:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 800a110:	f7f6 fa42 	bl	8000598 <__aeabi_dmul>
 800a114:	e772      	b.n	8009ffc <expm1+0x294>
 800a116:	4632      	mov	r2, r6
 800a118:	463b      	mov	r3, r7
 800a11a:	4650      	mov	r0, sl
 800a11c:	4659      	mov	r1, fp
 800a11e:	f7f6 f883 	bl	8000228 <__aeabi_dsub>
 800a122:	4602      	mov	r2, r0
 800a124:	460b      	mov	r3, r1
 800a126:	f7f6 f881 	bl	800022c <__adddf3>
 800a12a:	4b24      	ldr	r3, [pc, #144]	@ (800a1bc <expm1+0x454>)
 800a12c:	2200      	movs	r2, #0
 800a12e:	e636      	b.n	8009d9e <expm1+0x36>
 800a130:	1c63      	adds	r3, r4, #1
 800a132:	2b39      	cmp	r3, #57	@ 0x39
 800a134:	ea4f 5504 	mov.w	r5, r4, lsl #20
 800a138:	d90e      	bls.n	800a158 <expm1+0x3f0>
 800a13a:	4652      	mov	r2, sl
 800a13c:	465b      	mov	r3, fp
 800a13e:	f7f6 f873 	bl	8000228 <__aeabi_dsub>
 800a142:	4602      	mov	r2, r0
 800a144:	460b      	mov	r3, r1
 800a146:	2000      	movs	r0, #0
 800a148:	491c      	ldr	r1, [pc, #112]	@ (800a1bc <expm1+0x454>)
 800a14a:	f7f6 f86d 	bl	8000228 <__aeabi_dsub>
 800a14e:	186b      	adds	r3, r5, r1
 800a150:	4619      	mov	r1, r3
 800a152:	2200      	movs	r2, #0
 800a154:	4b19      	ldr	r3, [pc, #100]	@ (800a1bc <expm1+0x454>)
 800a156:	e74f      	b.n	8009ff8 <expm1+0x290>
 800a158:	2c13      	cmp	r4, #19
 800a15a:	f04f 0200 	mov.w	r2, #0
 800a15e:	dc17      	bgt.n	800a190 <expm1+0x428>
 800a160:	f44f 1600 	mov.w	r6, #2097152	@ 0x200000
 800a164:	fa46 f404 	asr.w	r4, r6, r4
 800a168:	f1c4 537f 	rsb	r3, r4, #1069547520	@ 0x3fc00000
 800a16c:	f503 1340 	add.w	r3, r3, #3145728	@ 0x300000
 800a170:	4616      	mov	r6, r2
 800a172:	461f      	mov	r7, r3
 800a174:	4652      	mov	r2, sl
 800a176:	465b      	mov	r3, fp
 800a178:	f7f6 f856 	bl	8000228 <__aeabi_dsub>
 800a17c:	4602      	mov	r2, r0
 800a17e:	460b      	mov	r3, r1
 800a180:	4630      	mov	r0, r6
 800a182:	4639      	mov	r1, r7
 800a184:	f7f6 f850 	bl	8000228 <__aeabi_dsub>
 800a188:	4682      	mov	sl, r0
 800a18a:	eb05 0b01 	add.w	fp, r5, r1
 800a18e:	e737      	b.n	800a000 <expm1+0x298>
 800a190:	f5c4 747f 	rsb	r4, r4, #1020	@ 0x3fc
 800a194:	3403      	adds	r4, #3
 800a196:	0523      	lsls	r3, r4, #20
 800a198:	f7f6 f848 	bl	800022c <__adddf3>
 800a19c:	4602      	mov	r2, r0
 800a19e:	460b      	mov	r3, r1
 800a1a0:	4650      	mov	r0, sl
 800a1a2:	4659      	mov	r1, fp
 800a1a4:	f7f6 f840 	bl	8000228 <__aeabi_dsub>
 800a1a8:	4b04      	ldr	r3, [pc, #16]	@ (800a1bc <expm1+0x454>)
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	f7f6 f83e 	bl	800022c <__adddf3>
 800a1b0:	e7ea      	b.n	800a188 <expm1+0x420>
 800a1b2:	bf00      	nop
 800a1b4:	bfd00000 	.word	0xbfd00000
 800a1b8:	3fe00000 	.word	0x3fe00000
 800a1bc:	3ff00000 	.word	0x3ff00000

0800a1c0 <with_errno>:
 800a1c0:	b510      	push	{r4, lr}
 800a1c2:	ed2d 8b02 	vpush	{d8}
 800a1c6:	eeb0 8a40 	vmov.f32	s16, s0
 800a1ca:	eef0 8a60 	vmov.f32	s17, s1
 800a1ce:	4604      	mov	r4, r0
 800a1d0:	f7ff f808 	bl	80091e4 <__errno>
 800a1d4:	eeb0 0a48 	vmov.f32	s0, s16
 800a1d8:	eef0 0a68 	vmov.f32	s1, s17
 800a1dc:	ecbd 8b02 	vpop	{d8}
 800a1e0:	6004      	str	r4, [r0, #0]
 800a1e2:	bd10      	pop	{r4, pc}

0800a1e4 <xflow>:
 800a1e4:	4603      	mov	r3, r0
 800a1e6:	b507      	push	{r0, r1, r2, lr}
 800a1e8:	ec51 0b10 	vmov	r0, r1, d0
 800a1ec:	b183      	cbz	r3, 800a210 <xflow+0x2c>
 800a1ee:	4602      	mov	r2, r0
 800a1f0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a1f4:	e9cd 2300 	strd	r2, r3, [sp]
 800a1f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1fc:	f7f6 f9cc 	bl	8000598 <__aeabi_dmul>
 800a200:	ec41 0b10 	vmov	d0, r0, r1
 800a204:	2022      	movs	r0, #34	@ 0x22
 800a206:	b003      	add	sp, #12
 800a208:	f85d eb04 	ldr.w	lr, [sp], #4
 800a20c:	f7ff bfd8 	b.w	800a1c0 <with_errno>
 800a210:	4602      	mov	r2, r0
 800a212:	460b      	mov	r3, r1
 800a214:	e7ee      	b.n	800a1f4 <xflow+0x10>
	...

0800a218 <__math_uflow>:
 800a218:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a220 <__math_uflow+0x8>
 800a21c:	f7ff bfe2 	b.w	800a1e4 <xflow>
 800a220:	00000000 	.word	0x00000000
 800a224:	10000000 	.word	0x10000000

0800a228 <__math_oflow>:
 800a228:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a230 <__math_oflow+0x8>
 800a22c:	f7ff bfda 	b.w	800a1e4 <xflow>
 800a230:	00000000 	.word	0x00000000
 800a234:	70000000 	.word	0x70000000

0800a238 <__kernel_rem_pio2>:
 800a238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a23c:	ed2d 8b02 	vpush	{d8}
 800a240:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800a244:	f112 0f14 	cmn.w	r2, #20
 800a248:	9306      	str	r3, [sp, #24]
 800a24a:	9104      	str	r1, [sp, #16]
 800a24c:	4bc2      	ldr	r3, [pc, #776]	@ (800a558 <__kernel_rem_pio2+0x320>)
 800a24e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800a250:	9008      	str	r0, [sp, #32]
 800a252:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a256:	9300      	str	r3, [sp, #0]
 800a258:	9b06      	ldr	r3, [sp, #24]
 800a25a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800a25e:	bfa8      	it	ge
 800a260:	1ed4      	subge	r4, r2, #3
 800a262:	9305      	str	r3, [sp, #20]
 800a264:	bfb2      	itee	lt
 800a266:	2400      	movlt	r4, #0
 800a268:	2318      	movge	r3, #24
 800a26a:	fb94 f4f3 	sdivge	r4, r4, r3
 800a26e:	f06f 0317 	mvn.w	r3, #23
 800a272:	fb04 3303 	mla	r3, r4, r3, r3
 800a276:	eb03 0b02 	add.w	fp, r3, r2
 800a27a:	9b00      	ldr	r3, [sp, #0]
 800a27c:	9a05      	ldr	r2, [sp, #20]
 800a27e:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800a548 <__kernel_rem_pio2+0x310>
 800a282:	eb03 0802 	add.w	r8, r3, r2
 800a286:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800a288:	1aa7      	subs	r7, r4, r2
 800a28a:	ae20      	add	r6, sp, #128	@ 0x80
 800a28c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800a290:	2500      	movs	r5, #0
 800a292:	4545      	cmp	r5, r8
 800a294:	dd12      	ble.n	800a2bc <__kernel_rem_pio2+0x84>
 800a296:	9b06      	ldr	r3, [sp, #24]
 800a298:	aa20      	add	r2, sp, #128	@ 0x80
 800a29a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800a29e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800a2a2:	2700      	movs	r7, #0
 800a2a4:	9b00      	ldr	r3, [sp, #0]
 800a2a6:	429f      	cmp	r7, r3
 800a2a8:	dc2e      	bgt.n	800a308 <__kernel_rem_pio2+0xd0>
 800a2aa:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800a548 <__kernel_rem_pio2+0x310>
 800a2ae:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a2b2:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a2b6:	46a8      	mov	r8, r5
 800a2b8:	2600      	movs	r6, #0
 800a2ba:	e01b      	b.n	800a2f4 <__kernel_rem_pio2+0xbc>
 800a2bc:	42ef      	cmn	r7, r5
 800a2be:	d407      	bmi.n	800a2d0 <__kernel_rem_pio2+0x98>
 800a2c0:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800a2c4:	f7f6 f8fe 	bl	80004c4 <__aeabi_i2d>
 800a2c8:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a2cc:	3501      	adds	r5, #1
 800a2ce:	e7e0      	b.n	800a292 <__kernel_rem_pio2+0x5a>
 800a2d0:	ec51 0b18 	vmov	r0, r1, d8
 800a2d4:	e7f8      	b.n	800a2c8 <__kernel_rem_pio2+0x90>
 800a2d6:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800a2da:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800a2de:	f7f6 f95b 	bl	8000598 <__aeabi_dmul>
 800a2e2:	4602      	mov	r2, r0
 800a2e4:	460b      	mov	r3, r1
 800a2e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2ea:	f7f5 ff9f 	bl	800022c <__adddf3>
 800a2ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a2f2:	3601      	adds	r6, #1
 800a2f4:	9b05      	ldr	r3, [sp, #20]
 800a2f6:	429e      	cmp	r6, r3
 800a2f8:	dded      	ble.n	800a2d6 <__kernel_rem_pio2+0x9e>
 800a2fa:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a2fe:	3701      	adds	r7, #1
 800a300:	ecaa 7b02 	vstmia	sl!, {d7}
 800a304:	3508      	adds	r5, #8
 800a306:	e7cd      	b.n	800a2a4 <__kernel_rem_pio2+0x6c>
 800a308:	9b00      	ldr	r3, [sp, #0]
 800a30a:	f8dd 8000 	ldr.w	r8, [sp]
 800a30e:	aa0c      	add	r2, sp, #48	@ 0x30
 800a310:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a314:	930a      	str	r3, [sp, #40]	@ 0x28
 800a316:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800a318:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a31c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a31e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800a322:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a324:	ab98      	add	r3, sp, #608	@ 0x260
 800a326:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a32a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800a32e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a332:	ac0c      	add	r4, sp, #48	@ 0x30
 800a334:	ab70      	add	r3, sp, #448	@ 0x1c0
 800a336:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800a33a:	46a1      	mov	r9, r4
 800a33c:	46c2      	mov	sl, r8
 800a33e:	f1ba 0f00 	cmp.w	sl, #0
 800a342:	dc77      	bgt.n	800a434 <__kernel_rem_pio2+0x1fc>
 800a344:	4658      	mov	r0, fp
 800a346:	ed9d 0b02 	vldr	d0, [sp, #8]
 800a34a:	f000 fc41 	bl	800abd0 <scalbn>
 800a34e:	ec57 6b10 	vmov	r6, r7, d0
 800a352:	2200      	movs	r2, #0
 800a354:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800a358:	4630      	mov	r0, r6
 800a35a:	4639      	mov	r1, r7
 800a35c:	f7f6 f91c 	bl	8000598 <__aeabi_dmul>
 800a360:	ec41 0b10 	vmov	d0, r0, r1
 800a364:	f000 fcb0 	bl	800acc8 <floor>
 800a368:	4b7c      	ldr	r3, [pc, #496]	@ (800a55c <__kernel_rem_pio2+0x324>)
 800a36a:	ec51 0b10 	vmov	r0, r1, d0
 800a36e:	2200      	movs	r2, #0
 800a370:	f7f6 f912 	bl	8000598 <__aeabi_dmul>
 800a374:	4602      	mov	r2, r0
 800a376:	460b      	mov	r3, r1
 800a378:	4630      	mov	r0, r6
 800a37a:	4639      	mov	r1, r7
 800a37c:	f7f5 ff54 	bl	8000228 <__aeabi_dsub>
 800a380:	460f      	mov	r7, r1
 800a382:	4606      	mov	r6, r0
 800a384:	f7f6 fba2 	bl	8000acc <__aeabi_d2iz>
 800a388:	9002      	str	r0, [sp, #8]
 800a38a:	f7f6 f89b 	bl	80004c4 <__aeabi_i2d>
 800a38e:	4602      	mov	r2, r0
 800a390:	460b      	mov	r3, r1
 800a392:	4630      	mov	r0, r6
 800a394:	4639      	mov	r1, r7
 800a396:	f7f5 ff47 	bl	8000228 <__aeabi_dsub>
 800a39a:	f1bb 0f00 	cmp.w	fp, #0
 800a39e:	4606      	mov	r6, r0
 800a3a0:	460f      	mov	r7, r1
 800a3a2:	dd6c      	ble.n	800a47e <__kernel_rem_pio2+0x246>
 800a3a4:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 800a3a8:	ab0c      	add	r3, sp, #48	@ 0x30
 800a3aa:	9d02      	ldr	r5, [sp, #8]
 800a3ac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a3b0:	f1cb 0018 	rsb	r0, fp, #24
 800a3b4:	fa43 f200 	asr.w	r2, r3, r0
 800a3b8:	4415      	add	r5, r2
 800a3ba:	4082      	lsls	r2, r0
 800a3bc:	1a9b      	subs	r3, r3, r2
 800a3be:	aa0c      	add	r2, sp, #48	@ 0x30
 800a3c0:	9502      	str	r5, [sp, #8]
 800a3c2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800a3c6:	f1cb 0217 	rsb	r2, fp, #23
 800a3ca:	fa43 f902 	asr.w	r9, r3, r2
 800a3ce:	f1b9 0f00 	cmp.w	r9, #0
 800a3d2:	dd64      	ble.n	800a49e <__kernel_rem_pio2+0x266>
 800a3d4:	9b02      	ldr	r3, [sp, #8]
 800a3d6:	2200      	movs	r2, #0
 800a3d8:	3301      	adds	r3, #1
 800a3da:	9302      	str	r3, [sp, #8]
 800a3dc:	4615      	mov	r5, r2
 800a3de:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800a3e2:	4590      	cmp	r8, r2
 800a3e4:	f300 80a1 	bgt.w	800a52a <__kernel_rem_pio2+0x2f2>
 800a3e8:	f1bb 0f00 	cmp.w	fp, #0
 800a3ec:	dd07      	ble.n	800a3fe <__kernel_rem_pio2+0x1c6>
 800a3ee:	f1bb 0f01 	cmp.w	fp, #1
 800a3f2:	f000 80c1 	beq.w	800a578 <__kernel_rem_pio2+0x340>
 800a3f6:	f1bb 0f02 	cmp.w	fp, #2
 800a3fa:	f000 80c8 	beq.w	800a58e <__kernel_rem_pio2+0x356>
 800a3fe:	f1b9 0f02 	cmp.w	r9, #2
 800a402:	d14c      	bne.n	800a49e <__kernel_rem_pio2+0x266>
 800a404:	4632      	mov	r2, r6
 800a406:	463b      	mov	r3, r7
 800a408:	4955      	ldr	r1, [pc, #340]	@ (800a560 <__kernel_rem_pio2+0x328>)
 800a40a:	2000      	movs	r0, #0
 800a40c:	f7f5 ff0c 	bl	8000228 <__aeabi_dsub>
 800a410:	4606      	mov	r6, r0
 800a412:	460f      	mov	r7, r1
 800a414:	2d00      	cmp	r5, #0
 800a416:	d042      	beq.n	800a49e <__kernel_rem_pio2+0x266>
 800a418:	4658      	mov	r0, fp
 800a41a:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800a550 <__kernel_rem_pio2+0x318>
 800a41e:	f000 fbd7 	bl	800abd0 <scalbn>
 800a422:	4630      	mov	r0, r6
 800a424:	4639      	mov	r1, r7
 800a426:	ec53 2b10 	vmov	r2, r3, d0
 800a42a:	f7f5 fefd 	bl	8000228 <__aeabi_dsub>
 800a42e:	4606      	mov	r6, r0
 800a430:	460f      	mov	r7, r1
 800a432:	e034      	b.n	800a49e <__kernel_rem_pio2+0x266>
 800a434:	4b4b      	ldr	r3, [pc, #300]	@ (800a564 <__kernel_rem_pio2+0x32c>)
 800a436:	2200      	movs	r2, #0
 800a438:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a43c:	f7f6 f8ac 	bl	8000598 <__aeabi_dmul>
 800a440:	f7f6 fb44 	bl	8000acc <__aeabi_d2iz>
 800a444:	f7f6 f83e 	bl	80004c4 <__aeabi_i2d>
 800a448:	4b47      	ldr	r3, [pc, #284]	@ (800a568 <__kernel_rem_pio2+0x330>)
 800a44a:	2200      	movs	r2, #0
 800a44c:	4606      	mov	r6, r0
 800a44e:	460f      	mov	r7, r1
 800a450:	f7f6 f8a2 	bl	8000598 <__aeabi_dmul>
 800a454:	4602      	mov	r2, r0
 800a456:	460b      	mov	r3, r1
 800a458:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a45c:	f7f5 fee4 	bl	8000228 <__aeabi_dsub>
 800a460:	f7f6 fb34 	bl	8000acc <__aeabi_d2iz>
 800a464:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800a468:	f849 0b04 	str.w	r0, [r9], #4
 800a46c:	4639      	mov	r1, r7
 800a46e:	4630      	mov	r0, r6
 800a470:	f7f5 fedc 	bl	800022c <__adddf3>
 800a474:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800a478:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a47c:	e75f      	b.n	800a33e <__kernel_rem_pio2+0x106>
 800a47e:	d107      	bne.n	800a490 <__kernel_rem_pio2+0x258>
 800a480:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800a484:	aa0c      	add	r2, sp, #48	@ 0x30
 800a486:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a48a:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800a48e:	e79e      	b.n	800a3ce <__kernel_rem_pio2+0x196>
 800a490:	4b36      	ldr	r3, [pc, #216]	@ (800a56c <__kernel_rem_pio2+0x334>)
 800a492:	2200      	movs	r2, #0
 800a494:	f7f6 fb06 	bl	8000aa4 <__aeabi_dcmpge>
 800a498:	2800      	cmp	r0, #0
 800a49a:	d143      	bne.n	800a524 <__kernel_rem_pio2+0x2ec>
 800a49c:	4681      	mov	r9, r0
 800a49e:	2200      	movs	r2, #0
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	4630      	mov	r0, r6
 800a4a4:	4639      	mov	r1, r7
 800a4a6:	f7f6 fadf 	bl	8000a68 <__aeabi_dcmpeq>
 800a4aa:	2800      	cmp	r0, #0
 800a4ac:	f000 80c1 	beq.w	800a632 <__kernel_rem_pio2+0x3fa>
 800a4b0:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	9900      	ldr	r1, [sp, #0]
 800a4b8:	428b      	cmp	r3, r1
 800a4ba:	da70      	bge.n	800a59e <__kernel_rem_pio2+0x366>
 800a4bc:	2a00      	cmp	r2, #0
 800a4be:	f000 808b 	beq.w	800a5d8 <__kernel_rem_pio2+0x3a0>
 800a4c2:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800a4c6:	ab0c      	add	r3, sp, #48	@ 0x30
 800a4c8:	f1ab 0b18 	sub.w	fp, fp, #24
 800a4cc:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d0f6      	beq.n	800a4c2 <__kernel_rem_pio2+0x28a>
 800a4d4:	4658      	mov	r0, fp
 800a4d6:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800a550 <__kernel_rem_pio2+0x318>
 800a4da:	f000 fb79 	bl	800abd0 <scalbn>
 800a4de:	f108 0301 	add.w	r3, r8, #1
 800a4e2:	00da      	lsls	r2, r3, #3
 800a4e4:	9205      	str	r2, [sp, #20]
 800a4e6:	ec55 4b10 	vmov	r4, r5, d0
 800a4ea:	aa70      	add	r2, sp, #448	@ 0x1c0
 800a4ec:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800a564 <__kernel_rem_pio2+0x32c>
 800a4f0:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800a4f4:	4646      	mov	r6, r8
 800a4f6:	f04f 0a00 	mov.w	sl, #0
 800a4fa:	2e00      	cmp	r6, #0
 800a4fc:	f280 80d1 	bge.w	800a6a2 <__kernel_rem_pio2+0x46a>
 800a500:	4644      	mov	r4, r8
 800a502:	2c00      	cmp	r4, #0
 800a504:	f2c0 80ff 	blt.w	800a706 <__kernel_rem_pio2+0x4ce>
 800a508:	4b19      	ldr	r3, [pc, #100]	@ (800a570 <__kernel_rem_pio2+0x338>)
 800a50a:	461f      	mov	r7, r3
 800a50c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800a50e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a512:	9306      	str	r3, [sp, #24]
 800a514:	f04f 0a00 	mov.w	sl, #0
 800a518:	f04f 0b00 	mov.w	fp, #0
 800a51c:	2600      	movs	r6, #0
 800a51e:	eba8 0504 	sub.w	r5, r8, r4
 800a522:	e0e4      	b.n	800a6ee <__kernel_rem_pio2+0x4b6>
 800a524:	f04f 0902 	mov.w	r9, #2
 800a528:	e754      	b.n	800a3d4 <__kernel_rem_pio2+0x19c>
 800a52a:	f854 3b04 	ldr.w	r3, [r4], #4
 800a52e:	bb0d      	cbnz	r5, 800a574 <__kernel_rem_pio2+0x33c>
 800a530:	b123      	cbz	r3, 800a53c <__kernel_rem_pio2+0x304>
 800a532:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800a536:	f844 3c04 	str.w	r3, [r4, #-4]
 800a53a:	2301      	movs	r3, #1
 800a53c:	3201      	adds	r2, #1
 800a53e:	461d      	mov	r5, r3
 800a540:	e74f      	b.n	800a3e2 <__kernel_rem_pio2+0x1aa>
 800a542:	bf00      	nop
 800a544:	f3af 8000 	nop.w
	...
 800a554:	3ff00000 	.word	0x3ff00000
 800a558:	0800b018 	.word	0x0800b018
 800a55c:	40200000 	.word	0x40200000
 800a560:	3ff00000 	.word	0x3ff00000
 800a564:	3e700000 	.word	0x3e700000
 800a568:	41700000 	.word	0x41700000
 800a56c:	3fe00000 	.word	0x3fe00000
 800a570:	0800afd8 	.word	0x0800afd8
 800a574:	1acb      	subs	r3, r1, r3
 800a576:	e7de      	b.n	800a536 <__kernel_rem_pio2+0x2fe>
 800a578:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800a57c:	ab0c      	add	r3, sp, #48	@ 0x30
 800a57e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a582:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800a586:	a90c      	add	r1, sp, #48	@ 0x30
 800a588:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a58c:	e737      	b.n	800a3fe <__kernel_rem_pio2+0x1c6>
 800a58e:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800a592:	ab0c      	add	r3, sp, #48	@ 0x30
 800a594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a598:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a59c:	e7f3      	b.n	800a586 <__kernel_rem_pio2+0x34e>
 800a59e:	a90c      	add	r1, sp, #48	@ 0x30
 800a5a0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a5a4:	3b01      	subs	r3, #1
 800a5a6:	430a      	orrs	r2, r1
 800a5a8:	e785      	b.n	800a4b6 <__kernel_rem_pio2+0x27e>
 800a5aa:	3401      	adds	r4, #1
 800a5ac:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a5b0:	2a00      	cmp	r2, #0
 800a5b2:	d0fa      	beq.n	800a5aa <__kernel_rem_pio2+0x372>
 800a5b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a5b6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a5ba:	eb0d 0503 	add.w	r5, sp, r3
 800a5be:	9b06      	ldr	r3, [sp, #24]
 800a5c0:	aa20      	add	r2, sp, #128	@ 0x80
 800a5c2:	4443      	add	r3, r8
 800a5c4:	f108 0701 	add.w	r7, r8, #1
 800a5c8:	3d98      	subs	r5, #152	@ 0x98
 800a5ca:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800a5ce:	4444      	add	r4, r8
 800a5d0:	42bc      	cmp	r4, r7
 800a5d2:	da04      	bge.n	800a5de <__kernel_rem_pio2+0x3a6>
 800a5d4:	46a0      	mov	r8, r4
 800a5d6:	e6a2      	b.n	800a31e <__kernel_rem_pio2+0xe6>
 800a5d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5da:	2401      	movs	r4, #1
 800a5dc:	e7e6      	b.n	800a5ac <__kernel_rem_pio2+0x374>
 800a5de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5e0:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800a5e4:	f7f5 ff6e 	bl	80004c4 <__aeabi_i2d>
 800a5e8:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800a8a8 <__kernel_rem_pio2+0x670>
 800a5ec:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a5f0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a5f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a5f8:	46b2      	mov	sl, r6
 800a5fa:	f04f 0800 	mov.w	r8, #0
 800a5fe:	9b05      	ldr	r3, [sp, #20]
 800a600:	4598      	cmp	r8, r3
 800a602:	dd05      	ble.n	800a610 <__kernel_rem_pio2+0x3d8>
 800a604:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a608:	3701      	adds	r7, #1
 800a60a:	eca5 7b02 	vstmia	r5!, {d7}
 800a60e:	e7df      	b.n	800a5d0 <__kernel_rem_pio2+0x398>
 800a610:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800a614:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800a618:	f7f5 ffbe 	bl	8000598 <__aeabi_dmul>
 800a61c:	4602      	mov	r2, r0
 800a61e:	460b      	mov	r3, r1
 800a620:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a624:	f7f5 fe02 	bl	800022c <__adddf3>
 800a628:	f108 0801 	add.w	r8, r8, #1
 800a62c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a630:	e7e5      	b.n	800a5fe <__kernel_rem_pio2+0x3c6>
 800a632:	f1cb 0000 	rsb	r0, fp, #0
 800a636:	ec47 6b10 	vmov	d0, r6, r7
 800a63a:	f000 fac9 	bl	800abd0 <scalbn>
 800a63e:	ec55 4b10 	vmov	r4, r5, d0
 800a642:	4b9b      	ldr	r3, [pc, #620]	@ (800a8b0 <__kernel_rem_pio2+0x678>)
 800a644:	2200      	movs	r2, #0
 800a646:	4620      	mov	r0, r4
 800a648:	4629      	mov	r1, r5
 800a64a:	f7f6 fa2b 	bl	8000aa4 <__aeabi_dcmpge>
 800a64e:	b300      	cbz	r0, 800a692 <__kernel_rem_pio2+0x45a>
 800a650:	4b98      	ldr	r3, [pc, #608]	@ (800a8b4 <__kernel_rem_pio2+0x67c>)
 800a652:	2200      	movs	r2, #0
 800a654:	4620      	mov	r0, r4
 800a656:	4629      	mov	r1, r5
 800a658:	f7f5 ff9e 	bl	8000598 <__aeabi_dmul>
 800a65c:	f7f6 fa36 	bl	8000acc <__aeabi_d2iz>
 800a660:	4606      	mov	r6, r0
 800a662:	f7f5 ff2f 	bl	80004c4 <__aeabi_i2d>
 800a666:	4b92      	ldr	r3, [pc, #584]	@ (800a8b0 <__kernel_rem_pio2+0x678>)
 800a668:	2200      	movs	r2, #0
 800a66a:	f7f5 ff95 	bl	8000598 <__aeabi_dmul>
 800a66e:	460b      	mov	r3, r1
 800a670:	4602      	mov	r2, r0
 800a672:	4629      	mov	r1, r5
 800a674:	4620      	mov	r0, r4
 800a676:	f7f5 fdd7 	bl	8000228 <__aeabi_dsub>
 800a67a:	f7f6 fa27 	bl	8000acc <__aeabi_d2iz>
 800a67e:	ab0c      	add	r3, sp, #48	@ 0x30
 800a680:	f10b 0b18 	add.w	fp, fp, #24
 800a684:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800a688:	f108 0801 	add.w	r8, r8, #1
 800a68c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800a690:	e720      	b.n	800a4d4 <__kernel_rem_pio2+0x29c>
 800a692:	4620      	mov	r0, r4
 800a694:	4629      	mov	r1, r5
 800a696:	f7f6 fa19 	bl	8000acc <__aeabi_d2iz>
 800a69a:	ab0c      	add	r3, sp, #48	@ 0x30
 800a69c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800a6a0:	e718      	b.n	800a4d4 <__kernel_rem_pio2+0x29c>
 800a6a2:	ab0c      	add	r3, sp, #48	@ 0x30
 800a6a4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a6a8:	f7f5 ff0c 	bl	80004c4 <__aeabi_i2d>
 800a6ac:	4622      	mov	r2, r4
 800a6ae:	462b      	mov	r3, r5
 800a6b0:	f7f5 ff72 	bl	8000598 <__aeabi_dmul>
 800a6b4:	4652      	mov	r2, sl
 800a6b6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800a6ba:	465b      	mov	r3, fp
 800a6bc:	4620      	mov	r0, r4
 800a6be:	4629      	mov	r1, r5
 800a6c0:	f7f5 ff6a 	bl	8000598 <__aeabi_dmul>
 800a6c4:	3e01      	subs	r6, #1
 800a6c6:	4604      	mov	r4, r0
 800a6c8:	460d      	mov	r5, r1
 800a6ca:	e716      	b.n	800a4fa <__kernel_rem_pio2+0x2c2>
 800a6cc:	9906      	ldr	r1, [sp, #24]
 800a6ce:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800a6d2:	9106      	str	r1, [sp, #24]
 800a6d4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800a6d8:	f7f5 ff5e 	bl	8000598 <__aeabi_dmul>
 800a6dc:	4602      	mov	r2, r0
 800a6de:	460b      	mov	r3, r1
 800a6e0:	4650      	mov	r0, sl
 800a6e2:	4659      	mov	r1, fp
 800a6e4:	f7f5 fda2 	bl	800022c <__adddf3>
 800a6e8:	3601      	adds	r6, #1
 800a6ea:	4682      	mov	sl, r0
 800a6ec:	468b      	mov	fp, r1
 800a6ee:	9b00      	ldr	r3, [sp, #0]
 800a6f0:	429e      	cmp	r6, r3
 800a6f2:	dc01      	bgt.n	800a6f8 <__kernel_rem_pio2+0x4c0>
 800a6f4:	42ae      	cmp	r6, r5
 800a6f6:	dde9      	ble.n	800a6cc <__kernel_rem_pio2+0x494>
 800a6f8:	ab48      	add	r3, sp, #288	@ 0x120
 800a6fa:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800a6fe:	e9c5 ab00 	strd	sl, fp, [r5]
 800a702:	3c01      	subs	r4, #1
 800a704:	e6fd      	b.n	800a502 <__kernel_rem_pio2+0x2ca>
 800a706:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800a708:	2b02      	cmp	r3, #2
 800a70a:	dc0b      	bgt.n	800a724 <__kernel_rem_pio2+0x4ec>
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	dc35      	bgt.n	800a77c <__kernel_rem_pio2+0x544>
 800a710:	d059      	beq.n	800a7c6 <__kernel_rem_pio2+0x58e>
 800a712:	9b02      	ldr	r3, [sp, #8]
 800a714:	f003 0007 	and.w	r0, r3, #7
 800a718:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800a71c:	ecbd 8b02 	vpop	{d8}
 800a720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a724:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800a726:	2b03      	cmp	r3, #3
 800a728:	d1f3      	bne.n	800a712 <__kernel_rem_pio2+0x4da>
 800a72a:	9b05      	ldr	r3, [sp, #20]
 800a72c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a730:	eb0d 0403 	add.w	r4, sp, r3
 800a734:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800a738:	4625      	mov	r5, r4
 800a73a:	46c2      	mov	sl, r8
 800a73c:	f1ba 0f00 	cmp.w	sl, #0
 800a740:	dc69      	bgt.n	800a816 <__kernel_rem_pio2+0x5de>
 800a742:	4645      	mov	r5, r8
 800a744:	2d01      	cmp	r5, #1
 800a746:	f300 8087 	bgt.w	800a858 <__kernel_rem_pio2+0x620>
 800a74a:	9c05      	ldr	r4, [sp, #20]
 800a74c:	ab48      	add	r3, sp, #288	@ 0x120
 800a74e:	441c      	add	r4, r3
 800a750:	2000      	movs	r0, #0
 800a752:	2100      	movs	r1, #0
 800a754:	f1b8 0f01 	cmp.w	r8, #1
 800a758:	f300 809c 	bgt.w	800a894 <__kernel_rem_pio2+0x65c>
 800a75c:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800a760:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800a764:	f1b9 0f00 	cmp.w	r9, #0
 800a768:	f040 80a6 	bne.w	800a8b8 <__kernel_rem_pio2+0x680>
 800a76c:	9b04      	ldr	r3, [sp, #16]
 800a76e:	e9c3 5600 	strd	r5, r6, [r3]
 800a772:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800a776:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800a77a:	e7ca      	b.n	800a712 <__kernel_rem_pio2+0x4da>
 800a77c:	9d05      	ldr	r5, [sp, #20]
 800a77e:	ab48      	add	r3, sp, #288	@ 0x120
 800a780:	441d      	add	r5, r3
 800a782:	4644      	mov	r4, r8
 800a784:	2000      	movs	r0, #0
 800a786:	2100      	movs	r1, #0
 800a788:	2c00      	cmp	r4, #0
 800a78a:	da35      	bge.n	800a7f8 <__kernel_rem_pio2+0x5c0>
 800a78c:	f1b9 0f00 	cmp.w	r9, #0
 800a790:	d038      	beq.n	800a804 <__kernel_rem_pio2+0x5cc>
 800a792:	4602      	mov	r2, r0
 800a794:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a798:	9c04      	ldr	r4, [sp, #16]
 800a79a:	e9c4 2300 	strd	r2, r3, [r4]
 800a79e:	4602      	mov	r2, r0
 800a7a0:	460b      	mov	r3, r1
 800a7a2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800a7a6:	f7f5 fd3f 	bl	8000228 <__aeabi_dsub>
 800a7aa:	ad4a      	add	r5, sp, #296	@ 0x128
 800a7ac:	2401      	movs	r4, #1
 800a7ae:	45a0      	cmp	r8, r4
 800a7b0:	da2b      	bge.n	800a80a <__kernel_rem_pio2+0x5d2>
 800a7b2:	f1b9 0f00 	cmp.w	r9, #0
 800a7b6:	d002      	beq.n	800a7be <__kernel_rem_pio2+0x586>
 800a7b8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a7bc:	4619      	mov	r1, r3
 800a7be:	9b04      	ldr	r3, [sp, #16]
 800a7c0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800a7c4:	e7a5      	b.n	800a712 <__kernel_rem_pio2+0x4da>
 800a7c6:	9c05      	ldr	r4, [sp, #20]
 800a7c8:	ab48      	add	r3, sp, #288	@ 0x120
 800a7ca:	441c      	add	r4, r3
 800a7cc:	2000      	movs	r0, #0
 800a7ce:	2100      	movs	r1, #0
 800a7d0:	f1b8 0f00 	cmp.w	r8, #0
 800a7d4:	da09      	bge.n	800a7ea <__kernel_rem_pio2+0x5b2>
 800a7d6:	f1b9 0f00 	cmp.w	r9, #0
 800a7da:	d002      	beq.n	800a7e2 <__kernel_rem_pio2+0x5aa>
 800a7dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a7e0:	4619      	mov	r1, r3
 800a7e2:	9b04      	ldr	r3, [sp, #16]
 800a7e4:	e9c3 0100 	strd	r0, r1, [r3]
 800a7e8:	e793      	b.n	800a712 <__kernel_rem_pio2+0x4da>
 800a7ea:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a7ee:	f7f5 fd1d 	bl	800022c <__adddf3>
 800a7f2:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800a7f6:	e7eb      	b.n	800a7d0 <__kernel_rem_pio2+0x598>
 800a7f8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800a7fc:	f7f5 fd16 	bl	800022c <__adddf3>
 800a800:	3c01      	subs	r4, #1
 800a802:	e7c1      	b.n	800a788 <__kernel_rem_pio2+0x550>
 800a804:	4602      	mov	r2, r0
 800a806:	460b      	mov	r3, r1
 800a808:	e7c6      	b.n	800a798 <__kernel_rem_pio2+0x560>
 800a80a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800a80e:	f7f5 fd0d 	bl	800022c <__adddf3>
 800a812:	3401      	adds	r4, #1
 800a814:	e7cb      	b.n	800a7ae <__kernel_rem_pio2+0x576>
 800a816:	ed35 7b02 	vldmdb	r5!, {d7}
 800a81a:	ed8d 7b00 	vstr	d7, [sp]
 800a81e:	ed95 7b02 	vldr	d7, [r5, #8]
 800a822:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a826:	ec53 2b17 	vmov	r2, r3, d7
 800a82a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a82e:	f7f5 fcfd 	bl	800022c <__adddf3>
 800a832:	4602      	mov	r2, r0
 800a834:	460b      	mov	r3, r1
 800a836:	4606      	mov	r6, r0
 800a838:	460f      	mov	r7, r1
 800a83a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a83e:	f7f5 fcf3 	bl	8000228 <__aeabi_dsub>
 800a842:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a846:	f7f5 fcf1 	bl	800022c <__adddf3>
 800a84a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800a84e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800a852:	e9c5 6700 	strd	r6, r7, [r5]
 800a856:	e771      	b.n	800a73c <__kernel_rem_pio2+0x504>
 800a858:	ed34 7b02 	vldmdb	r4!, {d7}
 800a85c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800a860:	ec51 0b17 	vmov	r0, r1, d7
 800a864:	4652      	mov	r2, sl
 800a866:	465b      	mov	r3, fp
 800a868:	ed8d 7b00 	vstr	d7, [sp]
 800a86c:	f7f5 fcde 	bl	800022c <__adddf3>
 800a870:	4602      	mov	r2, r0
 800a872:	460b      	mov	r3, r1
 800a874:	4606      	mov	r6, r0
 800a876:	460f      	mov	r7, r1
 800a878:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a87c:	f7f5 fcd4 	bl	8000228 <__aeabi_dsub>
 800a880:	4652      	mov	r2, sl
 800a882:	465b      	mov	r3, fp
 800a884:	f7f5 fcd2 	bl	800022c <__adddf3>
 800a888:	3d01      	subs	r5, #1
 800a88a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a88e:	e9c4 6700 	strd	r6, r7, [r4]
 800a892:	e757      	b.n	800a744 <__kernel_rem_pio2+0x50c>
 800a894:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a898:	f7f5 fcc8 	bl	800022c <__adddf3>
 800a89c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800a8a0:	e758      	b.n	800a754 <__kernel_rem_pio2+0x51c>
 800a8a2:	bf00      	nop
 800a8a4:	f3af 8000 	nop.w
	...
 800a8b0:	41700000 	.word	0x41700000
 800a8b4:	3e700000 	.word	0x3e700000
 800a8b8:	9b04      	ldr	r3, [sp, #16]
 800a8ba:	9a04      	ldr	r2, [sp, #16]
 800a8bc:	601d      	str	r5, [r3, #0]
 800a8be:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800a8c2:	605c      	str	r4, [r3, #4]
 800a8c4:	609f      	str	r7, [r3, #8]
 800a8c6:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800a8ca:	60d3      	str	r3, [r2, #12]
 800a8cc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a8d0:	6110      	str	r0, [r2, #16]
 800a8d2:	6153      	str	r3, [r2, #20]
 800a8d4:	e71d      	b.n	800a712 <__kernel_rem_pio2+0x4da>
 800a8d6:	bf00      	nop

0800a8d8 <__ieee754_exp>:
 800a8d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a8dc:	ec55 4b10 	vmov	r4, r5, d0
 800a8e0:	49b1      	ldr	r1, [pc, #708]	@ (800aba8 <__ieee754_exp+0x2d0>)
 800a8e2:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800a8e6:	428a      	cmp	r2, r1
 800a8e8:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 800a8ec:	d936      	bls.n	800a95c <__ieee754_exp+0x84>
 800a8ee:	49af      	ldr	r1, [pc, #700]	@ (800abac <__ieee754_exp+0x2d4>)
 800a8f0:	428a      	cmp	r2, r1
 800a8f2:	d914      	bls.n	800a91e <__ieee754_exp+0x46>
 800a8f4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800a8f8:	4323      	orrs	r3, r4
 800a8fa:	4622      	mov	r2, r4
 800a8fc:	d007      	beq.n	800a90e <__ieee754_exp+0x36>
 800a8fe:	462b      	mov	r3, r5
 800a900:	4620      	mov	r0, r4
 800a902:	4629      	mov	r1, r5
 800a904:	f7f5 fc92 	bl	800022c <__adddf3>
 800a908:	4604      	mov	r4, r0
 800a90a:	460d      	mov	r5, r1
 800a90c:	e002      	b.n	800a914 <__ieee754_exp+0x3c>
 800a90e:	2e00      	cmp	r6, #0
 800a910:	f040 8118 	bne.w	800ab44 <__ieee754_exp+0x26c>
 800a914:	ec45 4b10 	vmov	d0, r4, r5
 800a918:	b004      	add	sp, #16
 800a91a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a91e:	a38c      	add	r3, pc, #560	@ (adr r3, 800ab50 <__ieee754_exp+0x278>)
 800a920:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a924:	4620      	mov	r0, r4
 800a926:	4629      	mov	r1, r5
 800a928:	f7f6 f8c6 	bl	8000ab8 <__aeabi_dcmpgt>
 800a92c:	4607      	mov	r7, r0
 800a92e:	b128      	cbz	r0, 800a93c <__ieee754_exp+0x64>
 800a930:	2000      	movs	r0, #0
 800a932:	b004      	add	sp, #16
 800a934:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a938:	f7ff bc76 	b.w	800a228 <__math_oflow>
 800a93c:	a386      	add	r3, pc, #536	@ (adr r3, 800ab58 <__ieee754_exp+0x280>)
 800a93e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a942:	4620      	mov	r0, r4
 800a944:	4629      	mov	r1, r5
 800a946:	f7f6 f899 	bl	8000a7c <__aeabi_dcmplt>
 800a94a:	2800      	cmp	r0, #0
 800a94c:	f000 8087 	beq.w	800aa5e <__ieee754_exp+0x186>
 800a950:	4638      	mov	r0, r7
 800a952:	b004      	add	sp, #16
 800a954:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a958:	f7ff bc5e 	b.w	800a218 <__math_uflow>
 800a95c:	4b94      	ldr	r3, [pc, #592]	@ (800abb0 <__ieee754_exp+0x2d8>)
 800a95e:	429a      	cmp	r2, r3
 800a960:	f240 80a9 	bls.w	800aab6 <__ieee754_exp+0x1de>
 800a964:	4b93      	ldr	r3, [pc, #588]	@ (800abb4 <__ieee754_exp+0x2dc>)
 800a966:	429a      	cmp	r2, r3
 800a968:	d879      	bhi.n	800aa5e <__ieee754_exp+0x186>
 800a96a:	4b93      	ldr	r3, [pc, #588]	@ (800abb8 <__ieee754_exp+0x2e0>)
 800a96c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a974:	4620      	mov	r0, r4
 800a976:	4629      	mov	r1, r5
 800a978:	f7f5 fc56 	bl	8000228 <__aeabi_dsub>
 800a97c:	4b8f      	ldr	r3, [pc, #572]	@ (800abbc <__ieee754_exp+0x2e4>)
 800a97e:	00f7      	lsls	r7, r6, #3
 800a980:	443b      	add	r3, r7
 800a982:	ed93 7b00 	vldr	d7, [r3]
 800a986:	ed8d 7b00 	vstr	d7, [sp]
 800a98a:	f086 0a01 	eor.w	sl, r6, #1
 800a98e:	4680      	mov	r8, r0
 800a990:	4689      	mov	r9, r1
 800a992:	ebaa 0a06 	sub.w	sl, sl, r6
 800a996:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a99a:	4640      	mov	r0, r8
 800a99c:	4649      	mov	r1, r9
 800a99e:	f7f5 fc43 	bl	8000228 <__aeabi_dsub>
 800a9a2:	4604      	mov	r4, r0
 800a9a4:	460d      	mov	r5, r1
 800a9a6:	4622      	mov	r2, r4
 800a9a8:	462b      	mov	r3, r5
 800a9aa:	4620      	mov	r0, r4
 800a9ac:	4629      	mov	r1, r5
 800a9ae:	f7f5 fdf3 	bl	8000598 <__aeabi_dmul>
 800a9b2:	a36b      	add	r3, pc, #428	@ (adr r3, 800ab60 <__ieee754_exp+0x288>)
 800a9b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9b8:	4606      	mov	r6, r0
 800a9ba:	460f      	mov	r7, r1
 800a9bc:	f7f5 fdec 	bl	8000598 <__aeabi_dmul>
 800a9c0:	a369      	add	r3, pc, #420	@ (adr r3, 800ab68 <__ieee754_exp+0x290>)
 800a9c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9c6:	f7f5 fc2f 	bl	8000228 <__aeabi_dsub>
 800a9ca:	4632      	mov	r2, r6
 800a9cc:	463b      	mov	r3, r7
 800a9ce:	f7f5 fde3 	bl	8000598 <__aeabi_dmul>
 800a9d2:	a367      	add	r3, pc, #412	@ (adr r3, 800ab70 <__ieee754_exp+0x298>)
 800a9d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d8:	f7f5 fc28 	bl	800022c <__adddf3>
 800a9dc:	4632      	mov	r2, r6
 800a9de:	463b      	mov	r3, r7
 800a9e0:	f7f5 fdda 	bl	8000598 <__aeabi_dmul>
 800a9e4:	a364      	add	r3, pc, #400	@ (adr r3, 800ab78 <__ieee754_exp+0x2a0>)
 800a9e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9ea:	f7f5 fc1d 	bl	8000228 <__aeabi_dsub>
 800a9ee:	4632      	mov	r2, r6
 800a9f0:	463b      	mov	r3, r7
 800a9f2:	f7f5 fdd1 	bl	8000598 <__aeabi_dmul>
 800a9f6:	a362      	add	r3, pc, #392	@ (adr r3, 800ab80 <__ieee754_exp+0x2a8>)
 800a9f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9fc:	f7f5 fc16 	bl	800022c <__adddf3>
 800aa00:	4632      	mov	r2, r6
 800aa02:	463b      	mov	r3, r7
 800aa04:	f7f5 fdc8 	bl	8000598 <__aeabi_dmul>
 800aa08:	4602      	mov	r2, r0
 800aa0a:	460b      	mov	r3, r1
 800aa0c:	4620      	mov	r0, r4
 800aa0e:	4629      	mov	r1, r5
 800aa10:	f7f5 fc0a 	bl	8000228 <__aeabi_dsub>
 800aa14:	4602      	mov	r2, r0
 800aa16:	460b      	mov	r3, r1
 800aa18:	4606      	mov	r6, r0
 800aa1a:	460f      	mov	r7, r1
 800aa1c:	4620      	mov	r0, r4
 800aa1e:	4629      	mov	r1, r5
 800aa20:	f7f5 fdba 	bl	8000598 <__aeabi_dmul>
 800aa24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa28:	f1ba 0f00 	cmp.w	sl, #0
 800aa2c:	d15c      	bne.n	800aae8 <__ieee754_exp+0x210>
 800aa2e:	2200      	movs	r2, #0
 800aa30:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800aa34:	4630      	mov	r0, r6
 800aa36:	4639      	mov	r1, r7
 800aa38:	f7f5 fbf6 	bl	8000228 <__aeabi_dsub>
 800aa3c:	4602      	mov	r2, r0
 800aa3e:	460b      	mov	r3, r1
 800aa40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa44:	f7f5 fed2 	bl	80007ec <__aeabi_ddiv>
 800aa48:	4622      	mov	r2, r4
 800aa4a:	462b      	mov	r3, r5
 800aa4c:	f7f5 fbec 	bl	8000228 <__aeabi_dsub>
 800aa50:	4602      	mov	r2, r0
 800aa52:	460b      	mov	r3, r1
 800aa54:	2000      	movs	r0, #0
 800aa56:	495a      	ldr	r1, [pc, #360]	@ (800abc0 <__ieee754_exp+0x2e8>)
 800aa58:	f7f5 fbe6 	bl	8000228 <__aeabi_dsub>
 800aa5c:	e754      	b.n	800a908 <__ieee754_exp+0x30>
 800aa5e:	4b59      	ldr	r3, [pc, #356]	@ (800abc4 <__ieee754_exp+0x2ec>)
 800aa60:	4620      	mov	r0, r4
 800aa62:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800aa66:	4629      	mov	r1, r5
 800aa68:	a347      	add	r3, pc, #284	@ (adr r3, 800ab88 <__ieee754_exp+0x2b0>)
 800aa6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa6e:	f7f5 fd93 	bl	8000598 <__aeabi_dmul>
 800aa72:	e9d6 2300 	ldrd	r2, r3, [r6]
 800aa76:	f7f5 fbd9 	bl	800022c <__adddf3>
 800aa7a:	f7f6 f827 	bl	8000acc <__aeabi_d2iz>
 800aa7e:	4682      	mov	sl, r0
 800aa80:	f7f5 fd20 	bl	80004c4 <__aeabi_i2d>
 800aa84:	a342      	add	r3, pc, #264	@ (adr r3, 800ab90 <__ieee754_exp+0x2b8>)
 800aa86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa8a:	4606      	mov	r6, r0
 800aa8c:	460f      	mov	r7, r1
 800aa8e:	f7f5 fd83 	bl	8000598 <__aeabi_dmul>
 800aa92:	4602      	mov	r2, r0
 800aa94:	460b      	mov	r3, r1
 800aa96:	4620      	mov	r0, r4
 800aa98:	4629      	mov	r1, r5
 800aa9a:	f7f5 fbc5 	bl	8000228 <__aeabi_dsub>
 800aa9e:	a33e      	add	r3, pc, #248	@ (adr r3, 800ab98 <__ieee754_exp+0x2c0>)
 800aaa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaa4:	4680      	mov	r8, r0
 800aaa6:	4689      	mov	r9, r1
 800aaa8:	4630      	mov	r0, r6
 800aaaa:	4639      	mov	r1, r7
 800aaac:	f7f5 fd74 	bl	8000598 <__aeabi_dmul>
 800aab0:	e9cd 0100 	strd	r0, r1, [sp]
 800aab4:	e76f      	b.n	800a996 <__ieee754_exp+0xbe>
 800aab6:	4b44      	ldr	r3, [pc, #272]	@ (800abc8 <__ieee754_exp+0x2f0>)
 800aab8:	429a      	cmp	r2, r3
 800aaba:	d810      	bhi.n	800aade <__ieee754_exp+0x206>
 800aabc:	a338      	add	r3, pc, #224	@ (adr r3, 800aba0 <__ieee754_exp+0x2c8>)
 800aabe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aac2:	4620      	mov	r0, r4
 800aac4:	4629      	mov	r1, r5
 800aac6:	f7f5 fbb1 	bl	800022c <__adddf3>
 800aaca:	4b3d      	ldr	r3, [pc, #244]	@ (800abc0 <__ieee754_exp+0x2e8>)
 800aacc:	2200      	movs	r2, #0
 800aace:	f7f5 fff3 	bl	8000ab8 <__aeabi_dcmpgt>
 800aad2:	b138      	cbz	r0, 800aae4 <__ieee754_exp+0x20c>
 800aad4:	4b3a      	ldr	r3, [pc, #232]	@ (800abc0 <__ieee754_exp+0x2e8>)
 800aad6:	2200      	movs	r2, #0
 800aad8:	4620      	mov	r0, r4
 800aada:	4629      	mov	r1, r5
 800aadc:	e712      	b.n	800a904 <__ieee754_exp+0x2c>
 800aade:	f04f 0a00 	mov.w	sl, #0
 800aae2:	e760      	b.n	800a9a6 <__ieee754_exp+0xce>
 800aae4:	4682      	mov	sl, r0
 800aae6:	e75e      	b.n	800a9a6 <__ieee754_exp+0xce>
 800aae8:	4632      	mov	r2, r6
 800aaea:	463b      	mov	r3, r7
 800aaec:	2000      	movs	r0, #0
 800aaee:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800aaf2:	f7f5 fb99 	bl	8000228 <__aeabi_dsub>
 800aaf6:	4602      	mov	r2, r0
 800aaf8:	460b      	mov	r3, r1
 800aafa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aafe:	f7f5 fe75 	bl	80007ec <__aeabi_ddiv>
 800ab02:	4602      	mov	r2, r0
 800ab04:	460b      	mov	r3, r1
 800ab06:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ab0a:	f7f5 fb8d 	bl	8000228 <__aeabi_dsub>
 800ab0e:	4642      	mov	r2, r8
 800ab10:	464b      	mov	r3, r9
 800ab12:	f7f5 fb89 	bl	8000228 <__aeabi_dsub>
 800ab16:	4602      	mov	r2, r0
 800ab18:	460b      	mov	r3, r1
 800ab1a:	2000      	movs	r0, #0
 800ab1c:	4928      	ldr	r1, [pc, #160]	@ (800abc0 <__ieee754_exp+0x2e8>)
 800ab1e:	f7f5 fb83 	bl	8000228 <__aeabi_dsub>
 800ab22:	f46f 727f 	mvn.w	r2, #1020	@ 0x3fc
 800ab26:	4592      	cmp	sl, r2
 800ab28:	db02      	blt.n	800ab30 <__ieee754_exp+0x258>
 800ab2a:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800ab2e:	e6eb      	b.n	800a908 <__ieee754_exp+0x30>
 800ab30:	f50a 7a7a 	add.w	sl, sl, #1000	@ 0x3e8
 800ab34:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800ab38:	2200      	movs	r2, #0
 800ab3a:	f04f 73b8 	mov.w	r3, #24117248	@ 0x1700000
 800ab3e:	f7f5 fd2b 	bl	8000598 <__aeabi_dmul>
 800ab42:	e6e1      	b.n	800a908 <__ieee754_exp+0x30>
 800ab44:	2400      	movs	r4, #0
 800ab46:	2500      	movs	r5, #0
 800ab48:	e6e4      	b.n	800a914 <__ieee754_exp+0x3c>
 800ab4a:	bf00      	nop
 800ab4c:	f3af 8000 	nop.w
 800ab50:	fefa39ef 	.word	0xfefa39ef
 800ab54:	40862e42 	.word	0x40862e42
 800ab58:	d52d3051 	.word	0xd52d3051
 800ab5c:	c0874910 	.word	0xc0874910
 800ab60:	72bea4d0 	.word	0x72bea4d0
 800ab64:	3e663769 	.word	0x3e663769
 800ab68:	c5d26bf1 	.word	0xc5d26bf1
 800ab6c:	3ebbbd41 	.word	0x3ebbbd41
 800ab70:	af25de2c 	.word	0xaf25de2c
 800ab74:	3f11566a 	.word	0x3f11566a
 800ab78:	16bebd93 	.word	0x16bebd93
 800ab7c:	3f66c16c 	.word	0x3f66c16c
 800ab80:	5555553e 	.word	0x5555553e
 800ab84:	3fc55555 	.word	0x3fc55555
 800ab88:	652b82fe 	.word	0x652b82fe
 800ab8c:	3ff71547 	.word	0x3ff71547
 800ab90:	fee00000 	.word	0xfee00000
 800ab94:	3fe62e42 	.word	0x3fe62e42
 800ab98:	35793c76 	.word	0x35793c76
 800ab9c:	3dea39ef 	.word	0x3dea39ef
 800aba0:	8800759c 	.word	0x8800759c
 800aba4:	7e37e43c 	.word	0x7e37e43c
 800aba8:	40862e41 	.word	0x40862e41
 800abac:	7fefffff 	.word	0x7fefffff
 800abb0:	3fd62e42 	.word	0x3fd62e42
 800abb4:	3ff0a2b1 	.word	0x3ff0a2b1
 800abb8:	0800b038 	.word	0x0800b038
 800abbc:	0800b028 	.word	0x0800b028
 800abc0:	3ff00000 	.word	0x3ff00000
 800abc4:	0800b048 	.word	0x0800b048
 800abc8:	3defffff 	.word	0x3defffff
 800abcc:	00000000 	.word	0x00000000

0800abd0 <scalbn>:
 800abd0:	b570      	push	{r4, r5, r6, lr}
 800abd2:	ec55 4b10 	vmov	r4, r5, d0
 800abd6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800abda:	4606      	mov	r6, r0
 800abdc:	462b      	mov	r3, r5
 800abde:	b991      	cbnz	r1, 800ac06 <scalbn+0x36>
 800abe0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800abe4:	4323      	orrs	r3, r4
 800abe6:	d03b      	beq.n	800ac60 <scalbn+0x90>
 800abe8:	4b33      	ldr	r3, [pc, #204]	@ (800acb8 <scalbn+0xe8>)
 800abea:	4620      	mov	r0, r4
 800abec:	4629      	mov	r1, r5
 800abee:	2200      	movs	r2, #0
 800abf0:	f7f5 fcd2 	bl	8000598 <__aeabi_dmul>
 800abf4:	4b31      	ldr	r3, [pc, #196]	@ (800acbc <scalbn+0xec>)
 800abf6:	429e      	cmp	r6, r3
 800abf8:	4604      	mov	r4, r0
 800abfa:	460d      	mov	r5, r1
 800abfc:	da0f      	bge.n	800ac1e <scalbn+0x4e>
 800abfe:	a326      	add	r3, pc, #152	@ (adr r3, 800ac98 <scalbn+0xc8>)
 800ac00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac04:	e01e      	b.n	800ac44 <scalbn+0x74>
 800ac06:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800ac0a:	4291      	cmp	r1, r2
 800ac0c:	d10b      	bne.n	800ac26 <scalbn+0x56>
 800ac0e:	4622      	mov	r2, r4
 800ac10:	4620      	mov	r0, r4
 800ac12:	4629      	mov	r1, r5
 800ac14:	f7f5 fb0a 	bl	800022c <__adddf3>
 800ac18:	4604      	mov	r4, r0
 800ac1a:	460d      	mov	r5, r1
 800ac1c:	e020      	b.n	800ac60 <scalbn+0x90>
 800ac1e:	460b      	mov	r3, r1
 800ac20:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ac24:	3936      	subs	r1, #54	@ 0x36
 800ac26:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800ac2a:	4296      	cmp	r6, r2
 800ac2c:	dd0d      	ble.n	800ac4a <scalbn+0x7a>
 800ac2e:	2d00      	cmp	r5, #0
 800ac30:	a11b      	add	r1, pc, #108	@ (adr r1, 800aca0 <scalbn+0xd0>)
 800ac32:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac36:	da02      	bge.n	800ac3e <scalbn+0x6e>
 800ac38:	a11b      	add	r1, pc, #108	@ (adr r1, 800aca8 <scalbn+0xd8>)
 800ac3a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac3e:	a318      	add	r3, pc, #96	@ (adr r3, 800aca0 <scalbn+0xd0>)
 800ac40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac44:	f7f5 fca8 	bl	8000598 <__aeabi_dmul>
 800ac48:	e7e6      	b.n	800ac18 <scalbn+0x48>
 800ac4a:	1872      	adds	r2, r6, r1
 800ac4c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800ac50:	428a      	cmp	r2, r1
 800ac52:	dcec      	bgt.n	800ac2e <scalbn+0x5e>
 800ac54:	2a00      	cmp	r2, #0
 800ac56:	dd06      	ble.n	800ac66 <scalbn+0x96>
 800ac58:	f36f 531e 	bfc	r3, #20, #11
 800ac5c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ac60:	ec45 4b10 	vmov	d0, r4, r5
 800ac64:	bd70      	pop	{r4, r5, r6, pc}
 800ac66:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800ac6a:	da08      	bge.n	800ac7e <scalbn+0xae>
 800ac6c:	2d00      	cmp	r5, #0
 800ac6e:	a10a      	add	r1, pc, #40	@ (adr r1, 800ac98 <scalbn+0xc8>)
 800ac70:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac74:	dac3      	bge.n	800abfe <scalbn+0x2e>
 800ac76:	a10e      	add	r1, pc, #56	@ (adr r1, 800acb0 <scalbn+0xe0>)
 800ac78:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac7c:	e7bf      	b.n	800abfe <scalbn+0x2e>
 800ac7e:	3236      	adds	r2, #54	@ 0x36
 800ac80:	f36f 531e 	bfc	r3, #20, #11
 800ac84:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ac88:	4620      	mov	r0, r4
 800ac8a:	4b0d      	ldr	r3, [pc, #52]	@ (800acc0 <scalbn+0xf0>)
 800ac8c:	4629      	mov	r1, r5
 800ac8e:	2200      	movs	r2, #0
 800ac90:	e7d8      	b.n	800ac44 <scalbn+0x74>
 800ac92:	bf00      	nop
 800ac94:	f3af 8000 	nop.w
 800ac98:	c2f8f359 	.word	0xc2f8f359
 800ac9c:	01a56e1f 	.word	0x01a56e1f
 800aca0:	8800759c 	.word	0x8800759c
 800aca4:	7e37e43c 	.word	0x7e37e43c
 800aca8:	8800759c 	.word	0x8800759c
 800acac:	fe37e43c 	.word	0xfe37e43c
 800acb0:	c2f8f359 	.word	0xc2f8f359
 800acb4:	81a56e1f 	.word	0x81a56e1f
 800acb8:	43500000 	.word	0x43500000
 800acbc:	ffff3cb0 	.word	0xffff3cb0
 800acc0:	3c900000 	.word	0x3c900000
 800acc4:	00000000 	.word	0x00000000

0800acc8 <floor>:
 800acc8:	ec51 0b10 	vmov	r0, r1, d0
 800accc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800acd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acd4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800acd8:	2e13      	cmp	r6, #19
 800acda:	460c      	mov	r4, r1
 800acdc:	4605      	mov	r5, r0
 800acde:	4680      	mov	r8, r0
 800ace0:	dc34      	bgt.n	800ad4c <floor+0x84>
 800ace2:	2e00      	cmp	r6, #0
 800ace4:	da17      	bge.n	800ad16 <floor+0x4e>
 800ace6:	a332      	add	r3, pc, #200	@ (adr r3, 800adb0 <floor+0xe8>)
 800ace8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acec:	f7f5 fa9e 	bl	800022c <__adddf3>
 800acf0:	2200      	movs	r2, #0
 800acf2:	2300      	movs	r3, #0
 800acf4:	f7f5 fee0 	bl	8000ab8 <__aeabi_dcmpgt>
 800acf8:	b150      	cbz	r0, 800ad10 <floor+0x48>
 800acfa:	2c00      	cmp	r4, #0
 800acfc:	da55      	bge.n	800adaa <floor+0xe2>
 800acfe:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800ad02:	432c      	orrs	r4, r5
 800ad04:	2500      	movs	r5, #0
 800ad06:	42ac      	cmp	r4, r5
 800ad08:	4c2b      	ldr	r4, [pc, #172]	@ (800adb8 <floor+0xf0>)
 800ad0a:	bf08      	it	eq
 800ad0c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800ad10:	4621      	mov	r1, r4
 800ad12:	4628      	mov	r0, r5
 800ad14:	e023      	b.n	800ad5e <floor+0x96>
 800ad16:	4f29      	ldr	r7, [pc, #164]	@ (800adbc <floor+0xf4>)
 800ad18:	4137      	asrs	r7, r6
 800ad1a:	ea01 0307 	and.w	r3, r1, r7
 800ad1e:	4303      	orrs	r3, r0
 800ad20:	d01d      	beq.n	800ad5e <floor+0x96>
 800ad22:	a323      	add	r3, pc, #140	@ (adr r3, 800adb0 <floor+0xe8>)
 800ad24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad28:	f7f5 fa80 	bl	800022c <__adddf3>
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	2300      	movs	r3, #0
 800ad30:	f7f5 fec2 	bl	8000ab8 <__aeabi_dcmpgt>
 800ad34:	2800      	cmp	r0, #0
 800ad36:	d0eb      	beq.n	800ad10 <floor+0x48>
 800ad38:	2c00      	cmp	r4, #0
 800ad3a:	bfbe      	ittt	lt
 800ad3c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800ad40:	4133      	asrlt	r3, r6
 800ad42:	18e4      	addlt	r4, r4, r3
 800ad44:	ea24 0407 	bic.w	r4, r4, r7
 800ad48:	2500      	movs	r5, #0
 800ad4a:	e7e1      	b.n	800ad10 <floor+0x48>
 800ad4c:	2e33      	cmp	r6, #51	@ 0x33
 800ad4e:	dd0a      	ble.n	800ad66 <floor+0x9e>
 800ad50:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800ad54:	d103      	bne.n	800ad5e <floor+0x96>
 800ad56:	4602      	mov	r2, r0
 800ad58:	460b      	mov	r3, r1
 800ad5a:	f7f5 fa67 	bl	800022c <__adddf3>
 800ad5e:	ec41 0b10 	vmov	d0, r0, r1
 800ad62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad66:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800ad6a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800ad6e:	40df      	lsrs	r7, r3
 800ad70:	4207      	tst	r7, r0
 800ad72:	d0f4      	beq.n	800ad5e <floor+0x96>
 800ad74:	a30e      	add	r3, pc, #56	@ (adr r3, 800adb0 <floor+0xe8>)
 800ad76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad7a:	f7f5 fa57 	bl	800022c <__adddf3>
 800ad7e:	2200      	movs	r2, #0
 800ad80:	2300      	movs	r3, #0
 800ad82:	f7f5 fe99 	bl	8000ab8 <__aeabi_dcmpgt>
 800ad86:	2800      	cmp	r0, #0
 800ad88:	d0c2      	beq.n	800ad10 <floor+0x48>
 800ad8a:	2c00      	cmp	r4, #0
 800ad8c:	da0a      	bge.n	800ada4 <floor+0xdc>
 800ad8e:	2e14      	cmp	r6, #20
 800ad90:	d101      	bne.n	800ad96 <floor+0xce>
 800ad92:	3401      	adds	r4, #1
 800ad94:	e006      	b.n	800ada4 <floor+0xdc>
 800ad96:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	40b3      	lsls	r3, r6
 800ad9e:	441d      	add	r5, r3
 800ada0:	4545      	cmp	r5, r8
 800ada2:	d3f6      	bcc.n	800ad92 <floor+0xca>
 800ada4:	ea25 0507 	bic.w	r5, r5, r7
 800ada8:	e7b2      	b.n	800ad10 <floor+0x48>
 800adaa:	2500      	movs	r5, #0
 800adac:	462c      	mov	r4, r5
 800adae:	e7af      	b.n	800ad10 <floor+0x48>
 800adb0:	8800759c 	.word	0x8800759c
 800adb4:	7e37e43c 	.word	0x7e37e43c
 800adb8:	bff00000 	.word	0xbff00000
 800adbc:	000fffff 	.word	0x000fffff

0800adc0 <_init>:
 800adc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adc2:	bf00      	nop
 800adc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adc6:	bc08      	pop	{r3}
 800adc8:	469e      	mov	lr, r3
 800adca:	4770      	bx	lr

0800adcc <_fini>:
 800adcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adce:	bf00      	nop
 800add0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800add2:	bc08      	pop	{r3}
 800add4:	469e      	mov	lr, r3
 800add6:	4770      	bx	lr
