# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do function_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project {D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/top_level_wrapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:59 on Jul 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project" D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/top_level_wrapper.sv 
# -- Compiling module top_level_wrapper
# 
# Top level modules:
# 	top_level_wrapper
# End time: 16:01:59 on Jul 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project {D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/sha_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:59 on Jul 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project" D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/sha_1.sv 
# -- Compiling package state_machine_definitions
# -- Compiling module sha_1
# -- Importing package state_machine_definitions
# 
# Top level modules:
# 	sha_1
# End time: 16:02:00 on Jul 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project {D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/sha_1_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:00 on Jul 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project" D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/sha_1_core.sv 
# -- Compiling module sha_1_core
# 
# Top level modules:
# 	sha_1_core
# End time: 16:02:00 on Jul 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project {D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/top_level_wrapper_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:00 on Jul 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project" D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/top_level_wrapper_tb.sv 
# -- Compiling module top_level_wrapper_tb
# 
# Top level modules:
# 	top_level_wrapper_tb
# End time: 16:02:00 on Jul 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  top_level_wrapper_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" top_level_wrapper_tb 
# Start time: 16:02:00 on Jul 17,2019
# Loading sv_std.std
# Loading work.top_level_wrapper_tb
# Loading work.top_level_wrapper
# Loading work.state_machine_definitions
# Loading work.sha_1
# Loading work.sha_1_core
# ** Warning: (vsim-3839) D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/sha_1.sv(55): Variable '/top_level_wrapper_tb/inst_0_top_level_wrapper/inst_sha_1_0/q_done', driven via a port connection, is multiply driven. See D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/sha_1.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_wrapper_tb/inst_0_top_level_wrapper/inst_sha_1_0 File: D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/sha_1.sv
# ** Warning: (vsim-3839) D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/top_level_wrapper.sv(14): Variable '/top_level_wrapper_tb/inst_0_top_level_wrapper/stop', driven via a port connection, is multiply driven. See D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/top_level_wrapper.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_wrapper_tb/inst_0_top_level_wrapper File: D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/top_level_wrapper.sv
# ** Warning: (vsim-3839) D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/top_level_wrapper_tb.sv(56): Variable '/top_level_wrapper_tb/tb_readdata', driven via a port connection, is multiply driven. See D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/top_level_wrapper_tb.sv(123).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_wrapper_tb File: D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/top_level_wrapper_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Simulation starts ...
# *********SHA Done******
# 
# Simulation done ...
# Memory Layout
# 00000000 00000001
# 00000001 61626380
# 00000002 00000000
# 00000003 00000000
# 00000004 00000000
# 00000005 00000000
# 00000006 00000000
# 00000007 00000000
# 00000008 00000000
# 00000009 00000000
# 0000000a 00000000
# 0000000b 00000000
# 0000000c 00000000
# 0000000d 00000000
# 0000000e 00000000
# 0000000f 00000000
# 00000010 00000018
# 00000011 a9993e36
# 00000012 4706816a
# 00000013 ba3e2571
# 00000014 7850c26c
# 00000015 9cd0d89d
# ** Note: $stop    : D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/top_level_wrapper_tb.sv(120)
#    Time: 52940 ns  Iteration: 0  Instance: /top_level_wrapper_tb
# Break in NamedBeginStat reset_generation_process at D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/top_level_wrapper_tb.sv line 120
# End time: 16:02:15 on Jul 17,2019, Elapsed time: 0:00:15
# Errors: 0, Warnings: 3
