#### From spi_package.vhd...
####    constant SPI_ADDRESS_BITS : integer := 4;
####    constant SPI_DATA_BITS : integer := 16;
#### From gdrb_ctrl_address_pkg.vhd...

#### address  input data  read data  read data mask ####

#### Finished Tests ####
#### These tests will pass when all 16 SPI slaves are fitted with their settings - 'make_all_addresses_writeable_for_testing = TRUE'
#### Test all write then read them (set MSb just as an extra test)
Writ		1	 	0 		8001 		0000 		0000
Read		1	 	0 		8001 		8001 		FFFF
Writ		1	 	F 		C001 		0000 		0000
Read		1	 	F 		C001 		C001 		FFFF

Writ		2	 	0 		8002 		0000 		0000
Read		2	 	0 		8002 		8002 		FFFF
Writ		2	 	F 		C002 		0000 		0000
Read		2	 	F 		C002 		C002 		FFFF

Writ		3	 	0 		8004 		0000 		0000
Read		3	 	0 		8004 		8004 		FFFF
Writ		3	 	F 		C004 		0000 		0000
Read		3	 	F 		C004 		C004 		FFFF

Writ		4	 	0 		8008 		0000 		0000
Read		4	 	0 		8008 		8008 		FFFF
Writ		4	 	F 		C008 		0000 		0000
Read		4	 	F 		C008 		C008 		FFFF

Writ		5	 	0 		8010 		0000 		0000
Read		5	 	0 		8010 		8010 		FFFF
Writ		5	 	F 		C010 		0000 		0000
Read		5	 	F 		C010 		C010 		FFFF

Writ		6	 	0 		8020 		0000 		0000
Read		6	 	0 		8020 		8020 		FFFF
Writ		6	 	F 		C020 		0000 		0000
Read		6	 	F 		C020 		C020 		FFFF

Writ		7	 	0 		8040 		0000 		0000
Read		7	 	0 		8040 		8040 		FFFF
Writ		7	 	F 		C040 		0000 		0000
Read		7	 	F 		C040 		C040 		FFFF

Writ		8	 	0 		8080 		0000 		0000
Read		8	 	0 		8080 		8080 		FFFF
Writ		8	 	F 		C080 		0000 		0000
Read		8	 	F 		C080 		C080 		FFFF

Writ		9	 	0 		8100 		0000 		0000
Read		9	 	0 		8100 		8100 		FFFF
Writ		9	 	F 		C100 		0000 		0000
Read		9	 	F 		C100 		C100 		FFFF

Writ		A	 	0 		8001 		0000 		0000
Read		A	 	0 		8001 		8001 		FFFF
Writ		A	 	F 		C001 		0000 		0000
Read		A	 	F 		C001 		C001 		FFFF

Writ		B	 	0 		8002 		0000 		0000
Read		B	 	0 		8002 		8002 		FFFF
Writ		B	 	F 		C002 		0000 		0000
Read		B	 	F 		C002 		C002 		FFFF

Writ		C	 	0 		8004 		0000 		0000
Read		C	 	0 		8004 		8004 		FFFF
Writ		C	 	F 		C004 		0000 		0000
Read		C	 	F 		C004 		C004 		FFFF

Writ		D	 	0 		8008 		0000 		0000
Read		D	 	0 		8008 		8008 		FFFF
Writ		D	 	F 		C008 		0000 		0000
Read		D	 	F 		C008 		C008 		FFFF

Writ		E	 	0 		8010 		0000 		0000
Read		E	 	0 		8010 		8010 		FFFF
Writ		E	 	F 		C010 		0000 		0000
Read		E	 	F 		C010 		C010 		FFFF

Writ		F	 	0 		8020 		0000 		0000
Read		F	 	0 		8020 		8020 		FFFF
Writ		F	 	F 		C020 		0000 		0000
Read		F	 	F 		C020 		C020 		FFFF




####                                                                                                   
####                                                                                                   
#### BELOW ARE VANILLA TESTS WITH GENERICS OF 'spi_master_tb.VHD' SET TO....
####                                                                                                   
####            board_select = TRUE
####            make_all_addresses_writeable_for_testing = TRUE
####....AND...
####                                                                                                   
#### spi_package.vhd...                                                                           
####    constant SPI_ADDRESS_BITS : integer := 4;                                                      
####    constant SPI_DATA_BITS : integer := 16;           
####
#### ...AND...
####
#### spi_board_select_pkg.vhd...
####     constant SPI_BOARD_SEL_ADDR_BITS : integer := 4;
####
#### ###########################################################################
#### board select address    address  input data  read data  read data mask ####                       
#### ###########################################################################                                                                                           
#### Test all reads
Read			0	 			0 		0000 		0000 		FFFF
Read			0	 			1 		0000 		0000 		FFFF
Read			0	 			2 		0000 		0000 		FFFF
Read			0	 			3 		0000 		0000 		FFFF
Read			0	 			4 		0000 		0000 		FFFF
Read			0	 			5 		0000 		0000 		FFFF
Read			0	 			6 		0000 		0000 		FFFF
Read			0	 			7 		0000 		0000 		FFFF
Read			0	 			8 		0000 		0000 		FFFF
Read			0	 			9 		0000 		0000 		FFFF
Read			0	 			A 		0000 		0000 		FFFF
Read			0	 			B 		0000 		0000 		FFFF
Read			0	 			C 		0000 		0000 		FFFF
Read			0	 			D 		0000 		0000 		FFFF
Read			0	 			E 		0000 		0000 		FFFF
Read			0	 			F 		0000 		0000 		FFFF
####Read 		10 				0000 		0010 		FFFF #### generates an 'Text input file format read error' as input address out of 4 bit range

#### Test all write then read them (set MSb just as an extra test)
Writ			0	 			0 		8000 		0000 		0000
Read			0	 			0 		8000 		8000 		FFFF
Writ			0	 			1 		8111 		0000 		0000
Read			0	 			1 		8111 		8111 		FFFF
Writ			0	 			2 		8222 		0000 		0000
Read			0	 			2 		8222 		8222 		FFFF
Writ			0	 			3 		8333 		0000 		0000
Read			0	 			3 		8333 		8333 		FFFF
Writ			0	 			4 		8444 		0000 		0000
Read			0	 			4 		8444 		8444 		FFFF
Writ			0	 			5 		8555 		0000 		0000
Read			0	 			5 		8555 		8555 		FFFF
Writ			0	 			6 		8666 		0000 		0000
Read			0	 			6 		8666 		8666 		FFFF
Writ			0	 			7 		8777 		0000 		0000
Read			0	 			7 		8777 		8777 		FFFF
Writ			0	 			8 		8888 		0000 		0000
Read			0	 			8 		8888 		8888 		FFFF
Writ			0	 			9 		8999 		0000 		0000
Read			0	 			9 		8999 		8999 		FFFF
Writ			0	 			A 		8AAA 		0000 		0000
Read			0	 			A 		8AAA 		8AAA 		FFFF
Writ			0	 			B 		8BBB 		0000 		0000
Read			0	 			B 		8BBB 		8BBB 		FFFF
Writ			0	 			C 		8CCC 		0000 		0000
Read			0	 			C 		8CCC 		8CCC 		FFFF
Writ			0	 			D 		8DDD 		0000 		0000
Read			0	 			D 		8DDD 		8DDD 		FFFF
Writ			0	 			E 		8EEE 		0000 		0000
Read			0	 			E 		8EEE 		8EEE 		FFFF
Writ			0	 			F 		8FFF 		0000 		0000
Read			0	 			F 		8FFF 		8FFF 		FFFF

#### Read all written registers as an extra test
Read			0	 			0 		8000 		8000 		FFFF
Read			0	 			1 		8111 		8111 		FFFF
Read			0	 			2 		8222 		8222 		FFFF
Read			0	 			3 		8333 		8333 		FFFF
Read			0	 			4 		8444 		8444 		FFFF
Read			0	 			5 		8555 		8555 		FFFF
Read			0	 			6 		8666 		8666 		FFFF
Read			0	 			7 		8777 		8777 		FFFF
Read			0	 			8 		8888 		8888 		FFFF
Read			0	 			9 		8999 		8999 		FFFF
Read			0	 			A 		8AAA 		8AAA 		FFFF
Read			0	 			B 		8BBB 		8BBB 		FFFF
Read			0	 			C 		8CCC 		8CCC 		FFFF
Read			0	 			D 		8DDD 		8DDD 		FFFF
Read			0	 			E 		8EEE 		8EEE 		FFFF
Read			0	 			F 		8FFF 		8FFF 		FFFF

