12:57:53 **** Build of configuration Debug for project lab8_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 63151 F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/Lab8_System_wrapper.xpfm standalone_ps7_cortexa9_0 F:/Education/FPGA_Labs/Lab8/lab8_system/Debug/system.bif
sdcard_gen --xpfm F:/Education/FPGA_Labs/Lab8/Lab8_System_wrapper/export/Lab8_System_wrapper/Lab8_System_wrapper.xpfm --sys_config Lab8_System_wrapper --bif F:/Education/FPGA_Labs/Lab8/lab8_system/Debug/system.bif --bitstream F:/Education/FPGA_Labs/Lab8/lab8/_ide/bitstream/Lab8_System_wrapper.bit --elf F:/Education/FPGA_Labs/Lab8/lab8/Debug/lab8.elf,ps7_cortexa9_0
creating BOOT.BIN using F:/Education/FPGA_Labs/Lab8/lab8/_ide/bitstream/Lab8_System_wrapper.bit
Running F:/Xilinx/Vitis/Vitis/2023.1/bin/bootgen  -image F:/Education/FPGA_Labs/Lab8/lab8_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

12:57:57 Build Finished (took 4s.594ms)

