<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [patch] ARM: rework &quot;arm reg&quot; output for	new mode
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-November/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%5D%20ARM%3A%20rework%20%22arm%20reg%22%20output%20for%0A%09new%20mode&In-Reply-To=%3C200911181745.29791.david-b%40pacbell.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="012551.html">
   <LINK REL="Next"  HREF="012555.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [patch] ARM: rework &quot;arm reg&quot; output for	new mode</H1>
    <B>David Brownell</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%5D%20ARM%3A%20rework%20%22arm%20reg%22%20output%20for%0A%09new%20mode&In-Reply-To=%3C200911181745.29791.david-b%40pacbell.net%3E"
       TITLE="[Openocd-development] [patch] ARM: rework &quot;arm reg&quot; output for	new mode">david-b at pacbell.net
       </A><BR>
    <I>Thu Nov 19 02:45:29 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="012551.html">[Openocd-development] [patch] ARM: rework &quot;arm reg&quot; output for new mode
</A></li>
        <LI>Next message: <A HREF="012555.html">[Openocd-development] NAND File I/O parses wrong argument
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#12554">[ date ]</a>
              <a href="thread.html#12554">[ thread ]</a>
              <a href="subject.html#12554">[ subject ]</a>
              <a href="author.html#12554">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>On Wednesday 18 November 2009, Zach Welch wrote:
&gt;<i> Very nice.  Keep 'em comin'.  --Z
</I>
Right now ARM11 and Cortex-A8 are somewhat problematic in that they
don't support all the &quot;common&quot; ARM base type mechanisms ... and my
recent patches are to help address those issues.

Add mode changing support to the A8 support, and it'll be in pretty
good shape (in that respect).  The output from this command will then
actually show *different values* for the shadowed registers!!  :)

ARM11 needs a more substantial overhaul for its register handling.

- Dave


&gt;<i> On Wed, 2009-11-18 at 16:41 -0700, David Brownell wrote:
</I>&gt;<i> &gt; Change the layout to show the &quot;Secure Monitor&quot; registers too,
</I>&gt;<i> &gt; when they're present.
</I>&gt;<i> &gt; ...
</I>&gt;<i> &gt; ---
</I>&gt;<i> &gt; Merged this ... sample output, from an ARM9 (without support
</I>&gt;<i> &gt; for the Secure Monitor mode):
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; &gt; arm reg
</I>&gt;<i> &gt; System and User mode registers
</I>&gt;<i> &gt;       r0: 000003e8       r1: 00ff8000       r2: 00000601       r3: 00002800 
</I>&gt;<i> &gt;       r4: 00000010       r5: 01e11000       r6: 00000001       r7: 01e11000 
</I>&gt;<i> &gt;       r8: 00000001       r9: 00000002      r10: 00000237      r11: 00ff8000 
</I>&gt;<i> &gt;      r12: 0000023a   sp_usr: 90390944   lr_usr: 238440a9       pc: 00008000 
</I>&gt;<i> &gt;     cpsr: 000000d3 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; FIQ mode shadow registers
</I>&gt;<i> &gt;   r8_fiq: 601100a2   r9_fiq: 740f0188  r10_fiq: d1d683b4  r11_fiq: 496c1a00 
</I>&gt;<i> &gt;  r12_fiq: 310549ea   sp_fiq: 00007ffc   lr_fiq: 0000987c spsr_fiq: 00000010 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; Supervisor mode shadow registers
</I>&gt;<i> &gt;   sp_svc: 00007f24   lr_svc: 00008a20 spsr_svc: 00000010 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; Abort mode shadow registers
</I>&gt;<i> &gt;   sp_abt: 40480085   lr_abt: 4409025c spsr_abt: 00000010 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; IRQ mode shadow registers
</I>&gt;<i> &gt;   sp_irq: 2a720808   lr_irq: 0f8e11c4 spsr_irq: 00000010 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; Undefined instruction mode shadow registers
</I>&gt;<i> &gt;   sp_und: 2f2082f0   lr_und: 2186812c spsr_und: 00000010 
</I>

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="012551.html">[Openocd-development] [patch] ARM: rework &quot;arm reg&quot; output for new mode
</A></li>
	<LI>Next message: <A HREF="012555.html">[Openocd-development] NAND File I/O parses wrong argument
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#12554">[ date ]</a>
              <a href="thread.html#12554">[ thread ]</a>
              <a href="subject.html#12554">[ subject ]</a>
              <a href="author.html#12554">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
