NDContentPage.OnToolTipsLoaded({204:"<div class=\"NDToolTip TInterface LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype204\"><div class=\"CPEntry TInterface Current\"><div class=\"CPModifiers\"><span class=\"SHKeyword\">interface</span></div><div class=\"CPName\"><span class=\"Qualifier\">patterns::&#8203; .</span>&#8203;iterator</div></div></div><div class=\"TTSummary\">An object representing a stream of data.</div></div>",335:"<div class=\"NDToolTip TInterface LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype335\"><div class=\"CPEntry TInterface Current\"><div class=\"CPModifiers\"><span class=\"SHKeyword\">interface</span></div><div class=\"CPName\"><span class=\"Qualifier\">patterns::&#8203; .</span>&#8203;composite</div></div></div><div class=\"TTSummary\">Composite design-pattern.</div></div>",349:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype349\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">pure virtual function</span> iterator children()</div></div><div class=\"TTSummary\">Get a builtin SystemVerilog queue containing the composite\'s children in the order they were set/added.</div></div>",369:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype369\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">pure virtual function bit</span> is(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">composite&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">_other</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Performs an identity check, returning 1 if &lt;_other&gt; is a handle pointing to this composite, or 0 otherwise.</div></div>",375:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype375\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">pure virtual function bit</span> is_parent_of(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">composite&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">_child</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Checks if the composite is a parent of &lt;_child&gt; and returns the result.</div></div>",376:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype376\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">pure virtual function bit</span> is_child_of(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">composite&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">_parent</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Checks if the composite is a child of &lt;_parent&gt; and returns the result.</div></div>",398:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">Iterator design-pattern.</div></div>",233:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype233\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\"><span class=\"Qualifier\">patterns::&#8203; .</span>&#8203;composition_node&#8203;<span class=\"TemplateSignature\">#(<span class=\"SHKeyword\">type</span> IMP_T=uvm_sequence_base)</span></div></div></div><div class=\"TTSummary\">An adapter of a concrete composite node for sequences and sequence items.</div></div>",265:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype265\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\"><span class=\"Qualifier\">patterns::&#8203; .</span>&#8203;composition_leaf&#8203;<span class=\"TemplateSignature\">#(<span class=\"SHKeyword\">type</span> IMP_T=uvm_sequence_base)</span></div></div></div><div class=\"TTSummary\">Base composite adapter class for leaf node classes.</div></div>"});