<stg><name>conv_1</name>


<trans_list>

<trans id="283" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="2" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="23" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %input_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([12 x float]* %conv_out) nounwind, !map !14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten45 = phi i4 [ 0, %0 ], [ %add_ln8, %Filter1_Loop ]

]]></Node>
<StgValue><ssdm name="indvar_flatten45"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %r_0 = phi i2 [ 0, %0 ], [ %select_ln34_1, %Filter1_Loop ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i4 [ 0, %0 ], [ %select_ln11, %Filter1_Loop ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3  %c_0 = phi i2 [ 0, %0 ], [ %select_ln34_7, %Filter1_Loop ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:4  %f_0 = phi i2 [ 0, %0 ], [ %f, %Filter1_Loop ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %c = add i2 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6  %xor_ln26 = xor i2 %c_0, -2

]]></Node>
<StgValue><ssdm name="xor_ln26"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %icmp_ln8 = icmp eq i4 %indvar_flatten45, -4

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  %add_ln8 = add i4 %indvar_flatten45, 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln8, label %2, label %Filter1_Loop

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
Filter1_Loop:2  %icmp_ln11 = icmp eq i4 %indvar_flatten, 6

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
Filter1_Loop:3  %select_ln34 = select i1 %icmp_ln11, i2 0, i2 %c_0

]]></Node>
<StgValue><ssdm name="select_ln34"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
Filter1_Loop:4  %add_ln26_4 = add i2 1, %r_0

]]></Node>
<StgValue><ssdm name="add_ln26_4"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
Filter1_Loop:5  %select_ln34_1 = select i1 %icmp_ln11, i2 %add_ln26_4, i2 %r_0

]]></Node>
<StgValue><ssdm name="select_ln34_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
Filter1_Loop:8  %xor_ln26_1 = xor i2 %r_0, -2

]]></Node>
<StgValue><ssdm name="xor_ln26_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
Filter1_Loop:9  %select_ln34_2 = select i1 %icmp_ln11, i2 %xor_ln26_1, i2 %add_ln26_4

]]></Node>
<StgValue><ssdm name="select_ln34_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
Filter1_Loop:10  %add_ln26 = add i2 -1, %r_0

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
Filter1_Loop:11  %select_ln34_3 = select i1 %icmp_ln11, i2 %add_ln26, i2 %xor_ln26_1

]]></Node>
<StgValue><ssdm name="select_ln34_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
Filter1_Loop:12  %select_ln34_4 = select i1 %icmp_ln11, i2 1, i2 %c

]]></Node>
<StgValue><ssdm name="select_ln34_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
Filter1_Loop:13  %select_ln34_5 = select i1 %icmp_ln11, i2 -2, i2 %xor_ln26

]]></Node>
<StgValue><ssdm name="select_ln34_5"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop:14  %xor_ln34 = xor i1 %icmp_ln11, true

]]></Node>
<StgValue><ssdm name="xor_ln34"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
Filter1_Loop:15  %icmp_ln14 = icmp eq i2 %f_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop:16  %and_ln34 = and i1 %icmp_ln14, %xor_ln34

]]></Node>
<StgValue><ssdm name="and_ln34"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
Filter1_Loop:17  %add_ln26_2 = add i2 1, %select_ln34

]]></Node>
<StgValue><ssdm name="add_ln26_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop:19  %or_ln34 = or i1 %and_ln34, %icmp_ln11

]]></Node>
<StgValue><ssdm name="or_ln34"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
Filter1_Loop:20  %select_ln34_6 = select i1 %or_ln34, i2 0, i2 %f_0

]]></Node>
<StgValue><ssdm name="select_ln34_6"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
Filter1_Loop:21  %select_ln34_7 = select i1 %and_ln34, i2 %add_ln26_2, i2 %select_ln34

]]></Node>
<StgValue><ssdm name="select_ln34_7"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="2" op_3_bw="1">
<![CDATA[
Filter1_Loop:23  %tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln34_1, i2 %select_ln34_7, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop:24  %zext_ln26 = zext i5 %tmp_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:25  %input_addr = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:26  %or_ln26 = or i5 %tmp_2, 1

]]></Node>
<StgValue><ssdm name="or_ln26"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
Filter1_Loop:27  %or_ln26_1 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln26)

]]></Node>
<StgValue><ssdm name="or_ln26_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="7">
<![CDATA[
Filter1_Loop:28  %zext_ln26_1 = zext i7 %or_ln26_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:29  %input_addr_1 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_1

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
Filter1_Loop:48  %xor_ln26_2 = xor i2 %select_ln34, -2

]]></Node>
<StgValue><ssdm name="xor_ln26_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
Filter1_Loop:49  %select_ln34_8 = select i1 %and_ln34, i2 %xor_ln26_2, i2 %select_ln34_4

]]></Node>
<StgValue><ssdm name="select_ln34_8"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
Filter1_Loop:70  %add_ln26_3 = add i2 -1, %select_ln34

]]></Node>
<StgValue><ssdm name="add_ln26_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
Filter1_Loop:71  %select_ln34_9 = select i1 %and_ln34, i2 %add_ln26_3, i2 %select_ln34_5

]]></Node>
<StgValue><ssdm name="select_ln34_9"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:100  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:104  %input_load_1 = load float* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Filter1_Loop:185  %add_ln11 = add i4 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Filter1_Loop:186  %select_ln11 = select i1 %icmp_ln11, i4 1, i4 %add_ln11

]]></Node>
<StgValue><ssdm name="select_ln11"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="2" op_3_bw="1">
<![CDATA[
Filter1_Loop:50  %tmp_26 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln34_1, i2 %select_ln34_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop:51  %zext_ln26_5 = zext i5 %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_5"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:52  %input_addr_6 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_5

]]></Node>
<StgValue><ssdm name="input_addr_6"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:53  %or_ln26_5 = or i5 %tmp_26, 1

]]></Node>
<StgValue><ssdm name="or_ln26_5"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
Filter1_Loop:54  %or_ln26_7 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln26_5)

]]></Node>
<StgValue><ssdm name="or_ln26_7"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="7">
<![CDATA[
Filter1_Loop:55  %zext_ln26_6 = zext i7 %or_ln26_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_6"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:56  %input_addr_7 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_6

]]></Node>
<StgValue><ssdm name="input_addr_7"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
Filter1_Loop:99  %tmp = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC6FD8100000000, float 0x3FCC2B9280000000, float 0xBFD0A09820000000, i2 %select_ln34_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:100  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:101  %tmp_s = fmul float %tmp, %input_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
Filter1_Loop:103  %tmp_4 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD4656E80000000, float 0x3FCF148380000000, float 0x3FD4D0A6C0000000, i2 %select_ln34_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:104  %input_load_1 = load float* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:105  %tmp_1_0_0_1 = fmul float %tmp_4, %input_load_1

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:108  %input_load_2 = load float* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:112  %input_load_3 = load float* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="2" op_3_bw="1">
<![CDATA[
Filter1_Loop:72  %tmp_29 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln34_1, i2 %select_ln34_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop:73  %zext_ln26_10 = zext i5 %tmp_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_10"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:74  %input_addr_12 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_10

]]></Node>
<StgValue><ssdm name="input_addr_12"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:75  %or_ln26_10 = or i5 %tmp_29, 1

]]></Node>
<StgValue><ssdm name="or_ln26_10"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
Filter1_Loop:76  %or_ln26_s = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln26_10)

]]></Node>
<StgValue><ssdm name="or_ln26_s"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="7">
<![CDATA[
Filter1_Loop:77  %zext_ln26_11 = zext i7 %or_ln26_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_11"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:78  %input_addr_13 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_11

]]></Node>
<StgValue><ssdm name="input_addr_13"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:101  %tmp_s = fmul float %tmp, %input_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:102  %w_sum_3 = fadd float %tmp_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:105  %tmp_1_0_0_1 = fmul float %tmp_4, %input_load_1

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
Filter1_Loop:107  %tmp_5 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FBDD2D900000000, float 0xBFC9356020000000, float 0xBFD5038B40000000, i2 %select_ln34_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:108  %input_load_2 = load float* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:109  %tmp_1_0_1 = fmul float %tmp_5, %input_load_2

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
Filter1_Loop:111  %tmp_6 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFBAEA2C00000000, float 0x3FCDE41C00000000, float 0x3FC128CC40000000, i2 %select_ln34_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:112  %input_load_3 = load float* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:113  %tmp_1_0_1_1 = fmul float %tmp_6, %input_load_3

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:116  %input_load_4 = load float* %input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:120  %input_load_5 = load float* %input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="2" op_3_bw="1">
<![CDATA[
Filter1_Loop:30  %tmp_24 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln34_2, i2 %select_ln34_7, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop:31  %zext_ln26_2 = zext i5 %tmp_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:32  %input_addr_2 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:33  %or_ln26_2 = or i5 %tmp_24, 1

]]></Node>
<StgValue><ssdm name="or_ln26_2"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
Filter1_Loop:34  %or_ln26_3 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln26_2)

]]></Node>
<StgValue><ssdm name="or_ln26_3"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="7">
<![CDATA[
Filter1_Loop:35  %zext_ln26_3 = zext i7 %or_ln26_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_3"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:36  %input_addr_3 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_3

]]></Node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:102  %w_sum_3 = fadd float %tmp_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:106  %w_sum_3_0_0_1 = fadd float %w_sum_3, %tmp_1_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_1"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:109  %tmp_1_0_1 = fmul float %tmp_5, %input_load_2

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:113  %tmp_1_0_1_1 = fmul float %tmp_6, %input_load_3

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
Filter1_Loop:115  %tmp_7 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFC0015BC0000000, float 0xBFC2A44380000000, float 0x3FD6E164C0000000, i2 %select_ln34_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:116  %input_load_4 = load float* %input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:117  %tmp_1_0_2 = fmul float %tmp_7, %input_load_4

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
Filter1_Loop:119  %tmp_8 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3F9457BA00000000, float 0xBFBF417080000000, float 0x3FC60D0200000000, i2 %select_ln34_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:120  %input_load_5 = load float* %input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:121  %tmp_1_0_2_1 = fmul float %tmp_8, %input_load_5

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:124  %input_load_6 = load float* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:128  %input_load_7 = load float* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="2" op_3_bw="1">
<![CDATA[
Filter1_Loop:57  %tmp_27 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln34_2, i2 %select_ln34_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop:58  %zext_ln26_7 = zext i5 %tmp_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_7"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:59  %input_addr_8 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_7

]]></Node>
<StgValue><ssdm name="input_addr_8"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:60  %or_ln26_6 = or i5 %tmp_27, 1

]]></Node>
<StgValue><ssdm name="or_ln26_6"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
Filter1_Loop:61  %or_ln26_9 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln26_6)

]]></Node>
<StgValue><ssdm name="or_ln26_9"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="7">
<![CDATA[
Filter1_Loop:62  %zext_ln26_8 = zext i7 %or_ln26_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_8"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:63  %input_addr_9 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_8

]]></Node>
<StgValue><ssdm name="input_addr_9"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:106  %w_sum_3_0_0_1 = fadd float %w_sum_3, %tmp_1_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_1"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:110  %w_sum_3_0_1 = fadd float %w_sum_3_0_0_1, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:117  %tmp_1_0_2 = fmul float %tmp_7, %input_load_4

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:121  %tmp_1_0_2_1 = fmul float %tmp_8, %input_load_5

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_1"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
Filter1_Loop:123  %tmp_9 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FCEDBDB80000000, float 0xBFD523F380000000, float 0x3FB9E4F180000000, i2 %select_ln34_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:124  %input_load_6 = load float* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:125  %tmp_1_1 = fmul float %tmp_9, %input_load_6

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
Filter1_Loop:127  %tmp_10 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFBE9C8780000000, float 0xBFD5BBBBA0000000, float 0xBF9EE96200000000, i2 %select_ln34_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:128  %input_load_7 = load float* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:129  %tmp_1_1_0_1 = fmul float %tmp_10, %input_load_7

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_1"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:132  %input_load_8 = load float* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:136  %input_load_9 = load float* %input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="2" op_3_bw="1">
<![CDATA[
Filter1_Loop:79  %tmp_30 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln34_2, i2 %select_ln34_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop:80  %zext_ln26_12 = zext i5 %tmp_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_12"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:81  %input_addr_14 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_12

]]></Node>
<StgValue><ssdm name="input_addr_14"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:82  %or_ln26_11 = or i5 %tmp_30, 1

]]></Node>
<StgValue><ssdm name="or_ln26_11"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
Filter1_Loop:83  %or_ln26_12 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln26_11)

]]></Node>
<StgValue><ssdm name="or_ln26_12"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="7">
<![CDATA[
Filter1_Loop:84  %zext_ln26_13 = zext i7 %or_ln26_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_13"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:85  %input_addr_15 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_13

]]></Node>
<StgValue><ssdm name="input_addr_15"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:110  %w_sum_3_0_1 = fadd float %w_sum_3_0_0_1, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:114  %w_sum_3_0_1_1 = fadd float %w_sum_3_0_1, %tmp_1_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_1"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:125  %tmp_1_1 = fmul float %tmp_9, %input_load_6

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:129  %tmp_1_1_0_1 = fmul float %tmp_10, %input_load_7

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_1"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
Filter1_Loop:131  %tmp_11 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFCA07AF00000000, float 0x3FD0E1D1C0000000, float 0xBFD2580660000000, i2 %select_ln34_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:132  %input_load_8 = load float* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:133  %tmp_1_1_1 = fmul float %tmp_11, %input_load_8

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
Filter1_Loop:135  %tmp_12 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC887D600000000, float 0x3FD4DA0A80000000, float 0x3F9F50D9E0000000, i2 %select_ln34_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:136  %input_load_9 = load float* %input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:137  %tmp_1_1_1_1 = fmul float %tmp_12, %input_load_9

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_1"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:140  %input_load_10 = load float* %input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:144  %input_load_11 = load float* %input_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="2" op_3_bw="2" op_4_bw="1">
<![CDATA[
Filter1_Loop:37  %tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i2.i2.i1(i59 0, i2 %select_ln34_3, i2 %select_ln34_7, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="1">
<![CDATA[
Filter1_Loop:38  %tmp_35_cast = call i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i2.i1(i2 0, i2 %select_ln34_3, i2 %select_ln34_7, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:39  %input_addr_4 = getelementptr [32 x float]* %input_r, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="input_addr_4"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop:40  %or_ln26_4 = or i7 %tmp_35_cast, 1

]]></Node>
<StgValue><ssdm name="or_ln26_4"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="7">
<![CDATA[
Filter1_Loop:41  %zext_ln26_4 = zext i7 %or_ln26_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_4"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:42  %input_addr_5 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="input_addr_5"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:114  %w_sum_3_0_1_1 = fadd float %w_sum_3_0_1, %tmp_1_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_1"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:118  %w_sum_3_0_2 = fadd float %w_sum_3_0_1_1, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:133  %tmp_1_1_1 = fmul float %tmp_11, %input_load_8

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:137  %tmp_1_1_1_1 = fmul float %tmp_12, %input_load_9

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_1"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
Filter1_Loop:139  %tmp_13 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD7446280000000, float 0xBFC97480E0000000, float 0xBFD65E66A0000000, i2 %select_ln34_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:140  %input_load_10 = load float* %input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:141  %tmp_1_1_2 = fmul float %tmp_13, %input_load_10

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
Filter1_Loop:143  %tmp_14 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFBC2CF700000000, float 0x3FC95D1200000000, float 0xBFA17595E0000000, i2 %select_ln34_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:144  %input_load_11 = load float* %input_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:145  %tmp_1_1_2_1 = fmul float %tmp_14, %input_load_11

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_1"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:148  %input_load_12 = load float* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:152  %input_load_13 = load float* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="2" op_3_bw="2" op_4_bw="1">
<![CDATA[
Filter1_Loop:64  %tmp_28 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i2.i2.i1(i59 0, i2 %select_ln34_3, i2 %select_ln34_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="1">
<![CDATA[
Filter1_Loop:65  %tmp_43_cast = call i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i2.i1(i2 0, i2 %select_ln34_3, i2 %select_ln34_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:66  %input_addr_10 = getelementptr [32 x float]* %input_r, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="input_addr_10"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop:67  %or_ln26_8 = or i7 %tmp_43_cast, 1

]]></Node>
<StgValue><ssdm name="or_ln26_8"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="7">
<![CDATA[
Filter1_Loop:68  %zext_ln26_9 = zext i7 %or_ln26_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_9"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:69  %input_addr_11 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_9

]]></Node>
<StgValue><ssdm name="input_addr_11"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:118  %w_sum_3_0_2 = fadd float %w_sum_3_0_1_1, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:122  %w_sum_3_0_2_1 = fadd float %w_sum_3_0_2, %tmp_1_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_1"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:141  %tmp_1_1_2 = fmul float %tmp_13, %input_load_10

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:145  %tmp_1_1_2_1 = fmul float %tmp_14, %input_load_11

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_1"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
Filter1_Loop:147  %tmp_15 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD3564780000000, float 0x3FD03F6B40000000, float 0xBFCF882580000000, i2 %select_ln34_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:148  %input_load_12 = load float* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:149  %tmp_1_2 = fmul float %tmp_15, %input_load_12

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
Filter1_Loop:151  %tmp_16 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD5A9D440000000, float 0x3FA8B5CF00000000, float 0xBFA6DEFF20000000, i2 %select_ln34_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:152  %input_load_13 = load float* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:153  %tmp_1_2_0_1 = fmul float %tmp_16, %input_load_13

]]></Node>
<StgValue><ssdm name="tmp_1_2_0_1"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:156  %input_load_14 = load float* %input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:160  %input_load_15 = load float* %input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="2" op_3_bw="2" op_4_bw="1">
<![CDATA[
Filter1_Loop:86  %tmp_31 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i2.i2.i1(i59 0, i2 %select_ln34_3, i2 %select_ln34_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="1">
<![CDATA[
Filter1_Loop:87  %tmp_50_cast = call i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i2.i1(i2 0, i2 %select_ln34_3, i2 %select_ln34_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:88  %input_addr_16 = getelementptr [32 x float]* %input_r, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="input_addr_16"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop:89  %or_ln26_13 = or i7 %tmp_50_cast, 1

]]></Node>
<StgValue><ssdm name="or_ln26_13"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="7">
<![CDATA[
Filter1_Loop:90  %zext_ln26_14 = zext i7 %or_ln26_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_14"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:91  %input_addr_17 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_14

]]></Node>
<StgValue><ssdm name="input_addr_17"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:122  %w_sum_3_0_2_1 = fadd float %w_sum_3_0_2, %tmp_1_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_1"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:126  %w_sum_3_1 = fadd float %w_sum_3_0_2_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:149  %tmp_1_2 = fmul float %tmp_15, %input_load_12

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:153  %tmp_1_2_0_1 = fmul float %tmp_16, %input_load_13

]]></Node>
<StgValue><ssdm name="tmp_1_2_0_1"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
Filter1_Loop:155  %tmp_17 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFA4693420000000, float 0x3FCB92E280000000, float 0xBFC3F0DFC0000000, i2 %select_ln34_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:156  %input_load_14 = load float* %input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:157  %tmp_1_2_1 = fmul float %tmp_17, %input_load_14

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
Filter1_Loop:159  %tmp_18 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFB6F431E0000000, float 0xBFA9710420000000, float 0x3FC75C6800000000, i2 %select_ln34_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:160  %input_load_15 = load float* %input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:161  %tmp_1_2_1_1 = fmul float %tmp_18, %input_load_15

]]></Node>
<StgValue><ssdm name="tmp_1_2_1_1"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:164  %input_load_16 = load float* %input_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:168  %input_load_17 = load float* %input_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
Filter1_Loop:184  %f = add i2 1, %select_ln34_6

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="216" st_id="11" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:126  %w_sum_3_1 = fadd float %w_sum_3_0_2_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:130  %w_sum_3_1_0_1 = fadd float %w_sum_3_1, %tmp_1_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_1"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:157  %tmp_1_2_1 = fmul float %tmp_17, %input_load_14

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:161  %tmp_1_2_1_1 = fmul float %tmp_18, %input_load_15

]]></Node>
<StgValue><ssdm name="tmp_1_2_1_1"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
Filter1_Loop:163  %tmp_19 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFC48B0F80000000, float 0x3FD0A41080000000, float 0xBFBE844DA0000000, i2 %select_ln34_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:164  %input_load_16 = load float* %input_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:165  %tmp_1_2_2 = fmul float %tmp_19, %input_load_16

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
Filter1_Loop:167  %tmp_20 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD20E33C0000000, float 0xBFD6FFF920000000, float 0xBFCA8798E0000000, i2 %select_ln34_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="5">
<![CDATA[
Filter1_Loop:168  %input_load_17 = load float* %input_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:169  %tmp_1_2_2_1 = fmul float %tmp_20, %input_load_17

]]></Node>
<StgValue><ssdm name="tmp_1_2_2_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="226" st_id="12" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:130  %w_sum_3_1_0_1 = fadd float %w_sum_3_1, %tmp_1_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_1"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:134  %w_sum_3_1_1 = fadd float %w_sum_3_1_0_1, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:165  %tmp_1_2_2 = fmul float %tmp_19, %input_load_16

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:169  %tmp_1_2_2_1 = fmul float %tmp_20, %input_load_17

]]></Node>
<StgValue><ssdm name="tmp_1_2_2_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="230" st_id="13" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:134  %w_sum_3_1_1 = fadd float %w_sum_3_1_0_1, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:138  %w_sum_3_1_1_1 = fadd float %w_sum_3_1_1, %tmp_1_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="232" st_id="14" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:138  %w_sum_3_1_1_1 = fadd float %w_sum_3_1_1, %tmp_1_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_1"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:142  %w_sum_3_1_2 = fadd float %w_sum_3_1_1_1, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="234" st_id="15" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:142  %w_sum_3_1_2 = fadd float %w_sum_3_1_1_1, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:146  %w_sum_3_1_2_1 = fadd float %w_sum_3_1_2, %tmp_1_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="236" st_id="16" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:146  %w_sum_3_1_2_1 = fadd float %w_sum_3_1_2, %tmp_1_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_1"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:150  %w_sum_3_2 = fadd float %w_sum_3_1_2_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="238" st_id="17" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:150  %w_sum_3_2 = fadd float %w_sum_3_1_2_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:154  %w_sum_3_2_0_1 = fadd float %w_sum_3_2, %tmp_1_2_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_0_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="240" st_id="18" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:154  %w_sum_3_2_0_1 = fadd float %w_sum_3_2, %tmp_1_2_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_0_1"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:158  %w_sum_3_2_1 = fadd float %w_sum_3_2_0_1, %tmp_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="242" st_id="19" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:158  %w_sum_3_2_1 = fadd float %w_sum_3_2_0_1, %tmp_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:162  %w_sum_3_2_1_1 = fadd float %w_sum_3_2_1, %tmp_1_2_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="244" st_id="20" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:162  %w_sum_3_2_1_1 = fadd float %w_sum_3_2_1, %tmp_1_2_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1_1"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:166  %w_sum_3_2_2 = fadd float %w_sum_3_2_1_1, %tmp_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="246" st_id="21" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:166  %w_sum_3_2_2 = fadd float %w_sum_3_2_1_1, %tmp_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:170  %w_sum_3_2_2_1 = fadd float %w_sum_3_2_2, %tmp_1_2_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="248" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
Filter1_Loop:6  %tmp_1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln34_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="249" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="3">
<![CDATA[
Filter1_Loop:7  %zext_ln34 = zext i3 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="250" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="2">
<![CDATA[
Filter1_Loop:22  %zext_ln34_1 = zext i2 %select_ln34_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</operation>

<operation id="251" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Filter1_Loop:43  %add_ln34 = add i64 %zext_ln34, %zext_ln34_1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="252" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="64">
<![CDATA[
Filter1_Loop:44  %trunc_ln34 = trunc i64 %add_ln34 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="253" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="64">
<![CDATA[
Filter1_Loop:45  %trunc_ln34_1 = trunc i64 %add_ln34 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>

<operation id="254" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
Filter1_Loop:46  %p_shl_cast = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln34_1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="255" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:47  %sub_ln34 = sub i5 %p_shl_cast, %trunc_ln34

]]></Node>
<StgValue><ssdm name="sub_ln34"/></StgValue>
</operation>

<operation id="256" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="2">
<![CDATA[
Filter1_Loop:95  %zext_ln34_2 = zext i2 %select_ln34_6 to i5

]]></Node>
<StgValue><ssdm name="zext_ln34_2"/></StgValue>
</operation>

<operation id="257" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop:96  %add_ln34_1 = add i5 %sub_ln34, %zext_ln34_2

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="258" st_id="22" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:170  %w_sum_3_2_2_1 = fadd float %w_sum_3_2_2, %tmp_1_2_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2_1"/></StgValue>
</operation>

<operation id="259" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
Filter1_Loop:171  %tmp_21 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 1.000000e+00, float 2.000000e+00, float 1.500000e+00, i2 %select_ln34_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="260" st_id="22" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:172  %w_sum = fadd float %w_sum_3_2_2_1, %tmp_21

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="261" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop:0  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="262" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Filter1_Loop:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="263" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop:18  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="264" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop:92  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="265" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter1_Loop:93  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="266" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Filter1_Loop:94  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="267" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop:97  %zext_ln34_3 = zext i5 %add_ln34_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_3"/></StgValue>
</operation>

<operation id="268" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop:98  %conv_out_addr = getelementptr [12 x float]* %conv_out, i64 0, i64 %zext_ln34_3

]]></Node>
<StgValue><ssdm name="conv_out_addr"/></StgValue>
</operation>

<operation id="269" st_id="23" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:172  %w_sum = fadd float %w_sum_3_2_2_1, %tmp_21

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>

<operation id="270" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
Filter1_Loop:173  %bitcast_ln33 = bitcast float %w_sum to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln33"/></StgValue>
</operation>

<operation id="271" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop:174  %tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="272" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="23" op_0_bw="32">
<![CDATA[
Filter1_Loop:175  %trunc_ln33 = trunc i32 %bitcast_ln33 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="273" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop:176  %icmp_ln33 = icmp ne i8 %tmp_22, -1

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="274" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter1_Loop:177  %icmp_ln33_1 = icmp eq i23 %trunc_ln33, 0

]]></Node>
<StgValue><ssdm name="icmp_ln33_1"/></StgValue>
</operation>

<operation id="275" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop:178  %or_ln33 = or i1 %icmp_ln33_1, %icmp_ln33

]]></Node>
<StgValue><ssdm name="or_ln33"/></StgValue>
</operation>

<operation id="276" st_id="23" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop:179  %tmp_23 = fcmp ogt float %w_sum, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="277" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop:180  %and_ln33 = and i1 %or_ln33, %tmp_23

]]></Node>
<StgValue><ssdm name="and_ln33"/></StgValue>
</operation>

<operation id="278" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Filter1_Loop:181  %w_sum_1 = select i1 %and_ln33, float %w_sum, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>

<operation id="279" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
Filter1_Loop:182  store float %w_sum_1, float* %conv_out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="280" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter1_Loop:183  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
Filter1_Loop:187  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="282" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
