{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460590730009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.1 Build 166 11/26/2013 SJ Full Version " "Version 13.1.1 Build 166 11/26/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460590730011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 19:38:49 2016 " "Processing started: Wed Apr 13 19:38:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460590730011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460590730011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3 -c SoCKit_Top " "Command: quartus_sta lab3 -c SoCKit_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460590730012 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1460590730068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1460590732291 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1460590732367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1460590732368 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1460590737701 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1460590737701 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1460590737701 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1460590737701 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1460590737701 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1460590737701 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1460590737701 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1460590737701 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1460590737701 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1460590737701 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1460590737701 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1460590737701 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1460590737701 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1460590737701 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1460590737701 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1460590737701 ""}
{ "Info" "ISTA_SDC_FOUND" "lab3/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab3/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1460590737794 ""}
{ "Info" "ISTA_SDC_FOUND" "lab3/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'lab3/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1460590737821 ""}
{ "Info" "ISTA_SDC_FOUND" "lab3/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'lab3/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1460590737833 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1460590737841 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1460590737842 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1460590738887 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 527 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(527): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460590739336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 527 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(527): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739337 ""}  } { { "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460590739337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 528 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(528): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1460590739342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 528 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(528): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739342 ""}  } { { "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user3/spring16/sl3881/Downloads/show_VGA/qsys/lab3/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1460590739342 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1460590739358 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_B4A " "Node: OSC_50_B4A was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1460590739376 "|SoCKit_Top|OSC_50_B4A"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_usb1_inst_CLK " "Node: hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1460590739376 "|SoCKit_Top|hps_io_hps_io_usb1_inst_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c1_inst_SCL " "Node: hps_io_hps_io_i2c1_inst_SCL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1460590739376 "|SoCKit_Top|hps_io_hps_io_i2c1_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739387 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1460590739387 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739438 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1460590739438 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590739501 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1460590739501 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1460590739509 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1460590739562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.465 " "Worst-case setup slack is 1.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.465               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.465               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.160               0.000 altera_reserved_tck  " "   10.160               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460590739622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.188               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 altera_reserved_tck  " "    0.517               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460590739635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.869 " "Worst-case recovery slack is 2.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.869               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.869               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.473               0.000 altera_reserved_tck  " "   13.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460590739642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.593 " "Worst-case removal slack is 0.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.593               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.092               0.000 altera_reserved_tck  " "    1.092               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460590739650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.390 " "Worst-case minimum pulse width slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.390               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.406               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.521               0.000 altera_reserved_tck  " "   15.521               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460590739656 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.656 ns " "Worst Case Available Settling Time: 63.656 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739797 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590739797 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1460590739957 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1460590740841 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.465 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.465" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743191 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743191 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743251 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743251 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.869 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.869" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743304 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743304 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.593 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.593" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743360 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590743360 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1460590743454 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1460590743455 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|   1.02  0.938" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|   1.02  0.938" 0 0 "Quartus II" 0 0 1460590743455 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.209     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.209     --" 0 0 "Quartus II" 0 0 1460590743455 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  1.465  0.188" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  1.465  0.188" 0 0 "Quartus II" 0 0 1460590743455 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  2.869  0.593" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  2.869  0.593" 0 0 "Quartus II" 0 0 1460590743455 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.682  0.319" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.682  0.319" 0 0 "Quartus II" 0 0 1460590743456 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|   0.44   0.44" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|   0.44   0.44" 0 0 "Quartus II" 0 0 1460590743456 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|   0.05  0.002" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|   0.05  0.002" 0 0 "Quartus II" 0 0 1460590743456 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.153  0.153" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.153  0.153" 0 0 "Quartus II" 0 0 1460590743456 ""}
{ "Critical Warning" "0" "" "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." {  } {  } 1 0 "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." 0 0 "Quartus II" 0 0 1460590743503 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1460590743779 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1460590743888 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1460590743888 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1460590765388 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_B4A " "Node: OSC_50_B4A was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1460590766234 "|SoCKit_Top|OSC_50_B4A"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_usb1_inst_CLK " "Node: hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1460590766234 "|SoCKit_Top|hps_io_hps_io_usb1_inst_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c1_inst_SCL " "Node: hps_io_hps_io_i2c1_inst_SCL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1460590766234 "|SoCKit_Top|hps_io_hps_io_i2c1_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766245 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1460590766245 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766256 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1460590766256 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590766316 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1460590766316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.438 " "Worst-case setup slack is 1.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.438               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.438               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.343               0.000 altera_reserved_tck  " "   10.343               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460590766453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.228 " "Worst-case hold slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.228               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 altera_reserved_tck  " "    0.422               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460590766504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.067 " "Worst-case recovery slack is 3.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.067               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.067               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.739               0.000 altera_reserved_tck  " "   13.739               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460590766558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.564 " "Worst-case removal slack is 0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.564               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.053               0.000 altera_reserved_tck  " "    1.053               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460590766606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.399 " "Worst-case minimum pulse width slack is 0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.399               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.420               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.683               0.000 altera_reserved_tck  " "   15.683               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460590766657 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.566 ns " "Worst Case Available Settling Time: 63.566 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766815 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590766815 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1460590767027 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1460590767927 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.438 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.438" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770150 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770150 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770241 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770241 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.067 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.067" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770335 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770335 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.564 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.564" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770430 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590770430 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1460590770554 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1460590770554 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|   1.04  0.895" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|   1.04  0.895" 0 0 "Quartus II" 0 0 1460590770554 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.245     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.245     --" 0 0 "Quartus II" 0 0 1460590770555 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.438  0.228" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.438  0.228" 0 0 "Quartus II" 0 0 1460590770555 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.067  0.564" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.067  0.564" 0 0 "Quartus II" 0 0 1460590770555 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.738  0.324" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.738  0.324" 0 0 "Quartus II" 0 0 1460590770555 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.427  0.427" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.427  0.427" 0 0 "Quartus II" 0 0 1460590770555 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.067   0.02" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.067   0.02" 0 0 "Quartus II" 0 0 1460590770555 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.181  0.181" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.181  0.181" 0 0 "Quartus II" 0 0 1460590770556 ""}
{ "Critical Warning" "0" "" "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." {  } {  } 1 0 "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." 0 0 "Quartus II" 0 0 1460590770643 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1460590770963 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1460590771865 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1460590771865 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1460590784372 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_B4A " "Node: OSC_50_B4A was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1460590785028 "|SoCKit_Top|OSC_50_B4A"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_usb1_inst_CLK " "Node: hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1460590785028 "|SoCKit_Top|hps_io_hps_io_usb1_inst_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c1_inst_SCL " "Node: hps_io_hps_io_i2c1_inst_SCL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1460590785028 "|SoCKit_Top|hps_io_hps_io_i2c1_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785039 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785039 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785039 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785039 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785039 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785039 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785039 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785039 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785039 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785039 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785039 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785039 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785039 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785039 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785039 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785039 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785039 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1460590785039 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785050 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1460590785050 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590785108 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1460590785108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.140 " "Worst-case setup slack is 2.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.140               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.140               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.125               0.000 altera_reserved_tck  " "   14.125               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460590785216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 altera_reserved_tck  " "    0.176               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460590785307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.757 " "Worst-case recovery slack is 3.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.757               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.757               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.672               0.000 altera_reserved_tck  " "   15.672               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460590785395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.449 " "Worst-case removal slack is 0.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 altera_reserved_tck  " "    0.449               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460590785485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.881               0.000 altera_reserved_tck  " "   15.881               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460590785580 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 65.378 ns " "Worst Case Available Settling Time: 65.378 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785778 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590785778 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1460590786129 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1460590786995 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.140 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.140" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789501 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789501 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789637 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789637 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.757 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.757" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789779 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789779 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789913 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590789913 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1460590790079 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1460590790079 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  1.255  0.873" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  1.255  0.873" 0 0 "Quartus II" 0 0 1460590790080 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" 0 0 "Quartus II" 0 0 1460590790080 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.14  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.14  0.084" 0 0 "Quartus II" 0 0 1460590790080 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.757  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.757  0.497" 0 0 "Quartus II" 0 0 1460590790080 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.856  0.536" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.856  0.536" 0 0 "Quartus II" 0 0 1460590790080 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|   0.58   0.58" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|   0.58   0.58" 0 0 "Quartus II" 0 0 1460590790080 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.279  0.232" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.279  0.232" 0 0 "Quartus II" 0 0 1460590790080 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.317  0.317" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.317  0.317" 0 0 "Quartus II" 0 0 1460590790081 ""}
{ "Critical Warning" "0" "" "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." {  } {  } 1 0 "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." 0 0 "Quartus II" 0 0 1460590790209 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1460590790578 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_B4A " "Node: OSC_50_B4A was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1460590794271 "|SoCKit_Top|OSC_50_B4A"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_usb1_inst_CLK " "Node: hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1460590794271 "|SoCKit_Top|hps_io_hps_io_usb1_inst_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c1_inst_SCL " "Node: hps_io_hps_io_i2c1_inst_SCL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1460590794271 "|SoCKit_Top|hps_io_hps_io_i2c1_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794281 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1460590794281 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794293 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1460590794293 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1460590794357 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1460590794357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.140 " "Worst-case setup slack is 2.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.140               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.140               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.429               0.000 altera_reserved_tck  " "   14.429               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460590794498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 altera_reserved_tck  " "    0.167               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460590794631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.855 " "Worst-case recovery slack is 3.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.855               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.855               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.839               0.000 altera_reserved_tck  " "   15.839               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460590794756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.400 " "Worst-case removal slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590794885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460590794885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590795010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590795010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590795010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590795010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.872               0.000 altera_reserved_tck  " "   15.872               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460590795010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460590795010 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590795244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590795244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590795244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590795244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590795244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 65.442 ns " "Worst Case Available Settling Time: 65.442 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590795244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590795244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590795244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590795244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590795244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590795244 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1460590795244 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1460590795738 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1460590796644 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.140 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.140" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590799503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590799503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590799503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590799503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590799503 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590799503 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590799676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590799676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590799676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590799676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590799676 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590799676 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.855 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.855" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590799847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590799847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590799847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590799847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590799847 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590799847 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590800026 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590800026 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590800026 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590800026 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590800026 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1460590800026 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1460590800230 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1460590800230 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  1.265  0.889" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  1.265  0.889" 0 0 "Quartus II" 0 0 1460590800230 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" 0 0 "Quartus II" 0 0 1460590800230 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.14  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.14  0.077" 0 0 "Quartus II" 0 0 1460590800230 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.855  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.855  0.473" 0 0 "Quartus II" 0 0 1460590800231 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.853  0.564" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.853  0.564" 0 0 "Quartus II" 0 0 1460590800231 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.584  0.584" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.584  0.584" 0 0 "Quartus II" 0 0 1460590800231 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.278  0.231" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.278  0.231" 0 0 "Quartus II" 0 0 1460590800231 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.331  0.331" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.331  0.331" 0 0 "Quartus II" 0 0 1460590800231 ""}
{ "Critical Warning" "0" "" "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." {  } {  } 1 0 "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." 0 0 "Quartus II" 0 0 1460590800401 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1460590811169 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1460590811171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1170 " "Peak virtual memory: 1170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460590813664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 19:40:13 2016 " "Processing ended: Wed Apr 13 19:40:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460590813664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460590813664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460590813664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460590813664 ""}
