Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Apr  9 22:24:51 2018
| Host         : xbili-T470-ubuntu running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -max_paths 10 -file base_wrapper_timing_summary_routed.rpt -rpx base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.009        0.000                      0                55874        0.032        0.000                      0                55874        6.249        0.000                       0                 23683  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 7.499}      14.999          66.671          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.009        0.000                      0                55778        0.032        0.000                      0                55778        6.249        0.000                       0                 23683  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              10.861        0.000                      0                   96        0.483        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/r_V_1_reg_239_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.671ns  (logic 0.642ns (5.067%)  route 12.029ns (94.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 17.876 - 14.999 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.756     3.050    base_i/mnist_edp_0/inst/linear_activation_U0/ap_clk
    SLICE_X18Y45         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.518     3.568 r  base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[11]/Q
                         net (fo=96, routed)         11.039    14.607    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/tmp_V_2_reg_3508[11]
    SLICE_X106Y32        LUT5 (Prop_lut5_I4_O)        0.124    14.731 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/r_V_1_reg_239[1]_i_1/O
                         net (fo=1, routed)           0.991    15.721    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/r_V_1_fu_134_p2__0[1]
    SLICE_X107Y39        FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/r_V_1_reg_239_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.698    17.876    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/ap_clk
    SLICE_X107Y39        FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/r_V_1_reg_239_reg[1]/C
                         clock pessimism              0.129    18.005    
                         clock uncertainty           -0.228    17.778    
    SLICE_X107Y39        FDRE (Setup_fdre_C_D)       -0.047    17.731    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/r_V_1_reg_239_reg[1]
  -------------------------------------------------------------------
                         required time                         17.731    
                         arrival time                         -15.721    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/r_V_1_reg_239_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.712ns  (logic 0.999ns (7.859%)  route 11.713ns (92.141%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 17.870 - 14.999 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.756     3.050    base_i/mnist_edp_0/inst/linear_activation_U0/ap_clk
    SLICE_X18Y45         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.518     3.568 r  base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[11]/Q
                         net (fo=96, routed)         11.039    14.607    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/tmp_V_2_reg_3508[11]
    SLICE_X106Y32        LUT5 (Prop_lut5_I3_O)        0.154    14.761 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/r_V_1_reg_239[2]_i_2/O
                         net (fo=1, routed)           0.674    15.435    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/r_V_1_reg_239[2]_i_2_n_3
    SLICE_X106Y32        LUT5 (Prop_lut5_I0_O)        0.327    15.762 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/r_V_1_reg_239[2]_i_1/O
                         net (fo=1, routed)           0.000    15.762    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/r_V_1_fu_134_p2__0[2]
    SLICE_X106Y32        FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/r_V_1_reg_239_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.692    17.870    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/ap_clk
    SLICE_X106Y32        FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/r_V_1_reg_239_reg[2]/C
                         clock pessimism              0.129    17.999    
                         clock uncertainty           -0.228    17.772    
    SLICE_X106Y32        FDRE (Setup_fdre_C_D)        0.032    17.804    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1777/r_V_1_reg_239_reg[2]
  -------------------------------------------------------------------
                         required time                         17.804    
                         arrival time                         -15.762    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/result_V_2_reg_244_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.668ns  (logic 6.040ns (47.679%)  route 6.628ns (52.321%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 17.740 - 14.999 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.665     2.959    base_i/mnist_edp_0/inst/linear_activation_U0/ap_clk
    SLICE_X32Y37         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.518     3.477 r  base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[7]/Q
                         net (fo=32, routed)          4.456     7.933    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/p_1_in[7]
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841    11.774 f  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[0]
                         net (fo=2, routed)           1.209    12.983    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/out[0]
    SLICE_X77Y1          LUT1 (Prop_lut1_I0_O)        0.124    13.107 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244[4]_i_3__12/O
                         net (fo=1, routed)           0.385    13.492    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244[4]_i_3__12_n_3
    SLICE_X76Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.072 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[4]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    14.072    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[4]_i_2__12_n_3
    SLICE_X76Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.186 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[8]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    14.186    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[8]_i_2__12_n_3
    SLICE_X76Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.300 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[12]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    14.300    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[12]_i_2__12_n_3
    SLICE_X76Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.414 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[16]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    14.414    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[16]_i_2__12_n_3
    SLICE_X76Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.528 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[20]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    14.528    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[20]_i_2__12_n_3
    SLICE_X76Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.750 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[22]_i_2__11/O[0]
                         net (fo=1, routed)           0.578    15.328    base_i/mnist_edp_0/inst/linear_activation_U0/L1_WEIGHTS_V_U/linear_activationcud_rom_U/agg_result_V_assign_s_fu_143_p2_6[20]
    SLICE_X77Y6          LUT6 (Prop_lut6_I3_O)        0.299    15.627 r  base_i/mnist_edp_0/inst/linear_activation_U0/L1_WEIGHTS_V_U/linear_activationcud_rom_U/result_V_2_reg_244[21]_i_1__23/O
                         net (fo=1, routed)           0.000    15.627    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/D[20]
    SLICE_X77Y6          FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/result_V_2_reg_244_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.561    17.739    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/ap_clk
    SLICE_X77Y6          FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/result_V_2_reg_244_reg[21]/C
                         clock pessimism              0.129    17.868    
                         clock uncertainty           -0.228    17.641    
    SLICE_X77Y6          FDRE (Setup_fdre_C_D)        0.031    17.672    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/result_V_2_reg_244_reg[21]
  -------------------------------------------------------------------
                         required time                         17.672    
                         arrival time                         -15.627    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1801/r_V_1_reg_239_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.581ns  (logic 0.667ns (5.302%)  route 11.914ns (94.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 17.787 - 14.999 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.756     3.050    base_i/mnist_edp_0/inst/linear_activation_U0/ap_clk
    SLICE_X18Y45         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.518     3.568 r  base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[11]/Q
                         net (fo=96, routed)         11.914    15.482    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1801/tmp_V_2_reg_3508[11]
    SLICE_X105Y53        LUT4 (Prop_lut4_I3_O)        0.149    15.631 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1801/r_V_1_reg_239[1]_i_1/O
                         net (fo=1, routed)           0.000    15.631    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1801/r_V_1_fu_134_p2__0[1]
    SLICE_X105Y53        FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1801/r_V_1_reg_239_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.609    17.787    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1801/ap_clk
    SLICE_X105Y53        FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1801/r_V_1_reg_239_reg[1]/C
                         clock pessimism              0.115    17.902    
                         clock uncertainty           -0.228    17.674    
    SLICE_X105Y53        FDRE (Setup_fdre_C_D)        0.075    17.749    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1801/r_V_1_reg_239_reg[1]
  -------------------------------------------------------------------
                         required time                         17.749    
                         arrival time                         -15.631    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1793/r_V_1_reg_239_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.569ns  (logic 0.670ns (5.331%)  route 11.899ns (94.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 17.787 - 14.999 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.756     3.050    base_i/mnist_edp_0/inst/linear_activation_U0/ap_clk
    SLICE_X18Y45         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.518     3.568 r  base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[11]/Q
                         net (fo=96, routed)         11.899    15.467    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1793/tmp_V_2_reg_3508[11]
    SLICE_X105Y53        LUT4 (Prop_lut4_I3_O)        0.152    15.619 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1793/r_V_1_reg_239[1]_i_1/O
                         net (fo=1, routed)           0.000    15.619    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1793/r_V_1_fu_134_p2__0[1]
    SLICE_X105Y53        FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1793/r_V_1_reg_239_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.609    17.787    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1793/ap_clk
    SLICE_X105Y53        FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1793/r_V_1_reg_239_reg[1]/C
                         clock pessimism              0.115    17.902    
                         clock uncertainty           -0.228    17.674    
    SLICE_X105Y53        FDRE (Setup_fdre_C_D)        0.075    17.749    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1793/r_V_1_reg_239_reg[1]
  -------------------------------------------------------------------
                         required time                         17.749    
                         arrival time                         -15.619    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.160ns  (required time - arrival time)
  Source:                 base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/result_V_2_reg_244_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.551ns  (logic 6.042ns (48.141%)  route 6.509ns (51.859%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 17.740 - 14.999 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.665     2.959    base_i/mnist_edp_0/inst/linear_activation_U0/ap_clk
    SLICE_X32Y37         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.518     3.477 r  base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[7]/Q
                         net (fo=32, routed)          4.456     7.933    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/p_1_in[7]
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841    11.774 f  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[0]
                         net (fo=2, routed)           1.209    12.983    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/out[0]
    SLICE_X77Y1          LUT1 (Prop_lut1_I0_O)        0.124    13.107 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244[4]_i_3__12/O
                         net (fo=1, routed)           0.385    13.492    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244[4]_i_3__12_n_3
    SLICE_X76Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.072 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[4]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    14.072    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[4]_i_2__12_n_3
    SLICE_X76Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.186 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[8]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    14.186    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[8]_i_2__12_n_3
    SLICE_X76Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.300 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[12]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    14.300    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[12]_i_2__12_n_3
    SLICE_X76Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.414 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[16]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    14.414    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[16]_i_2__12_n_3
    SLICE_X76Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.748 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[20]_i_2__12/O[1]
                         net (fo=1, routed)           0.458    15.207    base_i/mnist_edp_0/inst/linear_activation_U0/L1_WEIGHTS_V_U/linear_activationcud_rom_U/agg_result_V_assign_s_fu_143_p2_6[17]
    SLICE_X77Y6          LUT6 (Prop_lut6_I3_O)        0.303    15.510 r  base_i/mnist_edp_0/inst/linear_activation_U0/L1_WEIGHTS_V_U/linear_activationcud_rom_U/result_V_2_reg_244[18]_i_1__23/O
                         net (fo=1, routed)           0.000    15.510    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/D[17]
    SLICE_X77Y6          FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/result_V_2_reg_244_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.561    17.739    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/ap_clk
    SLICE_X77Y6          FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/result_V_2_reg_244_reg[18]/C
                         clock pessimism              0.129    17.868    
                         clock uncertainty           -0.228    17.641    
    SLICE_X77Y6          FDRE (Setup_fdre_C_D)        0.029    17.670    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/result_V_2_reg_244_reg[18]
  -------------------------------------------------------------------
                         required time                         17.670    
                         arrival time                         -15.510    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/result_V_2_reg_244_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.540ns  (logic 5.910ns (47.128%)  route 6.630ns (52.872%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 17.740 - 14.999 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.665     2.959    base_i/mnist_edp_0/inst/linear_activation_U0/ap_clk
    SLICE_X32Y37         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.518     3.477 r  base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[7]/Q
                         net (fo=32, routed)          4.456     7.933    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/p_1_in[7]
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841    11.774 f  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[0]
                         net (fo=2, routed)           1.209    12.983    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/out[0]
    SLICE_X77Y1          LUT1 (Prop_lut1_I0_O)        0.124    13.107 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244[4]_i_3__12/O
                         net (fo=1, routed)           0.385    13.492    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244[4]_i_3__12_n_3
    SLICE_X76Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.072 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[4]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    14.072    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[4]_i_2__12_n_3
    SLICE_X76Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.186 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[8]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    14.186    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[8]_i_2__12_n_3
    SLICE_X76Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.300 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[12]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    14.300    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[12]_i_2__12_n_3
    SLICE_X76Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.613 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[16]_i_2__12/O[3]
                         net (fo=1, routed)           0.580    15.193    base_i/mnist_edp_0/inst/linear_activation_U0/L1_WEIGHTS_V_U/linear_activationcud_rom_U/agg_result_V_assign_s_fu_143_p2_6[15]
    SLICE_X77Y4          LUT6 (Prop_lut6_I3_O)        0.306    15.499 r  base_i/mnist_edp_0/inst/linear_activation_U0/L1_WEIGHTS_V_U/linear_activationcud_rom_U/result_V_2_reg_244[16]_i_1__23/O
                         net (fo=1, routed)           0.000    15.499    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/D[15]
    SLICE_X77Y4          FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/result_V_2_reg_244_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.561    17.739    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/ap_clk
    SLICE_X77Y4          FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/result_V_2_reg_244_reg[16]/C
                         clock pessimism              0.129    17.868    
                         clock uncertainty           -0.228    17.641    
    SLICE_X77Y4          FDRE (Setup_fdre_C_D)        0.031    17.672    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/result_V_2_reg_244_reg[16]
  -------------------------------------------------------------------
                         required time                         17.672    
                         arrival time                         -15.499    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 base_i/mnist_edp_0/inst/linear_activation_U0/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/result_V_2_reg_244_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.424ns  (logic 5.811ns (46.773%)  route 6.613ns (53.227%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 17.753 - 14.999 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.781     3.075    base_i/mnist_edp_0/inst/linear_activation_U0/ap_clk
    SLICE_X91Y56         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y56         FDRE (Prop_fdre_C_Q)         0.456     3.531 f  base_i/mnist_edp_0/inst/linear_activation_U0/ap_CS_fsm_reg[4]/Q
                         net (fo=141, routed)         3.894     7.425    base_i/mnist_edp_0/inst/linear_activation_U0/L1_WEIGHTS_V_U/linear_activationcud_rom_U/Q[2]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124     7.549 r  base_i/mnist_edp_0/inst/linear_activation_U0/L1_WEIGHTS_V_U/linear_activationcud_rom_U/b_inferred_i_9__30/O
                         net (fo=1, routed)           1.145     8.694    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/p_0_in_0[1]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[1]_P[0])
                                                      3.656    12.350 f  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[0]
                         net (fo=2, routed)           0.616    12.966    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/D[0]
    SLICE_X21Y34         LUT1 (Prop_lut1_I0_O)        0.124    13.090 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244[4]_i_3__15/O
                         net (fo=1, routed)           0.332    13.422    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244[4]_i_3__15_n_3
    SLICE_X20Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.017 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[4]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    14.017    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[4]_i_2__15_n_3
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.134 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[8]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    14.134    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[8]_i_2__15_n_3
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.251 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[12]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    14.251    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[12]_i_2__15_n_3
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.566 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[16]_i_2__15/O[3]
                         net (fo=1, routed)           0.626    15.192    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/agg_result_V_assign_s_fu_143_p2[16]
    SLICE_X21Y37         LUT3 (Prop_lut3_I0_O)        0.307    15.499 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244[16]_i_1/O
                         net (fo=1, routed)           0.000    15.499    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/result_V_2_fu_149_p3[16]
    SLICE_X21Y37         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/result_V_2_reg_244_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.575    17.753    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/ap_clk
    SLICE_X21Y37         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/result_V_2_reg_244_reg[16]/C
                         clock pessimism              0.115    17.868    
                         clock uncertainty           -0.228    17.641    
    SLICE_X21Y37         FDRE (Setup_fdre_C_D)        0.032    17.673    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/result_V_2_reg_244_reg[16]
  -------------------------------------------------------------------
                         required time                         17.673    
                         arrival time                         -15.499    
  -------------------------------------------------------------------
                         slack                                  2.174    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 base_i/mnist_edp_0/inst/linear_activation_U0/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/result_V_2_reg_244_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.385ns  (logic 5.820ns (46.993%)  route 6.565ns (53.007%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 17.754 - 14.999 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.781     3.075    base_i/mnist_edp_0/inst/linear_activation_U0/ap_clk
    SLICE_X91Y56         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y56         FDRE (Prop_fdre_C_Q)         0.456     3.531 f  base_i/mnist_edp_0/inst/linear_activation_U0/ap_CS_fsm_reg[4]/Q
                         net (fo=141, routed)         3.894     7.425    base_i/mnist_edp_0/inst/linear_activation_U0/L1_WEIGHTS_V_U/linear_activationcud_rom_U/Q[2]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124     7.549 r  base_i/mnist_edp_0/inst/linear_activation_U0/L1_WEIGHTS_V_U/linear_activationcud_rom_U/b_inferred_i_9__30/O
                         net (fo=1, routed)           1.145     8.694    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/p_0_in_0[1]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[1]_P[0])
                                                      3.656    12.350 f  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[0]
                         net (fo=2, routed)           0.616    12.966    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/D[0]
    SLICE_X21Y34         LUT1 (Prop_lut1_I0_O)        0.124    13.090 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244[4]_i_3__15/O
                         net (fo=1, routed)           0.332    13.422    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244[4]_i_3__15_n_3
    SLICE_X20Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.017 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[4]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    14.017    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[4]_i_2__15_n_3
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.134 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[8]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    14.134    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[8]_i_2__15_n_3
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.251 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[12]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    14.251    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[12]_i_2__15_n_3
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.368 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[16]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    14.368    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[16]_i_2__15_n_3
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.587 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[20]_i_2__15/O[0]
                         net (fo=1, routed)           0.578    15.165    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/agg_result_V_assign_s_fu_143_p2[17]
    SLICE_X21Y38         LUT3 (Prop_lut3_I0_O)        0.295    15.460 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244[17]_i_1/O
                         net (fo=1, routed)           0.000    15.460    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/result_V_2_fu_149_p3[17]
    SLICE_X21Y38         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/result_V_2_reg_244_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.576    17.754    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/ap_clk
    SLICE_X21Y38         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/result_V_2_reg_244_reg[17]/C
                         clock pessimism              0.115    17.869    
                         clock uncertainty           -0.228    17.642    
    SLICE_X21Y38         FDRE (Setup_fdre_C_D)        0.031    17.673    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1561/result_V_2_reg_244_reg[17]
  -------------------------------------------------------------------
                         required time                         17.673    
                         arrival time                         -15.460    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/result_V_2_reg_244_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.490ns  (logic 6.024ns (48.230%)  route 6.466ns (51.770%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 17.740 - 14.999 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.665     2.959    base_i/mnist_edp_0/inst/linear_activation_U0/ap_clk
    SLICE_X32Y37         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.518     3.477 r  base_i/mnist_edp_0/inst/linear_activation_U0/tmp_V_2_reg_3508_reg[7]/Q
                         net (fo=32, routed)          4.456     7.933    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/p_1_in[7]
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841    11.774 f  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/in00/P[0]
                         net (fo=2, routed)           1.209    12.983    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/out[0]
    SLICE_X77Y1          LUT1 (Prop_lut1_I0_O)        0.124    13.107 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244[4]_i_3__12/O
                         net (fo=1, routed)           0.385    13.492    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244[4]_i_3__12_n_3
    SLICE_X76Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.072 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[4]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    14.072    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[4]_i_2__12_n_3
    SLICE_X76Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.186 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[8]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    14.186    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[8]_i_2__12_n_3
    SLICE_X76Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.300 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[12]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    14.300    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[12]_i_2__12_n_3
    SLICE_X76Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.414 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[16]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    14.414    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[16]_i_2__12_n_3
    SLICE_X76Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.727 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/mnist_edp_mul_mulbkb_U9/mnist_edp_mul_mulbkb_DSP48_0_U/result_V_2_reg_244_reg[20]_i_2__12/O[3]
                         net (fo=1, routed)           0.416    15.143    base_i/mnist_edp_0/inst/linear_activation_U0/L1_WEIGHTS_V_U/linear_activationcud_rom_U/agg_result_V_assign_s_fu_143_p2_6[19]
    SLICE_X78Y5          LUT6 (Prop_lut6_I3_O)        0.306    15.449 r  base_i/mnist_edp_0/inst/linear_activation_U0/L1_WEIGHTS_V_U/linear_activationcud_rom_U/result_V_2_reg_244[20]_i_1__23/O
                         net (fo=1, routed)           0.000    15.449    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/D[19]
    SLICE_X78Y5          FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/result_V_2_reg_244_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.561    17.739    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/ap_clk
    SLICE_X78Y5          FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/result_V_2_reg_244_reg[20]/C
                         clock pessimism              0.129    17.868    
                         clock uncertainty           -0.228    17.641    
    SLICE_X78Y5          FDRE (Setup_fdre_C_D)        0.029    17.670    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1729/result_V_2_reg_244_reg[20]
  -------------------------------------------------------------------
                         required time                         17.670    
                         arrival time                         -15.449    
  -------------------------------------------------------------------
                         slack                                  2.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 base_i/mnist_edp_0/inst/linear_activation_U0/acc_6_m_cr_V_1_reg_3889_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/CompleteRegister_m_c_1_reg_234_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.772%)  route 0.203ns (52.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.548     0.884    base_i/mnist_edp_0/inst/linear_activation_U0/ap_clk
    SLICE_X51Y28         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/acc_6_m_cr_V_1_reg_3889_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  base_i/mnist_edp_0/inst/linear_activation_U0/acc_6_m_cr_V_1_reg_3889_reg[55]/Q
                         net (fo=2, routed)           0.203     1.228    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/Q[55]
    SLICE_X48Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.273 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/CompleteRegister_m_c_1_reg_234[55]_i_1__20/O
                         net (fo=1, routed)           0.000     1.273    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/CompleteRegister_m_c_1_reg_234[55]_i_1__20_n_3
    SLICE_X48Y30         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/CompleteRegister_m_c_1_reg_234_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.819     1.185    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/ap_clk
    SLICE_X48Y30         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/CompleteRegister_m_c_1_reg_234_reg[55]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.091     1.241    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/CompleteRegister_m_c_1_reg_234_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 base_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.150%)  route 0.207ns (55.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.548     0.884    base_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y86         FDRE                                         r  base_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  base_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[53]/Q
                         net (fo=1, routed)           0.207     1.255    base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[46]
    SLICE_X49Y85         FDRE                                         r  base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.819     1.185    base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X49Y85         FDRE                                         r  base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.070     1.220    base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 base_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.552%)  route 0.213ns (56.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.548     0.884    base_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y86         FDRE                                         r  base_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  base_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[51]/Q
                         net (fo=1, routed)           0.213     1.260    base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[44]
    SLICE_X48Y84         FDRE                                         r  base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.818     1.184    base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X48Y84         FDRE                                         r  base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X48Y84         FDRE (Hold_fdre_C_D)         0.075     1.224    base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_7_m_cr_V_reg_205_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_9_m_cr_V_7_reg_334_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.848%)  route 0.229ns (55.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.550     0.886    base_i/mnist_edp_0/inst/linear_activation_1_U0/ap_clk
    SLICE_X49Y66         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_7_m_cr_V_reg_205_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_7_m_cr_V_reg_205_reg[68]/Q
                         net (fo=2, routed)           0.229     1.255    base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_7_m_cr_V_reg_205[68]
    SLICE_X50Y69         LUT6 (Prop_lut6_I3_O)        0.045     1.300 r  base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_9_m_cr_V_7_reg_334[68]_i_1/O
                         net (fo=1, routed)           0.000     1.300    base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_9_m_cr_V_7_reg_334[68]_i_1_n_3
    SLICE_X50Y69         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_9_m_cr_V_7_reg_334_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.810     1.176    base_i/mnist_edp_0/inst/linear_activation_1_U0/ap_clk
    SLICE_X50Y69         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_9_m_cr_V_7_reg_334_reg[68]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.121     1.262    base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_9_m_cr_V_7_reg_334_reg[68]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/CompleteRegister_m_c_1_reg_234_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/mnist_edp_0/inst/linear_activation_U0/acc_38_m_cr_V_reg_1065_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.270ns (62.565%)  route 0.162ns (37.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.549     0.885    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/ap_clk
    SLICE_X49Y23         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/CompleteRegister_m_c_1_reg_234_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/CompleteRegister_m_c_1_reg_234_reg[44]/Q
                         net (fo=2, routed)           0.162     1.187    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/CompleteRegister_m_c_1_reg_234[44]
    SLICE_X50Y23         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.316 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/acc_6_m_cr_V_1_reg_3889_reg[47]_i_1/O[1]
                         net (fo=2, routed)           0.000     1.316    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609_ap_return[45]
    SLICE_X50Y23         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/acc_38_m_cr_V_reg_1065_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.810     1.176    base_i/mnist_edp_0/inst/linear_activation_U0/ap_clk
    SLICE_X50Y23         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/acc_38_m_cr_V_reg_1065_reg[45]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y23         FDRE (Hold_fdre_C_D)         0.130     1.271    base_i/mnist_edp_0/inst/linear_activation_U0/acc_38_m_cr_V_reg_1065_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/CompleteRegister_m_c_1_reg_234_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/mnist_edp_0/inst/linear_activation_U0/acc_38_m_cr_V_reg_1065_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.270ns (62.565%)  route 0.162ns (37.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.556     0.891    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/ap_clk
    SLICE_X49Y16         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/CompleteRegister_m_c_1_reg_234_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/CompleteRegister_m_c_1_reg_234_reg[24]/Q
                         net (fo=2, routed)           0.162     1.194    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/CompleteRegister_m_c_1_reg_234[24]
    SLICE_X50Y18         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.323 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/acc_6_m_cr_V_1_reg_3889_reg[27]_i_1/O[1]
                         net (fo=2, routed)           0.000     1.323    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609_ap_return[25]
    SLICE_X50Y18         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/acc_38_m_cr_V_reg_1065_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.816     1.182    base_i/mnist_edp_0/inst/linear_activation_U0/ap_clk
    SLICE_X50Y18         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/acc_38_m_cr_V_reg_1065_reg[25]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y18         FDRE (Hold_fdre_C_D)         0.130     1.277    base_i/mnist_edp_0/inst/linear_activation_U0/acc_38_m_cr_V_reg_1065_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_6_m_cr_V_reg_217_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_9_m_cr_V_9_reg_345_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.440%)  route 0.190ns (47.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.555     0.891    base_i/mnist_edp_0/inst/linear_activation_1_U0/ap_clk
    SLICE_X42Y58         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_6_m_cr_V_reg_217_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_6_m_cr_V_reg_217_reg[45]/Q
                         net (fo=2, routed)           0.190     1.244    base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_6_m_cr_V_reg_217[45]
    SLICE_X51Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.289 r  base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_9_m_cr_V_9_reg_345[45]_i_1/O
                         net (fo=1, routed)           0.000     1.289    base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_9_m_cr_V_9_reg_345[45]_i_1_n_3
    SLICE_X51Y58         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_9_m_cr_V_9_reg_345_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.819     1.185    base_i/mnist_edp_0/inst/linear_activation_1_U0/ap_clk
    SLICE_X51Y58         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_9_m_cr_V_9_reg_345_reg[45]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y58         FDRE (Hold_fdre_C_D)         0.092     1.242    base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_9_m_cr_V_9_reg_345_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_1_m_cr_V_reg_277_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_9_m_cr_V_13_reg_400_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.227ns (55.020%)  route 0.186ns (44.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.557     0.893    base_i/mnist_edp_0/inst/linear_activation_1_U0/ap_clk
    SLICE_X43Y50         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_1_m_cr_V_reg_277_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_1_m_cr_V_reg_277_reg[27]/Q
                         net (fo=2, routed)           0.186     1.206    base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_1_m_cr_V_reg_277[27]
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.099     1.305 r  base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_9_m_cr_V_13_reg_400[27]_i_1/O
                         net (fo=1, routed)           0.000     1.305    base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_9_m_cr_V_13_reg_400[27]_i_1_n_3
    SLICE_X43Y49         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_9_m_cr_V_13_reg_400_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.830     1.196    base_i/mnist_edp_0/inst/linear_activation_1_U0/ap_clk
    SLICE_X43Y49         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_9_m_cr_V_13_reg_400_reg[27]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.091     1.257    base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_9_m_cr_V_13_reg_400_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/CompleteRegister_m_c_1_reg_234_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/mnist_edp_0/inst/linear_activation_U0/acc_38_m_cr_V_reg_1065_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.270ns (62.072%)  route 0.165ns (37.928%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.549     0.885    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/ap_clk
    SLICE_X48Y26         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/CompleteRegister_m_c_1_reg_234_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/CompleteRegister_m_c_1_reg_234_reg[54]/Q
                         net (fo=2, routed)           0.165     1.190    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/CompleteRegister_m_c_1_reg_234[54]
    SLICE_X50Y25         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.319 r  base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609/acc_6_m_cr_V_1_reg_3889_reg[55]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.319    base_i/mnist_edp_0/inst/linear_activation_U0/grp_multiply_accumulate_fu_1609_ap_return[55]
    SLICE_X50Y25         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/acc_38_m_cr_V_reg_1065_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.809     1.175    base_i/mnist_edp_0/inst/linear_activation_U0/ap_clk
    SLICE_X50Y25         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_U0/acc_38_m_cr_V_reg_1065_reg[55]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y25         FDRE (Hold_fdre_C_D)         0.130     1.270    base_i/mnist_edp_0/inst/linear_activation_U0/acc_38_m_cr_V_reg_1065_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_472/CompleteRegister_m_c_1_reg_234_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_4_m_cr_V_1_reg_1023_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.287ns (68.968%)  route 0.129ns (31.032%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.584     0.920    base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_472/ap_clk
    SLICE_X57Y49         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_472/CompleteRegister_m_c_1_reg_234_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_472/CompleteRegister_m_c_1_reg_234_reg[21]/Q
                         net (fo=2, routed)           0.129     1.190    base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_472/CompleteRegister_m_c_1_reg_234[21]
    SLICE_X56Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.336 r  base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_472/acc_4_m_cr_V_1_reg_1023_reg[23]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.336    base_i/mnist_edp_0/inst/linear_activation_1_U0/grp_multiply_accumulate_fu_472_ap_return[22]
    SLICE_X56Y50         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_4_m_cr_V_1_reg_1023_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.848     1.214    base_i/mnist_edp_0/inst/linear_activation_1_U0/ap_clk
    SLICE_X56Y50         FDRE                                         r  base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_4_m_cr_V_1_reg_1023_reg[22]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.102     1.286    base_i/mnist_edp_0/inst/linear_activation_1_U0/acc_4_m_cr_V_1_reg_1023_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 7.499 }
Period(ns):         14.999
Sources:            { base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.999      12.423     RAMB36_X2Y16   base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.999      12.423     RAMB36_X2Y16   base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.999      12.423     RAMB18_X1Y16   base_i/mnist_edp_0/inst/linear_activation_U0/L1_BIAS_V_U/linear_activationdEe_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.999      12.423     RAMB36_X2Y15   base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.999      12.423     RAMB36_X2Y15   base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.999      12.423     RAMB18_X2Y28   base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         14.999      12.423     RAMB18_X2Y28   base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.999      12.423     RAMB36_X0Y8    base_i/mnist_edp_0/inst/linear_activation_U0/L1_WEIGHTS_V_U/linear_activationcud_rom_U/q0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.999      12.423     RAMB36_X0Y6    base_i/mnist_edp_0/inst/linear_activation_U0/L1_WEIGHTS_V_U/linear_activationcud_rom_U/q0_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.999      12.423     RAMB36_X5Y0    base_i/mnist_edp_0/inst/linear_activation_U0/L1_WEIGHTS_V_U/linear_activationcud_rom_U/q0_reg_10/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X98Y69   base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X98Y69   base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X98Y69   base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X98Y69   base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X98Y69   base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X98Y69   base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.499       6.249      SLICE_X98Y69   base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.499       6.249      SLICE_X98Y69   base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X100Y67  base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X100Y67  base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X62Y72   base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X62Y72   base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X62Y72   base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X62Y72   base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X62Y72   base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X62Y72   base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.499       6.249      SLICE_X62Y72   base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.499       6.249      SLICE_X62Y72   base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X86Y66   base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X86Y66   base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.861ns  (required time - arrival time)
  Source:                 base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.642ns (18.958%)  route 2.744ns (81.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 17.718 - 14.999 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.773     3.067    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X90Y66         FDRE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y66         FDRE (Prop_fdre_C_Q)         0.518     3.585 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.049     4.634    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X92Y67         LUT3 (Prop_lut3_I0_O)        0.124     4.758 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.696     6.453    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AS[0]
    SLICE_X85Y65         FDCE                                         f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.540    17.718    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X85Y65         FDCE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.229    17.947    
                         clock uncertainty           -0.228    17.719    
    SLICE_X85Y65         FDCE (Recov_fdce_C_CLR)     -0.405    17.314    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         17.314    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                 10.861    

Slack (MET) :             11.143ns  (required time - arrival time)
  Source:                 base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.642ns (20.691%)  route 2.461ns (79.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 17.717 - 14.999 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.773     3.067    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X90Y66         FDRE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y66         FDRE (Prop_fdre_C_Q)         0.518     3.585 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.049     4.634    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X92Y67         LUT3 (Prop_lut3_I0_O)        0.124     4.758 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.412     6.170    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X87Y66         FDCE                                         f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.539    17.717    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X87Y66         FDCE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.229    17.946    
                         clock uncertainty           -0.228    17.718    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    17.313    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         17.313    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 11.143    

Slack (MET) :             11.143ns  (required time - arrival time)
  Source:                 base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.642ns (20.691%)  route 2.461ns (79.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 17.717 - 14.999 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.773     3.067    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X90Y66         FDRE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y66         FDRE (Prop_fdre_C_Q)         0.518     3.585 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.049     4.634    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X92Y67         LUT3 (Prop_lut3_I0_O)        0.124     4.758 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.412     6.170    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X87Y66         FDCE                                         f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.539    17.717    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X87Y66         FDCE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.229    17.946    
                         clock uncertainty           -0.228    17.718    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    17.313    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         17.313    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 11.143    

Slack (MET) :             11.143ns  (required time - arrival time)
  Source:                 base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.642ns (20.691%)  route 2.461ns (79.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 17.717 - 14.999 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.773     3.067    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X90Y66         FDRE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y66         FDRE (Prop_fdre_C_Q)         0.518     3.585 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.049     4.634    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X92Y67         LUT3 (Prop_lut3_I0_O)        0.124     4.758 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.412     6.170    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X87Y66         FDCE                                         f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.539    17.717    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X87Y66         FDCE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.229    17.946    
                         clock uncertainty           -0.228    17.718    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    17.313    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         17.313    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 11.143    

Slack (MET) :             11.143ns  (required time - arrival time)
  Source:                 base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.642ns (20.691%)  route 2.461ns (79.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 17.717 - 14.999 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.773     3.067    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X90Y66         FDRE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y66         FDRE (Prop_fdre_C_Q)         0.518     3.585 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.049     4.634    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X92Y67         LUT3 (Prop_lut3_I0_O)        0.124     4.758 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.412     6.170    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X87Y66         FDCE                                         f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.539    17.717    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X87Y66         FDCE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.229    17.946    
                         clock uncertainty           -0.228    17.718    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    17.313    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         17.313    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 11.143    

Slack (MET) :             11.143ns  (required time - arrival time)
  Source:                 base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.642ns (20.691%)  route 2.461ns (79.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 17.717 - 14.999 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.773     3.067    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X90Y66         FDRE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y66         FDRE (Prop_fdre_C_Q)         0.518     3.585 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.049     4.634    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X92Y67         LUT3 (Prop_lut3_I0_O)        0.124     4.758 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.412     6.170    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X87Y66         FDCE                                         f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.539    17.717    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X87Y66         FDCE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.229    17.946    
                         clock uncertainty           -0.228    17.718    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    17.313    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.313    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 11.143    

Slack (MET) :             11.143ns  (required time - arrival time)
  Source:                 base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.642ns (20.691%)  route 2.461ns (79.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 17.717 - 14.999 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.773     3.067    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X90Y66         FDRE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y66         FDRE (Prop_fdre_C_Q)         0.518     3.585 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.049     4.634    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X92Y67         LUT3 (Prop_lut3_I0_O)        0.124     4.758 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.412     6.170    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X87Y66         FDCE                                         f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.539    17.717    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X87Y66         FDCE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.229    17.946    
                         clock uncertainty           -0.228    17.718    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    17.313    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.313    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 11.143    

Slack (MET) :             11.283ns  (required time - arrival time)
  Source:                 base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.642ns (21.656%)  route 2.322ns (78.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 17.718 - 14.999 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.773     3.067    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X90Y66         FDRE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y66         FDRE (Prop_fdre_C_Q)         0.518     3.585 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.049     4.634    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X92Y67         LUT3 (Prop_lut3_I0_O)        0.124     4.758 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.274     6.031    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X87Y65         FDCE                                         f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.540    17.718    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X87Y65         FDCE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.229    17.947    
                         clock uncertainty           -0.228    17.719    
    SLICE_X87Y65         FDCE (Recov_fdce_C_CLR)     -0.405    17.314    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         17.314    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                 11.283    

Slack (MET) :             11.283ns  (required time - arrival time)
  Source:                 base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.642ns (21.656%)  route 2.322ns (78.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 17.718 - 14.999 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.773     3.067    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X90Y66         FDRE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y66         FDRE (Prop_fdre_C_Q)         0.518     3.585 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.049     4.634    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X92Y67         LUT3 (Prop_lut3_I0_O)        0.124     4.758 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.274     6.031    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X87Y65         FDCE                                         f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.540    17.718    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X87Y65         FDCE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.229    17.947    
                         clock uncertainty           -0.228    17.719    
    SLICE_X87Y65         FDCE (Recov_fdce_C_CLR)     -0.405    17.314    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         17.314    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                 11.283    

Slack (MET) :             11.283ns  (required time - arrival time)
  Source:                 base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.642ns (21.656%)  route 2.322ns (78.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 17.718 - 14.999 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.773     3.067    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X90Y66         FDRE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y66         FDRE (Prop_fdre_C_Q)         0.518     3.585 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.049     4.634    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X92Y67         LUT3 (Prop_lut3_I0_O)        0.124     4.758 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.274     6.031    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X87Y65         FDCE                                         f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       1.540    17.718    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X87Y65         FDCE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.229    17.947    
                         clock uncertainty           -0.228    17.719    
    SLICE_X87Y65         FDCE (Recov_fdce_C_CLR)     -0.405    17.314    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         17.314    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                 11.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.386%)  route 0.243ns (56.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.566     0.902    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y74         FDRE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.106    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X62Y74         LUT3 (Prop_lut3_I0_O)        0.045     1.151 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.180     1.330    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X62Y74         FDCE                                         f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.832     1.198    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X62Y74         FDCE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.283     0.915    
    SLICE_X62Y74         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.386%)  route 0.243ns (56.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.566     0.902    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y74         FDRE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.106    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X62Y74         LUT3 (Prop_lut3_I0_O)        0.045     1.151 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.180     1.330    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X62Y74         FDPE                                         f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.832     1.198    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X62Y74         FDPE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.283     0.915    
    SLICE_X62Y74         FDPE (Remov_fdpe_C_PRE)     -0.071     0.844    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.386%)  route 0.243ns (56.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.566     0.902    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y74         FDRE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.106    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X62Y74         LUT3 (Prop_lut3_I0_O)        0.045     1.151 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.180     1.330    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X62Y74         FDPE                                         f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.832     1.198    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X62Y74         FDPE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.283     0.915    
    SLICE_X62Y74         FDPE (Remov_fdpe_C_PRE)     -0.071     0.844    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.386%)  route 0.243ns (56.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.566     0.902    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y74         FDRE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.106    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X62Y74         LUT3 (Prop_lut3_I0_O)        0.045     1.151 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.180     1.330    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/AR[0]
    SLICE_X62Y74         FDPE                                         f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.832     1.198    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X62Y74         FDPE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.283     0.915    
    SLICE_X62Y74         FDPE (Remov_fdpe_C_PRE)     -0.071     0.844    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.386%)  route 0.243ns (56.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.566     0.902    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y74         FDRE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.106    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X62Y74         LUT3 (Prop_lut3_I0_O)        0.045     1.151 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.180     1.330    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/AR[0]
    SLICE_X62Y74         FDPE                                         f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.832     1.198    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X62Y74         FDPE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.283     0.915    
    SLICE_X62Y74         FDPE (Remov_fdpe_C_PRE)     -0.071     0.844    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.934%)  route 0.304ns (62.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.566     0.902    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y74         FDRE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.106    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X62Y74         LUT3 (Prop_lut3_I0_O)        0.045     1.151 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.241     1.392    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X62Y73         FDCE                                         f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.833     1.199    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y73         FDCE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.283     0.916    
    SLICE_X62Y73         FDCE (Remov_fdce_C_CLR)     -0.067     0.849    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.934%)  route 0.304ns (62.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.566     0.902    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y74         FDRE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.106    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X62Y74         LUT3 (Prop_lut3_I0_O)        0.045     1.151 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.241     1.392    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X62Y73         FDCE                                         f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.833     1.199    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y73         FDCE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.283     0.916    
    SLICE_X62Y73         FDCE (Remov_fdce_C_CLR)     -0.067     0.849    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.934%)  route 0.304ns (62.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.566     0.902    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y74         FDRE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.106    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X62Y74         LUT3 (Prop_lut3_I0_O)        0.045     1.151 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.241     1.392    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X62Y73         FDCE                                         f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.833     1.199    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y73         FDCE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.283     0.916    
    SLICE_X62Y73         FDCE (Remov_fdce_C_CLR)     -0.067     0.849    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.934%)  route 0.304ns (62.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.566     0.902    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y74         FDRE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.106    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X62Y74         LUT3 (Prop_lut3_I0_O)        0.045     1.151 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.241     1.392    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X62Y73         FDCE                                         f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.833     1.199    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y73         FDCE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.283     0.916    
    SLICE_X62Y73         FDCE (Remov_fdce_C_CLR)     -0.067     0.849    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.934%)  route 0.304ns (62.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.566     0.902    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y74         FDRE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.106    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X62Y74         LUT3 (Prop_lut3_I0_O)        0.045     1.151 f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.241     1.392    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X62Y73         FDCE                                         f  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23684, routed)       0.833     1.199    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y73         FDCE                                         r  base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.283     0.916    
    SLICE_X62Y73         FDCE (Remov_fdce_C_CLR)     -0.067     0.849    base_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.543    





