
---------- Begin Simulation Statistics ----------
final_tick                               2517986684959                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142399                       # Simulator instruction rate (inst/s)
host_mem_usage                              134422708                       # Number of bytes of host memory used
host_op_rate                                   165856                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 99918.23                       # Real time elapsed on the host
host_tick_rate                               15613070                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 14228213285                       # Number of instructions simulated
sim_ops                                   16571998661                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.560030                       # Number of seconds simulated
sim_ticks                                1560030275350                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  495                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  627                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          139                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           214                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    35.880806                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      333109675                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    928378464                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect      3038484                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    810484804                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     33468246                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     33468982                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses          736                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      987996263                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       49974189                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted           54                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads       1484264058                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes      1340839479                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts      3038352                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         955552647                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    374387381                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     72998213                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts    121761855                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   5122488303                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    5975669615                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   3724582696                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.604386                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.598879                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   2030874202     54.53%     54.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    683999645     18.36%     72.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    241210529      6.48%     79.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3    116557835      3.13%     82.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     94472145      2.54%     85.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     68654296      1.84%     86.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     57670342      1.55%     88.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     56756321      1.52%     89.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    374387381     10.05%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   3724582696                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     48934436                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       5476499453                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads           1252866814                       # Number of loads committed
system.switch_cpus0.commit.membars           89218274                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   3490625251     58.41%     58.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult    138974902      2.33%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead   1252866814     20.97%     81.71% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite   1093202648     18.29%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   5975669615                       # Class of committed instruction
system.switch_cpus0.commit.refs            2346069462                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        272228241                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         5122488303                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           5975669615                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.730325                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.730325                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   2693180079                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred          138                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    327430341                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    6131904724                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       206074441                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        577371323                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles       3141619                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts          450                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    261312171                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          987996263                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        628918881                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           3106723125                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes       564649                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            5304620998                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles          107                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        6283502                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.264094                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    631214605                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    416552110                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.417938                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   3741079634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.658074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.870827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      2568242463     68.65%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       118955348      3.18%     71.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2       126310534      3.38%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       139017492      3.72%     78.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4       138959866      3.71%     82.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        69356674      1.85%     84.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        51152624      1.37%     85.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        27857477      0.74%     86.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       501227156     13.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   3741079634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                    163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      3558793                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       963076761                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.654710                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          2514541833                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores        1109699536                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       14489601                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts   1280937953                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     73505630                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        41753                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts   1124903239                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   6097134687                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts   1404842297                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      4824034                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   6190402448                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       3899289                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    105812230                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       3141619                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    109590158                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads    103829624                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        14543                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation       184099                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads    134131510                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads     28071106                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores     31700560                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents       184099                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1727030                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1831763                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       5453471413                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           6050937608                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.597334                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       3257542918                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.617431                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            6053040739                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      7385623830                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     4228650684                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.369254                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.369254                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   3539627860     57.13%     57.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult    139022360      2.24%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            2      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            1      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     59.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead   1405553840     22.69%     82.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite   1111022420     17.93%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    6195226483                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt          137737899                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022233                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       16648965     12.09%     12.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult        229723      0.17%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      56669556     41.14%     53.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     64189655     46.60%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    5921998632                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads  15464279391                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   5774368786                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   5911885005                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        6023629056                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       6195226483                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     73505631                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    121464949                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        88809                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       507418                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     95074491                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   3741079634                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.656000                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.132239                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1723335302     46.07%     46.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    654475815     17.49%     63.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    336261487      8.99%     72.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    257304189      6.88%     79.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    233103931      6.23%     85.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5    256373956      6.85%     92.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6    137890828      3.69%     96.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     83988353      2.25%     98.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     58345773      1.56%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   3741079634                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.656000                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     410965750                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads    805079916                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    276568822                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    306891202                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads    100937865                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores    121744564                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads   1280937953                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores   1124903239                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     8212849190                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     291990872                       # number of misc regfile writes
system.switch_cpus0.numCycles              3741079797                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      299414958                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   5733069466                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents      42457506                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       301670913                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents     242662978                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents        79107                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   9636555550                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    6110319853                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   5857273350                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        736461488                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents     139721602                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles       3141619                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    584397550                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps       124203776                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   7316272212                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles   1815993105                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     90499026                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts       1314900138                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     73506129                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups    192131072                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          9447620350                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes        12211382190                       # The number of ROB writes
system.switch_cpus0.timesIdled                      5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads       184118739                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes       92458734                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    29.671808                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      333451154                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups   1123797910                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      1294396                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    987623737                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     42082172                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     42090857                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses         8685                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups     1175888851                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       52042157                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads       1670475321                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes      1485568749                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      1293672                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches        1165615511                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    349151604                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     92465454                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts     25812143                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   5133163646                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    6006015108                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   3737157533                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.607108                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.580881                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   2040944873     54.61%     54.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    681322668     18.23%     72.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    207628858      5.56%     78.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3    128176055      3.43%     81.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4    132775610      3.55%     85.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     41360699      1.11%     86.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     96792370      2.59%     89.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     59004796      1.58%     90.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    349151604      9.34%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   3737157533                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     51710877                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       5448889798                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads           1294952655                       # Number of loads committed
system.switch_cpus1.commit.membars          102737655                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   3651076655     60.79%     60.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     20550672      0.34%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead   1294952655     21.56%     82.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite   1039435126     17.31%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   6006015108                       # Class of committed instruction
system.switch_cpus1.commit.refs            2334387781                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts        127157967                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         5133163646                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           6006015108                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.728806                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.728806                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   2672179822                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred          728                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    332956672                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    6048781414                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       226021641                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        623871981                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       1323573                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts          460                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles    217682537                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches         1175888851                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        648962917                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           3089903560                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes       108683                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            5180151238                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles           55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        2648594                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.314318                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    649851592                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    427575483                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.384667                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   3741079562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.619971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.842739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      2579095739     68.94%     68.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       162522931      4.34%     73.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        95802202      2.56%     75.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       115513714      3.09%     78.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4       145164435      3.88%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        49052346      1.31%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        83943195      2.24%     86.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        49684966      1.33%     87.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       460300034     12.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   3741079562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    235                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1293980                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches      1167282976                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.628108                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          2410790799                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores        1040886738                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        2598456                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts   1300587673                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     92787767                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts       436877                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts   1044201642                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   6031827324                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts   1369904061                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1404595                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   6090880184                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents        11298                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1323573                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles        12165                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     42063197                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        39889                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     72253414                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads      5634995                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores      4766491                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        39889                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         5281                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1288699                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       5519575111                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           6016952632                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.572286                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       3158776881                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.608347                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            6017633779                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      6973238947                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     4130615026                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.372107                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.372107                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   3659965826     60.08%     60.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     20550672      0.34%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            2      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            1      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead   1370229751     22.49%     82.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite   1041538528     17.10%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    6092284780                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt          105010170                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.017237                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        3577630      3.41%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%      3.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      30974472     29.50%     32.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     70458068     67.10%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    6008170017                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads  15652740327                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   5889792768                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   5930467154                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        5939039556                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       6092284780                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     92787768                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     25812134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         8557                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       322314                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     20723525                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   3741079562                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.628483                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.217701                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1891666547     50.56%     50.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    524235788     14.01%     64.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    315759951      8.44%     73.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    227067004      6.07%     79.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    249532982      6.67%     85.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5    191064718      5.11%     90.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6    165293829      4.42%     95.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7    101560358      2.71%     98.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     74898385      2.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   3741079562                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.628483                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     189124933                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads    377927521                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses    127159864                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes    127211983                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     35165195                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     62387129                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads   1300587673                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores   1044201642                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     7194379343                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     369859308                       # number of misc regfile writes
system.switch_cpus1.numCycles              3741079797                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles        2610828                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   5833239124                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents      12679787                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       318621154                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents     175321980                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.RenameLookups   9007203575                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    6039932761                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   5862990025                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        758901892                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents         22482                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       1323573                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    352342486                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps        29750820                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   6929562234                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles   2307279622                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts    113660117                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts       1186816729                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     92787770                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups     84806407                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          9419825029                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes        12067577701                       # The number of ROB writes
system.switch_cpus1.timesIdled                      6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads        84773033                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes       42386832                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25267380                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50534760                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 75                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          108                       # Transaction distribution
system.membus.trans_dist::CleanEvict               31                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            75                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port          161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port          128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port        13440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port         9984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        23424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   23424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                75                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      75    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  75                       # Request fanout histogram
system.membus.reqLayer0.occupancy              639931                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              523205                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             708276                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 2517986684959                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data          640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total              5760                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks         7680                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           7680                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                 45                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks           60                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                60                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         1969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data          410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         1149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data          164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total                 3692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         1969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         1149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            3118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks          4923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total                4923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks          4923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         1969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data          410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         1149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data          164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total                8615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples       120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        28.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.003566058360                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             400891                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                92                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                         45                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                        60                       # Number of write requests accepted
system.mem_ctrls0.readBursts                       90                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     120                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3               10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6               12                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               2                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     23.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                     2591858                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                    450000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat                4279358                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    28798.42                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               47548.42                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                      55                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                     47                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                61.11                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               39.17                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                   90                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 120                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                     27                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     30                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     9                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples           85                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   140.800000                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   133.677321                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    65.357041                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127            3      3.53%      3.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191           75     88.24%     91.76% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319            6      7.06%     98.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703            1      1.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total           85                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     16.800000                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    15.104663                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     7.429670                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::6                1     20.00%     20.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14               1     20.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18               1     20.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20               1     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26               1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total            5                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     19.400000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    19.029273                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     4.505552                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               2     40.00%     40.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               2     40.00%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27               1     20.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total            5                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                  5760                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                   6208                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                   5760                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                7680                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1466302473879                       # Total gap between requests
system.mem_ctrls0.avgGap                 13964785465.51                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data          640                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         1792                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data          256                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks         6208                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 1969.192552568111                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 410.248448451690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 1148.695655664732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 164.099379380676                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 3979.409949981391                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data           10                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           28                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks          120                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      2519668                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data       350000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      1214690                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data       195000                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks  47180041625                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     52493.08                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     35000.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     43381.79                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     48750.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 393167013.54                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy              235620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy              125235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy             257040                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy            177480                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    123147426480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     22505558520                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    580099544640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      725753325015                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.217462                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1507921016881                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  52092820000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT     16438469                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy              371280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy              197340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy             385560                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy            328860                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    123147426480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     22510106550                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    580095742080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      725754558150                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.218252                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 1507911013834                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  52092820000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT     26441516                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data          384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total              3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks         6144                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total           6144                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                 30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks           48                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                48                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst          820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data          246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         1313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data           82                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total                 2461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst          820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         1313                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            2133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks          3938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total                3938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks          3938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst          820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data          246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         1313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data           82                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total                6400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples        96.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.003564962164                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             400847                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                67                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                         30                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                        48                       # Number of write requests accepted
system.mem_ctrls1.readBursts                       60                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                      96                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                3                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               12                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              12                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               2                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     21.25                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                     1475112                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                    300000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat                2600112                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    24585.20                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               43335.20                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                      37                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                     36                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                61.67                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               37.50                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                   60                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                  96                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                     26                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     26                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples           58                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   144.551724                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   136.834903                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    55.665408                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-95            3      5.17%      5.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-159           47     81.03%     86.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-287            7     12.07%     98.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-415            1      1.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total           58                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     12.500000                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    11.026762                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     7.187953                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::6                1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8                1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14               1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22               1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total            4                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.750000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.660618                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     2.061553                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               2     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1     25.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total            4                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM                  3840                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                   4544                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                   3840                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                6144                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1466302546437                       # Total gap between requests
system.mem_ctrls1.avgGap                 18798750595.35                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         1280                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data          384                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data          128                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks         4544                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 820.496896903380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 246.149069071014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 1312.795035045408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 82.049689690338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 2912.763984006998                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           20                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data            6                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks           96                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      1007262                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data       210000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      1285350                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data        97500                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks  36487653081                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     50363.10                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     35000.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     40167.19                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     48750.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 380079719.59                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   46.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy              178500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy               94875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy             185640                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy            167040                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    123147426480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     22505369850                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    580099722240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      725753144625                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.217346                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1507921428933                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  52092820000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT     16026417                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy              235620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy              125235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy             242760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy            203580                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    123147426480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     22509549090                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    580096167840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      725753950605                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.217863                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1507912238325                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  52092820000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT     25217025                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   957956409609                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1560030275350                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1974661117                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    628918829                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2603579946                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1974661117                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    628918829                       # number of overall hits
system.cpu0.icache.overall_hits::total     2603579946                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          811                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           50                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           861                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          811                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           50                       # number of overall misses
system.cpu0.icache.overall_misses::total          861                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      4705845                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4705845                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      4705845                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4705845                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1974661928                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    628918879                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2603580807                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1974661928                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    628918879                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2603580807                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 94116.900000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5465.557491                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 94116.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5465.557491                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          328                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          221                       # number of writebacks
system.cpu0.icache.writebacks::total              221                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           34                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      3549504                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3549504                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      3549504                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3549504                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 104397.176471                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 104397.176471                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 104397.176471                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 104397.176471                       # average overall mshr miss latency
system.cpu0.icache.replacements                   221                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1974661117                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    628918829                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2603579946                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          811                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           50                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          861                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      4705845                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4705845                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1974661928                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    628918879                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2603580807                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 94116.900000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5465.557491                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      3549504                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3549504                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 104397.176471                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 104397.176471                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.704950                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2603580791                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              845                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         3081160.699408                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   603.228530                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    20.476421                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.966712                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.032815                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999527                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses     101539652318                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses    101539652318                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    808398516                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   2096547961                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      2904946477                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    808398516                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   2096547961                       # number of overall hits
system.cpu0.dcache.overall_hits::total     2904946477                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      8965605                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     35339123                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      44304728                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      8965605                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     35339123                       # number of overall misses
system.cpu0.dcache.overall_misses::total     44304728                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 321550225386                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 321550225386                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 321550225386                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 321550225386                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    817364121                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   2131887084                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   2949251205                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    817364121                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   2131887084                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   2949251205                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.010969                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.016576                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015022                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.010969                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.016576                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.015022                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  9098.987131                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7257.695508                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  9098.987131                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7257.695508                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22064183                       # number of writebacks
system.cpu0.dcache.writebacks::total         22064183                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     19665157                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19665157                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     19665157                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19665157                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     15673966                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15673966                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     15673966                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15673966                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 157775887314                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 157775887314                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 157775887314                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 157775887314                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.007352                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005315                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.007352                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005315                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 10066.111367                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10066.111367                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 10066.111367                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10066.111367                       # average overall mshr miss latency
system.cpu0.dcache.replacements              24642135                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    422976556                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data   1076344021                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     1499320577                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4989224                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     35338133                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     40327357                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 321538678239                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 321538678239                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    427965780                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data   1111682154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   1539647934                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.011658                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.031788                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.026193                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  9098.915278                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  7973.214764                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     19664662                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     19664662                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     15673471                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     15673471                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 157770929601                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 157770929601                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.014099                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010180                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10066.112963                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10066.112963                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    385421960                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data   1020203940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total    1405625900                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3976381                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data          990                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3977371                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     11547147                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11547147                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    389398341                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data   1020204930                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total   1409603271                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.010212                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000001                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002822                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 11663.784848                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total     2.903211                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          495                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          495                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data          495                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          495                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data      4957713                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4957713                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 10015.581818                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 10015.581818                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     23794971                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     73250192                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     97045163                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1830                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          990                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2820                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data     11973738                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11973738                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     23796801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     73251182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     97047983                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000077                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000029                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 12094.684848                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  4246.006383                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          990                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          990                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data     11148078                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     11148078                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000014                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 11260.684848                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11260.684848                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     23796801                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     72997718                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     96794519                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     23796801                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     72997718                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     96794519                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999460                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         3123428550                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         24642391                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           126.750223                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   130.850318                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   125.149142                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.511134                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.488864                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses     100603641015                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses    100603641015                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   957956409609                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1560030275350                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   2002099828                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    648962872                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2651062700                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   2002099828                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    648962872                       # number of overall hits
system.cpu1.icache.overall_hits::total     2651062700                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          798                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           44                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           842                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          798                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           44                       # number of overall misses
system.cpu1.icache.overall_misses::total          842                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      3553674                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3553674                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      3553674                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3553674                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   2002100626                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    648962916                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2651063542                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   2002100626                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    648962916                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2651063542                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 80765.318182                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  4220.515439                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 80765.318182                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  4220.515439                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          365                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           73                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          205                       # number of writebacks
system.cpu1.icache.writebacks::total              205                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           31                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           31                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      2858952                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2858952                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      2858952                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2858952                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 92224.258065                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 92224.258065                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 92224.258065                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 92224.258065                       # average overall mshr miss latency
system.cpu1.icache.replacements                   205                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   2002099828                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    648962872                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2651062700                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          798                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           44                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          842                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      3553674                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3553674                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   2002100626                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    648962916                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2651063542                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 80765.318182                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  4220.515439                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           31                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      2858952                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2858952                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 92224.258065                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 92224.258065                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.774522                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2651063529                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              829                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         3197905.342581                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   604.583519                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    19.191003                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.968884                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.030755                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999639                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses     103391478967                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses    103391478967                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    756092170                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data   2080110678                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      2836202848                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    756092170                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data   2080110678                       # number of overall hits
system.cpu1.dcache.overall_hits::total     2836202848                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6830761                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     40263028                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      47093789                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6830761                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     40263028                       # number of overall misses
system.cpu1.dcache.overall_misses::total     47093789                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 472341676284                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 472341676284                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 472341676284                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 472341676284                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    762922931                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   2120373706                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   2883296637                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    762922931                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   2120373706                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   2883296637                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.008953                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.018989                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.016333                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.008953                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.018989                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016333                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 11731.399742                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10029.808310                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 11731.399742                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10029.808310                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     13853663                       # number of writebacks
system.cpu1.dcache.writebacks::total         13853663                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     30671296                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     30671296                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     30671296                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     30671296                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      9591732                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      9591732                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      9591732                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      9591732                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  96165553863                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  96165553863                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  96165553863                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  96165553863                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.004524                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003327                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.004524                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003327                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 10025.879983                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10025.879983                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 10025.879983                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10025.879983                       # average overall mshr miss latency
system.cpu1.dcache.replacements              16423056                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    393183677                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data   1133152920                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     1526336597                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2772796                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     40250488                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     43023284                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 472191327768                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 472191327768                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    395956473                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data   1173403408                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1569359881                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.007003                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.034302                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.027415                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 11731.319326                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 10975.250698                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     30660637                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     30660637                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      9589851                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      9589851                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  96146689617                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  96146689617                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.008173                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006111                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 10025.879403                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10025.879403                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    362908493                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    946957758                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total    1309866251                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4057965                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        12540                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4070505                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    150348516                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    150348516                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    366966458                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    946970298                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total   1313936756                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.011058                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000013                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.003098                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 11989.514833                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total    36.936084                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data        10659                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        10659                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         1881                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1881                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data     18864246                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     18864246                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 10028.838915                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10028.838915                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     28387151                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     92464213                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total    120851364                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          192                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data         1252                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1444                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data     15934404                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     15934404                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     28387343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     92465465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total    120852808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 12727.159744                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11034.905817                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data          625                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          625                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          627                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          627                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      6805023                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6805023                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10853.306220                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10853.306220                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     28387343                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     92464827                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total    120852170                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     28387343                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     92464827                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total    120852170                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999453                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         3094329694                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         16423312                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           188.410821                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   130.231058                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   125.768395                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.508715                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.491283                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses     100016474992                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses    100016474992                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data     15674948                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      9592356                       # number of demand (read+write) hits
system.l2.demand_hits::total                 25267305                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data     15674948                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      9592356                       # number of overall hits
system.l2.overall_hits::total                25267305                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data            8                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::total                     75                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           34                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data            8                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           30                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data            3                       # number of overall misses
system.l2.overall_misses::total                    75                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      3506136                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data       686382                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      2810163                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data       300240                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          7302921                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      3506136                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data       686382                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      2810163                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data       300240                       # number of overall miss cycles
system.l2.overall_miss_latency::total         7302921                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data     15674956                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      9592359                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25267380                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data     15674956                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      9592359                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25267380                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.000001                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.000000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000003                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.000001                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.000000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000003                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 103121.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 85797.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 93672.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data       100080                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97372.280000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 103121.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 85797.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 93672.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data       100080                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97372.280000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 108                       # number of writebacks
system.l2.writebacks::total                       108                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                75                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               75                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      3216248                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data       618060                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      2553391                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data       274611                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      6662310                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      3216248                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data       618060                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      2553391                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data       274611                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      6662310                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.000001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.000000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000003                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.000001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.000000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000003                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 94595.529412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 77257.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 85113.033333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data        91537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88830.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 94595.529412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 77257.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 85113.033333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data        91537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88830.800000                       # average overall mshr miss latency
system.l2.replacements                            140                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     21381904                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         21381904                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     21381904                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     21381904                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           65                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               65                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           65                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           65                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data          495                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         1881                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2376                       # number of ReadExReq hits
system.l2.ReadExReq_accesses::.switch_cpus0.data          495                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         1881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2376                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_hits::.switch_cpus1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               64                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      3506136                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      2810163                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6316299                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           31                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             65                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.967742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 103121.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 93672.100000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98692.171875                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           64                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      3216248                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      2553391                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5769639                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.967742                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 94595.529412                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 85113.033333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90150.609375                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data     15674453                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      9590475                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25264928                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data            8                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              11                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data       686382                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data       300240                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       986622                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data     15674461                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      9590478                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25264939                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.000000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 85797.750000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data       100080                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89692.909091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data            8                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           11                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data       618060                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data       274611                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       892671                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.000000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 77257.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data        91537                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81151.909091                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    64924267                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32908                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1972.902243                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      66.025709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    31655.949968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data             972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    33.050227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data     7.999758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst    29.975485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data     2.998853                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.966063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.029663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.001009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 808556268                       # Number of tag accesses
system.l2.tags.data_accesses                808556268                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 2517986684959                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2517986684959                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25265004                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     21382012                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           65                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3885443                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2376                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2376                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            65                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25264939                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     47024868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     28777077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75802140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         8704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3770751744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         7936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   2200348288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5971116672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             140                       # Total snoops (count)
system.tol2bus.snoopTraffic                     13824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         25267520                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000345                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25267517    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           25267520                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        56738119212                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       20001930947                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             64635                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32682452572                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             70890                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
