* #1

NAND

!(RW || !RS || !CS)

!RW && RS && CS

* #2

NAND

!(RW || RS || !CS)

!RW && !RS && CS

Write address registers


* 3 inputs

|   |   |   | R |
|---+---+---+---|
| 0 | 0 | 0 |   |
| 0 | 0 | 1 |   |
| 0 | 1 | 0 |   |
| 0 | 1 | 1 |   |
| 1 | 0 | 0 |   |
| 1 | 0 | 1 |   |
| 1 | 1 | 0 |   |
| 1 | 1 | 1 |   |
