<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p270" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_270{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_270{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_270{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_270{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_270{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t6_270{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_270{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_270{left:69px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_270{left:69px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_270{left:69px;bottom:979px;letter-spacing:-0.18px;}
#tb_270{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#tc_270{left:69px;bottom:938px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#td_270{left:69px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_270{left:69px;bottom:904px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#tf_270{left:69px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tg_270{left:69px;bottom:854px;}
#th_270{left:95px;bottom:857px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#ti_270{left:156px;bottom:864px;}
#tj_270{left:172px;bottom:857px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tk_270{left:95px;bottom:840px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_270{left:69px;bottom:814px;}
#tm_270{left:95px;bottom:817px;letter-spacing:-0.14px;word-spacing:-1.46px;}
#tn_270{left:838px;bottom:824px;}
#to_270{left:95px;bottom:800px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#tp_270{left:95px;bottom:784px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tq_270{left:69px;bottom:716px;letter-spacing:0.16px;}
#tr_270{left:150px;bottom:716px;letter-spacing:0.21px;word-spacing:-0.04px;}
#ts_270{left:69px;bottom:690px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tt_270{left:69px;bottom:674px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#tu_270{left:69px;bottom:657px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tv_270{left:69px;bottom:630px;}
#tw_270{left:95px;bottom:634px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tx_270{left:227px;bottom:634px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#ty_270{left:95px;bottom:617px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_270{left:95px;bottom:600px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t10_270{left:95px;bottom:584px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_270{left:69px;bottom:165px;}
#t12_270{left:95px;bottom:169px;letter-spacing:-0.16px;word-spacing:-1.39px;}
#t13_270{left:233px;bottom:169px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t14_270{left:447px;bottom:169px;letter-spacing:-0.13px;word-spacing:-1.4px;}
#t15_270{left:95px;bottom:152px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t16_270{left:95px;bottom:135px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_270{left:214px;bottom:213px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t18_270{left:306px;bottom:213px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t19_270{left:552px;bottom:267px;}
#t1a_270{left:531px;bottom:517px;}
#t1b_270{left:539px;bottom:523px;letter-spacing:-0.17px;}
#t1c_270{left:553px;bottom:517px;letter-spacing:0.1px;}
#t1d_270{left:419px;bottom:292px;letter-spacing:0.09px;}
#t1e_270{left:437px;bottom:252px;letter-spacing:0.1px;}
#t1f_270{left:295px;bottom:251px;letter-spacing:0.1px;}
#t1g_270{left:557px;bottom:540px;letter-spacing:0.1px;}
#t1h_270{left:405px;bottom:319px;letter-spacing:0.1px;}
#t1i_270{left:395px;bottom:386px;letter-spacing:0.09px;}
#t1j_270{left:385px;bottom:398px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1k_270{left:337px;bottom:500px;letter-spacing:0.09px;}
#t1l_270{left:330px;bottom:513px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1m_270{left:432px;bottom:455px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1n_270{left:295px;bottom:454px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1o_270{left:424px;bottom:306px;letter-spacing:0.1px;}

.s1_270{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_270{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_270{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_270{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_270{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_270{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_270{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_270{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_270{font-size:10px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts270" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg270Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg270" style="-webkit-user-select: none;"><object width="935" height="1210" data="270/270.svg" type="image/svg+xml" id="pdf270" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_270" class="t s1_270">11-2 </span><span id="t2_270" class="t s1_270">Vol. 1 </span>
<span id="t3_270" class="t s2_270">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS 2 (INTEL® SSE2) </span>
<span id="t4_270" class="t s3_270">Intel SSE2 is fully compatible with all software written for IA-32 processors. All existing software continues to run </span>
<span id="t5_270" class="t s3_270">correctly, without modification, on processors that incorporate Intel SSE2, as well as in the presence of applications </span>
<span id="t6_270" class="t s3_270">that incorporate these extensions. Enhancements to the CPUID instruction permit detection of Intel SSE2. Also, </span>
<span id="t7_270" class="t s3_270">because Intel SSE2 uses the same registers as Intel SSE, no new operating-system support is required for saving </span>
<span id="t8_270" class="t s3_270">and restoring program state during a context switch beyond that provided for Intel SSE. </span>
<span id="t9_270" class="t s3_270">Intel SSE2 is accessible from all IA-32 execution modes: protected mode, real address mode, and virtual 8086 </span>
<span id="ta_270" class="t s3_270">mode. </span>
<span id="tb_270" class="t s3_270">The following sections in this chapter describe the programming environment for Intel SSE2, including: the 128-bit </span>
<span id="tc_270" class="t s3_270">XMM floating-point register set, data types, and Intel SSE2 instructions. The chapter also describes exceptions that </span>
<span id="td_270" class="t s3_270">can be generated with the Intel SSE and SSE2 instructions and gives guidelines for writing applications with Intel </span>
<span id="te_270" class="t s3_270">SSE and SSE2. </span>
<span id="tf_270" class="t s3_270">For additional information about Intel SSE2, see: </span>
<span id="tg_270" class="t s4_270">• </span><span id="th_270" class="t s3_270">The Intel </span>
<span id="ti_270" class="t s5_270">® </span>
<span id="tj_270" class="t s3_270">64 and IA-32 Architectures Software Developer’s Manual, Volumes 2A, 2B, 2C, &amp; 2D, provides a </span>
<span id="tk_270" class="t s3_270">detailed description of individual Intel SSE2 instructions. </span>
<span id="tl_270" class="t s4_270">• </span><span id="tm_270" class="t s3_270">Chapter 14, “System Programming for Instruction Set Extensions and Processor Extended States,” in the Intel </span>
<span id="tn_270" class="t s5_270">® </span>
<span id="to_270" class="t s3_270">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A, gives guidelines for integrating Intel SSE </span>
<span id="tp_270" class="t s3_270">and SSE2 into an operating-system environment. </span>
<span id="tq_270" class="t s6_270">11.2 </span><span id="tr_270" class="t s6_270">INTEL® SSE2 PROGRAMMING ENVIRONMENT </span>
<span id="ts_270" class="t s3_270">Figure 11-1 shows the programming environment for Intel SSE2. No new registers or other instruction execution </span>
<span id="tt_270" class="t s3_270">state are defined with Intel SSE2. Intel SSE2 instructions use XMM registers, MMX registers, and/or IA-32 general- </span>
<span id="tu_270" class="t s3_270">purpose registers, as follows: </span>
<span id="tv_270" class="t s4_270">• </span><span id="tw_270" class="t s7_270">XMM registers — </span><span id="tx_270" class="t s3_270">These eight registers (see Figure 10-2) are used to operate on packed or scalar double </span>
<span id="ty_270" class="t s3_270">precision floating-point data. Scalar operations are operations performed on individual (unpacked) double </span>
<span id="tz_270" class="t s3_270">precision floating-point values stored in the low quadword of an XMM register. XMM registers are also used to </span>
<span id="t10_270" class="t s3_270">perform operations on 128-bit packed integer data. They are referenced by the names XMM0 through XMM7. </span>
<span id="t11_270" class="t s4_270">• </span><span id="t12_270" class="t s7_270">MXCSR register — </span><span id="t13_270" class="t s3_270">This 32-bit register (see Figure </span><span id="t14_270" class="t s3_270">10-3) provides status and control bits used in floating-point </span>
<span id="t15_270" class="t s3_270">operations. The denormals-are-zeros and flush-to-zero flags in this register provide a higher performance </span>
<span id="t16_270" class="t s3_270">alternative for the handling of denormal source operands and denormal (underflow) results. For more </span>
<span id="t17_270" class="t s8_270">Figure 11-1. </span><span id="t18_270" class="t s8_270">Intel® Steaming SIMD Extensions 2 Execution Environment </span>
<span id="t19_270" class="t s1_270">0 </span>
<span id="t1a_270" class="t s1_270">2 </span>
<span id="t1b_270" class="t s9_270">32 </span>
<span id="t1c_270" class="t s1_270">-1 </span>
<span id="t1d_270" class="t s1_270">Eight 32-Bit </span>
<span id="t1e_270" class="t s1_270">32 Bits </span><span id="t1f_270" class="t s1_270">EFLAGS Register </span>
<span id="t1g_270" class="t s1_270">Address Space </span>
<span id="t1h_270" class="t s1_270">General-Purpose </span>
<span id="t1i_270" class="t s1_270">Eight 64-Bit </span>
<span id="t1j_270" class="t s1_270">MMX Registers </span>
<span id="t1k_270" class="t s1_270">Eight 128-Bit </span>
<span id="t1l_270" class="t s1_270">XMM Registers </span>
<span id="t1m_270" class="t s1_270">32 Bits </span><span id="t1n_270" class="t s1_270">MXCSR Register </span>
<span id="t1o_270" class="t s1_270">Registers </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
