// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=2.778000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=2.437500,HLS_SYN_LAT=31245,HLS_SYN_TPT=4397,HLS_SYN_MEM=294,HLS_SYN_DSP=0,HLS_SYN_FF=82769,HLS_SYN_LUT=255934,HLS_VERSION=2019_2}" *)

module myproject (
        input_images_V_data_0_V_TDATA,
        pos_enc_main_V_data_0_V_TDATA,
        pos_enc_main_V_data_1_V_TDATA,
        pos_enc_main_V_data_2_V_TDATA,
        pos_enc_main_V_data_3_V_TDATA,
        pos_enc_bottleneck_V_data_0_V_TDATA,
        pos_enc_bottleneck_V_data_1_V_TDATA,
        pos_enc_bottleneck_V_data_2_V_TDATA,
        pos_enc_bottleneck_V_data_3_V_TDATA,
        layer48_out_V_data_0_V_TDATA,
        ap_clk,
        ap_rst_n,
        pos_enc_main_V_data_0_V_TVALID,
        pos_enc_main_V_data_0_V_TREADY,
        pos_enc_main_V_data_1_V_TVALID,
        pos_enc_main_V_data_1_V_TREADY,
        pos_enc_main_V_data_2_V_TVALID,
        pos_enc_main_V_data_2_V_TREADY,
        pos_enc_main_V_data_3_V_TVALID,
        pos_enc_main_V_data_3_V_TREADY,
        ap_start,
        input_images_V_data_0_V_TVALID,
        input_images_V_data_0_V_TREADY,
        pos_enc_bottleneck_V_data_0_V_TVALID,
        pos_enc_bottleneck_V_data_0_V_TREADY,
        pos_enc_bottleneck_V_data_1_V_TVALID,
        pos_enc_bottleneck_V_data_1_V_TREADY,
        pos_enc_bottleneck_V_data_2_V_TVALID,
        pos_enc_bottleneck_V_data_2_V_TREADY,
        pos_enc_bottleneck_V_data_3_V_TVALID,
        pos_enc_bottleneck_V_data_3_V_TREADY,
        layer48_out_V_data_0_V_TVALID,
        layer48_out_V_data_0_V_TREADY,
        ap_done,
        ap_ready,
        ap_idle
);


input  [7:0] input_images_V_data_0_V_TDATA;
input  [7:0] pos_enc_main_V_data_0_V_TDATA;
input  [7:0] pos_enc_main_V_data_1_V_TDATA;
input  [7:0] pos_enc_main_V_data_2_V_TDATA;
input  [7:0] pos_enc_main_V_data_3_V_TDATA;
input  [7:0] pos_enc_bottleneck_V_data_0_V_TDATA;
input  [7:0] pos_enc_bottleneck_V_data_1_V_TDATA;
input  [7:0] pos_enc_bottleneck_V_data_2_V_TDATA;
input  [7:0] pos_enc_bottleneck_V_data_3_V_TDATA;
output  [7:0] layer48_out_V_data_0_V_TDATA;
input   ap_clk;
input   ap_rst_n;
input   pos_enc_main_V_data_0_V_TVALID;
output   pos_enc_main_V_data_0_V_TREADY;
input   pos_enc_main_V_data_1_V_TVALID;
output   pos_enc_main_V_data_1_V_TREADY;
input   pos_enc_main_V_data_2_V_TVALID;
output   pos_enc_main_V_data_2_V_TREADY;
input   pos_enc_main_V_data_3_V_TVALID;
output   pos_enc_main_V_data_3_V_TREADY;
input   ap_start;
input   input_images_V_data_0_V_TVALID;
output   input_images_V_data_0_V_TREADY;
input   pos_enc_bottleneck_V_data_0_V_TVALID;
output   pos_enc_bottleneck_V_data_0_V_TREADY;
input   pos_enc_bottleneck_V_data_1_V_TVALID;
output   pos_enc_bottleneck_V_data_1_V_TREADY;
input   pos_enc_bottleneck_V_data_2_V_TVALID;
output   pos_enc_bottleneck_V_data_2_V_TREADY;
input   pos_enc_bottleneck_V_data_3_V_TVALID;
output   pos_enc_bottleneck_V_data_3_V_TREADY;
output   layer48_out_V_data_0_V_TVALID;
input   layer48_out_V_data_0_V_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_start;
wire    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_full_n;
wire    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_done;
wire    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_continue;
wire    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_idle;
wire    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready;
wire    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_out;
wire    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_write;
wire    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_0_V_TREADY;
wire    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_1_V_TREADY;
wire    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_2_V_TREADY;
wire    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_3_V_TREADY;
wire   [7:0] clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_0_V_din;
wire    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_0_V_write;
wire   [7:0] clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_1_V_din;
wire    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_1_V_write;
wire   [7:0] clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_2_V_din;
wire    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_2_V_write;
wire   [7:0] clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_3_V_din;
wire    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_3_V_write;
wire   [7:0] clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_0_V_din;
wire    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_0_V_write;
wire   [7:0] clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_1_V_din;
wire    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_1_V_write;
wire   [7:0] clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_2_V_din;
wire    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_2_V_write;
wire   [7:0] clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_3_V_din;
wire    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_3_V_write;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_start;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_done;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_continue;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_idle;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_ready;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_0_V_read;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_1_V_read;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_2_V_read;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_3_V_read;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_res_V_data_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_res_V_data_V_write;
wire    add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_start;
wire    add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_done;
wire    add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_continue;
wire    add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_idle;
wire    add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready;
wire    add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_start_out;
wire    add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_start_write;
wire    add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_data1_V_data_V_TREADY;
wire    add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_data2_V_data_V_read;
wire   [7:0] add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_res_V_data_V_din;
wire    add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_res_V_data_V_write;
wire    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_start;
wire    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_done;
wire    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_continue;
wire    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_idle;
wire    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_ready;
wire    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_start_out;
wire    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_start_write;
wire    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_data_V_data_V_read;
wire   [7:0] zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_res_V_data_V_din;
wire    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_res_V_data_V_write;
wire    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_start;
wire    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_done;
wire    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_continue;
wire    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_idle;
wire    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_ready;
wire    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_start_out;
wire    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_data_V_data_V_read;
wire   [7:0] conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_0_V_din;
wire    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_0_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_1_V_din;
wire    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_1_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_2_V_din;
wire    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_2_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_3_V_din;
wire    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_3_V_write;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_start;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_done;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_continue;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_idle;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_ready;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_start_out;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_start_write;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_0_V_read;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_1_V_read;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_2_V_read;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_3_V_read;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_0_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_0_V_write;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_1_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_1_V_write;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_2_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_2_V_write;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_3_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_3_V_write;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_start;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_done;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_continue;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_idle;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_ready;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_start_out;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_start_write;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_0_V_read;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_1_V_read;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_2_V_read;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_3_V_read;
wire   [7:0] zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_0_V_din;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_0_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_1_V_din;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_1_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_2_V_din;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_2_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_3_V_din;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_3_V_write;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_start;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_done;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_continue;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_idle;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_ready;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_start_out;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_0_V_read;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_1_V_read;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_2_V_read;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_3_V_read;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_0_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_0_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_1_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_1_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_2_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_2_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_3_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_3_V_write;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_start;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_done;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_continue;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_idle;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_ready;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_start_out;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_start_write;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_0_V_read;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_1_V_read;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_2_V_read;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_3_V_read;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_0_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_0_V_write;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_1_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_1_V_write;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_2_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_2_V_write;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_3_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_3_V_write;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_start;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_done;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_continue;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_idle;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_ready;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_start_out;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_start_write;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_0_V_read;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_1_V_read;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_2_V_read;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_3_V_read;
wire   [7:0] zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_0_V_din;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_0_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_1_V_din;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_1_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_2_V_din;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_2_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_3_V_din;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_3_V_write;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_start;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_done;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_continue;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_idle;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_ready;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_start_out;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_0_V_read;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_1_V_read;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_2_V_read;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_3_V_read;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_0_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_0_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_1_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_1_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_2_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_2_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_3_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_3_V_write;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_start;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_done;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_continue;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_idle;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_ready;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_0_V_read;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_1_V_read;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_2_V_read;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_3_V_read;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_0_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_0_V_write;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_1_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_1_V_write;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_2_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_2_V_write;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_3_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_3_V_write;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_start;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_done;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_continue;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_idle;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_start_out;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_start_write;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_0_V_TREADY;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_1_V_TREADY;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_2_V_TREADY;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_3_V_TREADY;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_0_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_0_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_1_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_1_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_2_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_2_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_3_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_3_V_write;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_start;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_done;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_continue;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_idle;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_ready;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_start_out;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_start_write;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_0_V_read;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_1_V_read;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_2_V_read;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_3_V_read;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_0_V_read;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_1_V_read;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_2_V_read;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_3_V_read;
wire   [7:0] add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_0_V_din;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_0_V_write;
wire   [7:0] add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_1_V_din;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_1_V_write;
wire   [7:0] add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_2_V_din;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_2_V_write;
wire   [7:0] add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_3_V_din;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_3_V_write;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_start;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_done;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_continue;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_idle;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_ready;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_start_out;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_start_write;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_0_V_read;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_1_V_read;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_2_V_read;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_3_V_read;
wire   [7:0] zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_0_V_din;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_0_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_1_V_din;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_1_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_2_V_din;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_2_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_3_V_din;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_3_V_write;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_start;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_done;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_continue;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_idle;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_ready;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_start_out;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_0_V_read;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_1_V_read;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_2_V_read;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_3_V_read;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_0_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_0_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_1_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_1_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_2_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_2_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_3_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_3_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_4_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_4_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_5_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_5_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_6_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_6_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_7_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_7_V_write;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_start;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_done;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_continue;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_idle;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_ready;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_start_out;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_start_write;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_0_V_read;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_1_V_read;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_2_V_read;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_3_V_read;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_4_V_read;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_5_V_read;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_6_V_read;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_7_V_read;
wire   [7:0] relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_0_V_din;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_0_V_write;
wire   [7:0] relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_1_V_din;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_1_V_write;
wire   [7:0] relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_2_V_din;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_2_V_write;
wire   [7:0] relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_3_V_din;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_3_V_write;
wire   [7:0] relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_4_V_din;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_4_V_write;
wire   [7:0] relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_5_V_din;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_5_V_write;
wire   [7:0] relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_6_V_din;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_6_V_write;
wire   [7:0] relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_7_V_din;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_7_V_write;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_start;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_done;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_continue;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_idle;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_ready;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_start_out;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_start_write;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_0_V_read;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_1_V_read;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_2_V_read;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_3_V_read;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_4_V_read;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_5_V_read;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_6_V_read;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_7_V_read;
wire   [7:0] zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_0_V_din;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_0_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_1_V_din;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_1_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_2_V_din;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_2_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_3_V_din;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_3_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_4_V_din;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_4_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_5_V_din;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_5_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_6_V_din;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_6_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_7_V_din;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_7_V_write;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_start;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_done;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_continue;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_idle;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_ready;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_start_out;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_0_V_read;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_1_V_read;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_2_V_read;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_3_V_read;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_4_V_read;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_5_V_read;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_6_V_read;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_7_V_read;
wire   [7:0] conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_0_V_din;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_0_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_1_V_din;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_1_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_2_V_din;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_2_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_3_V_din;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_3_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_4_V_din;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_4_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_5_V_din;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_5_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_6_V_din;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_6_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_7_V_din;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_7_V_write;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_start;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_done;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_continue;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_idle;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_ready;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_start_out;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_start_write;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_0_V_read;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_1_V_read;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_2_V_read;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_3_V_read;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_4_V_read;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_5_V_read;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_6_V_read;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_7_V_read;
wire   [7:0] relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_0_V_din;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_0_V_write;
wire   [7:0] relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_1_V_din;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_1_V_write;
wire   [7:0] relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_2_V_din;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_2_V_write;
wire   [7:0] relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_3_V_din;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_3_V_write;
wire   [7:0] relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_4_V_din;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_4_V_write;
wire   [7:0] relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_5_V_din;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_5_V_write;
wire   [7:0] relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_6_V_din;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_6_V_write;
wire   [7:0] relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_7_V_din;
wire    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_7_V_write;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_start;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_done;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_continue;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_idle;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_ready;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_start_out;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_start_write;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_0_V_read;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_1_V_read;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_2_V_read;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_3_V_read;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_4_V_read;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_5_V_read;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_6_V_read;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_7_V_read;
wire   [7:0] resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_0_V_din;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_0_V_write;
wire   [7:0] resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_1_V_din;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_1_V_write;
wire   [7:0] resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_2_V_din;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_2_V_write;
wire   [7:0] resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_3_V_din;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_3_V_write;
wire   [7:0] resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_4_V_din;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_4_V_write;
wire   [7:0] resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_5_V_din;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_5_V_write;
wire   [7:0] resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_6_V_din;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_6_V_write;
wire   [7:0] resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_7_V_din;
wire    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_7_V_write;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_start;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_done;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_continue;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_idle;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_ready;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_start_out;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_start_write;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_0_V_read;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_1_V_read;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_2_V_read;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_3_V_read;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_4_V_read;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_5_V_read;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_6_V_read;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_7_V_read;
wire   [7:0] zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_0_V_din;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_0_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_1_V_din;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_1_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_2_V_din;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_2_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_3_V_din;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_3_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_4_V_din;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_4_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_5_V_din;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_5_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_6_V_din;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_6_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_7_V_din;
wire    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_7_V_write;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_start;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_done;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_continue;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_idle;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_ready;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_start_out;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_0_V_read;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_1_V_read;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_2_V_read;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_3_V_read;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_4_V_read;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_5_V_read;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_6_V_read;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_7_V_read;
wire   [7:0] conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_0_V_din;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_0_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_1_V_din;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_1_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_2_V_din;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_2_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_3_V_din;
wire    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_3_V_write;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_start;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_done;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_continue;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_idle;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_ready;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_0_V_read;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_1_V_read;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_2_V_read;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_3_V_read;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_0_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_0_V_write;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_1_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_1_V_write;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_2_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_2_V_write;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_3_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_3_V_write;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_start;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_done;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_continue;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_idle;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_ready;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_start_out;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_start_write;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_0_V_read;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_1_V_read;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_2_V_read;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_3_V_read;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_0_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_0_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_1_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_1_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_2_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_2_V_write;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_3_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_3_V_write;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_start;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_done;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_continue;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_idle;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_ready;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_start_out;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_start_write;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_0_V_read;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_1_V_read;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_2_V_read;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_3_V_read;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_0_V_read;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_1_V_read;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_2_V_read;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_3_V_read;
wire   [7:0] add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_0_V_din;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_0_V_write;
wire   [7:0] add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_1_V_din;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_1_V_write;
wire   [7:0] add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_2_V_din;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_2_V_write;
wire   [7:0] add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_3_V_din;
wire    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_3_V_write;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_start;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_done;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_continue;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_idle;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_ready;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_start_out;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_start_write;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_0_V_read;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_1_V_read;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_2_V_read;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_3_V_read;
wire   [7:0] zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_0_V_din;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_0_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_1_V_din;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_1_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_2_V_din;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_2_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_3_V_din;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_3_V_write;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_start;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_done;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_continue;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_idle;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_ready;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_start_out;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_0_V_read;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_1_V_read;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_2_V_read;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_3_V_read;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_0_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_0_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_1_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_1_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_2_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_2_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_3_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_3_V_write;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_start;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_done;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_continue;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_idle;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_ready;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_start_out;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_start_write;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_0_V_read;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_1_V_read;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_2_V_read;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_3_V_read;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_0_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_0_V_write;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_1_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_1_V_write;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_2_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_2_V_write;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_3_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_3_V_write;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_start;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_done;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_continue;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_idle;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_ready;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_start_out;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_start_write;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_0_V_read;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_1_V_read;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_2_V_read;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_3_V_read;
wire   [7:0] zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_0_V_din;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_0_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_1_V_din;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_1_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_2_V_din;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_2_V_write;
wire   [7:0] zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_3_V_din;
wire    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_3_V_write;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_start;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_done;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_continue;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_idle;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_ready;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_start_out;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_0_V_read;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_1_V_read;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_2_V_read;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_3_V_read;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_0_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_0_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_1_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_1_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_2_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_2_V_write;
wire   [7:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_3_V_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_3_V_write;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_start;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_done;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_continue;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_idle;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_ready;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_start_out;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_start_write;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_0_V_read;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_1_V_read;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_2_V_read;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_3_V_read;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_0_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_0_V_write;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_1_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_1_V_write;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_2_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_2_V_write;
wire   [7:0] relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_3_V_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_3_V_write;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_start;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_done;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_continue;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_idle;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_ready;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_start_out;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_start_write;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_0_V_read;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_1_V_read;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_2_V_read;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_3_V_read;
wire   [7:0] pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_res_V_data_V_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_res_V_data_V_write;
wire    relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_start;
wire    relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_done;
wire    relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_continue;
wire    relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_idle;
wire    relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_ready;
wire    relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_data_V_data_V_read;
wire   [7:0] relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_res_V_data_V_TDATA;
wire    relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_res_V_data_V_TVALID;
wire    ap_sync_continue;
wire    layer52_cpy1_V_data_0_V_full_n;
wire   [7:0] layer52_cpy1_V_data_0_V_dout;
wire    layer52_cpy1_V_data_0_V_empty_n;
wire    layer52_cpy1_V_data_1_V_full_n;
wire   [7:0] layer52_cpy1_V_data_1_V_dout;
wire    layer52_cpy1_V_data_1_V_empty_n;
wire    layer52_cpy1_V_data_2_V_full_n;
wire   [7:0] layer52_cpy1_V_data_2_V_dout;
wire    layer52_cpy1_V_data_2_V_empty_n;
wire    layer52_cpy1_V_data_3_V_full_n;
wire   [7:0] layer52_cpy1_V_data_3_V_dout;
wire    layer52_cpy1_V_data_3_V_empty_n;
wire    layer52_cpy2_V_data_0_V_full_n;
wire   [7:0] layer52_cpy2_V_data_0_V_dout;
wire    layer52_cpy2_V_data_0_V_empty_n;
wire    layer52_cpy2_V_data_1_V_full_n;
wire   [7:0] layer52_cpy2_V_data_1_V_dout;
wire    layer52_cpy2_V_data_1_V_empty_n;
wire    layer52_cpy2_V_data_2_V_full_n;
wire   [7:0] layer52_cpy2_V_data_2_V_dout;
wire    layer52_cpy2_V_data_2_V_empty_n;
wire    layer52_cpy2_V_data_3_V_full_n;
wire   [7:0] layer52_cpy2_V_data_3_V_dout;
wire    layer52_cpy2_V_data_3_V_empty_n;
wire    layer49_out_V_data_0_V_full_n;
wire   [7:0] layer49_out_V_data_0_V_dout;
wire    layer49_out_V_data_0_V_empty_n;
wire    layer5_out_V_data_0_V_full_n;
wire   [7:0] layer5_out_V_data_0_V_dout;
wire    layer5_out_V_data_0_V_empty_n;
wire    layer53_out_V_data_0_V_full_n;
wire   [7:0] layer53_out_V_data_0_V_dout;
wire    layer53_out_V_data_0_V_empty_n;
wire    layer6_out_V_data_0_V_full_n;
wire   [7:0] layer6_out_V_data_0_V_dout;
wire    layer6_out_V_data_0_V_empty_n;
wire    layer6_out_V_data_1_V_full_n;
wire   [7:0] layer6_out_V_data_1_V_dout;
wire    layer6_out_V_data_1_V_empty_n;
wire    layer6_out_V_data_2_V_full_n;
wire   [7:0] layer6_out_V_data_2_V_dout;
wire    layer6_out_V_data_2_V_empty_n;
wire    layer6_out_V_data_3_V_full_n;
wire   [7:0] layer6_out_V_data_3_V_dout;
wire    layer6_out_V_data_3_V_empty_n;
wire    layer9_out_V_data_0_V_full_n;
wire   [7:0] layer9_out_V_data_0_V_dout;
wire    layer9_out_V_data_0_V_empty_n;
wire    layer9_out_V_data_1_V_full_n;
wire   [7:0] layer9_out_V_data_1_V_dout;
wire    layer9_out_V_data_1_V_empty_n;
wire    layer9_out_V_data_2_V_full_n;
wire   [7:0] layer9_out_V_data_2_V_dout;
wire    layer9_out_V_data_2_V_empty_n;
wire    layer9_out_V_data_3_V_full_n;
wire   [7:0] layer9_out_V_data_3_V_dout;
wire    layer9_out_V_data_3_V_empty_n;
wire    layer54_out_V_data_0_V_full_n;
wire   [7:0] layer54_out_V_data_0_V_dout;
wire    layer54_out_V_data_0_V_empty_n;
wire    layer54_out_V_data_1_V_full_n;
wire   [7:0] layer54_out_V_data_1_V_dout;
wire    layer54_out_V_data_1_V_empty_n;
wire    layer54_out_V_data_2_V_full_n;
wire   [7:0] layer54_out_V_data_2_V_dout;
wire    layer54_out_V_data_2_V_empty_n;
wire    layer54_out_V_data_3_V_full_n;
wire   [7:0] layer54_out_V_data_3_V_dout;
wire    layer54_out_V_data_3_V_empty_n;
wire    layer10_out_V_data_0_V_full_n;
wire   [7:0] layer10_out_V_data_0_V_dout;
wire    layer10_out_V_data_0_V_empty_n;
wire    layer10_out_V_data_1_V_full_n;
wire   [7:0] layer10_out_V_data_1_V_dout;
wire    layer10_out_V_data_1_V_empty_n;
wire    layer10_out_V_data_2_V_full_n;
wire   [7:0] layer10_out_V_data_2_V_dout;
wire    layer10_out_V_data_2_V_empty_n;
wire    layer10_out_V_data_3_V_full_n;
wire   [7:0] layer10_out_V_data_3_V_dout;
wire    layer10_out_V_data_3_V_empty_n;
wire    layer13_out_V_data_0_V_full_n;
wire   [7:0] layer13_out_V_data_0_V_dout;
wire    layer13_out_V_data_0_V_empty_n;
wire    layer13_out_V_data_1_V_full_n;
wire   [7:0] layer13_out_V_data_1_V_dout;
wire    layer13_out_V_data_1_V_empty_n;
wire    layer13_out_V_data_2_V_full_n;
wire   [7:0] layer13_out_V_data_2_V_dout;
wire    layer13_out_V_data_2_V_empty_n;
wire    layer13_out_V_data_3_V_full_n;
wire   [7:0] layer13_out_V_data_3_V_dout;
wire    layer13_out_V_data_3_V_empty_n;
wire    layer55_out_V_data_0_V_full_n;
wire   [7:0] layer55_out_V_data_0_V_dout;
wire    layer55_out_V_data_0_V_empty_n;
wire    layer55_out_V_data_1_V_full_n;
wire   [7:0] layer55_out_V_data_1_V_dout;
wire    layer55_out_V_data_1_V_empty_n;
wire    layer55_out_V_data_2_V_full_n;
wire   [7:0] layer55_out_V_data_2_V_dout;
wire    layer55_out_V_data_2_V_empty_n;
wire    layer55_out_V_data_3_V_full_n;
wire   [7:0] layer55_out_V_data_3_V_dout;
wire    layer55_out_V_data_3_V_empty_n;
wire    layer14_out_V_data_0_V_full_n;
wire   [7:0] layer14_out_V_data_0_V_dout;
wire    layer14_out_V_data_0_V_empty_n;
wire    layer14_out_V_data_1_V_full_n;
wire   [7:0] layer14_out_V_data_1_V_dout;
wire    layer14_out_V_data_1_V_empty_n;
wire    layer14_out_V_data_2_V_full_n;
wire   [7:0] layer14_out_V_data_2_V_dout;
wire    layer14_out_V_data_2_V_empty_n;
wire    layer14_out_V_data_3_V_full_n;
wire   [7:0] layer14_out_V_data_3_V_dout;
wire    layer14_out_V_data_3_V_empty_n;
wire    layer18_out_V_data_0_V_full_n;
wire   [7:0] layer18_out_V_data_0_V_dout;
wire    layer18_out_V_data_0_V_empty_n;
wire    layer18_out_V_data_1_V_full_n;
wire   [7:0] layer18_out_V_data_1_V_dout;
wire    layer18_out_V_data_1_V_empty_n;
wire    layer18_out_V_data_2_V_full_n;
wire   [7:0] layer18_out_V_data_2_V_dout;
wire    layer18_out_V_data_2_V_empty_n;
wire    layer18_out_V_data_3_V_full_n;
wire   [7:0] layer18_out_V_data_3_V_dout;
wire    layer18_out_V_data_3_V_empty_n;
wire    layer50_out_V_data_0_V_full_n;
wire   [7:0] layer50_out_V_data_0_V_dout;
wire    layer50_out_V_data_0_V_empty_n;
wire    layer50_out_V_data_1_V_full_n;
wire   [7:0] layer50_out_V_data_1_V_dout;
wire    layer50_out_V_data_1_V_empty_n;
wire    layer50_out_V_data_2_V_full_n;
wire   [7:0] layer50_out_V_data_2_V_dout;
wire    layer50_out_V_data_2_V_empty_n;
wire    layer50_out_V_data_3_V_full_n;
wire   [7:0] layer50_out_V_data_3_V_dout;
wire    layer50_out_V_data_3_V_empty_n;
wire    layer21_out_V_data_0_V_full_n;
wire   [7:0] layer21_out_V_data_0_V_dout;
wire    layer21_out_V_data_0_V_empty_n;
wire    layer21_out_V_data_1_V_full_n;
wire   [7:0] layer21_out_V_data_1_V_dout;
wire    layer21_out_V_data_1_V_empty_n;
wire    layer21_out_V_data_2_V_full_n;
wire   [7:0] layer21_out_V_data_2_V_dout;
wire    layer21_out_V_data_2_V_empty_n;
wire    layer21_out_V_data_3_V_full_n;
wire   [7:0] layer21_out_V_data_3_V_dout;
wire    layer21_out_V_data_3_V_empty_n;
wire    layer56_out_V_data_0_V_full_n;
wire   [7:0] layer56_out_V_data_0_V_dout;
wire    layer56_out_V_data_0_V_empty_n;
wire    layer56_out_V_data_1_V_full_n;
wire   [7:0] layer56_out_V_data_1_V_dout;
wire    layer56_out_V_data_1_V_empty_n;
wire    layer56_out_V_data_2_V_full_n;
wire   [7:0] layer56_out_V_data_2_V_dout;
wire    layer56_out_V_data_2_V_empty_n;
wire    layer56_out_V_data_3_V_full_n;
wire   [7:0] layer56_out_V_data_3_V_dout;
wire    layer56_out_V_data_3_V_empty_n;
wire    layer22_out_V_data_0_V_full_n;
wire   [7:0] layer22_out_V_data_0_V_dout;
wire    layer22_out_V_data_0_V_empty_n;
wire    layer22_out_V_data_1_V_full_n;
wire   [7:0] layer22_out_V_data_1_V_dout;
wire    layer22_out_V_data_1_V_empty_n;
wire    layer22_out_V_data_2_V_full_n;
wire   [7:0] layer22_out_V_data_2_V_dout;
wire    layer22_out_V_data_2_V_empty_n;
wire    layer22_out_V_data_3_V_full_n;
wire   [7:0] layer22_out_V_data_3_V_dout;
wire    layer22_out_V_data_3_V_empty_n;
wire    layer22_out_V_data_4_V_full_n;
wire   [7:0] layer22_out_V_data_4_V_dout;
wire    layer22_out_V_data_4_V_empty_n;
wire    layer22_out_V_data_5_V_full_n;
wire   [7:0] layer22_out_V_data_5_V_dout;
wire    layer22_out_V_data_5_V_empty_n;
wire    layer22_out_V_data_6_V_full_n;
wire   [7:0] layer22_out_V_data_6_V_dout;
wire    layer22_out_V_data_6_V_empty_n;
wire    layer22_out_V_data_7_V_full_n;
wire   [7:0] layer22_out_V_data_7_V_dout;
wire    layer22_out_V_data_7_V_empty_n;
wire    layer25_out_V_data_0_V_full_n;
wire   [7:0] layer25_out_V_data_0_V_dout;
wire    layer25_out_V_data_0_V_empty_n;
wire    layer25_out_V_data_1_V_full_n;
wire   [7:0] layer25_out_V_data_1_V_dout;
wire    layer25_out_V_data_1_V_empty_n;
wire    layer25_out_V_data_2_V_full_n;
wire   [7:0] layer25_out_V_data_2_V_dout;
wire    layer25_out_V_data_2_V_empty_n;
wire    layer25_out_V_data_3_V_full_n;
wire   [7:0] layer25_out_V_data_3_V_dout;
wire    layer25_out_V_data_3_V_empty_n;
wire    layer25_out_V_data_4_V_full_n;
wire   [7:0] layer25_out_V_data_4_V_dout;
wire    layer25_out_V_data_4_V_empty_n;
wire    layer25_out_V_data_5_V_full_n;
wire   [7:0] layer25_out_V_data_5_V_dout;
wire    layer25_out_V_data_5_V_empty_n;
wire    layer25_out_V_data_6_V_full_n;
wire   [7:0] layer25_out_V_data_6_V_dout;
wire    layer25_out_V_data_6_V_empty_n;
wire    layer25_out_V_data_7_V_full_n;
wire   [7:0] layer25_out_V_data_7_V_dout;
wire    layer25_out_V_data_7_V_empty_n;
wire    layer57_out_V_data_0_V_full_n;
wire   [7:0] layer57_out_V_data_0_V_dout;
wire    layer57_out_V_data_0_V_empty_n;
wire    layer57_out_V_data_1_V_full_n;
wire   [7:0] layer57_out_V_data_1_V_dout;
wire    layer57_out_V_data_1_V_empty_n;
wire    layer57_out_V_data_2_V_full_n;
wire   [7:0] layer57_out_V_data_2_V_dout;
wire    layer57_out_V_data_2_V_empty_n;
wire    layer57_out_V_data_3_V_full_n;
wire   [7:0] layer57_out_V_data_3_V_dout;
wire    layer57_out_V_data_3_V_empty_n;
wire    layer57_out_V_data_4_V_full_n;
wire   [7:0] layer57_out_V_data_4_V_dout;
wire    layer57_out_V_data_4_V_empty_n;
wire    layer57_out_V_data_5_V_full_n;
wire   [7:0] layer57_out_V_data_5_V_dout;
wire    layer57_out_V_data_5_V_empty_n;
wire    layer57_out_V_data_6_V_full_n;
wire   [7:0] layer57_out_V_data_6_V_dout;
wire    layer57_out_V_data_6_V_empty_n;
wire    layer57_out_V_data_7_V_full_n;
wire   [7:0] layer57_out_V_data_7_V_dout;
wire    layer57_out_V_data_7_V_empty_n;
wire    layer26_out_V_data_0_V_full_n;
wire   [7:0] layer26_out_V_data_0_V_dout;
wire    layer26_out_V_data_0_V_empty_n;
wire    layer26_out_V_data_1_V_full_n;
wire   [7:0] layer26_out_V_data_1_V_dout;
wire    layer26_out_V_data_1_V_empty_n;
wire    layer26_out_V_data_2_V_full_n;
wire   [7:0] layer26_out_V_data_2_V_dout;
wire    layer26_out_V_data_2_V_empty_n;
wire    layer26_out_V_data_3_V_full_n;
wire   [7:0] layer26_out_V_data_3_V_dout;
wire    layer26_out_V_data_3_V_empty_n;
wire    layer26_out_V_data_4_V_full_n;
wire   [7:0] layer26_out_V_data_4_V_dout;
wire    layer26_out_V_data_4_V_empty_n;
wire    layer26_out_V_data_5_V_full_n;
wire   [7:0] layer26_out_V_data_5_V_dout;
wire    layer26_out_V_data_5_V_empty_n;
wire    layer26_out_V_data_6_V_full_n;
wire   [7:0] layer26_out_V_data_6_V_dout;
wire    layer26_out_V_data_6_V_empty_n;
wire    layer26_out_V_data_7_V_full_n;
wire   [7:0] layer26_out_V_data_7_V_dout;
wire    layer26_out_V_data_7_V_empty_n;
wire    layer29_out_V_data_0_V_full_n;
wire   [7:0] layer29_out_V_data_0_V_dout;
wire    layer29_out_V_data_0_V_empty_n;
wire    layer29_out_V_data_1_V_full_n;
wire   [7:0] layer29_out_V_data_1_V_dout;
wire    layer29_out_V_data_1_V_empty_n;
wire    layer29_out_V_data_2_V_full_n;
wire   [7:0] layer29_out_V_data_2_V_dout;
wire    layer29_out_V_data_2_V_empty_n;
wire    layer29_out_V_data_3_V_full_n;
wire   [7:0] layer29_out_V_data_3_V_dout;
wire    layer29_out_V_data_3_V_empty_n;
wire    layer29_out_V_data_4_V_full_n;
wire   [7:0] layer29_out_V_data_4_V_dout;
wire    layer29_out_V_data_4_V_empty_n;
wire    layer29_out_V_data_5_V_full_n;
wire   [7:0] layer29_out_V_data_5_V_dout;
wire    layer29_out_V_data_5_V_empty_n;
wire    layer29_out_V_data_6_V_full_n;
wire   [7:0] layer29_out_V_data_6_V_dout;
wire    layer29_out_V_data_6_V_empty_n;
wire    layer29_out_V_data_7_V_full_n;
wire   [7:0] layer29_out_V_data_7_V_dout;
wire    layer29_out_V_data_7_V_empty_n;
wire    layer30_out_V_data_0_V_full_n;
wire   [7:0] layer30_out_V_data_0_V_dout;
wire    layer30_out_V_data_0_V_empty_n;
wire    layer30_out_V_data_1_V_full_n;
wire   [7:0] layer30_out_V_data_1_V_dout;
wire    layer30_out_V_data_1_V_empty_n;
wire    layer30_out_V_data_2_V_full_n;
wire   [7:0] layer30_out_V_data_2_V_dout;
wire    layer30_out_V_data_2_V_empty_n;
wire    layer30_out_V_data_3_V_full_n;
wire   [7:0] layer30_out_V_data_3_V_dout;
wire    layer30_out_V_data_3_V_empty_n;
wire    layer30_out_V_data_4_V_full_n;
wire   [7:0] layer30_out_V_data_4_V_dout;
wire    layer30_out_V_data_4_V_empty_n;
wire    layer30_out_V_data_5_V_full_n;
wire   [7:0] layer30_out_V_data_5_V_dout;
wire    layer30_out_V_data_5_V_empty_n;
wire    layer30_out_V_data_6_V_full_n;
wire   [7:0] layer30_out_V_data_6_V_dout;
wire    layer30_out_V_data_6_V_empty_n;
wire    layer30_out_V_data_7_V_full_n;
wire   [7:0] layer30_out_V_data_7_V_dout;
wire    layer30_out_V_data_7_V_empty_n;
wire    layer58_out_V_data_0_V_full_n;
wire   [7:0] layer58_out_V_data_0_V_dout;
wire    layer58_out_V_data_0_V_empty_n;
wire    layer58_out_V_data_1_V_full_n;
wire   [7:0] layer58_out_V_data_1_V_dout;
wire    layer58_out_V_data_1_V_empty_n;
wire    layer58_out_V_data_2_V_full_n;
wire   [7:0] layer58_out_V_data_2_V_dout;
wire    layer58_out_V_data_2_V_empty_n;
wire    layer58_out_V_data_3_V_full_n;
wire   [7:0] layer58_out_V_data_3_V_dout;
wire    layer58_out_V_data_3_V_empty_n;
wire    layer58_out_V_data_4_V_full_n;
wire   [7:0] layer58_out_V_data_4_V_dout;
wire    layer58_out_V_data_4_V_empty_n;
wire    layer58_out_V_data_5_V_full_n;
wire   [7:0] layer58_out_V_data_5_V_dout;
wire    layer58_out_V_data_5_V_empty_n;
wire    layer58_out_V_data_6_V_full_n;
wire   [7:0] layer58_out_V_data_6_V_dout;
wire    layer58_out_V_data_6_V_empty_n;
wire    layer58_out_V_data_7_V_full_n;
wire   [7:0] layer58_out_V_data_7_V_dout;
wire    layer58_out_V_data_7_V_empty_n;
wire    layer31_out_V_data_0_V_full_n;
wire   [7:0] layer31_out_V_data_0_V_dout;
wire    layer31_out_V_data_0_V_empty_n;
wire    layer31_out_V_data_1_V_full_n;
wire   [7:0] layer31_out_V_data_1_V_dout;
wire    layer31_out_V_data_1_V_empty_n;
wire    layer31_out_V_data_2_V_full_n;
wire   [7:0] layer31_out_V_data_2_V_dout;
wire    layer31_out_V_data_2_V_empty_n;
wire    layer31_out_V_data_3_V_full_n;
wire   [7:0] layer31_out_V_data_3_V_dout;
wire    layer31_out_V_data_3_V_empty_n;
wire    layer34_out_V_data_0_V_full_n;
wire   [7:0] layer34_out_V_data_0_V_dout;
wire    layer34_out_V_data_0_V_empty_n;
wire    layer34_out_V_data_1_V_full_n;
wire   [7:0] layer34_out_V_data_1_V_dout;
wire    layer34_out_V_data_1_V_empty_n;
wire    layer34_out_V_data_2_V_full_n;
wire   [7:0] layer34_out_V_data_2_V_dout;
wire    layer34_out_V_data_2_V_empty_n;
wire    layer34_out_V_data_3_V_full_n;
wire   [7:0] layer34_out_V_data_3_V_dout;
wire    layer34_out_V_data_3_V_empty_n;
wire    layer51_out_V_data_0_V_full_n;
wire   [7:0] layer51_out_V_data_0_V_dout;
wire    layer51_out_V_data_0_V_empty_n;
wire    layer51_out_V_data_1_V_full_n;
wire   [7:0] layer51_out_V_data_1_V_dout;
wire    layer51_out_V_data_1_V_empty_n;
wire    layer51_out_V_data_2_V_full_n;
wire   [7:0] layer51_out_V_data_2_V_dout;
wire    layer51_out_V_data_2_V_empty_n;
wire    layer51_out_V_data_3_V_full_n;
wire   [7:0] layer51_out_V_data_3_V_dout;
wire    layer51_out_V_data_3_V_empty_n;
wire    layer37_out_V_data_0_V_full_n;
wire   [7:0] layer37_out_V_data_0_V_dout;
wire    layer37_out_V_data_0_V_empty_n;
wire    layer37_out_V_data_1_V_full_n;
wire   [7:0] layer37_out_V_data_1_V_dout;
wire    layer37_out_V_data_1_V_empty_n;
wire    layer37_out_V_data_2_V_full_n;
wire   [7:0] layer37_out_V_data_2_V_dout;
wire    layer37_out_V_data_2_V_empty_n;
wire    layer37_out_V_data_3_V_full_n;
wire   [7:0] layer37_out_V_data_3_V_dout;
wire    layer37_out_V_data_3_V_empty_n;
wire    layer59_out_V_data_0_V_full_n;
wire   [7:0] layer59_out_V_data_0_V_dout;
wire    layer59_out_V_data_0_V_empty_n;
wire    layer59_out_V_data_1_V_full_n;
wire   [7:0] layer59_out_V_data_1_V_dout;
wire    layer59_out_V_data_1_V_empty_n;
wire    layer59_out_V_data_2_V_full_n;
wire   [7:0] layer59_out_V_data_2_V_dout;
wire    layer59_out_V_data_2_V_empty_n;
wire    layer59_out_V_data_3_V_full_n;
wire   [7:0] layer59_out_V_data_3_V_dout;
wire    layer59_out_V_data_3_V_empty_n;
wire    layer38_out_V_data_0_V_full_n;
wire   [7:0] layer38_out_V_data_0_V_dout;
wire    layer38_out_V_data_0_V_empty_n;
wire    layer38_out_V_data_1_V_full_n;
wire   [7:0] layer38_out_V_data_1_V_dout;
wire    layer38_out_V_data_1_V_empty_n;
wire    layer38_out_V_data_2_V_full_n;
wire   [7:0] layer38_out_V_data_2_V_dout;
wire    layer38_out_V_data_2_V_empty_n;
wire    layer38_out_V_data_3_V_full_n;
wire   [7:0] layer38_out_V_data_3_V_dout;
wire    layer38_out_V_data_3_V_empty_n;
wire    layer41_out_V_data_0_V_full_n;
wire   [7:0] layer41_out_V_data_0_V_dout;
wire    layer41_out_V_data_0_V_empty_n;
wire    layer41_out_V_data_1_V_full_n;
wire   [7:0] layer41_out_V_data_1_V_dout;
wire    layer41_out_V_data_1_V_empty_n;
wire    layer41_out_V_data_2_V_full_n;
wire   [7:0] layer41_out_V_data_2_V_dout;
wire    layer41_out_V_data_2_V_empty_n;
wire    layer41_out_V_data_3_V_full_n;
wire   [7:0] layer41_out_V_data_3_V_dout;
wire    layer41_out_V_data_3_V_empty_n;
wire    layer60_out_V_data_0_V_full_n;
wire   [7:0] layer60_out_V_data_0_V_dout;
wire    layer60_out_V_data_0_V_empty_n;
wire    layer60_out_V_data_1_V_full_n;
wire   [7:0] layer60_out_V_data_1_V_dout;
wire    layer60_out_V_data_1_V_empty_n;
wire    layer60_out_V_data_2_V_full_n;
wire   [7:0] layer60_out_V_data_2_V_dout;
wire    layer60_out_V_data_2_V_empty_n;
wire    layer60_out_V_data_3_V_full_n;
wire   [7:0] layer60_out_V_data_3_V_dout;
wire    layer60_out_V_data_3_V_empty_n;
wire    layer42_out_V_data_0_V_full_n;
wire   [7:0] layer42_out_V_data_0_V_dout;
wire    layer42_out_V_data_0_V_empty_n;
wire    layer42_out_V_data_1_V_full_n;
wire   [7:0] layer42_out_V_data_1_V_dout;
wire    layer42_out_V_data_1_V_empty_n;
wire    layer42_out_V_data_2_V_full_n;
wire   [7:0] layer42_out_V_data_2_V_dout;
wire    layer42_out_V_data_2_V_empty_n;
wire    layer42_out_V_data_3_V_full_n;
wire   [7:0] layer42_out_V_data_3_V_dout;
wire    layer42_out_V_data_3_V_empty_n;
wire    layer45_out_V_data_0_V_full_n;
wire   [7:0] layer45_out_V_data_0_V_dout;
wire    layer45_out_V_data_0_V_empty_n;
wire    layer45_out_V_data_1_V_full_n;
wire   [7:0] layer45_out_V_data_1_V_dout;
wire    layer45_out_V_data_1_V_empty_n;
wire    layer45_out_V_data_2_V_full_n;
wire   [7:0] layer45_out_V_data_2_V_dout;
wire    layer45_out_V_data_2_V_empty_n;
wire    layer45_out_V_data_3_V_full_n;
wire   [7:0] layer45_out_V_data_3_V_dout;
wire    layer45_out_V_data_3_V_empty_n;
wire    layer61_out_V_data_0_V_full_n;
wire   [7:0] layer61_out_V_data_0_V_dout;
wire    layer61_out_V_data_0_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready;
wire    ap_sync_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready;
reg   [1:0] clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready_count;
reg    ap_sync_reg_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready;
wire    ap_sync_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready;
reg   [1:0] add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready_count;
reg    ap_sync_reg_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready;
wire    ap_sync_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready;
reg   [1:0] pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready_count;
wire   [0:0] start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_din;
wire    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_full_n;
wire   [0:0] start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_dout;
wire    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_empty_n;
wire   [0:0] start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_din;
wire    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_full_n;
wire   [0:0] start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_dout;
wire    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_empty_n;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_start_full_n;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_start_write;
wire   [0:0] start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_din;
wire    start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_dout;
wire    start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_din;
wire    start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_dout;
wire    start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_din;
wire    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_dout;
wire    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_din;
wire    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_dout;
wire    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_din;
wire    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_dout;
wire    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_din;
wire    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_dout;
wire    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_din;
wire    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_dout;
wire    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_din;
wire    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_dout;
wire    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_din;
wire    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_dout;
wire    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_empty_n;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_start_full_n;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_start_write;
wire   [0:0] start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_din;
wire    start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_full_n;
wire   [0:0] start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_dout;
wire    start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_din;
wire    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_dout;
wire    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_din;
wire    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_dout;
wire    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_din;
wire    start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_dout;
wire    start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_din;
wire    start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_dout;
wire    start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_din;
wire    start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_dout;
wire    start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_din;
wire    start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_dout;
wire    start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_empty_n;
wire   [0:0] start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_din;
wire    start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_full_n;
wire   [0:0] start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_dout;
wire    start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_din;
wire    start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_dout;
wire    start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_din;
wire    start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_dout;
wire    start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_din;
wire    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_dout;
wire    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_empty_n;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_start_full_n;
wire    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_start_write;
wire   [0:0] start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_din;
wire    start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_full_n;
wire   [0:0] start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_dout;
wire    start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_din;
wire    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_dout;
wire    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_din;
wire    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_dout;
wire    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_din;
wire    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_dout;
wire    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_din;
wire    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_dout;
wire    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_din;
wire    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_dout;
wire    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_din;
wire    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_dout;
wire    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_empty_n;
wire   [0:0] start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_din;
wire    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_full_n;
wire   [0:0] start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_dout;
wire    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_din;
wire    start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_dout;
wire    start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_empty_n;
wire    relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_start_full_n;
wire    relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready = 1'b0;
#0 clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready = 1'b0;
#0 add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready = 1'b0;
#0 pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready_count = 2'd0;
end

clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_s clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_start),
    .start_full_n(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_full_n),
    .ap_done(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_done),
    .ap_continue(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_continue),
    .ap_idle(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_idle),
    .ap_ready(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready),
    .start_out(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_out),
    .start_write(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_write),
    .data_V_data_0_V_TDATA(pos_enc_main_V_data_0_V_TDATA),
    .data_V_data_0_V_TVALID(pos_enc_main_V_data_0_V_TVALID),
    .data_V_data_0_V_TREADY(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_0_V_TREADY),
    .data_V_data_1_V_TDATA(pos_enc_main_V_data_1_V_TDATA),
    .data_V_data_1_V_TVALID(pos_enc_main_V_data_1_V_TVALID),
    .data_V_data_1_V_TREADY(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_1_V_TREADY),
    .data_V_data_2_V_TDATA(pos_enc_main_V_data_2_V_TDATA),
    .data_V_data_2_V_TVALID(pos_enc_main_V_data_2_V_TVALID),
    .data_V_data_2_V_TREADY(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_2_V_TREADY),
    .data_V_data_3_V_TDATA(pos_enc_main_V_data_3_V_TDATA),
    .data_V_data_3_V_TVALID(pos_enc_main_V_data_3_V_TVALID),
    .data_V_data_3_V_TREADY(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_3_V_TREADY),
    .res1_V_data_0_V_din(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_0_V_din),
    .res1_V_data_0_V_full_n(layer52_cpy1_V_data_0_V_full_n),
    .res1_V_data_0_V_write(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_0_V_write),
    .res1_V_data_1_V_din(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_1_V_din),
    .res1_V_data_1_V_full_n(layer52_cpy1_V_data_1_V_full_n),
    .res1_V_data_1_V_write(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_1_V_write),
    .res1_V_data_2_V_din(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_2_V_din),
    .res1_V_data_2_V_full_n(layer52_cpy1_V_data_2_V_full_n),
    .res1_V_data_2_V_write(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_2_V_write),
    .res1_V_data_3_V_din(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_3_V_din),
    .res1_V_data_3_V_full_n(layer52_cpy1_V_data_3_V_full_n),
    .res1_V_data_3_V_write(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_3_V_write),
    .res2_V_data_0_V_din(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_0_V_din),
    .res2_V_data_0_V_full_n(layer52_cpy2_V_data_0_V_full_n),
    .res2_V_data_0_V_write(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_0_V_write),
    .res2_V_data_1_V_din(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_1_V_din),
    .res2_V_data_1_V_full_n(layer52_cpy2_V_data_1_V_full_n),
    .res2_V_data_1_V_write(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_1_V_write),
    .res2_V_data_2_V_din(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_2_V_din),
    .res2_V_data_2_V_full_n(layer52_cpy2_V_data_2_V_full_n),
    .res2_V_data_2_V_write(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_2_V_write),
    .res2_V_data_3_V_din(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_3_V_din),
    .res2_V_data_3_V_full_n(layer52_cpy2_V_data_3_V_full_n),
    .res2_V_data_3_V_write(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_3_V_write)
);

pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_start),
    .ap_done(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_done),
    .ap_continue(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_continue),
    .ap_idle(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_idle),
    .ap_ready(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_ready),
    .data_V_data_0_V_dout(layer52_cpy1_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer52_cpy1_V_data_0_V_empty_n),
    .data_V_data_0_V_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer52_cpy1_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer52_cpy1_V_data_1_V_empty_n),
    .data_V_data_1_V_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer52_cpy1_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer52_cpy1_V_data_2_V_empty_n),
    .data_V_data_2_V_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer52_cpy1_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer52_cpy1_V_data_3_V_empty_n),
    .data_V_data_3_V_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_3_V_read),
    .res_V_data_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_res_V_data_V_din),
    .res_V_data_V_full_n(layer49_out_V_data_0_V_full_n),
    .res_V_data_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_res_V_data_V_write)
);

add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_s add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_full_n),
    .ap_done(add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_done),
    .ap_continue(add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_continue),
    .ap_idle(add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_idle),
    .ap_ready(add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready),
    .start_out(add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_start_out),
    .start_write(add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_start_write),
    .data1_V_data_V_TDATA(input_images_V_data_0_V_TDATA),
    .data1_V_data_V_TVALID(input_images_V_data_0_V_TVALID),
    .data1_V_data_V_TREADY(add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_data1_V_data_V_TREADY),
    .data2_V_data_V_dout(layer49_out_V_data_0_V_dout),
    .data2_V_data_V_empty_n(layer49_out_V_data_0_V_empty_n),
    .data2_V_data_V_read(add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_data2_V_data_V_read),
    .res_V_data_V_din(add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_res_V_data_V_din),
    .res_V_data_V_full_n(layer5_out_V_data_0_V_full_n),
    .res_V_data_V_write(add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_res_V_data_V_write)
);

zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_s zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_full_n),
    .ap_done(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_ready),
    .start_out(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_start_out),
    .start_write(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_start_write),
    .data_V_data_V_dout(layer5_out_V_data_0_V_dout),
    .data_V_data_V_empty_n(layer5_out_V_data_0_V_empty_n),
    .data_V_data_V_read(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_data_V_data_V_read),
    .res_V_data_V_din(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_res_V_data_V_din),
    .res_V_data_V_full_n(layer53_out_V_data_0_V_full_n),
    .res_V_data_V_write(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_res_V_data_V_write)
);

conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_s conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_start_out),
    .start_write(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_start_write),
    .data_V_data_V_dout(layer53_out_V_data_0_V_dout),
    .data_V_data_V_empty_n(layer53_out_V_data_0_V_empty_n),
    .data_V_data_V_read(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_data_V_data_V_read),
    .res_V_data_0_V_din(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer6_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer6_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer6_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer6_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_3_V_write)
);

relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_s relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_full_n),
    .ap_done(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_ready),
    .start_out(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_start_out),
    .start_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_start_write),
    .data_V_data_0_V_dout(layer6_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer6_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer6_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer6_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer6_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer6_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer6_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer6_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer9_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer9_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer9_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer9_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_3_V_write)
);

zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_s zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_full_n),
    .ap_done(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_ready),
    .start_out(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_start_out),
    .start_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_start_write),
    .data_V_data_0_V_dout(layer9_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer9_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer9_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer9_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer9_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer9_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer9_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer9_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer54_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer54_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer54_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer54_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_3_V_write)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_s conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_start_out),
    .start_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_start_write),
    .data_V_data_0_V_dout(layer54_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer54_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer54_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer54_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer54_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer54_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer54_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer54_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer10_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer10_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer10_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer10_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_3_V_write)
);

relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_s relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_full_n),
    .ap_done(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_ready),
    .start_out(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_start_out),
    .start_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_start_write),
    .data_V_data_0_V_dout(layer10_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer10_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer10_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer10_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer10_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer10_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer10_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer10_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer13_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer13_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer13_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer13_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_3_V_write)
);

zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_s zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_full_n),
    .ap_done(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_ready),
    .start_out(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_start_out),
    .start_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_start_write),
    .data_V_data_0_V_dout(layer13_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer13_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer13_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer13_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer13_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer13_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer13_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer13_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer55_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer55_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer55_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer55_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_3_V_write)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_s conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_start_out),
    .start_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_start_write),
    .data_V_data_0_V_dout(layer55_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer55_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer55_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer55_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer55_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer55_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer55_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer55_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer14_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer14_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer14_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer14_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_3_V_write)
);

relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_s relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_start),
    .ap_done(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_ready),
    .data_V_data_0_V_dout(layer14_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer14_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer14_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer14_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer14_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer14_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer14_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer14_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer18_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer18_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer18_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer18_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_3_V_write)
);

pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_s pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_start),
    .start_full_n(start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_full_n),
    .ap_done(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_done),
    .ap_continue(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_continue),
    .ap_idle(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_idle),
    .ap_ready(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready),
    .start_out(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_start_out),
    .start_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_start_write),
    .data_V_data_0_V_TDATA(pos_enc_bottleneck_V_data_0_V_TDATA),
    .data_V_data_0_V_TVALID(pos_enc_bottleneck_V_data_0_V_TVALID),
    .data_V_data_0_V_TREADY(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_0_V_TREADY),
    .data_V_data_1_V_TDATA(pos_enc_bottleneck_V_data_1_V_TDATA),
    .data_V_data_1_V_TVALID(pos_enc_bottleneck_V_data_1_V_TVALID),
    .data_V_data_1_V_TREADY(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_1_V_TREADY),
    .data_V_data_2_V_TDATA(pos_enc_bottleneck_V_data_2_V_TDATA),
    .data_V_data_2_V_TVALID(pos_enc_bottleneck_V_data_2_V_TVALID),
    .data_V_data_2_V_TREADY(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_2_V_TREADY),
    .data_V_data_3_V_TDATA(pos_enc_bottleneck_V_data_3_V_TDATA),
    .data_V_data_3_V_TVALID(pos_enc_bottleneck_V_data_3_V_TVALID),
    .data_V_data_3_V_TREADY(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_3_V_TREADY),
    .res_V_data_0_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer50_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer50_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer50_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer50_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_3_V_write)
);

add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_s add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_full_n),
    .ap_done(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_done),
    .ap_continue(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_continue),
    .ap_idle(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_idle),
    .ap_ready(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_ready),
    .start_out(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_start_out),
    .start_write(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_start_write),
    .data1_V_data_0_V_dout(layer18_out_V_data_0_V_dout),
    .data1_V_data_0_V_empty_n(layer18_out_V_data_0_V_empty_n),
    .data1_V_data_0_V_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_0_V_read),
    .data1_V_data_1_V_dout(layer18_out_V_data_1_V_dout),
    .data1_V_data_1_V_empty_n(layer18_out_V_data_1_V_empty_n),
    .data1_V_data_1_V_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_1_V_read),
    .data1_V_data_2_V_dout(layer18_out_V_data_2_V_dout),
    .data1_V_data_2_V_empty_n(layer18_out_V_data_2_V_empty_n),
    .data1_V_data_2_V_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_2_V_read),
    .data1_V_data_3_V_dout(layer18_out_V_data_3_V_dout),
    .data1_V_data_3_V_empty_n(layer18_out_V_data_3_V_empty_n),
    .data1_V_data_3_V_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_3_V_read),
    .data2_V_data_0_V_dout(layer50_out_V_data_0_V_dout),
    .data2_V_data_0_V_empty_n(layer50_out_V_data_0_V_empty_n),
    .data2_V_data_0_V_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_0_V_read),
    .data2_V_data_1_V_dout(layer50_out_V_data_1_V_dout),
    .data2_V_data_1_V_empty_n(layer50_out_V_data_1_V_empty_n),
    .data2_V_data_1_V_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_1_V_read),
    .data2_V_data_2_V_dout(layer50_out_V_data_2_V_dout),
    .data2_V_data_2_V_empty_n(layer50_out_V_data_2_V_empty_n),
    .data2_V_data_2_V_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_2_V_read),
    .data2_V_data_3_V_dout(layer50_out_V_data_3_V_dout),
    .data2_V_data_3_V_empty_n(layer50_out_V_data_3_V_empty_n),
    .data2_V_data_3_V_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_3_V_read),
    .res_V_data_0_V_din(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer21_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer21_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer21_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer21_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_3_V_write)
);

zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_s zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_full_n),
    .ap_done(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_ready),
    .start_out(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_start_out),
    .start_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_start_write),
    .data_V_data_0_V_dout(layer21_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer21_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer21_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer21_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer21_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer21_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer21_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer21_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer56_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer56_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer56_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer56_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_3_V_write)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_s conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_start_out),
    .start_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_start_write),
    .data_V_data_0_V_dout(layer56_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer56_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer56_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer56_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer56_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer56_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer56_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer56_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer22_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer22_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer22_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer22_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer22_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer22_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer22_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer22_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_7_V_write)
);

relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_s relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_full_n),
    .ap_done(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_ready),
    .start_out(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_start_out),
    .start_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_start_write),
    .data_V_data_0_V_dout(layer22_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer22_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer22_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer22_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer22_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer22_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer22_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer22_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer22_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer22_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer22_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer22_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer22_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer22_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer22_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer22_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_7_V_read),
    .res_V_data_0_V_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer25_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer25_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer25_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer25_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer25_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer25_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer25_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer25_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_7_V_write)
);

zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_s zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_full_n),
    .ap_done(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_ready),
    .start_out(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_start_out),
    .start_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_start_write),
    .data_V_data_0_V_dout(layer25_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer25_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer25_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer25_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer25_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer25_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer25_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer25_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer25_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer25_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer25_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer25_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer25_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer25_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer25_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer25_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_7_V_read),
    .res_V_data_0_V_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer57_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer57_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer57_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer57_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer57_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer57_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer57_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer57_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_7_V_write)
);

conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_s conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_start_out),
    .start_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_start_write),
    .data_V_data_0_V_dout(layer57_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer57_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer57_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer57_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer57_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer57_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer57_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer57_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer57_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer57_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer57_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer57_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer57_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer57_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer57_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer57_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_7_V_read),
    .res_V_data_0_V_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer26_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer26_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer26_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer26_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer26_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer26_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer26_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer26_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_7_V_write)
);

relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_s relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_start),
    .start_full_n(start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_full_n),
    .ap_done(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_ready),
    .start_out(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_start_out),
    .start_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_start_write),
    .data_V_data_0_V_dout(layer26_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer26_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer26_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer26_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer26_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer26_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer26_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer26_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer26_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer26_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer26_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer26_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer26_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer26_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer26_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer26_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_7_V_read),
    .res_V_data_0_V_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer29_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer29_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer29_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer29_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer29_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer29_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer29_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer29_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_7_V_write)
);

resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_full_n),
    .ap_done(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_done),
    .ap_continue(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_continue),
    .ap_idle(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_idle),
    .ap_ready(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_ready),
    .start_out(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_start_out),
    .start_write(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_start_write),
    .image_V_data_0_V_dout(layer29_out_V_data_0_V_dout),
    .image_V_data_0_V_empty_n(layer29_out_V_data_0_V_empty_n),
    .image_V_data_0_V_read(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_0_V_read),
    .image_V_data_1_V_dout(layer29_out_V_data_1_V_dout),
    .image_V_data_1_V_empty_n(layer29_out_V_data_1_V_empty_n),
    .image_V_data_1_V_read(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_1_V_read),
    .image_V_data_2_V_dout(layer29_out_V_data_2_V_dout),
    .image_V_data_2_V_empty_n(layer29_out_V_data_2_V_empty_n),
    .image_V_data_2_V_read(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_2_V_read),
    .image_V_data_3_V_dout(layer29_out_V_data_3_V_dout),
    .image_V_data_3_V_empty_n(layer29_out_V_data_3_V_empty_n),
    .image_V_data_3_V_read(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_3_V_read),
    .image_V_data_4_V_dout(layer29_out_V_data_4_V_dout),
    .image_V_data_4_V_empty_n(layer29_out_V_data_4_V_empty_n),
    .image_V_data_4_V_read(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_4_V_read),
    .image_V_data_5_V_dout(layer29_out_V_data_5_V_dout),
    .image_V_data_5_V_empty_n(layer29_out_V_data_5_V_empty_n),
    .image_V_data_5_V_read(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_5_V_read),
    .image_V_data_6_V_dout(layer29_out_V_data_6_V_dout),
    .image_V_data_6_V_empty_n(layer29_out_V_data_6_V_empty_n),
    .image_V_data_6_V_read(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_6_V_read),
    .image_V_data_7_V_dout(layer29_out_V_data_7_V_dout),
    .image_V_data_7_V_empty_n(layer29_out_V_data_7_V_empty_n),
    .image_V_data_7_V_read(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_7_V_read),
    .resized_V_data_0_V_din(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_0_V_din),
    .resized_V_data_0_V_full_n(layer30_out_V_data_0_V_full_n),
    .resized_V_data_0_V_write(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_0_V_write),
    .resized_V_data_1_V_din(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_1_V_din),
    .resized_V_data_1_V_full_n(layer30_out_V_data_1_V_full_n),
    .resized_V_data_1_V_write(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_1_V_write),
    .resized_V_data_2_V_din(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_2_V_din),
    .resized_V_data_2_V_full_n(layer30_out_V_data_2_V_full_n),
    .resized_V_data_2_V_write(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_2_V_write),
    .resized_V_data_3_V_din(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_3_V_din),
    .resized_V_data_3_V_full_n(layer30_out_V_data_3_V_full_n),
    .resized_V_data_3_V_write(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_3_V_write),
    .resized_V_data_4_V_din(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_4_V_din),
    .resized_V_data_4_V_full_n(layer30_out_V_data_4_V_full_n),
    .resized_V_data_4_V_write(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_4_V_write),
    .resized_V_data_5_V_din(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_5_V_din),
    .resized_V_data_5_V_full_n(layer30_out_V_data_5_V_full_n),
    .resized_V_data_5_V_write(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_5_V_write),
    .resized_V_data_6_V_din(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_6_V_din),
    .resized_V_data_6_V_full_n(layer30_out_V_data_6_V_full_n),
    .resized_V_data_6_V_write(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_6_V_write),
    .resized_V_data_7_V_din(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_7_V_din),
    .resized_V_data_7_V_full_n(layer30_out_V_data_7_V_full_n),
    .resized_V_data_7_V_write(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_7_V_write)
);

zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_s zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_full_n),
    .ap_done(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_ready),
    .start_out(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_start_out),
    .start_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_start_write),
    .data_V_data_0_V_dout(layer30_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer30_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer30_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer30_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer30_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer30_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer30_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer30_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer30_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer30_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer30_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer30_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer30_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer30_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer30_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer30_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_7_V_read),
    .res_V_data_0_V_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer58_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer58_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer58_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer58_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_3_V_write),
    .res_V_data_4_V_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_4_V_din),
    .res_V_data_4_V_full_n(layer58_out_V_data_4_V_full_n),
    .res_V_data_4_V_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_4_V_write),
    .res_V_data_5_V_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_5_V_din),
    .res_V_data_5_V_full_n(layer58_out_V_data_5_V_full_n),
    .res_V_data_5_V_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_5_V_write),
    .res_V_data_6_V_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_6_V_din),
    .res_V_data_6_V_full_n(layer58_out_V_data_6_V_full_n),
    .res_V_data_6_V_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_6_V_write),
    .res_V_data_7_V_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_7_V_din),
    .res_V_data_7_V_full_n(layer58_out_V_data_7_V_full_n),
    .res_V_data_7_V_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_7_V_write)
);

conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_s conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_start_out),
    .start_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_start_write),
    .data_V_data_0_V_dout(layer58_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer58_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer58_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer58_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer58_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer58_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer58_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer58_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_3_V_read),
    .data_V_data_4_V_dout(layer58_out_V_data_4_V_dout),
    .data_V_data_4_V_empty_n(layer58_out_V_data_4_V_empty_n),
    .data_V_data_4_V_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_4_V_read),
    .data_V_data_5_V_dout(layer58_out_V_data_5_V_dout),
    .data_V_data_5_V_empty_n(layer58_out_V_data_5_V_empty_n),
    .data_V_data_5_V_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_5_V_read),
    .data_V_data_6_V_dout(layer58_out_V_data_6_V_dout),
    .data_V_data_6_V_empty_n(layer58_out_V_data_6_V_empty_n),
    .data_V_data_6_V_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_6_V_read),
    .data_V_data_7_V_dout(layer58_out_V_data_7_V_dout),
    .data_V_data_7_V_empty_n(layer58_out_V_data_7_V_empty_n),
    .data_V_data_7_V_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_7_V_read),
    .res_V_data_0_V_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer31_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer31_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer31_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer31_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_3_V_write)
);

relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_s relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_start),
    .ap_done(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_ready),
    .data_V_data_0_V_dout(layer31_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer31_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer31_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer31_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer31_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer31_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer31_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer31_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer34_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer34_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer34_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer34_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_3_V_write)
);

pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_s pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_start),
    .start_full_n(start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_full_n),
    .ap_done(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_done),
    .ap_continue(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_continue),
    .ap_idle(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_idle),
    .ap_ready(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_ready),
    .start_out(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_start_out),
    .start_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_start_write),
    .data_V_data_0_V_dout(layer52_cpy2_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer52_cpy2_V_data_0_V_empty_n),
    .data_V_data_0_V_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer52_cpy2_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer52_cpy2_V_data_1_V_empty_n),
    .data_V_data_1_V_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer52_cpy2_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer52_cpy2_V_data_2_V_empty_n),
    .data_V_data_2_V_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer52_cpy2_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer52_cpy2_V_data_3_V_empty_n),
    .data_V_data_3_V_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer51_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer51_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer51_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer51_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_3_V_write)
);

add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_s add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_full_n),
    .ap_done(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_done),
    .ap_continue(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_continue),
    .ap_idle(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_idle),
    .ap_ready(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_ready),
    .start_out(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_start_out),
    .start_write(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_start_write),
    .data1_V_data_0_V_dout(layer34_out_V_data_0_V_dout),
    .data1_V_data_0_V_empty_n(layer34_out_V_data_0_V_empty_n),
    .data1_V_data_0_V_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_0_V_read),
    .data1_V_data_1_V_dout(layer34_out_V_data_1_V_dout),
    .data1_V_data_1_V_empty_n(layer34_out_V_data_1_V_empty_n),
    .data1_V_data_1_V_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_1_V_read),
    .data1_V_data_2_V_dout(layer34_out_V_data_2_V_dout),
    .data1_V_data_2_V_empty_n(layer34_out_V_data_2_V_empty_n),
    .data1_V_data_2_V_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_2_V_read),
    .data1_V_data_3_V_dout(layer34_out_V_data_3_V_dout),
    .data1_V_data_3_V_empty_n(layer34_out_V_data_3_V_empty_n),
    .data1_V_data_3_V_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_3_V_read),
    .data2_V_data_0_V_dout(layer51_out_V_data_0_V_dout),
    .data2_V_data_0_V_empty_n(layer51_out_V_data_0_V_empty_n),
    .data2_V_data_0_V_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_0_V_read),
    .data2_V_data_1_V_dout(layer51_out_V_data_1_V_dout),
    .data2_V_data_1_V_empty_n(layer51_out_V_data_1_V_empty_n),
    .data2_V_data_1_V_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_1_V_read),
    .data2_V_data_2_V_dout(layer51_out_V_data_2_V_dout),
    .data2_V_data_2_V_empty_n(layer51_out_V_data_2_V_empty_n),
    .data2_V_data_2_V_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_2_V_read),
    .data2_V_data_3_V_dout(layer51_out_V_data_3_V_dout),
    .data2_V_data_3_V_empty_n(layer51_out_V_data_3_V_empty_n),
    .data2_V_data_3_V_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_3_V_read),
    .res_V_data_0_V_din(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer37_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer37_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer37_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer37_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_3_V_write)
);

zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_s zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_full_n),
    .ap_done(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_ready),
    .start_out(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_start_out),
    .start_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_start_write),
    .data_V_data_0_V_dout(layer37_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer37_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer37_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer37_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer37_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer37_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer37_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer37_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer59_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer59_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer59_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer59_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_3_V_write)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_s conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_start_out),
    .start_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_start_write),
    .data_V_data_0_V_dout(layer59_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer59_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer59_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer59_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer59_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer59_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer59_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer59_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer38_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer38_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer38_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer38_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_3_V_write)
);

relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_s relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_full_n),
    .ap_done(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_ready),
    .start_out(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_start_out),
    .start_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_start_write),
    .data_V_data_0_V_dout(layer38_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer38_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer38_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer38_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer38_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer38_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer38_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer38_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer41_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer41_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer41_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer41_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_3_V_write)
);

zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_s zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_full_n),
    .ap_done(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_ready),
    .start_out(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_start_out),
    .start_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_start_write),
    .data_V_data_0_V_dout(layer41_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer41_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer41_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer41_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer41_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer41_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer41_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer41_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer60_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer60_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer60_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer60_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_3_V_write)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_s conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_start_out),
    .start_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_start_write),
    .data_V_data_0_V_dout(layer60_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer60_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer60_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer60_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer60_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer60_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer60_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer60_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer42_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer42_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer42_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer42_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_3_V_write)
);

relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_s relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_start),
    .start_full_n(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_full_n),
    .ap_done(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_ready),
    .start_out(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_start_out),
    .start_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_start_write),
    .data_V_data_0_V_dout(layer42_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer42_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer42_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer42_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer42_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer42_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer42_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer42_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer45_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer45_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer45_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer45_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_3_V_write)
);

pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_full_n),
    .ap_done(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_done),
    .ap_continue(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_continue),
    .ap_idle(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_idle),
    .ap_ready(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_ready),
    .start_out(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_start_out),
    .start_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_start_write),
    .data_V_data_0_V_dout(layer45_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer45_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer45_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer45_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer45_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer45_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer45_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer45_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_3_V_read),
    .res_V_data_V_din(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_res_V_data_V_din),
    .res_V_data_V_full_n(layer61_out_V_data_0_V_full_n),
    .res_V_data_V_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_res_V_data_V_write)
);

relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_s relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_start),
    .ap_done(relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_ready),
    .data_V_data_V_dout(layer61_out_V_data_0_V_dout),
    .data_V_data_V_empty_n(layer61_out_V_data_0_V_empty_n),
    .data_V_data_V_read(relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_data_V_data_V_read),
    .res_V_data_V_TDATA(relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_res_V_data_V_TDATA),
    .res_V_data_V_TVALID(relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_res_V_data_V_TVALID),
    .res_V_data_V_TREADY(layer48_out_V_data_0_V_TREADY)
);

fifo_w8_d4096_A layer52_cpy1_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_0_V_din),
    .if_full_n(layer52_cpy1_V_data_0_V_full_n),
    .if_write(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_0_V_write),
    .if_dout(layer52_cpy1_V_data_0_V_dout),
    .if_empty_n(layer52_cpy1_V_data_0_V_empty_n),
    .if_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_0_V_read)
);

fifo_w8_d4096_A layer52_cpy1_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_1_V_din),
    .if_full_n(layer52_cpy1_V_data_1_V_full_n),
    .if_write(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_1_V_write),
    .if_dout(layer52_cpy1_V_data_1_V_dout),
    .if_empty_n(layer52_cpy1_V_data_1_V_empty_n),
    .if_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_1_V_read)
);

fifo_w8_d4096_A layer52_cpy1_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_2_V_din),
    .if_full_n(layer52_cpy1_V_data_2_V_full_n),
    .if_write(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_2_V_write),
    .if_dout(layer52_cpy1_V_data_2_V_dout),
    .if_empty_n(layer52_cpy1_V_data_2_V_empty_n),
    .if_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_2_V_read)
);

fifo_w8_d4096_A layer52_cpy1_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_3_V_din),
    .if_full_n(layer52_cpy1_V_data_3_V_full_n),
    .if_write(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_3_V_write),
    .if_dout(layer52_cpy1_V_data_3_V_dout),
    .if_empty_n(layer52_cpy1_V_data_3_V_empty_n),
    .if_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_3_V_read)
);

fifo_w8_d4096_A layer52_cpy2_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_0_V_din),
    .if_full_n(layer52_cpy2_V_data_0_V_full_n),
    .if_write(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_0_V_write),
    .if_dout(layer52_cpy2_V_data_0_V_dout),
    .if_empty_n(layer52_cpy2_V_data_0_V_empty_n),
    .if_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_0_V_read)
);

fifo_w8_d4096_A layer52_cpy2_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_1_V_din),
    .if_full_n(layer52_cpy2_V_data_1_V_full_n),
    .if_write(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_1_V_write),
    .if_dout(layer52_cpy2_V_data_1_V_dout),
    .if_empty_n(layer52_cpy2_V_data_1_V_empty_n),
    .if_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_1_V_read)
);

fifo_w8_d4096_A layer52_cpy2_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_2_V_din),
    .if_full_n(layer52_cpy2_V_data_2_V_full_n),
    .if_write(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_2_V_write),
    .if_dout(layer52_cpy2_V_data_2_V_dout),
    .if_empty_n(layer52_cpy2_V_data_2_V_empty_n),
    .if_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_2_V_read)
);

fifo_w8_d4096_A layer52_cpy2_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_3_V_din),
    .if_full_n(layer52_cpy2_V_data_3_V_full_n),
    .if_write(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_3_V_write),
    .if_dout(layer52_cpy2_V_data_3_V_dout),
    .if_empty_n(layer52_cpy2_V_data_3_V_empty_n),
    .if_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_3_V_read)
);

fifo_w8_d4096_A layer49_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_res_V_data_V_din),
    .if_full_n(layer49_out_V_data_0_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_res_V_data_V_write),
    .if_dout(layer49_out_V_data_0_V_dout),
    .if_empty_n(layer49_out_V_data_0_V_empty_n),
    .if_read(add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_data2_V_data_V_read)
);

fifo_w8_d4096_A layer5_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_res_V_data_V_din),
    .if_full_n(layer5_out_V_data_0_V_full_n),
    .if_write(add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_res_V_data_V_write),
    .if_dout(layer5_out_V_data_0_V_dout),
    .if_empty_n(layer5_out_V_data_0_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_data_V_data_V_read)
);

fifo_w8_d4356_A layer53_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_res_V_data_V_din),
    .if_full_n(layer53_out_V_data_0_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_res_V_data_V_write),
    .if_dout(layer53_out_V_data_0_V_dout),
    .if_empty_n(layer53_out_V_data_0_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_data_V_data_V_read)
);

fifo_w8_d4096_A layer6_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_0_V_din),
    .if_full_n(layer6_out_V_data_0_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_0_V_write),
    .if_dout(layer6_out_V_data_0_V_dout),
    .if_empty_n(layer6_out_V_data_0_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_0_V_read)
);

fifo_w8_d4096_A layer6_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_1_V_din),
    .if_full_n(layer6_out_V_data_1_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_1_V_write),
    .if_dout(layer6_out_V_data_1_V_dout),
    .if_empty_n(layer6_out_V_data_1_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_1_V_read)
);

fifo_w8_d4096_A layer6_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_2_V_din),
    .if_full_n(layer6_out_V_data_2_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_2_V_write),
    .if_dout(layer6_out_V_data_2_V_dout),
    .if_empty_n(layer6_out_V_data_2_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_2_V_read)
);

fifo_w8_d4096_A layer6_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_3_V_din),
    .if_full_n(layer6_out_V_data_3_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_3_V_write),
    .if_dout(layer6_out_V_data_3_V_dout),
    .if_empty_n(layer6_out_V_data_3_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_3_V_read)
);

fifo_w8_d4096_A layer9_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_0_V_din),
    .if_full_n(layer9_out_V_data_0_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_0_V_write),
    .if_dout(layer9_out_V_data_0_V_dout),
    .if_empty_n(layer9_out_V_data_0_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_0_V_read)
);

fifo_w8_d4096_A layer9_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_1_V_din),
    .if_full_n(layer9_out_V_data_1_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_1_V_write),
    .if_dout(layer9_out_V_data_1_V_dout),
    .if_empty_n(layer9_out_V_data_1_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_1_V_read)
);

fifo_w8_d4096_A layer9_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_2_V_din),
    .if_full_n(layer9_out_V_data_2_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_2_V_write),
    .if_dout(layer9_out_V_data_2_V_dout),
    .if_empty_n(layer9_out_V_data_2_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_2_V_read)
);

fifo_w8_d4096_A layer9_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_3_V_din),
    .if_full_n(layer9_out_V_data_3_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_3_V_write),
    .if_dout(layer9_out_V_data_3_V_dout),
    .if_empty_n(layer9_out_V_data_3_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_3_V_read)
);

fifo_w8_d4356_A layer54_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_0_V_din),
    .if_full_n(layer54_out_V_data_0_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_0_V_write),
    .if_dout(layer54_out_V_data_0_V_dout),
    .if_empty_n(layer54_out_V_data_0_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_0_V_read)
);

fifo_w8_d4356_A layer54_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_1_V_din),
    .if_full_n(layer54_out_V_data_1_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_1_V_write),
    .if_dout(layer54_out_V_data_1_V_dout),
    .if_empty_n(layer54_out_V_data_1_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_1_V_read)
);

fifo_w8_d4356_A layer54_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_2_V_din),
    .if_full_n(layer54_out_V_data_2_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_2_V_write),
    .if_dout(layer54_out_V_data_2_V_dout),
    .if_empty_n(layer54_out_V_data_2_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_2_V_read)
);

fifo_w8_d4356_A layer54_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_3_V_din),
    .if_full_n(layer54_out_V_data_3_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_3_V_write),
    .if_dout(layer54_out_V_data_3_V_dout),
    .if_empty_n(layer54_out_V_data_3_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_3_V_read)
);

fifo_w8_d4096_A layer10_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_0_V_din),
    .if_full_n(layer10_out_V_data_0_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_0_V_write),
    .if_dout(layer10_out_V_data_0_V_dout),
    .if_empty_n(layer10_out_V_data_0_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_0_V_read)
);

fifo_w8_d4096_A layer10_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_1_V_din),
    .if_full_n(layer10_out_V_data_1_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_1_V_write),
    .if_dout(layer10_out_V_data_1_V_dout),
    .if_empty_n(layer10_out_V_data_1_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_1_V_read)
);

fifo_w8_d4096_A layer10_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_2_V_din),
    .if_full_n(layer10_out_V_data_2_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_2_V_write),
    .if_dout(layer10_out_V_data_2_V_dout),
    .if_empty_n(layer10_out_V_data_2_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_2_V_read)
);

fifo_w8_d4096_A layer10_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_3_V_din),
    .if_full_n(layer10_out_V_data_3_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_3_V_write),
    .if_dout(layer10_out_V_data_3_V_dout),
    .if_empty_n(layer10_out_V_data_3_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_3_V_read)
);

fifo_w8_d4096_A layer13_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_0_V_din),
    .if_full_n(layer13_out_V_data_0_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_0_V_write),
    .if_dout(layer13_out_V_data_0_V_dout),
    .if_empty_n(layer13_out_V_data_0_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_0_V_read)
);

fifo_w8_d4096_A layer13_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_1_V_din),
    .if_full_n(layer13_out_V_data_1_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_1_V_write),
    .if_dout(layer13_out_V_data_1_V_dout),
    .if_empty_n(layer13_out_V_data_1_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_1_V_read)
);

fifo_w8_d4096_A layer13_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_2_V_din),
    .if_full_n(layer13_out_V_data_2_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_2_V_write),
    .if_dout(layer13_out_V_data_2_V_dout),
    .if_empty_n(layer13_out_V_data_2_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_2_V_read)
);

fifo_w8_d4096_A layer13_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_3_V_din),
    .if_full_n(layer13_out_V_data_3_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_3_V_write),
    .if_dout(layer13_out_V_data_3_V_dout),
    .if_empty_n(layer13_out_V_data_3_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_3_V_read)
);

fifo_w8_d4225_A layer55_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_0_V_din),
    .if_full_n(layer55_out_V_data_0_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_0_V_write),
    .if_dout(layer55_out_V_data_0_V_dout),
    .if_empty_n(layer55_out_V_data_0_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_0_V_read)
);

fifo_w8_d4225_A layer55_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_1_V_din),
    .if_full_n(layer55_out_V_data_1_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_1_V_write),
    .if_dout(layer55_out_V_data_1_V_dout),
    .if_empty_n(layer55_out_V_data_1_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_1_V_read)
);

fifo_w8_d4225_A layer55_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_2_V_din),
    .if_full_n(layer55_out_V_data_2_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_2_V_write),
    .if_dout(layer55_out_V_data_2_V_dout),
    .if_empty_n(layer55_out_V_data_2_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_2_V_read)
);

fifo_w8_d4225_A layer55_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_3_V_din),
    .if_full_n(layer55_out_V_data_3_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_3_V_write),
    .if_dout(layer55_out_V_data_3_V_dout),
    .if_empty_n(layer55_out_V_data_3_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_3_V_read)
);

fifo_w8_d1024_A layer14_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_0_V_din),
    .if_full_n(layer14_out_V_data_0_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_0_V_write),
    .if_dout(layer14_out_V_data_0_V_dout),
    .if_empty_n(layer14_out_V_data_0_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_0_V_read)
);

fifo_w8_d1024_A layer14_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_1_V_din),
    .if_full_n(layer14_out_V_data_1_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_1_V_write),
    .if_dout(layer14_out_V_data_1_V_dout),
    .if_empty_n(layer14_out_V_data_1_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_1_V_read)
);

fifo_w8_d1024_A layer14_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_2_V_din),
    .if_full_n(layer14_out_V_data_2_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_2_V_write),
    .if_dout(layer14_out_V_data_2_V_dout),
    .if_empty_n(layer14_out_V_data_2_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_2_V_read)
);

fifo_w8_d1024_A layer14_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_3_V_din),
    .if_full_n(layer14_out_V_data_3_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_3_V_write),
    .if_dout(layer14_out_V_data_3_V_dout),
    .if_empty_n(layer14_out_V_data_3_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_3_V_read)
);

fifo_w8_d1024_A layer18_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_0_V_din),
    .if_full_n(layer18_out_V_data_0_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_0_V_write),
    .if_dout(layer18_out_V_data_0_V_dout),
    .if_empty_n(layer18_out_V_data_0_V_empty_n),
    .if_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_0_V_read)
);

fifo_w8_d1024_A layer18_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_1_V_din),
    .if_full_n(layer18_out_V_data_1_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_1_V_write),
    .if_dout(layer18_out_V_data_1_V_dout),
    .if_empty_n(layer18_out_V_data_1_V_empty_n),
    .if_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_1_V_read)
);

fifo_w8_d1024_A layer18_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_2_V_din),
    .if_full_n(layer18_out_V_data_2_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_2_V_write),
    .if_dout(layer18_out_V_data_2_V_dout),
    .if_empty_n(layer18_out_V_data_2_V_empty_n),
    .if_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_2_V_read)
);

fifo_w8_d1024_A layer18_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_3_V_din),
    .if_full_n(layer18_out_V_data_3_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_3_V_write),
    .if_dout(layer18_out_V_data_3_V_dout),
    .if_empty_n(layer18_out_V_data_3_V_empty_n),
    .if_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_3_V_read)
);

fifo_w8_d1024_A layer50_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_0_V_din),
    .if_full_n(layer50_out_V_data_0_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_0_V_write),
    .if_dout(layer50_out_V_data_0_V_dout),
    .if_empty_n(layer50_out_V_data_0_V_empty_n),
    .if_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_0_V_read)
);

fifo_w8_d1024_A layer50_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_1_V_din),
    .if_full_n(layer50_out_V_data_1_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_1_V_write),
    .if_dout(layer50_out_V_data_1_V_dout),
    .if_empty_n(layer50_out_V_data_1_V_empty_n),
    .if_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_1_V_read)
);

fifo_w8_d1024_A layer50_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_2_V_din),
    .if_full_n(layer50_out_V_data_2_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_2_V_write),
    .if_dout(layer50_out_V_data_2_V_dout),
    .if_empty_n(layer50_out_V_data_2_V_empty_n),
    .if_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_2_V_read)
);

fifo_w8_d1024_A layer50_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_3_V_din),
    .if_full_n(layer50_out_V_data_3_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_3_V_write),
    .if_dout(layer50_out_V_data_3_V_dout),
    .if_empty_n(layer50_out_V_data_3_V_empty_n),
    .if_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_3_V_read)
);

fifo_w8_d1024_A layer21_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_0_V_din),
    .if_full_n(layer21_out_V_data_0_V_full_n),
    .if_write(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_0_V_write),
    .if_dout(layer21_out_V_data_0_V_dout),
    .if_empty_n(layer21_out_V_data_0_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_0_V_read)
);

fifo_w8_d1024_A layer21_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_1_V_din),
    .if_full_n(layer21_out_V_data_1_V_full_n),
    .if_write(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_1_V_write),
    .if_dout(layer21_out_V_data_1_V_dout),
    .if_empty_n(layer21_out_V_data_1_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_1_V_read)
);

fifo_w8_d1024_A layer21_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_2_V_din),
    .if_full_n(layer21_out_V_data_2_V_full_n),
    .if_write(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_2_V_write),
    .if_dout(layer21_out_V_data_2_V_dout),
    .if_empty_n(layer21_out_V_data_2_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_2_V_read)
);

fifo_w8_d1024_A layer21_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_3_V_din),
    .if_full_n(layer21_out_V_data_3_V_full_n),
    .if_write(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_3_V_write),
    .if_dout(layer21_out_V_data_3_V_dout),
    .if_empty_n(layer21_out_V_data_3_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_3_V_read)
);

fifo_w8_d1156_A layer56_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_0_V_din),
    .if_full_n(layer56_out_V_data_0_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_0_V_write),
    .if_dout(layer56_out_V_data_0_V_dout),
    .if_empty_n(layer56_out_V_data_0_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_0_V_read)
);

fifo_w8_d1156_A layer56_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_1_V_din),
    .if_full_n(layer56_out_V_data_1_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_1_V_write),
    .if_dout(layer56_out_V_data_1_V_dout),
    .if_empty_n(layer56_out_V_data_1_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_1_V_read)
);

fifo_w8_d1156_A layer56_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_2_V_din),
    .if_full_n(layer56_out_V_data_2_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_2_V_write),
    .if_dout(layer56_out_V_data_2_V_dout),
    .if_empty_n(layer56_out_V_data_2_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_2_V_read)
);

fifo_w8_d1156_A layer56_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_3_V_din),
    .if_full_n(layer56_out_V_data_3_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_3_V_write),
    .if_dout(layer56_out_V_data_3_V_dout),
    .if_empty_n(layer56_out_V_data_3_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_3_V_read)
);

fifo_w8_d1024_A layer22_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_0_V_din),
    .if_full_n(layer22_out_V_data_0_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_0_V_write),
    .if_dout(layer22_out_V_data_0_V_dout),
    .if_empty_n(layer22_out_V_data_0_V_empty_n),
    .if_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_0_V_read)
);

fifo_w8_d1024_A layer22_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_1_V_din),
    .if_full_n(layer22_out_V_data_1_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_1_V_write),
    .if_dout(layer22_out_V_data_1_V_dout),
    .if_empty_n(layer22_out_V_data_1_V_empty_n),
    .if_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_1_V_read)
);

fifo_w8_d1024_A layer22_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_2_V_din),
    .if_full_n(layer22_out_V_data_2_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_2_V_write),
    .if_dout(layer22_out_V_data_2_V_dout),
    .if_empty_n(layer22_out_V_data_2_V_empty_n),
    .if_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_2_V_read)
);

fifo_w8_d1024_A layer22_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_3_V_din),
    .if_full_n(layer22_out_V_data_3_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_3_V_write),
    .if_dout(layer22_out_V_data_3_V_dout),
    .if_empty_n(layer22_out_V_data_3_V_empty_n),
    .if_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_3_V_read)
);

fifo_w8_d1024_A layer22_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_4_V_din),
    .if_full_n(layer22_out_V_data_4_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_4_V_write),
    .if_dout(layer22_out_V_data_4_V_dout),
    .if_empty_n(layer22_out_V_data_4_V_empty_n),
    .if_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_4_V_read)
);

fifo_w8_d1024_A layer22_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_5_V_din),
    .if_full_n(layer22_out_V_data_5_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_5_V_write),
    .if_dout(layer22_out_V_data_5_V_dout),
    .if_empty_n(layer22_out_V_data_5_V_empty_n),
    .if_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_5_V_read)
);

fifo_w8_d1024_A layer22_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_6_V_din),
    .if_full_n(layer22_out_V_data_6_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_6_V_write),
    .if_dout(layer22_out_V_data_6_V_dout),
    .if_empty_n(layer22_out_V_data_6_V_empty_n),
    .if_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_6_V_read)
);

fifo_w8_d1024_A layer22_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_7_V_din),
    .if_full_n(layer22_out_V_data_7_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_7_V_write),
    .if_dout(layer22_out_V_data_7_V_dout),
    .if_empty_n(layer22_out_V_data_7_V_empty_n),
    .if_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_7_V_read)
);

fifo_w8_d1024_A layer25_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_0_V_din),
    .if_full_n(layer25_out_V_data_0_V_full_n),
    .if_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_0_V_write),
    .if_dout(layer25_out_V_data_0_V_dout),
    .if_empty_n(layer25_out_V_data_0_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_0_V_read)
);

fifo_w8_d1024_A layer25_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_1_V_din),
    .if_full_n(layer25_out_V_data_1_V_full_n),
    .if_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_1_V_write),
    .if_dout(layer25_out_V_data_1_V_dout),
    .if_empty_n(layer25_out_V_data_1_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_1_V_read)
);

fifo_w8_d1024_A layer25_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_2_V_din),
    .if_full_n(layer25_out_V_data_2_V_full_n),
    .if_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_2_V_write),
    .if_dout(layer25_out_V_data_2_V_dout),
    .if_empty_n(layer25_out_V_data_2_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_2_V_read)
);

fifo_w8_d1024_A layer25_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_3_V_din),
    .if_full_n(layer25_out_V_data_3_V_full_n),
    .if_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_3_V_write),
    .if_dout(layer25_out_V_data_3_V_dout),
    .if_empty_n(layer25_out_V_data_3_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_3_V_read)
);

fifo_w8_d1024_A layer25_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_4_V_din),
    .if_full_n(layer25_out_V_data_4_V_full_n),
    .if_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_4_V_write),
    .if_dout(layer25_out_V_data_4_V_dout),
    .if_empty_n(layer25_out_V_data_4_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_4_V_read)
);

fifo_w8_d1024_A layer25_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_5_V_din),
    .if_full_n(layer25_out_V_data_5_V_full_n),
    .if_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_5_V_write),
    .if_dout(layer25_out_V_data_5_V_dout),
    .if_empty_n(layer25_out_V_data_5_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_5_V_read)
);

fifo_w8_d1024_A layer25_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_6_V_din),
    .if_full_n(layer25_out_V_data_6_V_full_n),
    .if_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_6_V_write),
    .if_dout(layer25_out_V_data_6_V_dout),
    .if_empty_n(layer25_out_V_data_6_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_6_V_read)
);

fifo_w8_d1024_A layer25_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_7_V_din),
    .if_full_n(layer25_out_V_data_7_V_full_n),
    .if_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_7_V_write),
    .if_dout(layer25_out_V_data_7_V_dout),
    .if_empty_n(layer25_out_V_data_7_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_7_V_read)
);

fifo_w8_d1156_A layer57_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_0_V_din),
    .if_full_n(layer57_out_V_data_0_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_0_V_write),
    .if_dout(layer57_out_V_data_0_V_dout),
    .if_empty_n(layer57_out_V_data_0_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_0_V_read)
);

fifo_w8_d1156_A layer57_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_1_V_din),
    .if_full_n(layer57_out_V_data_1_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_1_V_write),
    .if_dout(layer57_out_V_data_1_V_dout),
    .if_empty_n(layer57_out_V_data_1_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_1_V_read)
);

fifo_w8_d1156_A layer57_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_2_V_din),
    .if_full_n(layer57_out_V_data_2_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_2_V_write),
    .if_dout(layer57_out_V_data_2_V_dout),
    .if_empty_n(layer57_out_V_data_2_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_2_V_read)
);

fifo_w8_d1156_A layer57_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_3_V_din),
    .if_full_n(layer57_out_V_data_3_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_3_V_write),
    .if_dout(layer57_out_V_data_3_V_dout),
    .if_empty_n(layer57_out_V_data_3_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_3_V_read)
);

fifo_w8_d1156_A layer57_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_4_V_din),
    .if_full_n(layer57_out_V_data_4_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_4_V_write),
    .if_dout(layer57_out_V_data_4_V_dout),
    .if_empty_n(layer57_out_V_data_4_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_4_V_read)
);

fifo_w8_d1156_A layer57_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_5_V_din),
    .if_full_n(layer57_out_V_data_5_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_5_V_write),
    .if_dout(layer57_out_V_data_5_V_dout),
    .if_empty_n(layer57_out_V_data_5_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_5_V_read)
);

fifo_w8_d1156_A layer57_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_6_V_din),
    .if_full_n(layer57_out_V_data_6_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_6_V_write),
    .if_dout(layer57_out_V_data_6_V_dout),
    .if_empty_n(layer57_out_V_data_6_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_6_V_read)
);

fifo_w8_d1156_A layer57_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_7_V_din),
    .if_full_n(layer57_out_V_data_7_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_7_V_write),
    .if_dout(layer57_out_V_data_7_V_dout),
    .if_empty_n(layer57_out_V_data_7_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_7_V_read)
);

fifo_w8_d1024_A layer26_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_0_V_din),
    .if_full_n(layer26_out_V_data_0_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_0_V_write),
    .if_dout(layer26_out_V_data_0_V_dout),
    .if_empty_n(layer26_out_V_data_0_V_empty_n),
    .if_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_0_V_read)
);

fifo_w8_d1024_A layer26_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_1_V_din),
    .if_full_n(layer26_out_V_data_1_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_1_V_write),
    .if_dout(layer26_out_V_data_1_V_dout),
    .if_empty_n(layer26_out_V_data_1_V_empty_n),
    .if_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_1_V_read)
);

fifo_w8_d1024_A layer26_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_2_V_din),
    .if_full_n(layer26_out_V_data_2_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_2_V_write),
    .if_dout(layer26_out_V_data_2_V_dout),
    .if_empty_n(layer26_out_V_data_2_V_empty_n),
    .if_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_2_V_read)
);

fifo_w8_d1024_A layer26_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_3_V_din),
    .if_full_n(layer26_out_V_data_3_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_3_V_write),
    .if_dout(layer26_out_V_data_3_V_dout),
    .if_empty_n(layer26_out_V_data_3_V_empty_n),
    .if_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_3_V_read)
);

fifo_w8_d1024_A layer26_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_4_V_din),
    .if_full_n(layer26_out_V_data_4_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_4_V_write),
    .if_dout(layer26_out_V_data_4_V_dout),
    .if_empty_n(layer26_out_V_data_4_V_empty_n),
    .if_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_4_V_read)
);

fifo_w8_d1024_A layer26_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_5_V_din),
    .if_full_n(layer26_out_V_data_5_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_5_V_write),
    .if_dout(layer26_out_V_data_5_V_dout),
    .if_empty_n(layer26_out_V_data_5_V_empty_n),
    .if_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_5_V_read)
);

fifo_w8_d1024_A layer26_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_6_V_din),
    .if_full_n(layer26_out_V_data_6_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_6_V_write),
    .if_dout(layer26_out_V_data_6_V_dout),
    .if_empty_n(layer26_out_V_data_6_V_empty_n),
    .if_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_6_V_read)
);

fifo_w8_d1024_A layer26_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_7_V_din),
    .if_full_n(layer26_out_V_data_7_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_7_V_write),
    .if_dout(layer26_out_V_data_7_V_dout),
    .if_empty_n(layer26_out_V_data_7_V_empty_n),
    .if_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_7_V_read)
);

fifo_w8_d1024_A layer29_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_0_V_din),
    .if_full_n(layer29_out_V_data_0_V_full_n),
    .if_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_0_V_write),
    .if_dout(layer29_out_V_data_0_V_dout),
    .if_empty_n(layer29_out_V_data_0_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_0_V_read)
);

fifo_w8_d1024_A layer29_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_1_V_din),
    .if_full_n(layer29_out_V_data_1_V_full_n),
    .if_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_1_V_write),
    .if_dout(layer29_out_V_data_1_V_dout),
    .if_empty_n(layer29_out_V_data_1_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_1_V_read)
);

fifo_w8_d1024_A layer29_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_2_V_din),
    .if_full_n(layer29_out_V_data_2_V_full_n),
    .if_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_2_V_write),
    .if_dout(layer29_out_V_data_2_V_dout),
    .if_empty_n(layer29_out_V_data_2_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_2_V_read)
);

fifo_w8_d1024_A layer29_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_3_V_din),
    .if_full_n(layer29_out_V_data_3_V_full_n),
    .if_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_3_V_write),
    .if_dout(layer29_out_V_data_3_V_dout),
    .if_empty_n(layer29_out_V_data_3_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_3_V_read)
);

fifo_w8_d1024_A layer29_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_4_V_din),
    .if_full_n(layer29_out_V_data_4_V_full_n),
    .if_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_4_V_write),
    .if_dout(layer29_out_V_data_4_V_dout),
    .if_empty_n(layer29_out_V_data_4_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_4_V_read)
);

fifo_w8_d1024_A layer29_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_5_V_din),
    .if_full_n(layer29_out_V_data_5_V_full_n),
    .if_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_5_V_write),
    .if_dout(layer29_out_V_data_5_V_dout),
    .if_empty_n(layer29_out_V_data_5_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_5_V_read)
);

fifo_w8_d1024_A layer29_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_6_V_din),
    .if_full_n(layer29_out_V_data_6_V_full_n),
    .if_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_6_V_write),
    .if_dout(layer29_out_V_data_6_V_dout),
    .if_empty_n(layer29_out_V_data_6_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_6_V_read)
);

fifo_w8_d1024_A layer29_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_7_V_din),
    .if_full_n(layer29_out_V_data_7_V_full_n),
    .if_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_7_V_write),
    .if_dout(layer29_out_V_data_7_V_dout),
    .if_empty_n(layer29_out_V_data_7_V_empty_n),
    .if_read(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_7_V_read)
);

fifo_w8_d4096_A layer30_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_0_V_din),
    .if_full_n(layer30_out_V_data_0_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_0_V_write),
    .if_dout(layer30_out_V_data_0_V_dout),
    .if_empty_n(layer30_out_V_data_0_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_0_V_read)
);

fifo_w8_d4096_A layer30_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_1_V_din),
    .if_full_n(layer30_out_V_data_1_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_1_V_write),
    .if_dout(layer30_out_V_data_1_V_dout),
    .if_empty_n(layer30_out_V_data_1_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_1_V_read)
);

fifo_w8_d4096_A layer30_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_2_V_din),
    .if_full_n(layer30_out_V_data_2_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_2_V_write),
    .if_dout(layer30_out_V_data_2_V_dout),
    .if_empty_n(layer30_out_V_data_2_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_2_V_read)
);

fifo_w8_d4096_A layer30_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_3_V_din),
    .if_full_n(layer30_out_V_data_3_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_3_V_write),
    .if_dout(layer30_out_V_data_3_V_dout),
    .if_empty_n(layer30_out_V_data_3_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_3_V_read)
);

fifo_w8_d4096_A layer30_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_4_V_din),
    .if_full_n(layer30_out_V_data_4_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_4_V_write),
    .if_dout(layer30_out_V_data_4_V_dout),
    .if_empty_n(layer30_out_V_data_4_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_4_V_read)
);

fifo_w8_d4096_A layer30_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_5_V_din),
    .if_full_n(layer30_out_V_data_5_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_5_V_write),
    .if_dout(layer30_out_V_data_5_V_dout),
    .if_empty_n(layer30_out_V_data_5_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_5_V_read)
);

fifo_w8_d4096_A layer30_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_6_V_din),
    .if_full_n(layer30_out_V_data_6_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_6_V_write),
    .if_dout(layer30_out_V_data_6_V_dout),
    .if_empty_n(layer30_out_V_data_6_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_6_V_read)
);

fifo_w8_d4096_A layer30_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_7_V_din),
    .if_full_n(layer30_out_V_data_7_V_full_n),
    .if_write(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_7_V_write),
    .if_dout(layer30_out_V_data_7_V_dout),
    .if_empty_n(layer30_out_V_data_7_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_7_V_read)
);

fifo_w8_d4356_A layer58_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_0_V_din),
    .if_full_n(layer58_out_V_data_0_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_0_V_write),
    .if_dout(layer58_out_V_data_0_V_dout),
    .if_empty_n(layer58_out_V_data_0_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_0_V_read)
);

fifo_w8_d4356_A layer58_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_1_V_din),
    .if_full_n(layer58_out_V_data_1_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_1_V_write),
    .if_dout(layer58_out_V_data_1_V_dout),
    .if_empty_n(layer58_out_V_data_1_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_1_V_read)
);

fifo_w8_d4356_A layer58_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_2_V_din),
    .if_full_n(layer58_out_V_data_2_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_2_V_write),
    .if_dout(layer58_out_V_data_2_V_dout),
    .if_empty_n(layer58_out_V_data_2_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_2_V_read)
);

fifo_w8_d4356_A layer58_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_3_V_din),
    .if_full_n(layer58_out_V_data_3_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_3_V_write),
    .if_dout(layer58_out_V_data_3_V_dout),
    .if_empty_n(layer58_out_V_data_3_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_3_V_read)
);

fifo_w8_d4356_A layer58_out_V_data_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_4_V_din),
    .if_full_n(layer58_out_V_data_4_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_4_V_write),
    .if_dout(layer58_out_V_data_4_V_dout),
    .if_empty_n(layer58_out_V_data_4_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_4_V_read)
);

fifo_w8_d4356_A layer58_out_V_data_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_5_V_din),
    .if_full_n(layer58_out_V_data_5_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_5_V_write),
    .if_dout(layer58_out_V_data_5_V_dout),
    .if_empty_n(layer58_out_V_data_5_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_5_V_read)
);

fifo_w8_d4356_A layer58_out_V_data_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_6_V_din),
    .if_full_n(layer58_out_V_data_6_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_6_V_write),
    .if_dout(layer58_out_V_data_6_V_dout),
    .if_empty_n(layer58_out_V_data_6_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_6_V_read)
);

fifo_w8_d4356_A layer58_out_V_data_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_7_V_din),
    .if_full_n(layer58_out_V_data_7_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_7_V_write),
    .if_dout(layer58_out_V_data_7_V_dout),
    .if_empty_n(layer58_out_V_data_7_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_7_V_read)
);

fifo_w8_d4096_A layer31_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_0_V_din),
    .if_full_n(layer31_out_V_data_0_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_0_V_write),
    .if_dout(layer31_out_V_data_0_V_dout),
    .if_empty_n(layer31_out_V_data_0_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_0_V_read)
);

fifo_w8_d4096_A layer31_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_1_V_din),
    .if_full_n(layer31_out_V_data_1_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_1_V_write),
    .if_dout(layer31_out_V_data_1_V_dout),
    .if_empty_n(layer31_out_V_data_1_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_1_V_read)
);

fifo_w8_d4096_A layer31_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_2_V_din),
    .if_full_n(layer31_out_V_data_2_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_2_V_write),
    .if_dout(layer31_out_V_data_2_V_dout),
    .if_empty_n(layer31_out_V_data_2_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_2_V_read)
);

fifo_w8_d4096_A layer31_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_3_V_din),
    .if_full_n(layer31_out_V_data_3_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_3_V_write),
    .if_dout(layer31_out_V_data_3_V_dout),
    .if_empty_n(layer31_out_V_data_3_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_3_V_read)
);

fifo_w8_d4096_A layer34_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_0_V_din),
    .if_full_n(layer34_out_V_data_0_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_0_V_write),
    .if_dout(layer34_out_V_data_0_V_dout),
    .if_empty_n(layer34_out_V_data_0_V_empty_n),
    .if_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_0_V_read)
);

fifo_w8_d4096_A layer34_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_1_V_din),
    .if_full_n(layer34_out_V_data_1_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_1_V_write),
    .if_dout(layer34_out_V_data_1_V_dout),
    .if_empty_n(layer34_out_V_data_1_V_empty_n),
    .if_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_1_V_read)
);

fifo_w8_d4096_A layer34_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_2_V_din),
    .if_full_n(layer34_out_V_data_2_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_2_V_write),
    .if_dout(layer34_out_V_data_2_V_dout),
    .if_empty_n(layer34_out_V_data_2_V_empty_n),
    .if_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_2_V_read)
);

fifo_w8_d4096_A layer34_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_3_V_din),
    .if_full_n(layer34_out_V_data_3_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_3_V_write),
    .if_dout(layer34_out_V_data_3_V_dout),
    .if_empty_n(layer34_out_V_data_3_V_empty_n),
    .if_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_3_V_read)
);

fifo_w8_d4096_A layer51_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_0_V_din),
    .if_full_n(layer51_out_V_data_0_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_0_V_write),
    .if_dout(layer51_out_V_data_0_V_dout),
    .if_empty_n(layer51_out_V_data_0_V_empty_n),
    .if_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_0_V_read)
);

fifo_w8_d4096_A layer51_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_1_V_din),
    .if_full_n(layer51_out_V_data_1_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_1_V_write),
    .if_dout(layer51_out_V_data_1_V_dout),
    .if_empty_n(layer51_out_V_data_1_V_empty_n),
    .if_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_1_V_read)
);

fifo_w8_d4096_A layer51_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_2_V_din),
    .if_full_n(layer51_out_V_data_2_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_2_V_write),
    .if_dout(layer51_out_V_data_2_V_dout),
    .if_empty_n(layer51_out_V_data_2_V_empty_n),
    .if_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_2_V_read)
);

fifo_w8_d4096_A layer51_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_3_V_din),
    .if_full_n(layer51_out_V_data_3_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_3_V_write),
    .if_dout(layer51_out_V_data_3_V_dout),
    .if_empty_n(layer51_out_V_data_3_V_empty_n),
    .if_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_3_V_read)
);

fifo_w8_d4096_A layer37_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_0_V_din),
    .if_full_n(layer37_out_V_data_0_V_full_n),
    .if_write(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_0_V_write),
    .if_dout(layer37_out_V_data_0_V_dout),
    .if_empty_n(layer37_out_V_data_0_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_0_V_read)
);

fifo_w8_d4096_A layer37_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_1_V_din),
    .if_full_n(layer37_out_V_data_1_V_full_n),
    .if_write(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_1_V_write),
    .if_dout(layer37_out_V_data_1_V_dout),
    .if_empty_n(layer37_out_V_data_1_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_1_V_read)
);

fifo_w8_d4096_A layer37_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_2_V_din),
    .if_full_n(layer37_out_V_data_2_V_full_n),
    .if_write(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_2_V_write),
    .if_dout(layer37_out_V_data_2_V_dout),
    .if_empty_n(layer37_out_V_data_2_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_2_V_read)
);

fifo_w8_d4096_A layer37_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_3_V_din),
    .if_full_n(layer37_out_V_data_3_V_full_n),
    .if_write(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_3_V_write),
    .if_dout(layer37_out_V_data_3_V_dout),
    .if_empty_n(layer37_out_V_data_3_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_3_V_read)
);

fifo_w8_d4356_A layer59_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_0_V_din),
    .if_full_n(layer59_out_V_data_0_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_0_V_write),
    .if_dout(layer59_out_V_data_0_V_dout),
    .if_empty_n(layer59_out_V_data_0_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_0_V_read)
);

fifo_w8_d4356_A layer59_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_1_V_din),
    .if_full_n(layer59_out_V_data_1_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_1_V_write),
    .if_dout(layer59_out_V_data_1_V_dout),
    .if_empty_n(layer59_out_V_data_1_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_1_V_read)
);

fifo_w8_d4356_A layer59_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_2_V_din),
    .if_full_n(layer59_out_V_data_2_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_2_V_write),
    .if_dout(layer59_out_V_data_2_V_dout),
    .if_empty_n(layer59_out_V_data_2_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_2_V_read)
);

fifo_w8_d4356_A layer59_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_3_V_din),
    .if_full_n(layer59_out_V_data_3_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_3_V_write),
    .if_dout(layer59_out_V_data_3_V_dout),
    .if_empty_n(layer59_out_V_data_3_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_3_V_read)
);

fifo_w8_d4096_A layer38_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_0_V_din),
    .if_full_n(layer38_out_V_data_0_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_0_V_write),
    .if_dout(layer38_out_V_data_0_V_dout),
    .if_empty_n(layer38_out_V_data_0_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_0_V_read)
);

fifo_w8_d4096_A layer38_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_1_V_din),
    .if_full_n(layer38_out_V_data_1_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_1_V_write),
    .if_dout(layer38_out_V_data_1_V_dout),
    .if_empty_n(layer38_out_V_data_1_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_1_V_read)
);

fifo_w8_d4096_A layer38_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_2_V_din),
    .if_full_n(layer38_out_V_data_2_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_2_V_write),
    .if_dout(layer38_out_V_data_2_V_dout),
    .if_empty_n(layer38_out_V_data_2_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_2_V_read)
);

fifo_w8_d4096_A layer38_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_3_V_din),
    .if_full_n(layer38_out_V_data_3_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_3_V_write),
    .if_dout(layer38_out_V_data_3_V_dout),
    .if_empty_n(layer38_out_V_data_3_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_3_V_read)
);

fifo_w8_d4096_A layer41_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_0_V_din),
    .if_full_n(layer41_out_V_data_0_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_0_V_write),
    .if_dout(layer41_out_V_data_0_V_dout),
    .if_empty_n(layer41_out_V_data_0_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_0_V_read)
);

fifo_w8_d4096_A layer41_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_1_V_din),
    .if_full_n(layer41_out_V_data_1_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_1_V_write),
    .if_dout(layer41_out_V_data_1_V_dout),
    .if_empty_n(layer41_out_V_data_1_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_1_V_read)
);

fifo_w8_d4096_A layer41_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_2_V_din),
    .if_full_n(layer41_out_V_data_2_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_2_V_write),
    .if_dout(layer41_out_V_data_2_V_dout),
    .if_empty_n(layer41_out_V_data_2_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_2_V_read)
);

fifo_w8_d4096_A layer41_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_3_V_din),
    .if_full_n(layer41_out_V_data_3_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_3_V_write),
    .if_dout(layer41_out_V_data_3_V_dout),
    .if_empty_n(layer41_out_V_data_3_V_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_3_V_read)
);

fifo_w8_d4356_A layer60_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_0_V_din),
    .if_full_n(layer60_out_V_data_0_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_0_V_write),
    .if_dout(layer60_out_V_data_0_V_dout),
    .if_empty_n(layer60_out_V_data_0_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_0_V_read)
);

fifo_w8_d4356_A layer60_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_1_V_din),
    .if_full_n(layer60_out_V_data_1_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_1_V_write),
    .if_dout(layer60_out_V_data_1_V_dout),
    .if_empty_n(layer60_out_V_data_1_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_1_V_read)
);

fifo_w8_d4356_A layer60_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_2_V_din),
    .if_full_n(layer60_out_V_data_2_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_2_V_write),
    .if_dout(layer60_out_V_data_2_V_dout),
    .if_empty_n(layer60_out_V_data_2_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_2_V_read)
);

fifo_w8_d4356_A layer60_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_3_V_din),
    .if_full_n(layer60_out_V_data_3_V_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_3_V_write),
    .if_dout(layer60_out_V_data_3_V_dout),
    .if_empty_n(layer60_out_V_data_3_V_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_3_V_read)
);

fifo_w8_d4096_A layer42_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_0_V_din),
    .if_full_n(layer42_out_V_data_0_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_0_V_write),
    .if_dout(layer42_out_V_data_0_V_dout),
    .if_empty_n(layer42_out_V_data_0_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_0_V_read)
);

fifo_w8_d4096_A layer42_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_1_V_din),
    .if_full_n(layer42_out_V_data_1_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_1_V_write),
    .if_dout(layer42_out_V_data_1_V_dout),
    .if_empty_n(layer42_out_V_data_1_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_1_V_read)
);

fifo_w8_d4096_A layer42_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_2_V_din),
    .if_full_n(layer42_out_V_data_2_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_2_V_write),
    .if_dout(layer42_out_V_data_2_V_dout),
    .if_empty_n(layer42_out_V_data_2_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_2_V_read)
);

fifo_w8_d4096_A layer42_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_3_V_din),
    .if_full_n(layer42_out_V_data_3_V_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_3_V_write),
    .if_dout(layer42_out_V_data_3_V_dout),
    .if_empty_n(layer42_out_V_data_3_V_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_3_V_read)
);

fifo_w8_d4096_A layer45_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_0_V_din),
    .if_full_n(layer45_out_V_data_0_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_0_V_write),
    .if_dout(layer45_out_V_data_0_V_dout),
    .if_empty_n(layer45_out_V_data_0_V_empty_n),
    .if_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_0_V_read)
);

fifo_w8_d4096_A layer45_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_1_V_din),
    .if_full_n(layer45_out_V_data_1_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_1_V_write),
    .if_dout(layer45_out_V_data_1_V_dout),
    .if_empty_n(layer45_out_V_data_1_V_empty_n),
    .if_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_1_V_read)
);

fifo_w8_d4096_A layer45_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_2_V_din),
    .if_full_n(layer45_out_V_data_2_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_2_V_write),
    .if_dout(layer45_out_V_data_2_V_dout),
    .if_empty_n(layer45_out_V_data_2_V_empty_n),
    .if_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_2_V_read)
);

fifo_w8_d4096_A layer45_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_3_V_din),
    .if_full_n(layer45_out_V_data_3_V_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_3_V_write),
    .if_dout(layer45_out_V_data_3_V_dout),
    .if_empty_n(layer45_out_V_data_3_V_empty_n),
    .if_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_3_V_read)
);

fifo_w8_d4096_A layer61_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_res_V_data_V_din),
    .if_full_n(layer61_out_V_data_0_V_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_res_V_data_V_write),
    .if_dout(layer61_out_V_data_0_V_dout),
    .if_empty_n(layer61_out_V_data_0_V_empty_n),
    .if_read(relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_data_V_data_V_read)
);

start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0 start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_din),
    .if_full_n(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_full_n),
    .if_write(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_write),
    .if_dout(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_dout),
    .if_empty_n(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_empty_n),
    .if_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_ready)
);

start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0 start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_din),
    .if_full_n(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_full_n),
    .if_write(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_write),
    .if_dout(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_dout),
    .if_empty_n(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_empty_n),
    .if_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_ready)
);

start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53bml start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53bml_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_din),
    .if_full_n(start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_full_n),
    .if_write(add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_ready)
);

start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0 start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_ready)
);

start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0 start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_ready)
);

start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54bnm start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54bnm_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_din),
    .if_full_n(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_ready)
);

start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0 start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_ready)
);

start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0 start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_ready)
);

start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55bom start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55bom_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_din),
    .if_full_n(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_ready)
);

start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0 start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_ready)
);

start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0 start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_ready)
);

start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0 start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_din),
    .if_full_n(start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_start_write),
    .if_dout(start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_dout),
    .if_empty_n(start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_empty_n),
    .if_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_ready)
);

start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56bpm start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56bpm_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_din),
    .if_full_n(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_full_n),
    .if_write(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_ready)
);

start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0 start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_ready)
);

start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0 start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_empty_n),
    .if_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_ready)
);

start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57bqm start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57bqm_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_din),
    .if_full_n(start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_full_n),
    .if_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_ready)
);

start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0 start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_ready)
);

start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0 start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_empty_n),
    .if_read(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_ready)
);

start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0 start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_din),
    .if_full_n(start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_full_n),
    .if_write(relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_start_write),
    .if_dout(start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_dout),
    .if_empty_n(start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_empty_n),
    .if_read(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_ready)
);

start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58brm start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58brm_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_din),
    .if_full_n(start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_full_n),
    .if_write(resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_ready)
);

start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0 start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_ready)
);

start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0 start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_ready)
);

start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0 start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_din),
    .if_full_n(start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_start_write),
    .if_dout(start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_dout),
    .if_empty_n(start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_empty_n),
    .if_read(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_ready)
);

start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59bsm start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59bsm_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_din),
    .if_full_n(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_full_n),
    .if_write(add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_ready)
);

start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0 start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_ready)
);

start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0 start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_ready)
);

start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60btn start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60btn_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_din),
    .if_full_n(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_empty_n),
    .if_read(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_ready)
);

start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0 start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_ready)
);

start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0 start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_ready)
);

start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0 start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_din),
    .if_full_n(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_start_write),
    .if_dout(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_dout),
    .if_empty_n(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_empty_n),
    .if_read(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_ready)
);

start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0 start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_empty_n),
    .if_read(relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready <= ap_sync_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready <= ap_sync_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready <= ap_sync_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (1'b0 == add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready))) begin
        add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready_count <= (add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready_count - 2'd1);
    end else if (((1'b1 == add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready) & (ap_sync_ready == 1'b0))) begin
        add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready_count <= (add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready == 1'b0))) begin
        clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready_count <= (clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready == 1'b1))) begin
        clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready_count <= (clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready == 1'b0))) begin
        pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready_count <= (pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready_count - 2'd1);
    end else if (((pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready == 1'b1) & (ap_sync_ready == 1'b0))) begin
        pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready_count <= (pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready_count + 2'd1);
    end
end

assign add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_continue = 1'b1;

assign add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_start = ((ap_sync_reg_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready ^ 1'b1) & ap_start);

assign add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_continue = 1'b1;

assign add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_start = start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_empty_n;

assign add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_continue = 1'b1;

assign add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_start = start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_empty_n;

assign ap_done = relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_done;

assign ap_idle = (zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_idle & zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_idle & zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_idle & zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_idle & zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_idle & zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_idle & zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_idle & zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_idle & resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_idle & relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_idle & relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_idle & relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_idle & relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_idle & relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_idle & relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_idle & relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_idle & relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_idle & relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_idle & pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_idle & pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_idle & pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_idle & pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_idle & conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_idle & conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_idle & conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_idle & conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_idle & conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_idle & conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_idle & conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_idle & conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_idle & clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_idle & add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_idle & add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_idle & add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready = (ap_sync_reg_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready | add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready);

assign ap_sync_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready = (clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready | ap_sync_reg_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready);

assign ap_sync_continue = 1'b1;

assign ap_sync_done = relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_done;

assign ap_sync_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready = (pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready | ap_sync_reg_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready);

assign ap_sync_ready = (ap_sync_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready & ap_sync_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready & ap_sync_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready);

assign clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_continue = 1'b1;

assign clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_start = ((ap_sync_reg_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready ^ 1'b1) & ap_start);

assign clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_full_n = (start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_full_n & start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_full_n);

assign conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_start = start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_empty_n;

assign conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_start = start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_empty_n;

assign conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_start = start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_empty_n;

assign conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_start = start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_empty_n;

assign conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_start = start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_empty_n;

assign conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_start = start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_empty_n;

assign conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_start = start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_empty_n;

assign conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_start = start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_empty_n;

assign input_images_V_data_0_V_TREADY = add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_data1_V_data_V_TREADY;

assign layer48_out_V_data_0_V_TDATA = relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_res_V_data_V_TDATA;

assign layer48_out_V_data_0_V_TVALID = relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_res_V_data_V_TVALID;

assign pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_continue = 1'b1;

assign pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_start = start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_empty_n;

assign pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_start_full_n = 1'b1;

assign pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_start_write = 1'b0;

assign pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_continue = 1'b1;

assign pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_start = start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_empty_n;

assign pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_continue = 1'b1;

assign pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_start = ((ap_sync_reg_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready ^ 1'b1) & ap_start);

assign pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_continue = 1'b1;

assign pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_start = start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_empty_n;

assign pos_enc_bottleneck_V_data_0_V_TREADY = pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_0_V_TREADY;

assign pos_enc_bottleneck_V_data_1_V_TREADY = pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_1_V_TREADY;

assign pos_enc_bottleneck_V_data_2_V_TREADY = pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_2_V_TREADY;

assign pos_enc_bottleneck_V_data_3_V_TREADY = pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_3_V_TREADY;

assign pos_enc_main_V_data_0_V_TREADY = clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_0_V_TREADY;

assign pos_enc_main_V_data_1_V_TREADY = clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_1_V_TREADY;

assign pos_enc_main_V_data_2_V_TREADY = clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_2_V_TREADY;

assign pos_enc_main_V_data_3_V_TREADY = clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_3_V_TREADY;

assign relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_start = start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_empty_n;

assign relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_start_full_n = 1'b1;

assign relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_start_write = 1'b0;

assign relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_start = start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_empty_n;

assign relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_start = start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_empty_n;

assign relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_start_full_n = 1'b1;

assign relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_start_write = 1'b0;

assign relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_start = start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_empty_n;

assign relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_start_full_n = 1'b1;

assign relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_start_write = 1'b0;

assign relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_start = start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_empty_n;

assign relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_start = start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_empty_n;

assign relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_start = start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_empty_n;

assign relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_start = start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_empty_n;

assign relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_start = start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_empty_n;

assign resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_continue = 1'b1;

assign resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_start = start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_empty_n;

assign start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_din = 1'b1;

assign start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_din = 1'b1;

assign start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_din = 1'b1;

assign start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_din = 1'b1;

assign start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_din = 1'b1;

assign start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_din = 1'b1;

assign start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_din = 1'b1;

assign start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_din = 1'b1;

assign start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_din = 1'b1;

assign start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_din = 1'b1;

assign start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_din = 1'b1;

assign start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_din = 1'b1;

assign start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_din = 1'b1;

assign start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_din = 1'b1;

assign zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_start = start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_empty_n;

assign zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_start = start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_empty_n;

assign zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_start = start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_empty_n;

assign zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_start = start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_empty_n;

assign zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_start = start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_empty_n;

assign zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_start = start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_empty_n;

assign zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_start = start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_empty_n;

assign zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_start = start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_empty_n;

endmodule //myproject
