
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/LAB9/pa.fromHdl.tcl}
# create_project -name LAB9 -dir "C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/LAB9/planAhead_run_1" -part xc6slx9tqg144-3
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 451.742 ; gain = 28.129
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Lab09.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/LAB9/Lab09.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {COUNTER0_9.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Div100k.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MUX4_1_4.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {HEX_decoder.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {XOR_8.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MUX4_1_8.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {deMUX1_4_8.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DIsplay.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Lab09.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Lab09 $srcset
# add_files [list {Lab09.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/LAB9/MUX4_1_4.vf" into library work
Analyzing Verilog file "C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/LAB9/HEX_decoder.vf" into library work
Analyzing Verilog file "C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/LAB9/Div100k.vf" into library work
Analyzing Verilog file "C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/LAB9/DIsplay.vf" into library work
Analyzing Verilog file "C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/LAB9/Lab09.vf" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/LAB9/Lab09.ucf]
Finished Parsing UCF File [C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF/LAB9/Lab09.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 45fc40b8
open_rtl_design: Time (s): elapsed = 00:00:19 . Memory (MB): peak = 560.703 ; gain = 95.109
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {A[7]}]]
set_property package_pin "" [get_ports [list  {A[7]}]]
startgroup
set_property package_pin P123 [get_ports OSC]
endgroup
startgroup
set_property package_pin P45 [get_ports SW1_P45]
endgroup
startgroup
set_property package_pin P46 [get_ports SW2_P46]
endgroup
startgroup
set_property package_pin P47 [get_ports SW3_P47]
endgroup
startgroup
set_property package_pin P48 [get_ports SW4_P48]
endgroup
startgroup
set_property package_pin P44 [get_ports XLXN_250]
endgroup
startgroup
set_property package_pin P43 [get_ports XLXN_251]
endgroup
startgroup
set_property package_pin P33 [get_ports XLXN_252]
endgroup
startgroup
set_property package_pin P30 [get_ports XLXN_253]
endgroup
startgroup
set_property package_pin P27 [get_ports {Data[6]}]
endgroup
startgroup
set_property package_pin P29 [get_ports {Data[5]}]
endgroup
startgroup
set_property package_pin P32 [get_ports {Data[4]}]
endgroup
startgroup
set_property package_pin P34 [get_ports {Data[3]}]
endgroup
set_property package_pin "" [get_ports [list  {Data[1]}]]
startgroup
set_property package_pin P35 [get_ports {Data[2]}]
endgroup
startgroup
set_property package_pin P40 [get_ports {Data[1]}]
endgroup
startgroup
set_property package_pin P41 [get_ports {Data[0]}]
endgroup
startgroup
set_property package_pin P55 [get_ports {B[7]}]
endgroup
startgroup
set_property package_pin P56 [get_ports {B[6]}]
endgroup
startgroup
set_property package_pin P57 [get_ports {B[5]}]
endgroup
startgroup
set_property package_pin P58 [get_ports {B[4]}]
endgroup
startgroup
set_property package_pin P59 [get_ports {B[3]}]
endgroup
startgroup
set_property package_pin P61 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin P62 [get_ports {B[1]}]
endgroup
startgroup
set_property package_pin P66 [get_ports {B[0]}]
endgroup
startgroup
set_property package_pin P99 [get_ports {A[7]}]
endgroup
startgroup
set_property package_pin P100 [get_ports {A[6]}]
endgroup
startgroup
set_property package_pin P101 [get_ports {A[5]}]
endgroup
startgroup
set_property package_pin P102 [get_ports {A[4]}]
endgroup
startgroup
set_property package_pin P104 [get_ports {A[3]}]
endgroup
startgroup
set_property package_pin P105 [get_ports {A[2]}]
endgroup
startgroup
set_property package_pin P111 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin P112 [get_ports {A[0]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Nov 06 20:49:48 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
