{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586713775668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Instantiation File Quartus Prime " "Running Quartus Prime Create Instantiation File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586713775669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 12 14:49:34 2020 " "Processing started: Sun Apr 12 14:49:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586713775669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1586713775669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA --generate_inst_file=/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA --generate_inst_file=/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1586713775670 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "printModule printModule.v(40) " "Verilog HDL Parameter Declaration warning at printModule.v(40): Parameter Declaration in module \"printModule\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1586713776597 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "printModule printModule.v(41) " "Verilog HDL Parameter Declaration warning at printModule.v(41): Parameter Declaration in module \"printModule\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1586713776598 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "printModule printModule.v(46) " "Verilog HDL Parameter Declaration warning at printModule.v(46): Parameter Declaration in module \"printModule\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1586713776598 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "printModule printModule.v(47) " "Verilog HDL Parameter Declaration warning at printModule.v(47): Parameter Declaration in module \"printModule\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1586713776598 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "printModule printModule.v(48) " "Verilog HDL Parameter Declaration warning at printModule.v(48): Parameter Declaration in module \"printModule\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1586713776599 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "printModule printModule.v(49) " "Verilog HDL Parameter Declaration warning at printModule.v(49): Parameter Declaration in module \"printModule\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1586713776599 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 printModule.v(40) " "Verilog HDL Assignment information at printModule.v(40): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 40 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 1 0 "Design Software" 0 -1 1586713776601 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "spriteLine printModule.v(40) " "Verilog HDL or VHDL information at printModule.v(40): object \"spriteLine\" declared but not used" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 40 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Design Software" 0 -1 1586713776602 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 17 printModule.v(46) " "Verilog HDL Assignment information at printModule.v(46): truncated unsized constant literal with size 32 to size 17 with no loss of information" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 46 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 1 0 "Design Software" 0 -1 1586713776602 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 printModule.v(47) " "Verilog HDL Assignment information at printModule.v(47): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 47 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 1 0 "Design Software" 0 -1 1586713776602 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "lineSprite printModule.v(47) " "Verilog HDL or VHDL information at printModule.v(47): object \"lineSprite\" declared but not used" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 47 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Design Software" 0 -1 1586713776602 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 10 printModule.v(48) " "Verilog HDL Assignment information at printModule.v(48): truncated unsized constant literal with size 32 to size 10 with no loss of information" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 48 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 1 0 "Design Software" 0 -1 1586713776602 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 9 printModule.v(49) " "Verilog HDL Assignment information at printModule.v(49): truncated unsized constant literal with size 32 to size 9 with no loss of information" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 49 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 1 0 "Design Software" 0 -1 1586713776603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Instantiation File 0 s 6 s Quartus Prime " "Quartus Prime Create Instantiation File was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1147 " "Peak virtual memory: 1147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586713776624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 12 14:49:36 2020 " "Processing ended: Sun Apr 12 14:49:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586713776624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586713776624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586713776624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1586713776624 ""}
