Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Aug 16 09:24:20 2020
| Host         : dereck running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing -file ./report/vip1_m_timing_synth.rpt
| Design       : vip1_m
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 Loop_loop_height_pro_U0/tmp_13_reg_597_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height_pro_U0/s_val_0_reg_632_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 4.447ns (65.518%)  route 2.340ns (34.482%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.973     0.973    Loop_loop_height_pro_U0/ap_clk
                         FDRE                                         r  Loop_loop_height_pro_U0/tmp_13_reg_597_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  Loop_loop_height_pro_U0/tmp_13_reg_597_reg[9]/Q
                         net (fo=1, unplaced)         0.741     2.210    Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/Q[9]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.505 r  Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/a_inferred_i_1/O
                         net (fo=1, unplaced)         0.800     3.305    Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/p_1_in[9]
                         DSP48E1 (Prop_dsp48e1_B[9]_P[12])
                                                      3.656     6.961 r  Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/in00/P[12]
                         net (fo=1, unplaced)         0.800     7.760    Loop_loop_height_pro_U0/mul_fu_500_p2[12]
                         FDRE                                         r  Loop_loop_height_pro_U0/s_val_0_reg_632_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.924    10.924    Loop_loop_height_pro_U0/ap_clk
                         FDRE                                         r  Loop_loop_height_pro_U0/s_val_0_reg_632_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.015    10.874    Loop_loop_height_pro_U0/s_val_0_reg_632_reg[0]
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  3.114    




