
---------- Begin Simulation Statistics ----------
simSeconds                               18446744.073710                       # Number of seconds simulated (Second)
simTicks                                 18446744073709551616                       # Number of ticks simulated (Tick)
finalTick                                18446744073709551616                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     19.02                       # Real time elapsed on the host (Second)
hostTickRate                             969986680688669696                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8577140                       # Number of bytes of host memory used (Byte)
simInsts                                      2221725                       # Number of instructions simulated (Count)
simOps                                        3887312                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   116824                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     204405                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          2512608                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         5032039                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      963                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        4609822                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2568                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1145689                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1739461                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 113                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             2402946                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.918404                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.240711                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1087947     45.28%     45.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    217119      9.04%     54.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    252351     10.50%     64.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    246056     10.24%     75.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    214209      8.91%     83.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    163807      6.82%     90.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    118394      4.93%     95.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     60906      2.53%     98.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     42157      1.75%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               2402946                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   42620     66.73%     66.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     66.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      3      0.00%     66.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     66.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    133      0.21%     66.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     66.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    951      1.49%     68.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    15      0.02%     68.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     68.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     68.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   28      0.04%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     68.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  12033     18.84%     87.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  7321     11.46%     98.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               496      0.78%     99.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              267      0.42%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        28416      0.62%      0.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3591353     77.91%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           47      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         42731      0.93%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         7920      0.17%     79.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1587      0.03%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7707      0.17%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        15549      0.34%     80.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     80.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        16615      0.36%     80.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        14595      0.32%     80.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     80.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2288      0.05%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       612543     13.29%     94.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       229503      4.98%     99.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        23542      0.51%     99.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        15418      0.33%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        4609822                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.834676                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               63867                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013855                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 11468945                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 6024017                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         4445770                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    220080                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   154864                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           105346                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     4534389                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       110884                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           4581245                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        628838                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     28577                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             871474                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         403315                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       242636                       # Number of stores executed (Count)
system.cpu.numRate                           1.823303                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1728                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          109662                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2221725                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3887312                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.130927                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.130927                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.884231                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.884231                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    7238873                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3884300                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      146831                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      80897                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2431903                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    2001572                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1723860                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      729                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         667130                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        260576                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        27700                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        18526                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  522612                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            448328                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             16761                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               273102                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  269726                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.987638                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   14636                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           12315                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               5124                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             7191                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1307                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1142578                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             850                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             16012                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      2247937                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.729280                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.579447                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1239587     55.14%     55.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          257120     11.44%     66.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           89504      3.98%     70.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          261722     11.64%     82.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           33990      1.51%     83.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          109954      4.89%     88.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           25355      1.13%     89.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           17482      0.78%     90.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          213223      9.49%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      2247937                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2221725                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3887312                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      721498                       # Number of memory references committed (Count)
system.cpu.commit.loads                        522282                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          80                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     366730                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      89532                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3813283                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11579                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        14848      0.38%      0.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3056096     78.62%     79.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           33      0.00%     79.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        39870      1.03%     80.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         5671      0.15%     80.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1296      0.03%     80.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         7102      0.18%     80.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        12806      0.33%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        14582      0.38%     81.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        12512      0.32%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          992      0.03%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       504266     12.97%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       185575      4.77%     99.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        18016      0.46%     99.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        13641      0.35%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3887312                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        213223                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         676244                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            676244                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        676244                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           676244                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        89442                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           89442                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        89442                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          89442                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   2866534450                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   2866534450                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   2866534450                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   2866534450                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       765686                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        765686                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       765686                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       765686                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.116813                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.116813                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.116813                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.116813                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 32049.087118                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 32049.087118                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 32049.087118                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 32049.087118                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        38904                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          230                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2803                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           40                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      13.879415                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets     5.750000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        15392                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             15392                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        53825                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         53825                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        53825                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        53825                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        35617                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        35617                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        35617                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        35617                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    944090459                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    944090459                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    944090459                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    944090459                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.046516                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.046516                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.046516                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.046516                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 26506.737204                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 26506.737204                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 26506.737204                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 26506.737204                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  35551                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       482039                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          482039                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        84418                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         84418                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2723361500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2723361500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       566457                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       566457                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.149028                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.149028                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 32260.436163                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 32260.436163                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        53720                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        53720                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        30698                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        30698                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    807206000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    807206000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.054193                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.054193                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 26295.068083                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 26295.068083                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       194205                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         194205                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5024                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5024                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    143172950                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    143172950                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       199229                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       199229                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.025217                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.025217                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 28497.800557                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 28497.800557                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          105                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          105                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         4919                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         4919                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    136884459                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    136884459                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.024690                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.024690                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 27827.700549                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 27827.700549                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  inf                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               711861                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              35615                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              19.987674                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              132500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          inf                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::writebacks          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::functional          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::interrupt          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.mmu.dtb.walker          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.mmu.itb.walker          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.inst          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data          inf                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total             nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           64                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            6161103                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           6161103                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   337075                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1315149                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    513992                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                220133                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  16597                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               254969                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1160                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                5230392                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  5623                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse          nan                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.avgOccs::writebacks          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::functional          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::interrupt          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.inst          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.data          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             348219                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        3151713                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      522612                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             289486                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       2033177                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   35454                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  436                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3264                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles          111                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    268028                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  4228                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            2402946                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.300673                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.298376                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1498913     62.38%     62.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    52703      2.19%     64.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    51690      2.15%     66.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    46630      1.94%     68.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   120234      5.00%     73.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    58515      2.44%     76.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    35291      1.47%     77.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    64598      2.69%     80.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   474372     19.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              2402946                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.207996                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.254359                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         264762                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            264762                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        264762                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           264762                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3266                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3266                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3266                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3266                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    163602000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    163602000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    163602000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    163602000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       268028                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        268028                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       268028                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       268028                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.012185                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.012185                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.012185                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.012185                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 50092.467851                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 50092.467851                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 50092.467851                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 50092.467851                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          293                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      48.833333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         2095                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              2095                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          659                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           659                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          659                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          659                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2607                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2607                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2607                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2607                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    133116500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    133116500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    133116500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    133116500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.009727                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.009727                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.009727                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.009727                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 51061.181435                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 51061.181435                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 51061.181435                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 51061.181435                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   2095                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       264762                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          264762                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3266                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3266                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    163602000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    163602000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       268028                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       268028                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.012185                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.012185                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 50092.467851                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 50092.467851                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          659                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          659                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2607                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2607                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    133116500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    133116500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.009727                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.009727                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 51061.181435                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 51061.181435                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  inf                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               267369                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2607                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             102.558113                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               62500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          inf                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::writebacks          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::functional          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::interrupt          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::cpu.mmu.dtb.walker          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::cpu.mmu.itb.walker          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst          inf                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::cpu.data          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total             nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          510                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             538663                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            538663                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     16597                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     682020                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    32375                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                5033002                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1161                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   667130                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  260576                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   813                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     11711                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    14929                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            193                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           7594                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        11273                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                18867                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  4559367                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 4551116                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   3577120                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   6637774                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.811312                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.538904                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse          nan                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.avgOccs::writebacks          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::functional          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::interrupt          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.inst          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.data          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       52622                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  144848                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  156                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 193                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  61360                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   10                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2384                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             522282                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             11.866208                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            28.252563                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 454025     86.93%     86.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 4260      0.82%     87.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                28641      5.48%     93.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 2959      0.57%     93.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  466      0.09%     93.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  541      0.10%     93.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  371      0.07%     94.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  459      0.09%     94.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  512      0.10%     94.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1653      0.32%     94.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               2108      0.40%     94.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               4056      0.78%     95.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              18891      3.62%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3288      0.63%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 48      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              231                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               522282                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  620887                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  242654                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      2598                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       325                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  268480                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       751                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.numTransitions               1                       # Number of power state transitions (Count)
system.cpu.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::mean 18446744072453249024                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::overflows            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::min_value 18446744072453249024                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::max_value 18446744072453249024                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1256303500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::CLK_GATED 18446744072453249024                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  16597                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   420912                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  864260                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          14863                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    639065                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                447249                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                5147355                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  9230                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 293724                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  28103                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  58730                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             157                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands             6841927                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    13497237                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8430652                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    183088                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               5219588                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1622339                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     774                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 741                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1012194                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          7059170                       # The number of ROB reads (Count)
system.cpu.rob.writes                        10215068                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2221725                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3887312                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    76                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    594                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  25676                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     26270                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   594                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 25676                       # number of overall hits (Count)
system.l2.overallHits::total                    26270                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 2011                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 9939                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   11950                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                2011                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                9939                       # number of overall misses (Count)
system.l2.overallMisses::total                  11950                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       122726000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       607280500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          730006500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      122726000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      607280500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         730006500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2605                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              35615                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 38220                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2605                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             35615                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                38220                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.771977                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.279068                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.312664                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.771977                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.279068                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.312664                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 61027.349577                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 61100.764664                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    61088.410042                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 61027.349577                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 61100.764664                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   61088.410042                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrMisses::cpu.inst             2011                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             9939                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               11950                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2011                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            9939                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              11950                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    102616000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    507890500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      610506500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    102616000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    507890500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     610506500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.771977                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.279068                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.312664                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.771977                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.279068                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.312664                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 51027.349577                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 51100.764664                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 51088.410042                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 51027.349577                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 51100.764664                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 51088.410042                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             594                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                594                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2011                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2011                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    122726000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    122726000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2605                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2605                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.771977                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.771977                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 61027.349577                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 61027.349577                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2011                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2011                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    102616000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    102616000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.771977                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.771977                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 51027.349577                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 51027.349577                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               3432                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  3432                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1498                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1498                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data     91432500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       91432500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           4930                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              4930                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.303854                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.303854                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 61036.381842                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 61036.381842                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1498                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1498                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     76452500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     76452500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.303854                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.303854                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 51036.381842                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 51036.381842                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          22244                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             22244                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         8441                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            8441                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    515848000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    515848000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        30685                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         30685                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.275086                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.275086                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 61112.190499                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 61112.190499                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         8441                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         8441                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    431438000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    431438000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.275086                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.275086                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 51112.190499                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 51112.190499                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 2                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    2                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         2094                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2094                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2094                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2094                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        15392                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            15392                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        15392                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        15392                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                          inf                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        75844                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      11950                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       6.346778                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       52000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst              inf                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data              inf                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks                nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::functional                nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::interrupt                 nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.dtb.walker          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.itb.walker          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst                  inf                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data                  inf                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                     nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          11950                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::4                11950                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.364685                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     618702                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    618702                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           128704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data           636096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total              764800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       128704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          128704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              2011                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data              9939                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                11950                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst                   0                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data                   0                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total                      0                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst               0                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total                  0                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst                  0                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data                  0                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total                     0                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               10452                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1498                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1498                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          10452                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        23900                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        23900                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   23900                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       764800                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       764800                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   764800                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              13196                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    13196    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                13196                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            16708132                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           59750000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          13196                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              33292                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        15392                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2095                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            20159                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                2                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               2                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              4930                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             4930                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2607                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         30685                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7307                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       106785                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 114092                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       300800                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3264448                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 3565248                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               2                       # Total snoops (Count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             38224                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000889                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.029812                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   38190     99.91%     99.91% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      34      0.09%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               38224                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           55422000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3918983                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          53423999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         75870                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        37647                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
