package redilog.synthesis;

public class OutputNode extends Node {
    public Node value;
}