// Seed: 1094596709
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  tri0 id_7, id_8, id_9, id_10;
  assign id_9 = -1;
  id_11(
      .id_0(1), .id_1(id_8), .id_2(id_5), .id_3(1), .id_4(1), .id_5(1)
  );
endmodule
module module_1;
  logic [7:0] id_2;
  parameter id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_8 = 0;
  uwire id_4;
  assign id_1 = id_2[1][1];
  assign id_1 = -1;
  assign id_1 = id_4;
  supply0 id_5, id_6 = id_4;
  wire id_7;
  wire id_8;
  assign id_4 = -1;
endmodule
