Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Mar 23 23:03:10 2021
| Host         : jhai-Lenovo-ideapad-520 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   487 |
| Unused register locations in slices containing registers |  2425 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           14 |
|      2 |            7 |
|      3 |           10 |
|      4 |           36 |
|      5 |            1 |
|      6 |            7 |
|      7 |            5 |
|      8 |            5 |
|      9 |            2 |
|     10 |          136 |
|     11 |            1 |
|     12 |            2 |
|     15 |            2 |
|    16+ |          259 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2481 |          619 |
| No           | No                    | Yes                    |             135 |           42 |
| No           | Yes                   | No                     |             527 |          188 |
| Yes          | No                    | No                     |            8360 |         2766 |
| Yes          | No                    | Yes                    |              82 |           18 |
| Yes          | Yes                   | No                     |             518 |          122 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/fpga1_deployment_sou_0/inst/r_packet_to_send[1070]_i_1_n_0                                                                                                                                                                                    | design_1_i/fpga1_deployment_sou_0/inst/r_packet_to_send[1087]_i_1_n_0                                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  sys_clock_IBUF_BUFG                    | design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                       | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                1 |              2 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  sys_clock_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |
|  sys_clock_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  sys_clock_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  sys_clock_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |
|  sys_clock_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/zig_zag_0/inst/r_o_axis_TDATA[15]_i_1_n_0                                                                                                                                                                                    |                3 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                               |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                             |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                               |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                             |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                             |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                             |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                               |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                             |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                             |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                               |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                             |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                               |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                               |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                               |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                             |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                             |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                               |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                             |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                               |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                             |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                               |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                             |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                             |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                           |                1 |              4 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_counter[5]_i_2_n_0                                                                                                                                                                                                | design_1_i/run_length_encoder_0/inst/r_curr_input_col[2]_i_3_n_0                                                                                                                                                                        |                2 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/run_length_encoder_0/inst/r_curr_input_col[2]_i_3_n_0                                                                                                                                                                        |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                      |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/zig_zag_0/inst/r_curr_input_col                                                                                                                                                                                              |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/zig_zag_0/inst/r_next_output_col[2]_i_1_n_0                                                                                                                                                                                  |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                              |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                      |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/fpga1_deployment_sou_0/inst/r_test_axis_tdata[16]_i_2_n_0                                                                                                                                                                                     | design_1_i/fpga1_deployment_sou_0/inst/r_test_axis_tdata[16]_i_1_n_0                                                                                                                                                                    |                1 |              7 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                              |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  sys_clock_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                                         |                6 |              9 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                              |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[6][6][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[0][7][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[6][6][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[1][1][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[1][2][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[1][3][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[6][7][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[1][4][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                 |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[1][0][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[3][6][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[3][5][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[0][6][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_curr_value[9]_i_1_n_0                                                                                                                                                                                             | design_1_i/run_length_encoder_0/inst/r_o_axis_TDATA                                                                                                                                                                                     |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[3][1][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[3][2][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[3][3][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[0][0][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[0][5][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[0][4][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[0][3][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[0][2][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[0][1][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[5][6][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[4][6][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[4][7][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[5][0][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[5][1][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[5][2][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[5][3][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[5][4][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[5][5][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[4][5][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[5][7][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[6][0][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[6][1][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[6][2][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[6][3][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[6][4][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[6][5][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[3][4][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[2][6][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[1][6][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[1][7][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[2][0][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[2][1][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[2][2][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[2][3][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[2][4][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[2][5][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[1][5][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[2][7][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[3][0][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[3][7][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[4][0][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[4][1][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[4][2][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[4][3][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[4][4][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[3][1][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[7][2][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[7][3][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[7][4][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[7][5][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[7][6][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[7][7][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[2][0][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[1][7][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[3][5][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[0][3][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[0][4][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[0][5][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[0][0][9]_i_2_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[3][3][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[3][2][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[7][1][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[0][6][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[0][7][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[1][0][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[1][1][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[1][2][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[1][3][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[1][4][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[1][5][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[1][6][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[0][2][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[0][1][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[3][6][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[3][4][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[4][6][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[6][4][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[6][3][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[6][2][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[6][1][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[5][3][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[5][4][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[5][5][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[5][6][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[6][0][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[5][7][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[7][0][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[5][2][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[5][1][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[5][0][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[4][7][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[6][5][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[4][5][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[4][4][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[4][3][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[4][2][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[4][1][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[4][0][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[3][7][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[2][1][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[2][2][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[2][3][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[2][4][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[2][5][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[2][6][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[2][7][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_input_coeffs[3][0][9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[7][0][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[7][1][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[7][2][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[7][3][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[7][4][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[7][5][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[7][6][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[7][7][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             10 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_input_coeffs[6][7][9]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             10 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/zig_zag_0/inst/r_o_axis_TDATA[15]_i_2_n_0                                                                                                                                                                                                     | design_1_i/zig_zag_0/inst/r_o_axis_TDATA[15]_i_1_n_0                                                                                                                                                                                    |                4 |             11 |
|  sys_clock_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/vio_0/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                       |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_0/r_dsp_add_3_preadd                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             15 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_clock_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_clock_IBUF_BUFG                    | design_1_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                 | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                2 |             16 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                         |               10 |             16 |
|  sys_clock_IBUF_BUFG                    | design_1_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/run_length_encoder_0/inst/r_o_axis_TDATA[15]_i_2_n_0                                                                                                                                                                                          | design_1_i/run_length_encoder_0/inst/r_o_axis_TDATA                                                                                                                                                                                     |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[1][4][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[3][5][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[3][4][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[3][3][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[3][2][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[3][1][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[3][0][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[2][7][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[2][6][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[2][5][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[2][4][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[2][3][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[2][2][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[2][1][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[2][0][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[1][7][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[1][6][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[1][5][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[4][7][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[6][0][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[5][7][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[5][6][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[5][5][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[5][4][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[5][3][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[5][2][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[5][1][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[5][0][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[3][6][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[4][6][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[3][7][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[4][5][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[4][4][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[4][3][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[4][2][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[4][1][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[4][0][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[4][0][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[5][1][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[5][0][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[4][7][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[4][6][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[4][5][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[4][4][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[4][3][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[4][2][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[4][1][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[3][2][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[3][7][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[3][6][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[3][5][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[3][4][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_dsp_1_setup                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             17 |
|  sys_clock_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  sys_clock_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[0][0][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[1][2][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[0][7][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[1][0][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[0][6][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[1][1][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[0][5][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[0][4][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[0][2][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[0][1][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[1][3][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[0][3][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[2][3][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[2][4][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[2][5][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[2][6][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[2][7][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[3][0][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[3][1][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[1][4][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[0][0][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[6][1][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[0][2][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[0][3][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[0][4][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[0][5][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[0][6][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[0][7][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[1][0][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[1][1][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[1][2][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[1][3][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[0][1][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[1][5][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[1][6][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[1][7][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[2][0][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[2][1][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[2][2][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               12 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_0/r_output_coefficients[7][16]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_0/r_output_coefficients[6][16]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_0/r_output_coefficients[5][16]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_0/r_output_coefficients[4][16]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_0/r_output_coefficients[3][16]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[6][4][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[7][7][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[7][6][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[7][5][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[7][4][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[7][3][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[7][2][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[7][1][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[7][0][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[6][7][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[6][6][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[6][5][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[6][2][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[6][3][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[6][2][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[6][1][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[6][0][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[5][7][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[5][6][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[5][5][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[5][4][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[5][3][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[5][2][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_input_coeffs[3][3][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[7][5][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_1/r_input_pixels[7][16]_i_1__0_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_1/r_input_pixels[6][16]_i_1__0_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_1/r_input_pixels[5][16]_i_1__0_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_1/r_input_pixels[4][16]_i_1__0_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_1/r_input_pixels[3][16]_i_1__0_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_1/r_input_pixels[2][16]_i_1__0_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_1/r_input_pixels[1][16]_i_1__0_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_1/r_input_pixels[0][16]_i_1__0_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/s3_n0/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[7][7][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[7][6][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_0/r_output_coefficients[1][16]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[7][4][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[7][3][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[7][2][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[7][1][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[7][0][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[6][7][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[6][6][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[6][5][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[6][4][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[6][3][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_0/r_output_coefficients[2][16]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_0/r_output_coefficients                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_0/r_input_pixels[0][16]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_0/r_input_pixels[7][16]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_0/r_input_pixels[6][16]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_0/r_input_pixels[5][16]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_0/r_input_pixels[4][16]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_0/r_input_pixels[3][16]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_0/r_input_pixels[2][16]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_0/r_input_pixels[1][16]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             17 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  sys_clock_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_o_axis_TDATA[15]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_1/r_dsp_add_3_preadd                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_0/r_next_output_col[2]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_1/r_output_coefficients[1][23]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_1/r_output_coefficients[7][23]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_1/r_output_coefficients[6][23]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_1/r_output_coefficients[5][23]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_1/r_output_coefficients[4][23]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_1/r_output_coefficients[3][23]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |               14 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_1/r_output_coefficients[2][23]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             24 |
|  sys_clock_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_1/r_output_coefficients                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             24 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             25 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                    |               15 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_1/r_o_axis_TDATA[23]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  sys_clock_IBUF_BUFG                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/fpga1_deployment_sou_0/inst/r_num_transfers_sent[0]_i_2_n_0                                                                                                                                                                                   | design_1_i/fpga1_deployment_sou_0/inst/r_core_state_reg_n_0                                                                                                                                                                             |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               15 |             33 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             33 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             33 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             34 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             41 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             41 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             41 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_0/r_dsp_add_1_setup[2]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             51 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_1/r_dsp_add_1_setup[2]_i_1__0_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             51 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |             65 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               31 |             72 |
|  sys_clock_IBUF_BUFG                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               27 |            103 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_0/r_dsp_add_input_pixel_a[1][16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               27 |            126 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/fpga1_deployment_rec_0/inst/r_received_packet_0                                                                                                                                                                                               | design_1_i/fpga1_deployment_rec_0/inst/r_core_state_reg_n_0                                                                                                                                                                             |               27 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                         |               40 |            129 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/dct_1/r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               28 |            136 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_dsp_input_coeff[0][16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |              103 |            158 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_quantized_coeffs[2][0][19]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               51 |            160 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_quantized_coeffs[7][0][19]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              108 |            160 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_quantized_coeffs[6][0][19]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               74 |            160 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_quantized_coeffs[5][0][19]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               61 |            160 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_quantized_coeffs[4][0][19]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               64 |            160 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_quantized_coeffs[0][0][19]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               57 |            160 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_quantized_coeffs[1][0][19]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               51 |            160 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/quantizer_0/inst/r_quantized_coeffs[3][0][19]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               52 |            160 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/fpga1_deployment_sou_0/inst/r_packet_to_send[1070]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |              121 |            441 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/two_dimension_dct_0/inst/transpose_0/s3_n0/r_o_enable_reg_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |              272 |           1091 |
|  sys_clock_IBUF_BUFG                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              329 |           1223 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              262 |           1477 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


