;redcode
;assert 1
	SPL 0, <-401
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN 0, <-722
	ADD 0, -722
	ADD 0, -722
	JMP -1, @-20
	JMN @11, 75
	SLT @-130, 3
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	DJN 1, 20
	SLT @-130, 3
	DJN 0, <-722
	JMP -1, @-20
	SLT @-130, 3
	SUB @821, 103
	DJN 0, <-722
	JMN @1, @18
	DJN 1, 20
	JMZ 0, <-712
	SPL 0, -202
	MOV -1, <-20
	JMZ 0, <-712
	ADD @-130, 3
	ADD @-130, 3
	JMN @11, 75
	JMP @1, #18
	JMN @11, 75
	DJN 0, <-722
	SLT 130, 9
	ADD @-130, 3
	SPL 0, <-401
	SPL 0, <-401
	SUB <300, 30
	ADD -3, @-10
	SUB @321, -703
	JMN 0, <-401
	SPL 0, <-401
	DAT <11, #75
	MOV -1, <-20
	JMN @11, 75
	JMN @11, 75
	MOV -7, <-20
	JMN @11, 75
	JMN @11, 75
	DJN 1, 20
