// Seed: 2640831943
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    output tri1 id_2,
    input uwire id_3,
    input wor id_4,
    output tri1 id_5,
    input uwire id_6
    , id_8, id_9
);
  always disable id_10;
  uwire id_11 = id_1;
  tri0  id_12 = 1, id_13;
  genvar id_14;
  assign id_10 = 1 - 1'b0;
  id_15 :
  assert property (@(posedge id_15) 1)
  else $display(id_12 + !id_8, 1 - (id_12), 1, id_12);
  module_0 modCall_1 ();
  wire id_16;
  wire id_17;
  always @(posedge id_10);
  wire id_18;
  wire id_19, id_20, id_21, id_22;
endmodule
