<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F4xx_HAL_Driver: Inc/stm32f4xx_ll_fmc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F4xx_HAL_Driver
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_f93dfce691d792349f1c14ede440e2e6.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_ll_fmc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__ll__fmc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __STM32F4xx_LL_FMC_H</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __STM32F4xx_LL_FMC_H</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__hal__def_8h.html">stm32f4xx_hal_def.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;{</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  uint32_t NSBank;                       </div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  uint32_t DataAddressMux;               </div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  uint32_t MemoryType;                   </div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  uint32_t MemoryDataWidth;              </div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  uint32_t BurstAccessMode;              </div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  uint32_t WaitSignalPolarity;           </div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  uint32_t WrapMode;                     </div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  uint32_t WaitSignalActive;             </div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  uint32_t WriteOperation;               </div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  uint32_t WaitSignal;                   </div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  uint32_t ExtendedMode;                 </div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  uint32_t AsynchronousWait;             </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  uint32_t WriteBurst;                   </div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  uint32_t ContinuousClock;              </div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  uint32_t WriteFifo;                    </div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  uint32_t PageSize;                     </div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;}FMC_NORSRAM_InitTypeDef;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">  133</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;{</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a3a22f760a9ddd85f0e256efa6d8ff8dd">  135</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a3a22f760a9ddd85f0e256efa6d8ff8dd">AddressSetupTime</a>;             </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a93fe36daa1ceddc36ea168542dcdd010">  140</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a93fe36daa1ceddc36ea168542dcdd010">AddressHoldTime</a>;              </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a6d98531021e36edf901d6cb01d6adaaa">  145</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a6d98531021e36edf901d6cb01d6adaaa">DataSetupTime</a>;                </div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a430810aecc228ce17dd109c7a709da58">  151</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a430810aecc228ce17dd109c7a709da58">BusTurnAroundDuration</a>;        </div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a093fa589f174cde14dbc2c6caeee08ff">  156</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a093fa589f174cde14dbc2c6caeee08ff">CLKDivision</a>;                  </div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#ad747ab03382954e5b7db99c1448f8a88">  161</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#ad747ab03382954e5b7db99c1448f8a88">DataLatency</a>;                  </div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a749d0d44b1fd4e711b0a6897edc3ccfc">  169</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a749d0d44b1fd4e711b0a6897edc3ccfc">AccessMode</a>;                   </div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;}<a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html">  176</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;{</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html#ade342163a8ca0ad3651cc870b3368d6c">  178</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___init_type_def.html#ade342163a8ca0ad3651cc870b3368d6c">NandBank</a>;               </div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html#af32f615ad4a0715b2eb29376480f06e6">  181</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___init_type_def.html#af32f615ad4a0715b2eb29376480f06e6">Waitfeature</a>;            </div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html#afba56d09ca367a400126147a86ccda2e">  184</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___init_type_def.html#afba56d09ca367a400126147a86ccda2e">MemoryDataWidth</a>;        </div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html#ad335b69985dfaba63645e4eedb12dceb">  187</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___init_type_def.html#ad335b69985dfaba63645e4eedb12dceb">EccComputation</a>;         </div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html#ad1f82ad7a61b76489541c17868e7544b">  190</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___init_type_def.html#ad1f82ad7a61b76489541c17868e7544b">ECCPageSize</a>;            </div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html#a92b101e748404ea12ea1f83456108129">  193</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___init_type_def.html#a92b101e748404ea12ea1f83456108129">TCLRSetupTime</a>;          </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html#a9bc5349964a50606c1ce4da4931b21d7">  197</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___init_type_def.html#a9bc5349964a50606c1ce4da4931b21d7">TARSetupTime</a>;           </div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;}<a class="code" href="struct_f_m_c___n_a_n_d___init_type_def.html">FMC_NAND_InitTypeDef</a>;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">  205</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;{</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a7f999bb43ce5bd642439b90056dd2819">  207</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a7f999bb43ce5bd642439b90056dd2819">SetupTime</a>;            </div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#abec51342237cf19aacfbbdfa866648d9">  213</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#abec51342237cf19aacfbbdfa866648d9">WaitSetupTime</a>;        </div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a57728d0f89fd95015265e4dd195226d3">  219</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a57728d0f89fd95015265e4dd195226d3">HoldSetupTime</a>;        </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a0dbc37d1de815af58ecfd6c4e06b176d">  226</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a0dbc37d1de815af58ecfd6c4e06b176d">HiZSetupTime</a>;         </div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;}<a class="code" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="struct_f_m_c___p_c_c_a_r_d___init_type_def.html">  236</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;{</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="struct_f_m_c___p_c_c_a_r_d___init_type_def.html#a84d52bc62cc1cf37523fe42418bdb159">  238</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___p_c_c_a_r_d___init_type_def.html#a84d52bc62cc1cf37523fe42418bdb159">Waitfeature</a>;            </div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="struct_f_m_c___p_c_c_a_r_d___init_type_def.html#a5cea83326b45ca6f2efdd906d47b9253">  241</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___p_c_c_a_r_d___init_type_def.html#a5cea83326b45ca6f2efdd906d47b9253">TCLRSetupTime</a>;          </div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="struct_f_m_c___p_c_c_a_r_d___init_type_def.html#a146ea5d7f4dadc6745c0f14069b02b25">  245</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___p_c_c_a_r_d___init_type_def.html#a146ea5d7f4dadc6745c0f14069b02b25">TARSetupTime</a>;           </div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;}<a class="code" href="struct_f_m_c___p_c_c_a_r_d___init_type_def.html">FMC_PCCARD_InitTypeDef</a>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html">  253</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;{</div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aea667abcdef2269338f2172c9b23e0be">  255</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aea667abcdef2269338f2172c9b23e0be">SDBank</a>;                      </div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a2c498d704e18f17cc41c6e1e50d45447">  258</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a2c498d704e18f17cc41c6e1e50d45447">ColumnBitsNumber</a>;            </div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a8a7f54fd1e3b04c566a76b774d00adda">  261</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a8a7f54fd1e3b04c566a76b774d00adda">RowBitsNumber</a>;               </div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a370d52e3c7296bd5d4d65344928af04c">  264</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a370d52e3c7296bd5d4d65344928af04c">MemoryDataWidth</a>;             </div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a11bcccbe5190e20eb00b2e07d9a16401">  267</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a11bcccbe5190e20eb00b2e07d9a16401">InternalBankNumber</a>;          </div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aa55520658496327bbc831183b8dead9e">  270</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aa55520658496327bbc831183b8dead9e">CASLatency</a>;                  </div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a5baf22e72bd710a0522b0814723f518d">  273</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a5baf22e72bd710a0522b0814723f518d">WriteProtection</a>;             </div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#af7845a58e91f2166717b2f7f15d14dbb">  276</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#af7845a58e91f2166717b2f7f15d14dbb">SDClockPeriod</a>;               </div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aba6b0f5c64dc6d68a4a5dbe5c7511c4f">  280</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aba6b0f5c64dc6d68a4a5dbe5c7511c4f">ReadBurst</a>;                   </div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a3513cfd5140bd410cef2f0015c5a3733">  284</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a3513cfd5140bd410cef2f0015c5a3733">ReadPipeDelay</a>;               </div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;}<a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html">FMC_SDRAM_InitTypeDef</a>;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html">  291</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;{</div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#aa4e0baa631f3af95366dae966699f102">  293</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#aa4e0baa631f3af95366dae966699f102">LoadToActiveDelay</a>;            </div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a05c3b7b4946d8fa707e5263a39baf73d">  297</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a05c3b7b4946d8fa707e5263a39baf73d">ExitSelfRefreshDelay</a>;         </div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a8847315f4ac89d7278021ca07281f6f1">  301</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a8847315f4ac89d7278021ca07281f6f1">SelfRefreshTime</a>;              </div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#ad766564847851a0d5cda78f70a7c7b1e">  305</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#ad766564847851a0d5cda78f70a7c7b1e">RowCycleDelay</a>;                </div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a9b4e896e7795ac9a32339a0e6520975e">  310</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a9b4e896e7795ac9a32339a0e6520975e">WriteRecoveryTime</a>;            </div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a499042750059231bf7fc5bf9fc2c46aa">  313</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a499042750059231bf7fc5bf9fc2c46aa">RPDelay</a>;                      </div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a99beff6ce115b68684c7872a9196e61d">  317</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a99beff6ce115b68684c7872a9196e61d">RCDDelay</a>;                     </div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;}<a class="code" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html">FMC_SDRAM_TimingTypeDef</a>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___command_type_def.html">  325</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;{</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#acce198aed22a4a6ee69abc568393a728">  327</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#acce198aed22a4a6ee69abc568393a728">CommandMode</a>;                  </div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a1b77fbf8ef17e12284c64f174ed736de">  330</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a1b77fbf8ef17e12284c64f174ed736de">CommandTarget</a>;                </div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a22efd0147d0fa1372592aae8d4c2d037">  333</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a22efd0147d0fa1372592aae8d4c2d037">AutoRefreshNumber</a>;            </div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#ab50d70f643184b7d297f7bd3569b20d7">  336</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#ab50d70f643184b7d297f7bd3569b20d7">ModeRegisterDefinition</a>;       </div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;}<a class="code" href="struct_f_m_c___s_d_r_a_m___command_type_def.html">FMC_SDRAM_CommandTypeDef</a>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_BANK1                       0x00000000U</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_BANK2                       0x00000002U</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_BANK3                       0x00000004U</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_BANK4                       0x00000006U</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define FMC_DATA_ADDRESS_MUX_DISABLE            0x00000000U</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define FMC_DATA_ADDRESS_MUX_ENABLE             0x00000002U</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define FMC_MEMORY_TYPE_SRAM                    0x00000000U</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define FMC_MEMORY_TYPE_PSRAM                   0x00000004U</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define FMC_MEMORY_TYPE_NOR                     0x00000008U</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_MEM_BUS_WIDTH_8             0x00000000U</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_MEM_BUS_WIDTH_16            0x00000010U</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_MEM_BUS_WIDTH_32            0x00000020U</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_FLASH_ACCESS_ENABLE         0x00000040U</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_FLASH_ACCESS_DISABLE        0x00000000U</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define FMC_BURST_ACCESS_MODE_DISABLE           0x00000000U </span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define FMC_BURST_ACCESS_MODE_ENABLE            0x00000100U</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define FMC_WAIT_SIGNAL_POLARITY_LOW            0x00000000U</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define FMC_WAIT_SIGNAL_POLARITY_HIGH           0x00000200U</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define FMC_WRAP_MODE_DISABLE                   0x00000000U</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define FMC_WRAP_MODE_ENABLE                    0x00000400U </span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define FMC_WAIT_TIMING_BEFORE_WS               0x00000000U</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define FMC_WAIT_TIMING_DURING_WS               0x00000800U</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define FMC_WRITE_OPERATION_DISABLE             0x00000000U</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define FMC_WRITE_OPERATION_ENABLE              0x00001000U</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define FMC_WAIT_SIGNAL_DISABLE                 0x00000000U</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define FMC_WAIT_SIGNAL_ENABLE                  0x00002000U</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define FMC_EXTENDED_MODE_DISABLE               0x00000000U</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define FMC_EXTENDED_MODE_ENABLE                0x00004000U</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define FMC_ASYNCHRONOUS_WAIT_DISABLE           0x00000000U</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define FMC_ASYNCHRONOUS_WAIT_ENABLE            0x00008000U</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define FMC_PAGE_SIZE_NONE           0x00000000U</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define FMC_PAGE_SIZE_128            ((uint32_t)FMC_BCR1_CPSIZE_0)</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define FMC_PAGE_SIZE_256            ((uint32_t)FMC_BCR1_CPSIZE_1)</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define FMC_PAGE_SIZE_512            ((uint32_t)(FMC_BCR1_CPSIZE_0 | FMC_BCR1_CPSIZE_1))</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define FMC_PAGE_SIZE_1024           ((uint32_t)FMC_BCR1_CPSIZE_2)</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define FMC_WRITE_FIFO_DISABLE           ((uint32_t)FMC_BCR1_WFDIS)</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define FMC_WRITE_FIFO_ENABLE            0x00000000U</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define FMC_WRITE_BURST_DISABLE                 0x00000000U</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define FMC_WRITE_BURST_ENABLE                  0x00080000U </span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define FMC_CONTINUOUS_CLOCK_SYNC_ONLY          0x00000000U</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define FMC_CONTINUOUS_CLOCK_SYNC_ASYNC         0x00100000U</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define FMC_ACCESS_MODE_A                        0x00000000U</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define FMC_ACCESS_MODE_B                        0x10000000U </span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define FMC_ACCESS_MODE_C                        0x20000000U</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define FMC_ACCESS_MODE_D                        0x30000000U</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define FMC_NAND_BANK2                          0x00000010U</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define FMC_NAND_BANK3                          0x00000100U </span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define FMC_NAND_PCC_WAIT_FEATURE_DISABLE           0x00000000U</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define FMC_NAND_PCC_WAIT_FEATURE_ENABLE            0x00000002U</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define FMC_PCR_MEMORY_TYPE_PCCARD        0x00000000U</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define FMC_PCR_MEMORY_TYPE_NAND          0x00000008U</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define FMC_NAND_PCC_MEM_BUS_WIDTH_8                0x00000000U</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define FMC_NAND_PCC_MEM_BUS_WIDTH_16               0x00000010U</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_DISABLE                    0x00000000U</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_ENABLE                     0x00000040U</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_256BYTE          0x00000000U</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_512BYTE          0x00020000U</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_1024BYTE         0x00040000U</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_2048BYTE         0x00060000U</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_4096BYTE         0x00080000U</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_8192BYTE         0x000A0000U</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define FMC_SDRAM_BANK1                       0x00000000U</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define FMC_SDRAM_BANK2                       0x00000001U</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define FMC_SDRAM_COLUMN_BITS_NUM_8           0x00000000U</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define FMC_SDRAM_COLUMN_BITS_NUM_9           0x00000001U</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define FMC_SDRAM_COLUMN_BITS_NUM_10          0x00000002U</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define FMC_SDRAM_COLUMN_BITS_NUM_11          0x00000003U</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define FMC_SDRAM_ROW_BITS_NUM_11             0x00000000U</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define FMC_SDRAM_ROW_BITS_NUM_12             0x00000004U</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define FMC_SDRAM_ROW_BITS_NUM_13             0x00000008U</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define FMC_SDRAM_MEM_BUS_WIDTH_8             0x00000000U</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define FMC_SDRAM_MEM_BUS_WIDTH_16            0x00000010U</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define FMC_SDRAM_MEM_BUS_WIDTH_32            0x00000020U</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define FMC_SDRAM_INTERN_BANKS_NUM_2          0x00000000U</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define FMC_SDRAM_INTERN_BANKS_NUM_4          0x00000040U</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define FMC_SDRAM_CAS_LATENCY_1               0x00000080U</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define FMC_SDRAM_CAS_LATENCY_2               0x00000100U</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define FMC_SDRAM_CAS_LATENCY_3               0x00000180U</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define FMC_SDRAM_WRITE_PROTECTION_DISABLE    0x00000000U</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define FMC_SDRAM_WRITE_PROTECTION_ENABLE     0x00000200U</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define FMC_SDRAM_CLOCK_DISABLE               0x00000000U</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define FMC_SDRAM_CLOCK_PERIOD_2              0x00000800U</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define FMC_SDRAM_CLOCK_PERIOD_3              0x00000C00U</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define FMC_SDRAM_RBURST_DISABLE              0x00000000U</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define FMC_SDRAM_RBURST_ENABLE               0x00001000U</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define FMC_SDRAM_RPIPE_DELAY_0               0x00000000U</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define FMC_SDRAM_RPIPE_DELAY_1               0x00002000U</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define FMC_SDRAM_RPIPE_DELAY_2               0x00004000U</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_NORMAL_MODE             0x00000000U</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_CLK_ENABLE              0x00000001U</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_PALL                    0x00000002U</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_AUTOREFRESH_MODE        0x00000003U</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_LOAD_MODE               0x00000004U</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_SELFREFRESH_MODE        0x00000005U</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_POWERDOWN_MODE          0x00000006U</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_TARGET_BANK2            FMC_SDCMR_CTB2</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_TARGET_BANK1            FMC_SDCMR_CTB1</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_TARGET_BANK1_2          0x00000018U</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define FMC_SDRAM_NORMAL_MODE                     0x00000000U</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define FMC_SDRAM_SELF_REFRESH_MODE               FMC_SDSR_MODES1_0</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define FMC_SDRAM_POWER_DOWN_MODE                 FMC_SDSR_MODES1_1</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define FMC_IT_RISING_EDGE                0x00000008U</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define FMC_IT_LEVEL                      0x00000010U</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define FMC_IT_FALLING_EDGE               0x00000020U</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define FMC_IT_REFRESH_ERROR              0x00004000U</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define FMC_FLAG_RISING_EDGE                    0x00000001U</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define FMC_FLAG_LEVEL                          0x00000002U</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define FMC_FLAG_FALLING_EDGE                   0x00000004U</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define FMC_FLAG_FEMPT                          0x00000040U</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define FMC_SDRAM_FLAG_REFRESH_IT               FMC_SDSR_RE</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define FMC_SDRAM_FLAG_BUSY                     FMC_SDSR_BUSY</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define FMC_SDRAM_FLAG_REFRESH_ERROR            FMC_SDRTR_CRE</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">   #define FMC_NAND_TypeDef               FMC_Bank3_TypeDef</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#else </span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">   #define FMC_NAND_TypeDef               FMC_Bank2_3_TypeDef</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">   #define FMC_PCCARD_TypeDef             FMC_Bank4_TypeDef</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">   #define FMC_NORSRAM_TypeDef            FMC_Bank1_TypeDef</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">   #define FMC_NORSRAM_EXTENDED_TypeDef   FMC_Bank1E_TypeDef</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">   #define FMC_SDRAM_TypeDef              FMC_Bank5_6_TypeDef</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">   #define FMC_NAND_DEVICE                FMC_Bank3</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#else </span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">   #define FMC_NAND_DEVICE                FMC_Bank2_3</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">   #define FMC_PCCARD_DEVICE              FMC_Bank4</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">   #define FMC_NORSRAM_DEVICE             FMC_Bank1</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">   #define FMC_NORSRAM_EXTENDED_DEVICE    FMC_Bank1E</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">   #define FMC_SDRAM_DEVICE               FMC_Bank5_6</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">/* Private macro -------------------------------------------------------------*/</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define __FMC_NORSRAM_ENABLE(__INSTANCE__, __BANK__)  ((__INSTANCE__)-&gt;BTCR[(__BANK__)] |= FMC_BCR1_MBKEN)</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define __FMC_NORSRAM_DISABLE(__INSTANCE__, __BANK__) ((__INSTANCE__)-&gt;BTCR[(__BANK__)] &amp;= ~FMC_BCR1_MBKEN)  </span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) </span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define __FMC_NAND_ENABLE(__INSTANCE__, __BANK__)  ((__INSTANCE__)-&gt;PCR |= FMC_PCR_PBKEN)</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define __FMC_NAND_DISABLE(__INSTANCE__, __BANK__) ((__INSTANCE__)-&gt;PCR &amp;= ~FMC_PCR_PBKEN)</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define __FMC_NAND_ENABLE(__INSTANCE__, __BANK__)  (((__BANK__) == FMC_NAND_BANK2)? ((__INSTANCE__)-&gt;PCR2 |= FMC_PCR2_PBKEN): \</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">                                                    ((__INSTANCE__)-&gt;PCR3 |= FMC_PCR3_PBKEN))</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define __FMC_NAND_DISABLE(__INSTANCE__, __BANK__) (((__BANK__) == FMC_NAND_BANK2)? ((__INSTANCE__)-&gt;PCR2 &amp;= ~FMC_PCR2_PBKEN): \</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">                                                    ((__INSTANCE__)-&gt;PCR3 &amp;= ~FMC_PCR3_PBKEN))</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define __FMC_PCCARD_ENABLE(__INSTANCE__)  ((__INSTANCE__)-&gt;PCR4 |= FMC_PCR4_PBKEN)</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define __FMC_PCCARD_DISABLE(__INSTANCE__) ((__INSTANCE__)-&gt;PCR4 &amp;= ~FMC_PCR4_PBKEN)</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define __FMC_NAND_ENABLE_IT(__INSTANCE__, __BANK__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SR |= (__INTERRUPT__))</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define __FMC_NAND_DISABLE_IT(__INSTANCE__, __BANK__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SR &amp;= ~(__INTERRUPT__)) </span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define __FMC_NAND_GET_FLAG(__INSTANCE__, __BANK__, __FLAG__)  (((__INSTANCE__)-&gt;SR &amp;(__FLAG__)) == (__FLAG__))</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define __FMC_NAND_CLEAR_FLAG(__INSTANCE__, __BANK__, __FLAG__)  ((__INSTANCE__)-&gt;SR &amp;= ~(__FLAG__))</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define __FMC_NAND_ENABLE_IT(__INSTANCE__, __BANK__, __INTERRUPT__)  (((__BANK__) == FMC_NAND_BANK2)? ((__INSTANCE__)-&gt;SR2 |= (__INTERRUPT__)): \</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">                                                                                                       ((__INSTANCE__)-&gt;SR3 |= (__INTERRUPT__)))</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define __FMC_NAND_DISABLE_IT(__INSTANCE__, __BANK__, __INTERRUPT__)  (((__BANK__) == FMC_NAND_BANK2)? ((__INSTANCE__)-&gt;SR2 &amp;= ~(__INTERRUPT__)): \</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">                                                                                                        ((__INSTANCE__)-&gt;SR3 &amp;= ~(__INTERRUPT__))) </span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define __FMC_NAND_GET_FLAG(__INSTANCE__, __BANK__, __FLAG__)  (((__BANK__) == FMC_NAND_BANK2)? (((__INSTANCE__)-&gt;SR2 &amp;(__FLAG__)) == (__FLAG__)): \</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">                                                                                                 (((__INSTANCE__)-&gt;SR3 &amp;(__FLAG__)) == (__FLAG__)))</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define __FMC_NAND_CLEAR_FLAG(__INSTANCE__, __BANK__, __FLAG__)  (((__BANK__) == FMC_NAND_BANK2)? ((__INSTANCE__)-&gt;SR2 &amp;= ~(__FLAG__)): \</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">                                                                                                   ((__INSTANCE__)-&gt;SR3 &amp;= ~(__FLAG__)))</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define __FMC_PCCARD_ENABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SR4 |= (__INTERRUPT__))</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define __FMC_PCCARD_DISABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SR4 &amp;= ~(__INTERRUPT__)) </span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define __FMC_PCCARD_GET_FLAG(__INSTANCE__, __FLAG__)  (((__INSTANCE__)-&gt;SR4 &amp;(__FLAG__)) == (__FLAG__))</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define __FMC_PCCARD_CLEAR_FLAG(__INSTANCE__, __FLAG__)  ((__INSTANCE__)-&gt;SR4 &amp;= ~(__FLAG__))</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define __FMC_SDRAM_ENABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SDRTR |= (__INTERRUPT__))</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define __FMC_SDRAM_DISABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SDRTR &amp;= ~(__INTERRUPT__))</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define __FMC_SDRAM_GET_FLAG(__INSTANCE__, __FLAG__)  (((__INSTANCE__)-&gt;SDSR &amp;(__FLAG__)) == (__FLAG__))</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define __FMC_SDRAM_CLEAR_FLAG(__INSTANCE__, __FLAG__)  ((__INSTANCE__)-&gt;SDRTR |= (__FLAG__))</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define IS_FMC_NORSRAM_BANK(BANK) (((BANK) == FMC_NORSRAM_BANK1) || \</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">                                   ((BANK) == FMC_NORSRAM_BANK2) || \</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">                                   ((BANK) == FMC_NORSRAM_BANK3) || \</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">                                   ((BANK) == FMC_NORSRAM_BANK4))</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define IS_FMC_MUX(__MUX__) (((__MUX__) == FMC_DATA_ADDRESS_MUX_DISABLE) || \</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">                              ((__MUX__) == FMC_DATA_ADDRESS_MUX_ENABLE))</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define IS_FMC_MEMORY(__MEMORY__) (((__MEMORY__) == FMC_MEMORY_TYPE_SRAM) || \</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">                                    ((__MEMORY__) == FMC_MEMORY_TYPE_PSRAM)|| \</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">                                    ((__MEMORY__) == FMC_MEMORY_TYPE_NOR))</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define IS_FMC_NORSRAM_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_8)  || \</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">                                                 ((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_16) || \</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">                                                 ((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_32))</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define IS_FMC_ACCESS_MODE(__MODE__) (((__MODE__) == FMC_ACCESS_MODE_A) || \</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">                                       ((__MODE__) == FMC_ACCESS_MODE_B) || \</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">                                       ((__MODE__) == FMC_ACCESS_MODE_C) || \</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">                                       ((__MODE__) == FMC_ACCESS_MODE_D))</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define IS_FMC_NAND_BANK(BANK) (((BANK) == FMC_NAND_BANK2) || \</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">                                ((BANK) == FMC_NAND_BANK3))</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define IS_FMC_WAIT_FEATURE(FEATURE) (((FEATURE) == FMC_NAND_PCC_WAIT_FEATURE_DISABLE) || \</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">                                      ((FEATURE) == FMC_NAND_PCC_WAIT_FEATURE_ENABLE))</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define IS_FMC_NAND_MEMORY_WIDTH(WIDTH) (((WIDTH) == FMC_NAND_PCC_MEM_BUS_WIDTH_8) || \</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">                                         ((WIDTH) == FMC_NAND_PCC_MEM_BUS_WIDTH_16))</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define IS_FMC_ECC_STATE(STATE) (((STATE) == FMC_NAND_ECC_DISABLE) || \</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">                                 ((STATE) == FMC_NAND_ECC_ENABLE))</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define IS_FMC_ECCPAGE_SIZE(SIZE) (((SIZE) == FMC_NAND_ECC_PAGE_SIZE_256BYTE)  || \</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">                                   ((SIZE) == FMC_NAND_ECC_PAGE_SIZE_512BYTE)  || \</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">                                   ((SIZE) == FMC_NAND_ECC_PAGE_SIZE_1024BYTE) || \</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">                                   ((SIZE) == FMC_NAND_ECC_PAGE_SIZE_2048BYTE) || \</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">                                   ((SIZE) == FMC_NAND_ECC_PAGE_SIZE_4096BYTE) || \</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">                                   ((SIZE) == FMC_NAND_ECC_PAGE_SIZE_8192BYTE))</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define IS_FMC_TCLR_TIME(TIME) ((TIME) &lt;= 255U)</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define IS_FMC_TAR_TIME(TIME) ((TIME) &lt;= 255U)</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define IS_FMC_SETUP_TIME(TIME) ((TIME) &lt;= 255U)</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define IS_FMC_WAIT_TIME(TIME) ((TIME) &lt;= 255U)</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define IS_FMC_HOLD_TIME(TIME) ((TIME) &lt;= 255U)</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define IS_FMC_HIZ_TIME(TIME) ((TIME) &lt;= 255U)</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define IS_FMC_NORSRAM_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_DEVICE)</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define IS_FMC_NORSRAM_EXTENDED_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_EXTENDED_DEVICE)</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define IS_FMC_NAND_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NAND_DEVICE)</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define IS_FMC_PCCARD_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_PCCARD_DEVICE)</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define IS_FMC_BURSTMODE(__STATE__) (((__STATE__) == FMC_BURST_ACCESS_MODE_DISABLE) || \</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">                                     ((__STATE__) == FMC_BURST_ACCESS_MODE_ENABLE))</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define IS_FMC_WAIT_POLARITY(__POLARITY__) (((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_LOW) || \</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">                                            ((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_HIGH))</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define IS_FMC_WRAP_MODE(__MODE__) (((__MODE__) == FMC_WRAP_MODE_DISABLE) || \</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">                                    ((__MODE__) == FMC_WRAP_MODE_ENABLE))</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */</span><span class="preprocessor"> </span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define IS_FMC_WAIT_SIGNAL_ACTIVE(__ACTIVE__) (((__ACTIVE__) == FMC_WAIT_TIMING_BEFORE_WS) || \</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">                                                ((__ACTIVE__) == FMC_WAIT_TIMING_DURING_WS)) </span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define IS_FMC_WRITE_OPERATION(__OPERATION__) (((__OPERATION__) == FMC_WRITE_OPERATION_DISABLE) || \</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">                                                ((__OPERATION__) == FMC_WRITE_OPERATION_ENABLE))</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define IS_FMC_WAITE_SIGNAL(__SIGNAL__) (((__SIGNAL__) == FMC_WAIT_SIGNAL_DISABLE) || \</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">                                          ((__SIGNAL__) == FMC_WAIT_SIGNAL_ENABLE))</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define IS_FMC_EXTENDED_MODE(__MODE__) (((__MODE__) == FMC_EXTENDED_MODE_DISABLE) || \</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">                                         ((__MODE__) == FMC_EXTENDED_MODE_ENABLE))</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define IS_FMC_ASYNWAIT(__STATE__) (((__STATE__) == FMC_ASYNCHRONOUS_WAIT_DISABLE) || \</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">                                     ((__STATE__) == FMC_ASYNCHRONOUS_WAIT_ENABLE))</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define IS_FMC_WRITE_BURST(__BURST__) (((__BURST__) == FMC_WRITE_BURST_DISABLE) || \</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">                                        ((__BURST__) == FMC_WRITE_BURST_ENABLE))</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define IS_FMC_CONTINOUS_CLOCK(CCLOCK) (((CCLOCK) == FMC_CONTINUOUS_CLOCK_SYNC_ONLY) || \</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">                                        ((CCLOCK) == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC))</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define IS_FMC_ADDRESS_SETUP_TIME(__TIME__) ((__TIME__) &lt;= 15U)</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define IS_FMC_ADDRESS_HOLD_TIME(__TIME__) (((__TIME__) &gt; 0U) &amp;&amp; ((__TIME__) &lt;= 15U))</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define IS_FMC_DATASETUP_TIME(__TIME__) (((__TIME__) &gt; 0U) &amp;&amp; ((__TIME__) &lt;= 255U))</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define IS_FMC_TURNAROUND_TIME(__TIME__) ((__TIME__) &lt;= 15U)</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define IS_FMC_DATA_LATENCY(__LATENCY__) (((__LATENCY__) &gt; 1U) &amp;&amp; ((__LATENCY__) &lt;= 17U))</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define IS_FMC_CLK_DIV(DIV) (((DIV) &gt; 1U) &amp;&amp; ((DIV) &lt;= 16U))</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define IS_FMC_SDRAM_BANK(BANK) (((BANK) == FMC_SDRAM_BANK1) || \</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">                                 ((BANK) == FMC_SDRAM_BANK2))</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define IS_FMC_COLUMNBITS_NUMBER(COLUMN) (((COLUMN) == FMC_SDRAM_COLUMN_BITS_NUM_8)  || \</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">                                          ((COLUMN) == FMC_SDRAM_COLUMN_BITS_NUM_9)  || \</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">                                          ((COLUMN) == FMC_SDRAM_COLUMN_BITS_NUM_10) || \</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">                                          ((COLUMN) == FMC_SDRAM_COLUMN_BITS_NUM_11))</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define IS_FMC_ROWBITS_NUMBER(ROW) (((ROW) == FMC_SDRAM_ROW_BITS_NUM_11) || \</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">                                    ((ROW) == FMC_SDRAM_ROW_BITS_NUM_12) || \</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">                                    ((ROW) == FMC_SDRAM_ROW_BITS_NUM_13))</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define IS_FMC_SDMEMORY_WIDTH(WIDTH) (((WIDTH) == FMC_SDRAM_MEM_BUS_WIDTH_8)  || \</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">                                      ((WIDTH) == FMC_SDRAM_MEM_BUS_WIDTH_16) || \</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">                                      ((WIDTH) == FMC_SDRAM_MEM_BUS_WIDTH_32))</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#define IS_FMC_INTERNALBANK_NUMBER(NUMBER) (((NUMBER) == FMC_SDRAM_INTERN_BANKS_NUM_2) || \</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">                                            ((NUMBER) == FMC_SDRAM_INTERN_BANKS_NUM_4))</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define IS_FMC_CAS_LATENCY(LATENCY) (((LATENCY) == FMC_SDRAM_CAS_LATENCY_1) || \</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">                                     ((LATENCY) == FMC_SDRAM_CAS_LATENCY_2) || \</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">                                     ((LATENCY) == FMC_SDRAM_CAS_LATENCY_3))</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define IS_FMC_SDCLOCK_PERIOD(PERIOD) (((PERIOD) == FMC_SDRAM_CLOCK_DISABLE)  || \</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">                                       ((PERIOD) == FMC_SDRAM_CLOCK_PERIOD_2) || \</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">                                       ((PERIOD) == FMC_SDRAM_CLOCK_PERIOD_3))</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define IS_FMC_READ_BURST(RBURST) (((RBURST) == FMC_SDRAM_RBURST_DISABLE) || \</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">                                   ((RBURST) == FMC_SDRAM_RBURST_ENABLE))</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define IS_FMC_READPIPE_DELAY(DELAY) (((DELAY) == FMC_SDRAM_RPIPE_DELAY_0) || \</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">                                      ((DELAY) == FMC_SDRAM_RPIPE_DELAY_1) || \</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">                                      ((DELAY) == FMC_SDRAM_RPIPE_DELAY_2))</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define IS_FMC_LOADTOACTIVE_DELAY(DELAY) (((DELAY) &gt; 0U) &amp;&amp; ((DELAY) &lt;= 16U))</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define IS_FMC_EXITSELFREFRESH_DELAY(DELAY) (((DELAY) &gt; 0U) &amp;&amp; ((DELAY) &lt;= 16U))</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160; </div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define IS_FMC_SELFREFRESH_TIME(TIME) (((TIME) &gt; 0U) &amp;&amp; ((TIME) &lt;= 16U))</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160; </div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define IS_FMC_ROWCYCLE_DELAY(DELAY) (((DELAY) &gt; 0U) &amp;&amp; ((DELAY) &lt;= 16U))</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  </div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define IS_FMC_WRITE_RECOVERY_TIME(TIME) (((TIME) &gt; 0U) &amp;&amp; ((TIME) &lt;= 16U))</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160; </div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define IS_FMC_RP_DELAY(DELAY) (((DELAY) &gt; 0U) &amp;&amp; ((DELAY) &lt;= 16U))</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define IS_FMC_RCD_DELAY(DELAY) (((DELAY) &gt; 0U) &amp;&amp; ((DELAY) &lt;= 16U))</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define IS_FMC_COMMAND_MODE(COMMAND) (((COMMAND) == FMC_SDRAM_CMD_NORMAL_MODE)      || \</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">                                      ((COMMAND) == FMC_SDRAM_CMD_CLK_ENABLE)       || \</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">                                      ((COMMAND) == FMC_SDRAM_CMD_PALL)             || \</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">                                      ((COMMAND) == FMC_SDRAM_CMD_AUTOREFRESH_MODE) || \</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">                                      ((COMMAND) == FMC_SDRAM_CMD_LOAD_MODE)        || \</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">                                      ((COMMAND) == FMC_SDRAM_CMD_SELFREFRESH_MODE) || \</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">                                      ((COMMAND) == FMC_SDRAM_CMD_POWERDOWN_MODE))</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define IS_FMC_COMMAND_TARGET(TARGET) (((TARGET) == FMC_SDRAM_CMD_TARGET_BANK1) || \</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">                                       ((TARGET) == FMC_SDRAM_CMD_TARGET_BANK2) || \</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">                                       ((TARGET) == FMC_SDRAM_CMD_TARGET_BANK1_2))</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define IS_FMC_AUTOREFRESH_NUMBER(NUMBER) (((NUMBER) &gt; 0U) &amp;&amp; ((NUMBER) &lt;= 16U))</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define IS_FMC_MODE_REGISTER(CONTENT) ((CONTENT) &lt;= 8191U)</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define IS_FMC_REFRESH_RATE(RATE) ((RATE) &lt;= 8191U)</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define IS_FMC_SDRAM_DEVICE(INSTANCE) ((INSTANCE) == FMC_SDRAM_DEVICE)</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define IS_FMC_WRITE_PROTECTION(WRITE) (((WRITE) == FMC_SDRAM_WRITE_PROTECTION_DISABLE) || \</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">                                        ((WRITE) == FMC_SDRAM_WRITE_PROTECTION_ENABLE))</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define IS_FMC_PAGESIZE(SIZE) (((SIZE) == FMC_PAGE_SIZE_NONE) || \</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">                               ((SIZE) == FMC_PAGE_SIZE_128)  || \</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">                               ((SIZE) == FMC_PAGE_SIZE_256)  || \</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">                               ((SIZE) == FMC_PAGE_SIZE_512)  || \</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">                               ((SIZE) == FMC_PAGE_SIZE_1024))</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#if defined (STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define IS_FMC_WRITE_FIFO(FIFO) (((FIFO) == FMC_WRITE_FIFO_DISABLE) || \</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">                                 ((FIFO) == FMC_WRITE_FIFO_ENABLE))</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">/* Private functions ---------------------------------------------------------*/</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga69f71e9189dab5f8b384065a9165b8bd">FMC_NORSRAM_Init</a>(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef *Init);</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga95dcf37fab03f8995bbacca99f7092ff">FMC_NORSRAM_Timing_Init</a>(FMC_NORSRAM_TypeDef *Device, <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a> *Timing, uint32_t Bank);</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#gaf59154ca6a3208092f248fe25cd421c5">FMC_NORSRAM_Extended_Timing_Init</a>(FMC_NORSRAM_EXTENDED_TypeDef *Device, <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a> *Timing, uint32_t Bank, uint32_t ExtendedMode);</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga5bdfef91b866a10a7c91385018db5618">FMC_NORSRAM_DeInit</a>(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank);</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#gaf65abd6e124e49bf83af3c80b27ad332">FMC_NORSRAM_WriteOperation_Enable</a>(FMC_NORSRAM_TypeDef *Device, uint32_t Bank);</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#ga5db03521d17c15b98685cc34540d638d">FMC_NORSRAM_WriteOperation_Disable</a>(FMC_NORSRAM_TypeDef *Device, uint32_t Bank);</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga350a12b485a4873077c17ea33e8135e6">FMC_NAND_Init</a>(FMC_NAND_TypeDef *Device, <a class="code" href="struct_f_m_c___n_a_n_d___init_type_def.html">FMC_NAND_InitTypeDef</a> *Init);</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga1d4a635307ee611e2367ca2cba97d9d6">FMC_NAND_CommonSpace_Timing_Init</a>(FMC_NAND_TypeDef *Device, <a class="code" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a> *Timing, uint32_t Bank);</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga4466e188ee95374ab26afffaae8dd496">FMC_NAND_AttributeSpace_Timing_Init</a>(FMC_NAND_TypeDef *Device, <a class="code" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a> *Timing, uint32_t Bank);</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#gaa08341e94ce1b34d8008ca45b162c8b8">FMC_NAND_DeInit</a>(FMC_NAND_TypeDef *Device, uint32_t Bank);</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga9f4f2bd5aac7047be227344b99b371a1">FMC_NAND_ECC_Enable</a>(FMC_NAND_TypeDef *Device, uint32_t Bank);</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga567e17faf0dd3db7148be9dd1dc1da4b">FMC_NAND_ECC_Disable</a>(FMC_NAND_TypeDef *Device, uint32_t Bank);</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#gad992995f2c9337ca28d4fad0de69a8d3">FMC_NAND_GetECC</a>(FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32_t Timeout);</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1.html#gafdd8175d388c6214b6412ee7d2e5ca38">FMC_PCCARD_Init</a>(FMC_PCCARD_TypeDef *Device, <a class="code" href="struct_f_m_c___p_c_c_a_r_d___init_type_def.html">FMC_PCCARD_InitTypeDef</a> *Init);</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1.html#ga494dcd82d750f10c6b297a69eba300bd">FMC_PCCARD_CommonSpace_Timing_Init</a>(FMC_PCCARD_TypeDef *Device, <a class="code" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a> *Timing);</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1.html#ga7cc7e01f7007b9a3a5acd4de4354fec6">FMC_PCCARD_AttributeSpace_Timing_Init</a>(FMC_PCCARD_TypeDef *Device, <a class="code" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a> *Timing);</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1.html#gaff524eff07c8a8bca71ebf511dc4a2fd">FMC_PCCARD_IOSpace_Timing_Init</a>(FMC_PCCARD_TypeDef *Device, <a class="code" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a> *Timing); </div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1.html#ga96a80c6de3b63fd1333407ba2ac5d1d6">FMC_PCCARD_DeInit</a>(FMC_PCCARD_TypeDef *Device);</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#gac31e934f1ffb131dccc62b6fe6844560">FMC_SDRAM_Init</a>(FMC_SDRAM_TypeDef *Device, <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html">FMC_SDRAM_InitTypeDef</a> *Init);</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga7c28889074955caf3b854e8c99dced73">FMC_SDRAM_Timing_Init</a>(FMC_SDRAM_TypeDef *Device, <a class="code" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html">FMC_SDRAM_TimingTypeDef</a> *Timing, uint32_t Bank);</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga893cc61d8d10a5f828937665c32ae6a3">FMC_SDRAM_DeInit</a>(FMC_SDRAM_TypeDef *Device, uint32_t Bank);</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gae479dff64b562136b1630ece63af9e98">FMC_SDRAM_WriteProtection_Enable</a>(FMC_SDRAM_TypeDef *Device, uint32_t Bank);</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#ga277d3d1a938a9482d66a14cd45ed1305">FMC_SDRAM_WriteProtection_Disable</a>(FMC_SDRAM_TypeDef *Device, uint32_t Bank);</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gad35de253de4db9128388a51e4ba56e8f">FMC_SDRAM_SendCommand</a>(FMC_SDRAM_TypeDef *Device, <a class="code" href="struct_f_m_c___s_d_r_a_m___command_type_def.html">FMC_SDRAM_CommandTypeDef</a> *Command, uint32_t Timeout);</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gaf8704a78ec9ae7b0fa92dd5ae5df95e0">FMC_SDRAM_ProgramRefreshRate</a>(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate);</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;HAL_StatusTypeDef  <a class="code" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#ga4f18f59507119e129bfdea88f25ca896">FMC_SDRAM_SetAutoRefreshNumber</a>(FMC_SDRAM_TypeDef *Device, uint32_t AutoRefreshNumber);</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;uint32_t           <a class="code" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gacc01c14afaa0f4c1685a8ad52e0c9eeb">FMC_SDRAM_GetModeStatus</a>(FMC_SDRAM_TypeDef *Device, uint32_t Bank);</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;}</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F4xx_LL_FMC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html_a370d52e3c7296bd5d4d65344928af04c"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a370d52e3c7296bd5d4d65344928af04c">FMC_SDRAM_InitTypeDef::MemoryDataWidth</a></div><div class="ttdeci">uint32_t MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:264</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___init_type_def_html_ad335b69985dfaba63645e4eedb12dceb"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#ad335b69985dfaba63645e4eedb12dceb">FMC_NAND_InitTypeDef::EccComputation</a></div><div class="ttdeci">uint32_t EccComputation</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:187</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a></div><div class="ttdoc">FMC NAND/PCCARD Timing parameters structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:205</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___init_type_def_html_ad1f82ad7a61b76489541c17868e7544b"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#ad1f82ad7a61b76489541c17868e7544b">FMC_NAND_InitTypeDef::ECCPageSize</a></div><div class="ttdeci">uint32_t ECCPageSize</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:190</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html_aa55520658496327bbc831183b8dead9e"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aa55520658496327bbc831183b8dead9e">FMC_SDRAM_InitTypeDef::CASLatency</a></div><div class="ttdeci">uint32_t CASLatency</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:270</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_html_ga69f71e9189dab5f8b384065a9165b8bd"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga69f71e9189dab5f8b384065a9165b8bd">FMC_NORSRAM_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef *Init)</div><div class="ttdoc">Initialize the FMC_NORSRAM device according to the specified control parameters in the FMC_NORSRAM_In...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:149</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html_af7845a58e91f2166717b2f7f15d14dbb"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#af7845a58e91f2166717b2f7f15d14dbb">FMC_SDRAM_InitTypeDef::SDClockPeriod</a></div><div class="ttdeci">uint32_t SDClockPeriod</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:276</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a749d0d44b1fd4e711b0a6897edc3ccfc"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a749d0d44b1fd4e711b0a6897edc3ccfc">FMC_NORSRAM_TimingTypeDef::AccessMode</a></div><div class="ttdeci">uint32_t AccessMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:169</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a093fa589f174cde14dbc2c6caeee08ff"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a093fa589f174cde14dbc2c6caeee08ff">FMC_NORSRAM_TimingTypeDef::CLKDivision</a></div><div class="ttdeci">uint32_t CLKDivision</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:156</div></div>
<div class="ttc" id="stm32f4xx__hal__def_8h_html"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html">stm32f4xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions.</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___timing_type_def_html"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html">FMC_SDRAM_TimingTypeDef</a></div><div class="ttdoc">FMC SDRAM Timing parameters structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:291</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___init_type_def_html_a9bc5349964a50606c1ce4da4931b21d7"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#a9bc5349964a50606c1ce4da4931b21d7">FMC_NAND_InitTypeDef::TARSetupTime</a></div><div class="ttdeci">uint32_t TARSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:197</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_a_n_d___private___functions___group1_html_gaa08341e94ce1b34d8008ca45b162c8b8"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#gaa08341e94ce1b34d8008ca45b162c8b8">FMC_NAND_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)</div><div class="ttdoc">DeInitializes the FMC_NAND device.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:941</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___command_type_def_html_a1b77fbf8ef17e12284c64f174ed736de"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a1b77fbf8ef17e12284c64f174ed736de">FMC_SDRAM_CommandTypeDef::CommandTarget</a></div><div class="ttdeci">uint32_t CommandTarget</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:330</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html_a5baf22e72bd710a0522b0814723f518d"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a5baf22e72bd710a0522b0814723f518d">FMC_SDRAM_InitTypeDef::WriteProtection</a></div><div class="ttdeci">uint32_t WriteProtection</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:273</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___timing_type_def_html_ad766564847851a0d5cda78f70a7c7b1e"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#ad766564847851a0d5cda78f70a7c7b1e">FMC_SDRAM_TimingTypeDef::RowCycleDelay</a></div><div class="ttdeci">uint32_t RowCycleDelay</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:305</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_ad747ab03382954e5b7db99c1448f8a88"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#ad747ab03382954e5b7db99c1448f8a88">FMC_NORSRAM_TimingTypeDef::DataLatency</a></div><div class="ttdeci">uint32_t DataLatency</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:161</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___init_type_def_html_afba56d09ca367a400126147a86ccda2e"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#afba56d09ca367a400126147a86ccda2e">FMC_NAND_InitTypeDef::MemoryDataWidth</a></div><div class="ttdeci">uint32_t MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:184</div></div>
<div class="ttc" id="struct_f_m_c___p_c_c_a_r_d___init_type_def_html_a146ea5d7f4dadc6745c0f14069b02b25"><div class="ttname"><a href="struct_f_m_c___p_c_c_a_r_d___init_type_def.html#a146ea5d7f4dadc6745c0f14069b02b25">FMC_PCCARD_InitTypeDef::TARSetupTime</a></div><div class="ttdeci">uint32_t TARSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:245</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_html_a7f999bb43ce5bd642439b90056dd2819"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a7f999bb43ce5bd642439b90056dd2819">FMC_NAND_PCC_TimingTypeDef::SetupTime</a></div><div class="ttdeci">uint32_t SetupTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:207</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___timing_type_def_html_a9b4e896e7795ac9a32339a0e6520975e"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a9b4e896e7795ac9a32339a0e6520975e">FMC_SDRAM_TimingTypeDef::WriteRecoveryTime</a></div><div class="ttdeci">uint32_t WriteRecoveryTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:310</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___command_type_def_html_ab50d70f643184b7d297f7bd3569b20d7"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___command_type_def.html#ab50d70f643184b7d297f7bd3569b20d7">FMC_SDRAM_CommandTypeDef::ModeRegisterDefinition</a></div><div class="ttdeci">uint32_t ModeRegisterDefinition</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:336</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_html_abec51342237cf19aacfbbdfa866648d9"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#abec51342237cf19aacfbbdfa866648d9">FMC_NAND_PCC_TimingTypeDef::WaitSetupTime</a></div><div class="ttdeci">uint32_t WaitSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:213</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___init_type_def_html_af32f615ad4a0715b2eb29376480f06e6"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#af32f615ad4a0715b2eb29376480f06e6">FMC_NAND_InitTypeDef::Waitfeature</a></div><div class="ttdeci">uint32_t Waitfeature</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:181</div></div>
<div class="ttc" id="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_ga277d3d1a938a9482d66a14cd45ed1305"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#ga277d3d1a938a9482d66a14cd45ed1305">FMC_SDRAM_WriteProtection_Disable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div><div class="ttdoc">Disables dynamically FMC_SDRAM write protection.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:1559</div></div>
<div class="ttc" id="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_gacc01c14afaa0f4c1685a8ad52e0c9eeb"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gacc01c14afaa0f4c1685a8ad52e0c9eeb">FMC_SDRAM_GetModeStatus</a></div><div class="ttdeci">uint32_t FMC_SDRAM_GetModeStatus(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div><div class="ttdoc">Returns the indicated FMC SDRAM bank mode status.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:1664</div></div>
<div class="ttc" id="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_gaf8704a78ec9ae7b0fa92dd5ae5df95e0"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gaf8704a78ec9ae7b0fa92dd5ae5df95e0">FMC_SDRAM_ProgramRefreshRate</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)</div><div class="ttdoc">Program the SDRAM Memory Refresh rate.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:1625</div></div>
<div class="ttc" id="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_ga4f18f59507119e129bfdea88f25ca896"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#ga4f18f59507119e129bfdea88f25ca896">FMC_SDRAM_SetAutoRefreshNumber</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device, uint32_t AutoRefreshNumber)</div><div class="ttdoc">Set the Number of consecutive SDRAM Memory auto Refresh commands.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:1643</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___timing_type_def_html_a99beff6ce115b68684c7872a9196e61d"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a99beff6ce115b68684c7872a9196e61d">FMC_SDRAM_TimingTypeDef::RCDDelay</a></div><div class="ttdeci">uint32_t RCDDelay</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:317</div></div>
<div class="ttc" id="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1_html_gafdd8175d388c6214b6412ee7d2e5ca38"><div class="ttname"><a href="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1.html#gafdd8175d388c6214b6412ee7d2e5ca38">FMC_PCCARD_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_PCCARD_Init(FMC_PCCARD_TypeDef *Device, FMC_PCCARD_InitTypeDef *Init)</div><div class="ttdoc">Initializes the FMC_PCCARD device according to the specified control parameters in the FMC_PCCARD_Han...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:1143</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a></div><div class="ttdoc">FMC NORSRAM Timing parameters structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:133</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___timing_type_def_html_aa4e0baa631f3af95366dae966699f102"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#aa4e0baa631f3af95366dae966699f102">FMC_SDRAM_TimingTypeDef::LoadToActiveDelay</a></div><div class="ttdeci">uint32_t LoadToActiveDelay</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:293</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a430810aecc228ce17dd109c7a709da58"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a430810aecc228ce17dd109c7a709da58">FMC_NORSRAM_TimingTypeDef::BusTurnAroundDuration</a></div><div class="ttdeci">uint32_t BusTurnAroundDuration</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:151</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___command_type_def_html"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___command_type_def.html">FMC_SDRAM_CommandTypeDef</a></div><div class="ttdoc">SDRAM command parameters structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:325</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___timing_type_def_html_a499042750059231bf7fc5bf9fc2c46aa"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a499042750059231bf7fc5bf9fc2c46aa">FMC_SDRAM_TimingTypeDef::RPDelay</a></div><div class="ttdeci">uint32_t RPDelay</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:313</div></div>
<div class="ttc" id="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1_html_ga7c28889074955caf3b854e8c99dced73"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga7c28889074955caf3b854e8c99dced73">FMC_SDRAM_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)</div><div class="ttdoc">Initializes the FMC_SDRAM device timing according to the specified parameters in the FMC_SDRAM_Timing...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:1433</div></div>
<div class="ttc" id="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1_html_gac31e934f1ffb131dccc62b6fe6844560"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#gac31e934f1ffb131dccc62b6fe6844560">FMC_SDRAM_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)</div><div class="ttdoc">Initializes the FMC_SDRAM device according to the specified control parameters in the FMC_SDRAM_InitT...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:1352</div></div>
<div class="ttc" id="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_gad35de253de4db9128388a51e4ba56e8f"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gad35de253de4db9128388a51e4ba56e8f">FMC_SDRAM_SendCommand</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)</div><div class="ttdoc">Send Command to the FMC SDRAM bank.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:1579</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_html_ga95dcf37fab03f8995bbacca99f7092ff"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga95dcf37fab03f8995bbacca99f7092ff">FMC_NORSRAM_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)</div><div class="ttdoc">Initialize the FMC_NORSRAM Timing according to the specified parameters in the FMC_NORSRAM_TimingType...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:297</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html_a8a7f54fd1e3b04c566a76b774d00adda"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a8a7f54fd1e3b04c566a76b774d00adda">FMC_SDRAM_InitTypeDef::RowBitsNumber</a></div><div class="ttdeci">uint32_t RowBitsNumber</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:261</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a93fe36daa1ceddc36ea168542dcdd010"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a93fe36daa1ceddc36ea168542dcdd010">FMC_NORSRAM_TimingTypeDef::AddressHoldTime</a></div><div class="ttdeci">uint32_t AddressHoldTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:140</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html_a3513cfd5140bd410cef2f0015c5a3733"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a3513cfd5140bd410cef2f0015c5a3733">FMC_SDRAM_InitTypeDef::ReadPipeDelay</a></div><div class="ttdeci">uint32_t ReadPipeDelay</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:284</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2_html_ga5db03521d17c15b98685cc34540d638d"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#ga5db03521d17c15b98685cc34540d638d">FMC_NORSRAM_WriteOperation_Disable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)</div><div class="ttdoc">Disables dynamically FMC_NORSRAM write operation.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:433</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html">FMC_SDRAM_InitTypeDef</a></div><div class="ttdoc">FMC SDRAM Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:253</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html_a11bcccbe5190e20eb00b2e07d9a16401"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a11bcccbe5190e20eb00b2e07d9a16401">FMC_SDRAM_InitTypeDef::InternalBankNumber</a></div><div class="ttdeci">uint32_t InternalBankNumber</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:267</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a3a22f760a9ddd85f0e256efa6d8ff8dd"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a3a22f760a9ddd85f0e256efa6d8ff8dd">FMC_NORSRAM_TimingTypeDef::AddressSetupTime</a></div><div class="ttdeci">uint32_t AddressSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:135</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_html_a0dbc37d1de815af58ecfd6c4e06b176d"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a0dbc37d1de815af58ecfd6c4e06b176d">FMC_NAND_PCC_TimingTypeDef::HiZSetupTime</a></div><div class="ttdeci">uint32_t HiZSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:226</div></div>
<div class="ttc" id="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1_html_ga494dcd82d750f10c6b297a69eba300bd"><div class="ttname"><a href="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1.html#ga494dcd82d750f10c6b297a69eba300bd">FMC_PCCARD_CommonSpace_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_PCCARD_CommonSpace_Timing_Init(FMC_PCCARD_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing)</div><div class="ttdoc">Initializes the FMC_PCCARD Common space Timing according to the specified parameters in the FMC_NAND_...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:1178</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_a_n_d___private___functions___group1_html_ga4466e188ee95374ab26afffaae8dd496"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga4466e188ee95374ab26afffaae8dd496">FMC_NAND_AttributeSpace_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)</div><div class="ttdoc">Initializes the FMC_NAND Attribute space Timing according to the specified parameters in the FMC_NAND...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:888</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html_aea667abcdef2269338f2172c9b23e0be"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aea667abcdef2269338f2172c9b23e0be">FMC_SDRAM_InitTypeDef::SDBank</a></div><div class="ttdeci">uint32_t SDBank</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:255</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_a_n_d___private___functions___group2_html_gad992995f2c9337ca28d4fad0de69a8d3"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#gad992995f2c9337ca28d4fad0de69a8d3">FMC_NAND_GetECC</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32_t Timeout)</div><div class="ttdoc">Disables dynamically FMC_NAND ECC feature.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:1048</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_a_n_d___private___functions___group2_html_ga9f4f2bd5aac7047be227344b99b371a1"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga9f4f2bd5aac7047be227344b99b371a1">FMC_NAND_ECC_Enable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank)</div><div class="ttdoc">Enables dynamically FMC_NAND ECC feature.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:996</div></div>
<div class="ttc" id="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1_html_ga96a80c6de3b63fd1333407ba2ac5d1d6"><div class="ttname"><a href="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1.html#ga96a80c6de3b63fd1333407ba2ac5d1d6">FMC_PCCARD_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_PCCARD_DeInit(FMC_PCCARD_TypeDef *Device)</div><div class="ttdoc">DeInitializes the FMC_PCCARD device.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:1282</div></div>
<div class="ttc" id="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_gae479dff64b562136b1630ece63af9e98"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gae479dff64b562136b1630ece63af9e98">FMC_SDRAM_WriteProtection_Enable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div><div class="ttdoc">Enables dynamically FMC_SDRAM write protection.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:1542</div></div>
<div class="ttc" id="struct_f_m_c___p_c_c_a_r_d___init_type_def_html_a84d52bc62cc1cf37523fe42418bdb159"><div class="ttname"><a href="struct_f_m_c___p_c_c_a_r_d___init_type_def.html#a84d52bc62cc1cf37523fe42418bdb159">FMC_PCCARD_InitTypeDef::Waitfeature</a></div><div class="ttdeci">uint32_t Waitfeature</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:238</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_a_n_d___private___functions___group2_html_ga567e17faf0dd3db7148be9dd1dc1da4b"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga567e17faf0dd3db7148be9dd1dc1da4b">FMC_NAND_ECC_Disable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank)</div><div class="ttdoc">Disables dynamically FMC_NAND ECC feature.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:1021</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___init_type_def_html_ade342163a8ca0ad3651cc870b3368d6c"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#ade342163a8ca0ad3651cc870b3368d6c">FMC_NAND_InitTypeDef::NandBank</a></div><div class="ttdeci">uint32_t NandBank</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:178</div></div>
<div class="ttc" id="struct_f_m_c___p_c_c_a_r_d___init_type_def_html_a5cea83326b45ca6f2efdd906d47b9253"><div class="ttname"><a href="struct_f_m_c___p_c_c_a_r_d___init_type_def.html#a5cea83326b45ca6f2efdd906d47b9253">FMC_PCCARD_InitTypeDef::TCLRSetupTime</a></div><div class="ttdeci">uint32_t TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:241</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2_html_gaf65abd6e124e49bf83af3c80b27ad332"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#gaf65abd6e124e49bf83af3c80b27ad332">FMC_NORSRAM_WriteOperation_Enable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)</div><div class="ttdoc">Enables dynamically FMC_NORSRAM write operation.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:415</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_html_gaf59154ca6a3208092f248fe25cd421c5"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#gaf59154ca6a3208092f248fe25cd421c5">FMC_NORSRAM_Extended_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)</div><div class="ttdoc">Initialize the FMC_NORSRAM Extended mode Timing according to the specified parameters in the FMC_NORS...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:350</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html_a2c498d704e18f17cc41c6e1e50d45447"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a2c498d704e18f17cc41c6e1e50d45447">FMC_SDRAM_InitTypeDef::ColumnBitsNumber</a></div><div class="ttdeci">uint32_t ColumnBitsNumber</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:258</div></div>
<div class="ttc" id="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1_html_gaff524eff07c8a8bca71ebf511dc4a2fd"><div class="ttname"><a href="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1.html#gaff524eff07c8a8bca71ebf511dc4a2fd">FMC_PCCARD_IOSpace_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_PCCARD_IOSpace_Timing_Init(FMC_PCCARD_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing)</div><div class="ttdoc">Initializes the FMC_PCCARD IO space Timing according to the specified parameters in the FMC_NAND_PCC_...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:1248</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_a_n_d___private___functions___group1_html_ga1d4a635307ee611e2367ca2cba97d9d6"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga1d4a635307ee611e2367ca2cba97d9d6">FMC_NAND_CommonSpace_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)</div><div class="ttdoc">Initializes the FMC_NAND Common space Timing according to the specified parameters in the FMC_NAND_PC...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:832</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_html_ga5bdfef91b866a10a7c91385018db5618"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga5bdfef91b866a10a7c91385018db5618">FMC_NORSRAM_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)</div><div class="ttdoc">DeInitialize the FMC_NORSRAM peripheral.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:261</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html_aba6b0f5c64dc6d68a4a5dbe5c7511c4f"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aba6b0f5c64dc6d68a4a5dbe5c7511c4f">FMC_SDRAM_InitTypeDef::ReadBurst</a></div><div class="ttdeci">uint32_t ReadBurst</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:280</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___init_type_def_html_a92b101e748404ea12ea1f83456108129"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#a92b101e748404ea12ea1f83456108129">FMC_NAND_InitTypeDef::TCLRSetupTime</a></div><div class="ttdeci">uint32_t TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:193</div></div>
<div class="ttc" id="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1_html_ga7cc7e01f7007b9a3a5acd4de4354fec6"><div class="ttname"><a href="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1.html#ga7cc7e01f7007b9a3a5acd4de4354fec6">FMC_PCCARD_AttributeSpace_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_PCCARD_AttributeSpace_Timing_Init(FMC_PCCARD_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing)</div><div class="ttdoc">Initializes the FMC_PCCARD Attribute space Timing according to the specified parameters in the FMC_NA...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:1213</div></div>
<div class="ttc" id="struct_f_m_c___p_c_c_a_r_d___init_type_def_html"><div class="ttname"><a href="struct_f_m_c___p_c_c_a_r_d___init_type_def.html">FMC_PCCARD_InitTypeDef</a></div><div class="ttdoc">FMC NAND Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:236</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___command_type_def_html_a22efd0147d0fa1372592aae8d4c2d037"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a22efd0147d0fa1372592aae8d4c2d037">FMC_SDRAM_CommandTypeDef::AutoRefreshNumber</a></div><div class="ttdeci">uint32_t AutoRefreshNumber</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:333</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___command_type_def_html_acce198aed22a4a6ee69abc568393a728"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___command_type_def.html#acce198aed22a4a6ee69abc568393a728">FMC_SDRAM_CommandTypeDef::CommandMode</a></div><div class="ttdeci">uint32_t CommandMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:327</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_html_a57728d0f89fd95015265e4dd195226d3"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a57728d0f89fd95015265e4dd195226d3">FMC_NAND_PCC_TimingTypeDef::HoldSetupTime</a></div><div class="ttdeci">uint32_t HoldSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:219</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a6d98531021e36edf901d6cb01d6adaaa"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a6d98531021e36edf901d6cb01d6adaaa">FMC_NORSRAM_TimingTypeDef::DataSetupTime</a></div><div class="ttdeci">uint32_t DataSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:145</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___timing_type_def_html_a8847315f4ac89d7278021ca07281f6f1"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a8847315f4ac89d7278021ca07281f6f1">FMC_SDRAM_TimingTypeDef::SelfRefreshTime</a></div><div class="ttdeci">uint32_t SelfRefreshTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:301</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_a_n_d___private___functions___group1_html_ga350a12b485a4873077c17ea33e8135e6"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga350a12b485a4873077c17ea33e8135e6">FMC_NAND_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, FMC_NAND_InitTypeDef *Init)</div><div class="ttdoc">Initializes the FMC_NAND device according to the specified control parameters in the FMC_NAND_HandleT...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:770</div></div>
<div class="ttc" id="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1_html_ga893cc61d8d10a5f828937665c32ae6a3"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga893cc61d8d10a5f828937665c32ae6a3">FMC_SDRAM_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div><div class="ttdoc">DeInitializes the FMC_SDRAM peripheral.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.c:1502</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___timing_type_def_html_a05c3b7b4946d8fa707e5263a39baf73d"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a05c3b7b4946d8fa707e5263a39baf73d">FMC_SDRAM_TimingTypeDef::ExitSelfRefreshDelay</a></div><div class="ttdeci">uint32_t ExitSelfRefreshDelay</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:297</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___init_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html">FMC_NAND_InitTypeDef</a></div><div class="ttdoc">FMC NAND Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fmc.h:176</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
