vhdtdtfi -lib work clk_gen_1Hz_v3.vhd -prj lab4B -o clk_gen_1Hz_v3.spl -module clk_gen_1Hz_v3 -template C:/Xilinx/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e -w clk_gen_1Hz_v3.spl C:/Users/Eryk/Documents/DokumentyPUT/Elektronika-Cyfrowa/lab4_automat/B_projekt/clk_gen_1Hz_v3.sym 
