#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_0000024a023dc580 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024a023dc710 .scope module, "fsm_control_tb" "fsm_control_tb" 3 3;
 .timescale -12 -12;
v0000024a023d3140_0 .var "BR_tb", 0 0;
v0000024a023d31e0_0 .var "BW_tb", 0 0;
v0000024a023d3280_0 .var "PR_tb", 0 0;
v0000024a023d3320_0 .var "PW_tb", 0 0;
v0000024a023d3690_0 .var "S_tb", 0 0;
v0000024a023d3eb0_0 .var "clk_tb", 0 0;
v0000024a023d3730_0 .var "rst_tb", 0 0;
v0000024a023d37d0_0 .net "status_tb", 1 0, v0000024a023d30a0_0;  1 drivers
S_0000024a023165d0 .scope module, "dut" "control" 3 18, 4 1 0, S_0000024a023dc710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "BW";
    .port_info 3 /INPUT 1 "BR";
    .port_info 4 /INPUT 1 "PW";
    .port_info 5 /INPUT 1 "PR";
    .port_info 6 /INPUT 1 "S";
    .port_info 7 /OUTPUT 2 "status";
P_0000024a023dc8a0 .param/l "EXCLUSIVE" 0 4 10, C4<01>;
P_0000024a023dc8d8 .param/l "INVALID" 0 4 12, C4<11>;
P_0000024a023dc910 .param/l "MODIFIED" 0 4 9, C4<00>;
P_0000024a023dc948 .param/l "SHARED" 0 4 11, C4<10>;
v0000024a02316c80_0 .net "BR", 0 0, v0000024a023d3140_0;  1 drivers
v0000024a02316760_0 .net "BW", 0 0, v0000024a023d31e0_0;  1 drivers
v0000024a02316800_0 .net "PR", 0 0, v0000024a023d3280_0;  1 drivers
v0000024a023168a0_0 .net "PW", 0 0, v0000024a023d3320_0;  1 drivers
v0000024a02316940_0 .net "S", 0 0, v0000024a023d3690_0;  1 drivers
v0000024a023d2e20_0 .var "c_state", 1 0;
v0000024a023d2ec0_0 .net "clk", 0 0, v0000024a023d3eb0_0;  1 drivers
v0000024a023d2f60_0 .var "n_state", 1 0;
v0000024a023d3000_0 .net "rst", 0 0, v0000024a023d3730_0;  1 drivers
v0000024a023d30a0_0 .var "status", 1 0;
E_0000024a023c92b0 .event anyedge, v0000024a023d2e20_0;
E_0000024a023c8ab0/0 .event anyedge, v0000024a023d2e20_0, v0000024a02316760_0, v0000024a02316c80_0, v0000024a02316800_0;
E_0000024a023c8ab0/1 .event anyedge, v0000024a023168a0_0, v0000024a02316940_0;
E_0000024a023c8ab0 .event/or E_0000024a023c8ab0/0, E_0000024a023c8ab0/1;
E_0000024a023c96f0 .event posedge, v0000024a023d2ec0_0;
    .scope S_0000024a023165d0;
T_0 ;
    %wait E_0000024a023c96f0;
    %load/vec4 v0000024a023d3000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000024a023d2e20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024a023d2f60_0;
    %assign/vec4 v0000024a023d2e20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024a023165d0;
T_1 ;
Ewait_0 .event/or E_0000024a023c8ab0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000024a023d2e20_0;
    %store/vec4 v0000024a023d2f60_0, 0, 2;
    %load/vec4 v0000024a023d2e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0000024a02316760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024a023d2f60_0, 0, 2;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0000024a02316c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024a023d2f60_0, 0, 2;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0000024a02316800_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.11, 8;
    %load/vec4 v0000024a023168a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.11;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024a023d2f60_0, 0, 2;
T_1.9 ;
T_1.8 ;
T_1.6 ;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0000024a023168a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024a023d2f60_0, 0, 2;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0000024a02316c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024a023d2f60_0, 0, 2;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0000024a02316800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024a023d2f60_0, 0, 2;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v0000024a02316760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024a023d2f60_0, 0, 2;
T_1.18 ;
T_1.17 ;
T_1.15 ;
T_1.13 ;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0000024a02316760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024a023d2f60_0, 0, 2;
    %jmp T_1.21;
T_1.20 ;
    %load/vec4 v0000024a023168a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.22, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024a023d2f60_0, 0, 2;
    %jmp T_1.23;
T_1.22 ;
    %load/vec4 v0000024a02316800_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.26, 8;
    %load/vec4 v0000024a02316c80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.26;
    %jmp/0xz  T_1.24, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024a023d2f60_0, 0, 2;
T_1.24 ;
T_1.23 ;
T_1.21 ;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0000024a023168a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.29, 9;
    %load/vec4 v0000024a02316940_0;
    %inv;
    %and;
T_1.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.27, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024a023d2f60_0, 0, 2;
    %jmp T_1.28;
T_1.27 ;
    %load/vec4 v0000024a02316800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.32, 9;
    %load/vec4 v0000024a02316940_0;
    %and;
T_1.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.30, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024a023d2f60_0, 0, 2;
    %jmp T_1.31;
T_1.30 ;
    %load/vec4 v0000024a02316800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.36, 9;
    %load/vec4 v0000024a02316940_0;
    %inv;
    %and;
T_1.36;
    %flag_set/vec4 8;
    %jmp/1 T_1.35, 8;
    %load/vec4 v0000024a023168a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.37, 10;
    %load/vec4 v0000024a02316940_0;
    %and;
T_1.37;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.35;
    %jmp/0xz  T_1.33, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024a023d2f60_0, 0, 2;
    %jmp T_1.34;
T_1.33 ;
    %load/vec4 v0000024a02316760_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.40, 8;
    %load/vec4 v0000024a02316c80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.40;
    %jmp/0xz  T_1.38, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024a023d2f60_0, 0, 2;
T_1.38 ;
T_1.34 ;
T_1.31 ;
T_1.28 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000024a023165d0;
T_2 ;
Ewait_1 .event/or E_0000024a023c92b0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000024a023d2e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024a023d30a0_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024a023d30a0_0, 0, 2;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024a023d30a0_0, 0, 2;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024a023d30a0_0, 0, 2;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024a023d30a0_0, 0, 2;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000024a023dc710;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0000024a023d3eb0_0;
    %inv;
    %store/vec4 v0000024a023d3eb0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024a023dc710;
T_4 ;
    %vpi_call/w 3 36 "$dumpfile", "control.vcd" {0 0 0};
    %vpi_call/w 3 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024a023dc710 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d3eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024a023d3730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d31e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d3140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d3280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d3320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d3690_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d3730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024a023d31e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d3140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d3280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d3320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d3690_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d31e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d3140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d3280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024a023d3320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d3690_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d31e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024a023d3140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d3280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d3320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d3690_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d31e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d3140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024a023d3280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a023d3320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024a023d3690_0, 0, 1;
    %delay 100, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "fsm_control_tb.sv";
    "fsm_control.sv";
