{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@DESKTOP-BPTA122 " "Can't contact license server \"27000@DESKTOP-BPTA122\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1651053115310 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1651053115324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651053115325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 14:21:53 2022 " "Processing started: Wed Apr 27 14:21:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651053115325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1651053115325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1651053115325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1651053115966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/arm_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/arm_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM_cpu " "Found entity 1: ARM_cpu" {  } { { "../Codes/ARM_cpu.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_Stage " "Found entity 1: WB_Stage" {  } { { "../Codes/WB_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116016 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Val2_Ganerator.v(18) " "Verilog HDL information at Val2_Ganerator.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1651053116021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/val2_ganerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/val2_ganerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Val2_Generator " "Found entity 1: Val2_Generator" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM_TB " "Found entity 1: ARM_TB" {  } { { "../Codes/Test_Bench.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Test_Bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/test.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "../Codes/test.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/test.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Codes/RegisterFile.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Codes/Register.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "../Codes/Mux2to1.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "../Codes/Memory.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/mem_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/mem_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Stage_Reg " "Found entity 1: MEM_Stage_Reg" {  } { { "../Codes/MEM_Stage_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "../Codes/InstMemory.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/if_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/if_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage_Reg " "Found entity 1: IF_Stage_Reg" {  } { { "../Codes/IF_Stage_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage " "Found entity 1: IF_Stage" {  } { { "../Codes/IF_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/id_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/id_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage_Reg " "Found entity 1: ID_Stage_Reg" {  } { { "../Codes/ID_Stage_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage " "Found entity 1: ID_Stage" {  } { { "../Codes/ID_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116060 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Hazard_Detection_Unit.v(12) " "Verilog HDL information at Hazard_Detection_Unit.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "../Codes/Hazard_Detection_Unit.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1651053116063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection_Unit " "Found entity 1: Hazard_Detection_Unit" {  } { { "../Codes/Hazard_Detection_Unit.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/exe_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/exe_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage_Reg " "Found entity 1: EXE_Stage_Reg" {  } { { "../Codes/EXE_Stage_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/exe_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/exe_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage " "Found entity 1: EXE_Stage" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../Codes/ControlUnit.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/conditioncheck.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/conditioncheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "../Codes/ConditionCheck.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/arm.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM " "Found entity 1: ARM" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053116082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053116082 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bubble ID_Stage.v(42) " "Verilog HDL Implicit Net warning at ID_Stage.v(42): created implicit net for \"bubble\"" {  } { { "../Codes/ID_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053116082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM " "Elaborating entity \"ARM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1651053116345 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 ARM.v(187) " "Output port \"HEX0\" at ARM.v(187) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116347 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 ARM.v(188) " "Output port \"HEX1\" at ARM.v(188) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116347 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 ARM.v(189) " "Output port \"HEX2\" at ARM.v(189) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116347 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 ARM.v(190) " "Output port \"HEX3\" at ARM.v(190) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116347 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 ARM.v(191) " "Output port \"HEX4\" at ARM.v(191) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116347 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 ARM.v(192) " "Output port \"HEX5\" at ARM.v(192) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116347 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 ARM.v(193) " "Output port \"HEX6\" at ARM.v(193) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116347 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 ARM.v(194) " "Output port \"HEX7\" at ARM.v(194) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116347 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..1\] ARM.v(196) " "Output port \"LEDG\[8..1\]\" at ARM.v(196) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116348 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR ARM.v(197) " "Output port \"LEDR\" at ARM.v(197) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116348 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR ARM.v(206) " "Output port \"DRAM_ADDR\" at ARM.v(206) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116348 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR ARM.v(219) " "Output port \"FL_ADDR\" at ARM.v(219) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116348 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR ARM.v(226) " "Output port \"SRAM_ADDR\" at ARM.v(226) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 226 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116348 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR ARM.v(234) " "Output port \"OTG_ADDR\" at ARM.v(234) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116348 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R ARM.v(276) " "Output port \"VGA_R\" at ARM.v(276) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116348 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G ARM.v(277) " "Output port \"VGA_G\" at ARM.v(277) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116348 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B ARM.v(278) " "Output port \"VGA_B\" at ARM.v(278) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116348 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM ARM.v(207) " "Output port \"DRAM_LDQM\" at ARM.v(207) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116348 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM ARM.v(208) " "Output port \"DRAM_UDQM\" at ARM.v(208) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116348 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N ARM.v(209) " "Output port \"DRAM_WE_N\" at ARM.v(209) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116348 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N ARM.v(210) " "Output port \"DRAM_CAS_N\" at ARM.v(210) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N ARM.v(211) " "Output port \"DRAM_RAS_N\" at ARM.v(211) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N ARM.v(212) " "Output port \"DRAM_CS_N\" at ARM.v(212) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 ARM.v(213) " "Output port \"DRAM_BA_0\" at ARM.v(213) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 ARM.v(214) " "Output port \"DRAM_BA_1\" at ARM.v(214) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK ARM.v(215) " "Output port \"DRAM_CLK\" at ARM.v(215) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE ARM.v(216) " "Output port \"DRAM_CKE\" at ARM.v(216) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N ARM.v(220) " "Output port \"FL_WE_N\" at ARM.v(220) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N ARM.v(221) " "Output port \"FL_RST_N\" at ARM.v(221) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N ARM.v(222) " "Output port \"FL_OE_N\" at ARM.v(222) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N ARM.v(223) " "Output port \"FL_CE_N\" at ARM.v(223) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N ARM.v(227) " "Output port \"SRAM_UB_N\" at ARM.v(227) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 227 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N ARM.v(228) " "Output port \"SRAM_LB_N\" at ARM.v(228) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 228 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N ARM.v(229) " "Output port \"SRAM_WE_N\" at ARM.v(229) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 229 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N ARM.v(230) " "Output port \"SRAM_CE_N\" at ARM.v(230) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 230 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N ARM.v(231) " "Output port \"SRAM_OE_N\" at ARM.v(231) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N ARM.v(235) " "Output port \"OTG_CS_N\" at ARM.v(235) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N ARM.v(236) " "Output port \"OTG_RD_N\" at ARM.v(236) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N ARM.v(237) " "Output port \"OTG_WR_N\" at ARM.v(237) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N ARM.v(238) " "Output port \"OTG_RST_N\" at ARM.v(238) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED ARM.v(239) " "Output port \"OTG_FSPEED\" at ARM.v(239) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED ARM.v(240) " "Output port \"OTG_LSPEED\" at ARM.v(240) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N ARM.v(245) " "Output port \"OTG_DACK0_N\" at ARM.v(245) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N ARM.v(246) " "Output port \"OTG_DACK1_N\" at ARM.v(246) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON ARM.v(249) " "Output port \"LCD_ON\" at ARM.v(249) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON ARM.v(250) " "Output port \"LCD_BLON\" at ARM.v(250) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW ARM.v(251) " "Output port \"LCD_RW\" at ARM.v(251) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN ARM.v(252) " "Output port \"LCD_EN\" at ARM.v(252) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS ARM.v(253) " "Output port \"LCD_RS\" at ARM.v(253) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO ARM.v(269) " "Output port \"TDO\" at ARM.v(269) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116350 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK ARM.v(261) " "Output port \"I2C_SCLK\" at ARM.v(261) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116351 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK ARM.v(271) " "Output port \"VGA_CLK\" at ARM.v(271) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 271 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116351 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS ARM.v(272) " "Output port \"VGA_HS\" at ARM.v(272) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116351 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS ARM.v(273) " "Output port \"VGA_VS\" at ARM.v(273) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116351 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK ARM.v(274) " "Output port \"VGA_BLANK\" at ARM.v(274) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116351 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC ARM.v(275) " "Output port \"VGA_SYNC\" at ARM.v(275) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116351 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD ARM.v(281) " "Output port \"ENET_CMD\" at ARM.v(281) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116351 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N ARM.v(282) " "Output port \"ENET_CS_N\" at ARM.v(282) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116351 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N ARM.v(283) " "Output port \"ENET_WR_N\" at ARM.v(283) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116351 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N ARM.v(284) " "Output port \"ENET_RD_N\" at ARM.v(284) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116351 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N ARM.v(285) " "Output port \"ENET_RST_N\" at ARM.v(285) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116351 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK ARM.v(287) " "Output port \"ENET_CLK\" at ARM.v(287) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 287 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116351 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT ARM.v(292) " "Output port \"AUD_DACDAT\" at ARM.v(292) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116351 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK ARM.v(294) " "Output port \"AUD_XCK\" at ARM.v(294) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116351 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET ARM.v(299) " "Output port \"TD_RESET\" at ARM.v(299) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651053116351 "|ARM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARM_cpu ARM_cpu:CPU " "Elaborating entity \"ARM_cpu\" for hierarchy \"ARM_cpu:CPU\"" {  } { { "../Codes/ARM.v" "CPU" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651053116354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage ARM_cpu:CPU\|IF_Stage:if_stage " "Elaborating entity \"IF_Stage\" for hierarchy \"ARM_cpu:CPU\|IF_Stage:if_stage\"" {  } { { "../Codes/ARM_cpu.v" "if_stage" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651053116360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register ARM_cpu:CPU\|IF_Stage:if_stage\|Register:PC_reg " "Elaborating entity \"Register\" for hierarchy \"ARM_cpu:CPU\|IF_Stage:if_stage\|Register:PC_reg\"" {  } { { "../Codes/IF_Stage.v" "PC_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651053116363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 ARM_cpu:CPU\|IF_Stage:if_stage\|Mux2to1:mux32b " "Elaborating entity \"Mux2to1\" for hierarchy \"ARM_cpu:CPU\|IF_Stage:if_stage\|Mux2to1:mux32b\"" {  } { { "../Codes/IF_Stage.v" "mux32b" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651053116367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory ARM_cpu:CPU\|IF_Stage:if_stage\|InstMemory:InstMem " "Elaborating entity \"InstMemory\" for hierarchy \"ARM_cpu:CPU\|IF_Stage:if_stage\|InstMemory:InstMem\"" {  } { { "../Codes/IF_Stage.v" "InstMem" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651053116371 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 InstMemory.v(8) " "Net \"mem.data_a\" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../Codes/InstMemory.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1651053116373 "|ARM|ARM_cpu:CPU|IF_Stage:if_stage|InstMemory:InstMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 InstMemory.v(8) " "Net \"mem.waddr_a\" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../Codes/InstMemory.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1651053116373 "|ARM|ARM_cpu:CPU|IF_Stage:if_stage|InstMemory:InstMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 InstMemory.v(8) " "Net \"mem.we_a\" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../Codes/InstMemory.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1651053116373 "|ARM|ARM_cpu:CPU|IF_Stage:if_stage|InstMemory:InstMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage_Reg ARM_cpu:CPU\|IF_Stage_Reg:if_stage_reg " "Elaborating entity \"IF_Stage_Reg\" for hierarchy \"ARM_cpu:CPU\|IF_Stage_Reg:if_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "if_stage_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651053116377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage ARM_cpu:CPU\|ID_Stage:id_stage " "Elaborating entity \"ID_Stage\" for hierarchy \"ARM_cpu:CPU\|ID_Stage:id_stage\"" {  } { { "../Codes/ARM_cpu.v" "id_stage" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651053116382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 ARM_cpu:CPU\|ID_Stage:id_stage\|Mux2to1:mux4b " "Elaborating entity \"Mux2to1\" for hierarchy \"ARM_cpu:CPU\|ID_Stage:id_stage\|Mux2to1:mux4b\"" {  } { { "../Codes/ID_Stage.v" "mux4b" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651053116387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 ARM_cpu:CPU\|ID_Stage:id_stage\|Mux2to1:mux9b " "Elaborating entity \"Mux2to1\" for hierarchy \"ARM_cpu:CPU\|ID_Stage:id_stage\|Mux2to1:mux9b\"" {  } { { "../Codes/ID_Stage.v" "mux9b" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651053116390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ARM_cpu:CPU\|ID_Stage:id_stage\|ControlUnit:control_unit " "Elaborating entity \"ControlUnit\" for hierarchy \"ARM_cpu:CPU\|ID_Stage:id_stage\|ControlUnit:control_unit\"" {  } { { "../Codes/ID_Stage.v" "control_unit" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651053116393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck ARM_cpu:CPU\|ID_Stage:id_stage\|ConditionCheck:condition_check " "Elaborating entity \"ConditionCheck\" for hierarchy \"ARM_cpu:CPU\|ID_Stage:id_stage\|ConditionCheck:condition_check\"" {  } { { "../Codes/ID_Stage.v" "condition_check" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651053116397 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ConditionCheck.v(17) " "Verilog HDL Case Statement warning at ConditionCheck.v(17): incomplete case statement has no default case item" {  } { { "../Codes/ConditionCheck.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1651053116398 "|ARM|ARM_cpu:CPU|ID_Stage:id_stage|ConditionCheck:condition_check"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cond_out ConditionCheck.v(16) " "Verilog HDL Always Construct warning at ConditionCheck.v(16): inferring latch(es) for variable \"cond_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/ConditionCheck.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651053116398 "|ARM|ARM_cpu:CPU|ID_Stage:id_stage|ConditionCheck:condition_check"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cond_out ConditionCheck.v(16) " "Inferred latch for \"cond_out\" at ConditionCheck.v(16)" {  } { { "../Codes/ConditionCheck.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116398 "|ARM|ARM_cpu:CPU|ID_Stage:id_stage|ConditionCheck:condition_check"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ARM_cpu:CPU\|ID_Stage:id_stage\|RegisterFile:reg_file " "Elaborating entity \"RegisterFile\" for hierarchy \"ARM_cpu:CPU\|ID_Stage:id_stage\|RegisterFile:reg_file\"" {  } { { "../Codes/ID_Stage.v" "reg_file" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651053116401 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegisterFile.v(20) " "Verilog HDL Always Construct warning at RegisterFile.v(20): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/RegisterFile.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651053116407 "|ARM|ARM_cpu:CPU|ID_Stage:id_stage|RegisterFile:reg_file"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "writeBackEn 0 RegisterFile.v(11) " "Net \"writeBackEn\" at RegisterFile.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../Codes/RegisterFile.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1651053116407 "|ARM|ARM_cpu:CPU|ID_Stage:id_stage|RegisterFile:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage_Reg ARM_cpu:CPU\|ID_Stage_Reg:id_stage_reg " "Elaborating entity \"ID_Stage_Reg\" for hierarchy \"ARM_cpu:CPU\|ID_Stage_Reg:id_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "id_stage_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651053116411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage ARM_cpu:CPU\|EXE_Stage:exe_stage " "Elaborating entity \"EXE_Stage\" for hierarchy \"ARM_cpu:CPU\|EXE_Stage:exe_stage\"" {  } { { "../Codes/ARM_cpu.v" "exe_stage" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651053116416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ARM_cpu:CPU\|EXE_Stage:exe_stage\|ALU:alu_unit " "Elaborating entity \"ALU\" for hierarchy \"ARM_cpu:CPU\|EXE_Stage:exe_stage\|ALU:alu_unit\"" {  } { { "../Codes/EXE_Stage.v" "alu_unit" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651053116419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Val2_Generator ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen " "Elaborating entity \"Val2_Generator\" for hierarchy \"ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\"" {  } { { "../Codes/EXE_Stage.v" "val2_gen" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651053116423 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Val2 Val2_Ganerator.v(18) " "Verilog HDL Always Construct warning at Val2_Ganerator.v(18): inferring latch(es) for variable \"Val2\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651053116426 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[0\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[0\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116426 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[1\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[1\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116427 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[2\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[2\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116427 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[3\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[3\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116427 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[4\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[4\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116427 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[5\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[5\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116427 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[6\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[6\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116427 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[7\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[7\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116427 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[8\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[8\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116427 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[9\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[9\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116427 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[10\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[10\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116427 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[11\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[11\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116428 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[12\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[12\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116428 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[13\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[13\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116428 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[14\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[14\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116428 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[15\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[15\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116428 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[16\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[16\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116428 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[17\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[17\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116428 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[18\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[18\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116428 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[19\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[19\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116428 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[20\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[20\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116428 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[21\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[21\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116428 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[22\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[22\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116428 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[23\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[23\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116429 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[24\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[24\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116429 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[25\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[25\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116429 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[26\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[26\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116429 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[27\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[27\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116429 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[28\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[28\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116429 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[29\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[29\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116429 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[30\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[30\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116429 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[31\] Val2_Ganerator.v(18) " "Inferred latch for \"Val2\[31\]\" at Val2_Ganerator.v(18)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651053116429 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage_Reg ARM_cpu:CPU\|EXE_Stage_Reg:exe_stage_reg " "Elaborating entity \"EXE_Stage_Reg\" for hierarchy \"ARM_cpu:CPU\|EXE_Stage_Reg:exe_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "exe_stage_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651053116432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register ARM_cpu:CPU\|Register:status_reg " "Elaborating entity \"Register\" for hierarchy \"ARM_cpu:CPU\|Register:status_reg\"" {  } { { "../Codes/ARM_cpu.v" "status_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651053116436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory ARM_cpu:CPU\|Memory:memory " "Elaborating entity \"Memory\" for hierarchy \"ARM_cpu:CPU\|Memory:memory\"" {  } { { "../Codes/ARM_cpu.v" "memory" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651053116439 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 63 Memory.v(15) " "Verilog HDL warning at Memory.v(15): number of words (0) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../Codes/Memory.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Memory.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1651053116440 "|ARM|ARM_cpu:CPU|Memory:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Stage_Reg ARM_cpu:CPU\|MEM_Stage_Reg:memory_stage_reg " "Elaborating entity \"MEM_Stage_Reg\" for hierarchy \"ARM_cpu:CPU\|MEM_Stage_Reg:memory_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "memory_stage_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651053116442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_Stage ARM_cpu:CPU\|WB_Stage:wb_stage " "Elaborating entity \"WB_Stage\" for hierarchy \"ARM_cpu:CPU\|WB_Stage:wb_stage\"" {  } { { "../Codes/ARM_cpu.v" "wb_stage" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651053116445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cv14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cv14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cv14 " "Found entity 1: altsyncram_cv14" {  } { { "db/altsyncram_cv14.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_cv14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053118909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053118909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kjq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kjq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kjq1 " "Found entity 1: altsyncram_kjq1" {  } { { "db/altsyncram_kjq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_kjq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053119035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053119035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7oc " "Found entity 1: mux_7oc" {  } { { "db/mux_7oc.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/mux_7oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053119455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053119455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053119572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053119572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_edi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_edi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_edi " "Found entity 1: cntr_edi" {  } { { "db/cntr_edi.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/cntr_edi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053119771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053119771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bcc " "Found entity 1: cmpr_bcc" {  } { { "db/cmpr_bcc.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/cmpr_bcc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053119885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053119885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m4j " "Found entity 1: cntr_m4j" {  } { { "db/cntr_m4j.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/cntr_m4j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053120047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053120047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qbi " "Found entity 1: cntr_qbi" {  } { { "db/cntr_qbi.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/cntr_qbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053120273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053120273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053120393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053120393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053120526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053120526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651053120612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651053120612 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053120790 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/ARM.ram0_InstMemory_9a284327.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/ARM.ram0_InstMemory_9a284327.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1651053123680 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 260 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[0\] " "Bidir \"ENET_DATA\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[1\] " "Bidir \"ENET_DATA\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[2\] " "Bidir \"ENET_DATA\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[3\] " "Bidir \"ENET_DATA\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[4\] " "Bidir \"ENET_DATA\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[5\] " "Bidir \"ENET_DATA\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[6\] " "Bidir \"ENET_DATA\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[7\] " "Bidir \"ENET_DATA\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[8\] " "Bidir \"ENET_DATA\[8\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[9\] " "Bidir \"ENET_DATA\[9\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[10\] " "Bidir \"ENET_DATA\[10\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[11\] " "Bidir \"ENET_DATA\[11\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[12\] " "Bidir \"ENET_DATA\[12\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[13\] " "Bidir \"ENET_DATA\[13\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[14\] " "Bidir \"ENET_DATA\[14\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[15\] " "Bidir \"ENET_DATA\[15\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 289 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 293 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1651053129037 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1651053129037 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_FSPEED GND " "Pin \"OTG_FSPEED\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|OTG_FSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_LSPEED GND " "Pin \"OTG_LSPEED\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|OTG_LSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK GND " "Pin \"VGA_BLANK\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N GND " "Pin \"ENET_WR_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N GND " "Pin \"ENET_RD_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 294 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET GND " "Pin \"TD_RESET\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053129081 "|ARM|TD_RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1651053129081 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "96 " "96 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1651053129143 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1651053129285 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1651053129285 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1651053129688 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1651053130583 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1651053130584 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651053130674 "|ARM|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1651053130674 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/output_files/ARM.map.smsg " "Generated suppressed messages file D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/output_files/ARM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1651053131026 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 131 227 0 0 96 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 131 of its 227 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 96 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1651053131696 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1651053131751 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053131751 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "45 " "Design contains 45 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 181 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "No output dependent on input pin \"OTG_INT0\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|OTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "No output dependent on input pin \"OTG_INT1\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|OTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "No output dependent on input pin \"OTG_DREQ0\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 243 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|OTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "No output dependent on input pin \"OTG_DREQ1\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 244 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|OTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 266 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 267 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 268 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 263 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 264 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 286 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 290 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 298 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651053132106 "|ARM|TD_CLK27"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1651053132106 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2642 " "Implemented 2642 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1651053132110 ""} { "Info" "ICUT_CUT_TM_OPINS" "216 " "Implemented 216 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1651053132110 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "156 " "Implemented 156 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1651053132110 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2106 " "Implemented 2106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1651053132110 ""} { "Info" "ICUT_CUT_TM_RAMS" "113 " "Implemented 113 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1651053132110 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1651053132110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 499 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 499 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651053132182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 14:22:12 2022 " "Processing ended: Wed Apr 27 14:22:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651053132182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651053132182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651053132182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651053132182 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@DESKTOP-BPTA122 " "Can't contact license server \"27000@DESKTOP-BPTA122\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1651053135262 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1651053135513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651053135514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 14:22:13 2022 " "Processing started: Wed Apr 27 14:22:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651053135514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651053135514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ARM -c ARM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651053135514 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651053135608 ""}
{ "Info" "0" "" "Project  = ARM" {  } {  } 0 0 "Project  = ARM" 0 0 "Fitter" 0 0 1651053135609 ""}
{ "Info" "0" "" "Revision = ARM" {  } {  } 0 0 "Revision = ARM" 0 0 "Fitter" 0 0 1651053135609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1651053135827 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ARM EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"ARM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651053135861 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651053135895 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651053135895 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651053136014 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651053136024 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1651053136600 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1651053136600 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651053136600 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 7483 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1651053136606 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 7484 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1651053136606 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 7485 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1651053136606 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651053136606 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1651053136614 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 418 " "No exact pin location assignment(s) for 1 pins of 418 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TD_CLK27 " "Pin TD_CLK27 not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 300 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_CLK27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1651053136844 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1651053136844 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1651053137194 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1651053137194 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1651053137194 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1651053137194 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARM.sdc " "Synopsys Design Constraints File file not found: 'ARM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651053137220 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651053137225 "|ARM|CLOCK_50"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1651053137259 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1651053137259 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1651053137259 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1651053137259 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1651053137259 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1651053137397 ""}  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 180 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651053137397 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1651053137397 ""}  } { { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 927 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651053137397 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[0\] (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node SW\[0\] (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1651053137397 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[0\] " "Destination node LEDG\[0\]" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[0] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1651053137397 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[112\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[112\]" {  } { { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 2938 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1651053137397 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[112\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[112\]" {  } { { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[112] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 3051 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1651053137397 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1651053137397 ""}  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651053137397 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1651053137398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 4109 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1651053137398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 4190 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1651053137398 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1651053137398 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 2805 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651053137398 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1651053137399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 1245 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1651053137399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 3942 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1651053137399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1651053137399 ""}  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 1042 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651053137399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1651053137400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 1145 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1651053137400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 1146 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1651053137400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 1246 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1651053137400 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1651053137400 ""}  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 951 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651053137400 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651053137718 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651053137724 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651053137725 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651053137734 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651053137743 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651053137748 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651053137749 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651053137754 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651053137756 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1651053137761 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651053137761 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1651053137875 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1651053137875 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1651053137875 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 62 2 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 62 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1651053137877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 62 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 62 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1651053137877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 56 0 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1651053137877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 28 30 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1651053137877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 54 11 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 54 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1651053137877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 51 8 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 51 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1651053137877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 58 0 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 58 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1651053137877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 53 3 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 53 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1651053137877 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1651053137877 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1651053137877 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1651053138111 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1651053138111 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1651053138111 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1651053138111 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1651053138111 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1651053138111 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1651053138111 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1651053138111 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1651053138111 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651053138112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651053139219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651053139856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651053139879 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651053140674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651053140675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651053140989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1651053142220 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651053142220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651053142484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1651053142487 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1651053142487 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651053142487 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1651053142581 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651053142593 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "371 " "Found 371 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[0\] 0 " "Pin \"OTG_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[1\] 0 " "Pin \"OTG_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[2\] 0 " "Pin \"OTG_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[3\] 0 " "Pin \"OTG_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[4\] 0 " "Pin \"OTG_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[5\] 0 " "Pin \"OTG_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[6\] 0 " "Pin \"OTG_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[7\] 0 " "Pin \"OTG_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[8\] 0 " "Pin \"OTG_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[9\] 0 " "Pin \"OTG_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[10\] 0 " "Pin \"OTG_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[11\] 0 " "Pin \"OTG_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[12\] 0 " "Pin \"OTG_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[13\] 0 " "Pin \"OTG_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[14\] 0 " "Pin \"OTG_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[15\] 0 " "Pin \"OTG_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[0\] 0 " "Pin \"ENET_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[1\] 0 " "Pin \"ENET_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[2\] 0 " "Pin \"ENET_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[3\] 0 " "Pin \"ENET_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[4\] 0 " "Pin \"ENET_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[5\] 0 " "Pin \"ENET_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[6\] 0 " "Pin \"ENET_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[7\] 0 " "Pin \"ENET_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[8\] 0 " "Pin \"ENET_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[9\] 0 " "Pin \"ENET_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[10\] 0 " "Pin \"ENET_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[11\] 0 " "Pin \"ENET_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[12\] 0 " "Pin \"ENET_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[13\] 0 " "Pin \"ENET_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[14\] 0 " "Pin \"ENET_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[15\] 0 " "Pin \"ENET_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[0\] 0 " "Pin \"OTG_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[1\] 0 " "Pin \"OTG_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_CS_N 0 " "Pin \"OTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RD_N 0 " "Pin \"OTG_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_WR_N 0 " "Pin \"OTG_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RST_N 0 " "Pin \"OTG_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK0_N 0 " "Pin \"OTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK1_N 0 " "Pin \"OTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CMD 0 " "Pin \"ENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CS_N 0 " "Pin \"ENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_WR_N 0 " "Pin \"ENET_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RD_N 0 " "Pin \"ENET_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RST_N 0 " "Pin \"ENET_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CLK 0 " "Pin \"ENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1651053142641 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1651053142641 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651053142929 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651053143111 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651053143405 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651053143827 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1651053143872 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1651053144209 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "156 " "Following 156 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 225 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 260 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[0] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[1] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[2] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[3] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[4] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[5] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[6] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[7] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[8] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[9] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[10] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[11] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[12] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[13] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[14] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[15] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 289 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 510 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 291 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 293 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 514 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1651053144217 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1651053144217 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1651053144236 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/output_files/ARM.fit.smsg " "Generated suppressed messages file D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/output_files/ARM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651053144585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5453 " "Peak virtual memory: 5453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651053145256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 14:22:25 2022 " "Processing ended: Wed Apr 27 14:22:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651053145256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651053145256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651053145256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651053145256 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@DESKTOP-BPTA122 " "Can't contact license server \"27000@DESKTOP-BPTA122\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Fitter" 0 -1 1651053148325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651053148337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651053148337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 14:22:26 2022 " "Processing started: Wed Apr 27 14:22:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651053148337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651053148337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ARM -c ARM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651053148337 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651053149838 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651053149900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651053150550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 14:22:30 2022 " "Processing ended: Wed Apr 27 14:22:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651053150550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651053150550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651053150550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651053150550 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651053151168 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@DESKTOP-BPTA122 " "Can't contact license server \"27000@DESKTOP-BPTA122\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Assembler" 0 -1 1651053153556 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651053153759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651053153760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 14:22:31 2022 " "Processing started: Wed Apr 27 14:22:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651053153760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1651053153760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ARM -c ARM " "Command: quartus_sta ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1651053153760 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1651053153835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1651053154106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1651053154138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1651053154138 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1651053154362 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1651053154362 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1651053154362 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1651053154362 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARM.sdc " "Synopsys Design Constraints File file not found: 'ARM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1651053154384 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1651053154391 "|ARM|CLOCK_50"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1651053154410 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1651053154423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1651053154427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1651053154433 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1651053154436 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1651053154438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1651053154441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651053154444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651053154444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651053154444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1651053154444 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1651053154474 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1651053154475 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1651053154548 "|ARM|CLOCK_50"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1651053154565 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1651053154573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1651053154576 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1651053154586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651053154588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651053154588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1651053154588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1651053154588 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1651053154605 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1651053154639 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1651053154639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651053154766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 14:22:34 2022 " "Processing ended: Wed Apr 27 14:22:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651053154766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651053154766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651053154766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651053154766 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@DESKTOP-BPTA122 " "Can't contact license server \"27000@DESKTOP-BPTA122\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1651053157808 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1651053157818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651053157819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 14:22:35 2022 " "Processing started: Wed Apr 27 14:22:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651053157819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1651053157819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ARM -c ARM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1651053157819 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "ARM.vo\", \"ARM_fast.vo ARM_v.sdo ARM_v_fast.sdo D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/simulation/modelsim/ simulation " "Generated files \"ARM.vo\", \"ARM_fast.vo\", \"ARM_v.sdo\" and \"ARM_v_fast.sdo\" in directory \"D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1651053159235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4579 " "Peak virtual memory: 4579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651053159453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 14:22:39 2022 " "Processing ended: Wed Apr 27 14:22:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651053159453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651053159453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651053159453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651053159453 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 523 s " "Quartus II Full Compilation was successful. 0 errors, 523 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651053160080 ""}
