
## VHDL/Verilog IP CORES

This branch contains the following VHDL/VERILOG IP Code.

   Project name: fixed_extensions
   Project category: library
   Project branch: library_fixed_extensions

This whole github repository contains approximately **4.5GB of free and open source
IP cores**. To download only this project you can use the git command:

**git clone -b library_fixed_extensions --single-branch https://github.com/fabriziotappero/ip-cores.git**



### License

This code was taken "as is" from the website opencores.org.
The copyright owner of this IP code is the original author of the code. For
more information have a look at index.html or at the website opencores.org

This code is free software; you can redistribute it and/or modify it under the
terms of the http://www.gnu.org/licenses/gpl.html (GNU General Public License)
as published by the Free Software Foundation; either version 2 of the License,
or (at your option) any later version.

This code is distributed in the hope that it will be useful, but
WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
FITNESS FOR A	PARTICULAR PURPOSE. See the GNU General Public License for
more details.
