\hypertarget{union__hw__ftm__fltpol}{}\section{\+\_\+hw\+\_\+ftm\+\_\+fltpol Union Reference}
\label{union__hw__ftm__fltpol}\index{\+\_\+hw\+\_\+ftm\+\_\+fltpol@{\+\_\+hw\+\_\+ftm\+\_\+fltpol}}


H\+W\+\_\+\+F\+T\+M\+\_\+\+F\+L\+T\+P\+OL -\/ F\+TM Fault Input Polarity (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+ftm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__ftm__fltpol_1_1__hw__ftm__fltpol__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+fltpol\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__ftm__fltpol_aaf83ef6fd8dca07c0137a8e820f66ba4}{}\label{union__hw__ftm__fltpol_aaf83ef6fd8dca07c0137a8e820f66ba4}

\item 
struct \hyperlink{struct__hw__ftm__fltpol_1_1__hw__ftm__fltpol__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+fltpol\+::\+\_\+hw\+\_\+ftm\+\_\+fltpol\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__ftm__fltpol_a893646aa3c680787f374ce4d957e8692}{}\label{union__hw__ftm__fltpol_a893646aa3c680787f374ce4d957e8692}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+F\+T\+M\+\_\+\+F\+L\+T\+P\+OL -\/ F\+TM Fault Input Polarity (RW) 

Reset value\+: 0x00000000U

This register defines the fault inputs polarity. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+ftm.\+h\end{DoxyCompactItemize}
