Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Nov 16 12:26:53 2023
| Host         : paxos.inf.pucrs.br running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |             127 |           47 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             128 |           43 |
| Yes          | No                    | Yes                    |             129 |           35 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+---------------------------------+------------------+------------------+----------------+--------------+
|      Clock Signal      |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+---------------------------------+------------------+------------------+----------------+--------------+
|  mod/clock_2           |                                 |                  |                1 |              1 |         1.00 |
|  mod/clock_2           |                                 | reset_IBUF       |                1 |              3 |         3.00 |
|  update_c/rising_reg_0 |                                 | reset_IBUF       |                3 |              3 |         1.00 |
|  clock_1_BUFG          |                                 | reset_IBUF       |                3 |              5 |         1.67 |
|  clock_IBUF_BUFG       | FSM_onehot_EA[5]_i_1_n_0        | reset_IBUF       |                4 |              6 |         1.50 |
|  update_c/rising_reg_0 |                                 |                  |                3 |              8 |         2.67 |
|  dm_manag/dspl/ck_1KHz |                                 | reset_IBUF       |                3 |             13 |         4.33 |
|  clock_1_BUFG          | wrapped/t_buffer[5][15]_i_1_n_0 |                  |                6 |             16 |         2.67 |
|  clock_1_BUFG          | wrapped/t_buffer[0][15]_i_1_n_0 |                  |                4 |             16 |         4.00 |
|  clock_1_BUFG          | wrapped/t_buffer[7][15]_i_1_n_0 |                  |               10 |             16 |         1.60 |
|  clock_1_BUFG          | wrapped/t_buffer[4][15]_i_1_n_0 |                  |                6 |             16 |         2.67 |
|  clock_1_BUFG          | wrapped/t_buffer[3][15]_i_1_n_0 |                  |                4 |             16 |         4.00 |
|  clock_1_BUFG          | wrapped/t_buffer[2][15]_i_1_n_0 |                  |                5 |             16 |         3.20 |
|  clock_1_BUFG          | wrapped/t_buffer[1][15]_i_1_n_0 |                  |                5 |             16 |         3.20 |
|  clock_1_BUFG          | wrapped/FSM_onehot_EA_reg[3]    | reset_IBUF       |                4 |             16 |         4.00 |
|  clock_1_BUFG          | wrapped/t_buffer[6][15]_i_1_n_0 |                  |                3 |             16 |         5.33 |
|  clock_IBUF_BUFG       | stop_fib_tim/contador           | reset_IBUF       |                4 |             17 |         4.25 |
|  clock_IBUF_BUFG       | update_c/contador               | reset_IBUF       |                4 |             17 |         4.25 |
|  clock_IBUF_BUFG       | start_tim/contador              | reset_IBUF       |                4 |             17 |         4.25 |
|  clock_IBUF_BUFG       | start_fib/contador              | reset_IBUF       |                3 |             17 |         5.67 |
|  clock_1_BUFG          | wrapped/E[0]                    | reset_IBUF       |               12 |             39 |         3.25 |
|  clock_IBUF_BUFG       |                                 | reset_IBUF       |               37 |            103 |         2.78 |
+------------------------+---------------------------------+------------------+------------------+----------------+--------------+


