<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3900" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3900{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3900{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3900{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3900{left:69px;bottom:1083px;letter-spacing:0.14px;}
#t5_3900{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3900{left:69px;bottom:1059px;letter-spacing:-0.16px;word-spacing:-1.25px;}
#t7_3900{left:69px;bottom:1042px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t8_3900{left:69px;bottom:1025px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t9_3900{left:69px;bottom:1001px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_3900{left:69px;bottom:984px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tb_3900{left:69px;bottom:967px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_3900{left:69px;bottom:943px;letter-spacing:-0.16px;word-spacing:-0.54px;}
#td_3900{left:69px;bottom:926px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#te_3900{left:69px;bottom:909px;letter-spacing:-0.13px;word-spacing:-0.95px;}
#tf_3900{left:69px;bottom:892px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tg_3900{left:69px;bottom:875px;letter-spacing:-0.2px;word-spacing:-0.45px;}
#th_3900{left:69px;bottom:851px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#ti_3900{left:69px;bottom:834px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tj_3900{left:69px;bottom:817px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#tk_3900{left:69px;bottom:800px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#tl_3900{left:69px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_3900{left:69px;bottom:767px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tn_3900{left:69px;bottom:750px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#to_3900{left:69px;bottom:733px;letter-spacing:-0.14px;}
#tp_3900{left:69px;bottom:675px;letter-spacing:0.14px;}
#tq_3900{left:151px;bottom:675px;letter-spacing:0.16px;word-spacing:0.01px;}
#tr_3900{left:69px;bottom:651px;letter-spacing:-0.14px;word-spacing:-1px;}
#ts_3900{left:69px;bottom:634px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_3900{left:69px;bottom:584px;letter-spacing:-0.09px;}
#tu_3900{left:155px;bottom:584px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tv_3900{left:69px;bottom:560px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_3900{left:69px;bottom:543px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tx_3900{left:69px;bottom:519px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#ty_3900{left:69px;bottom:502px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#tz_3900{left:69px;bottom:485px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_3900{left:69px;bottom:460px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t11_3900{left:69px;bottom:444px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t12_3900{left:69px;bottom:427px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t13_3900{left:672px;bottom:434px;}
#t14_3900{left:688px;bottom:427px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t15_3900{left:69px;bottom:410px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t16_3900{left:69px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t17_3900{left:69px;bottom:369px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t18_3900{left:69px;bottom:344px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#t19_3900{left:69px;bottom:328px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_3900{left:69px;bottom:311px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1b_3900{left:69px;bottom:294px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1c_3900{left:69px;bottom:244px;letter-spacing:-0.09px;}
#t1d_3900{left:155px;bottom:244px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1e_3900{left:69px;bottom:220px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#t1f_3900{left:69px;bottom:203px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1g_3900{left:69px;bottom:186px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1h_3900{left:69px;bottom:169px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#t1i_3900{left:69px;bottom:153px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#t1j_3900{left:69px;bottom:136px;letter-spacing:-0.14px;word-spacing:-0.44px;}

.s1_3900{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3900{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3900{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3900{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3900{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3900{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3900" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3900Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3900" style="-webkit-user-select: none;"><object width="935" height="1210" data="3900/3900.svg" type="image/svg+xml" id="pdf3900" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3900" class="t s1_3900">23-8 </span><span id="t2_3900" class="t s1_3900">Vol. 3B </span>
<span id="t3_3900" class="t s2_3900">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_3900" class="t s3_3900">23.18.1 </span><span id="t5_3900" class="t s3_3900">Control Register CR0 Flags </span>
<span id="t6_3900" class="t s4_3900">The ET, NE, and MP flags in control register CR0 control the interface between the integer unit of an IA-32 processor </span>
<span id="t7_3900" class="t s4_3900">and either its internal x87 FPU or an external math coprocessor. The effect of these flags in the various IA-32 </span>
<span id="t8_3900" class="t s4_3900">processors are described in the following paragraphs. </span>
<span id="t9_3900" class="t s4_3900">The ET (extension type) flag (bit 4 of the CR0 register) is used in the Intel386 processor to indicate whether the </span>
<span id="ta_3900" class="t s4_3900">math coprocessor in the system is an Intel 287 math coprocessor (flag is clear) or an Intel 387 DX math copro- </span>
<span id="tb_3900" class="t s4_3900">cessor (flag is set). This bit is hardwired to 1 in the P6 family, Pentium, and Intel486 processors. </span>
<span id="tc_3900" class="t s4_3900">The NE (Numeric Exception) flag (bit 5 of the CR0 register) is used in the P6 family, Pentium, and Intel486 proces- </span>
<span id="td_3900" class="t s4_3900">sors to determine whether unmasked floating-point exceptions are reported internally through interrupt vector 16 </span>
<span id="te_3900" class="t s4_3900">(flag is set) or externally through an external interrupt (flag is clear). On a hardware reset, the NE flag is initialized </span>
<span id="tf_3900" class="t s4_3900">to 0, so software using the automatic internal error-reporting mechanism must set this flag to 1. This flag is nonex- </span>
<span id="tg_3900" class="t s4_3900">istent on the Intel386 processor. </span>
<span id="th_3900" class="t s4_3900">As on the Intel 286 and Intel386 processors, the MP (monitor coprocessor) flag (bit 1 of register CR0) determines </span>
<span id="ti_3900" class="t s4_3900">whether the WAIT/FWAIT instructions or waiting-type floating-point instructions trap when the context of the x87 </span>
<span id="tj_3900" class="t s4_3900">FPU is different from that of the currently-executing task. If the MP and TS flag are set, then a WAIT/FWAIT instruc- </span>
<span id="tk_3900" class="t s4_3900">tion and waiting instructions will cause a device-not-available exception (interrupt vector 7). The MP flag is used on </span>
<span id="tl_3900" class="t s4_3900">the Intel 286 and Intel386 processors to support the use of a WAIT/FWAIT instruction to wait on a device other </span>
<span id="tm_3900" class="t s4_3900">than a math coprocessor. The device reports its status through the BUSY# pin. Since the P6 family, Pentium, and </span>
<span id="tn_3900" class="t s4_3900">Intel486 processors do not have such a pin, the MP flag has no relevant use and should be set to 1 for normal oper- </span>
<span id="to_3900" class="t s4_3900">ation. </span>
<span id="tp_3900" class="t s3_3900">23.18.2 </span><span id="tq_3900" class="t s3_3900">x87 FPU Status Word </span>
<span id="tr_3900" class="t s4_3900">This section identifies differences to the x87 FPU status word for the different IA-32 processors and math coproces- </span>
<span id="ts_3900" class="t s4_3900">sors, the reason for the differences, and their impact on software. </span>
<span id="tt_3900" class="t s5_3900">23.18.2.1 </span><span id="tu_3900" class="t s5_3900">Condition Code Flags (C0 through C3) </span>
<span id="tv_3900" class="t s4_3900">The following information pertains to differences in the use of the condition code flags (C0 through C3) located in </span>
<span id="tw_3900" class="t s4_3900">bits 8, 9, 10, and 14 of the x87 FPU status word. </span>
<span id="tx_3900" class="t s4_3900">After execution of an FINIT instruction or a hardware reset on a 32-bit x87 FPU, the condition code flags are set to </span>
<span id="ty_3900" class="t s4_3900">0. The same operations on a 16-bit IA-32 math coprocessor leave these flags intact (they contain their prior value). </span>
<span id="tz_3900" class="t s4_3900">This difference in operation has no impact on software and provides a consistent state after reset. </span>
<span id="t10_3900" class="t s4_3900">Transcendental instruction results in the core range of the P6 family and Pentium processors may differ from the </span>
<span id="t11_3900" class="t s4_3900">Intel486 DX processor and Intel 487 SX math coprocessor by 2 to 3 units in the last place (ulps)—(see “Transcen- </span>
<span id="t12_3900" class="t s4_3900">dental Instruction Accuracy” in Chapter 8, “Programming with the x87 FPU,” of the Intel </span>
<span id="t13_3900" class="t s6_3900">® </span>
<span id="t14_3900" class="t s4_3900">64 and IA-32 Architec- </span>
<span id="t15_3900" class="t s4_3900">tures Software Developer’s Manual, Volume 1). As a result, the value saved in the C1 flag may also differ. </span>
<span id="t16_3900" class="t s4_3900">After an incomplete FPREM/FPREM1 instruction, the C0, C1, and C3 flags are set to 0 on the 32-bit x87 FPUs. After </span>
<span id="t17_3900" class="t s4_3900">the same operation on a 16-bit IA-32 math coprocessor, these flags are left intact. </span>
<span id="t18_3900" class="t s4_3900">On the 32-bit x87 FPUs, the C2 flag serves as an incomplete flag for the FTAN instruction. On the 16-bit IA-32 math </span>
<span id="t19_3900" class="t s4_3900">coprocessors, the C2 flag is undefined for the FPTAN instruction. This difference has no impact on software, </span>
<span id="t1a_3900" class="t s4_3900">because Intel 287 or 8087 programs do not check C2 after an FPTAN instruction. The use of this flag on later </span>
<span id="t1b_3900" class="t s4_3900">processors allows fast checking of operand range. </span>
<span id="t1c_3900" class="t s5_3900">23.18.2.2 </span><span id="t1d_3900" class="t s5_3900">Stack Fault Flag </span>
<span id="t1e_3900" class="t s4_3900">When unmasked stack overflow or underflow occurs on a 32-bit x87 FPU, the IE flag (bit 0) and the SF flag (bit 6) </span>
<span id="t1f_3900" class="t s4_3900">of the x87 FPU status word are set to indicate a stack fault and condition code flag C1 is set or cleared to indicate </span>
<span id="t1g_3900" class="t s4_3900">overflow or underflow, respectively. When unmasked stack overflow or underflow occurs on a 16-bit IA-32 math </span>
<span id="t1h_3900" class="t s4_3900">coprocessor, only the IE flag is set. Bit 6 is reserved on these processors. The addition of the SF flag on a 32-bit x87 </span>
<span id="t1i_3900" class="t s4_3900">FPU has no impact on software. Existing exception handlers need not change, but may be upgraded to take advan- </span>
<span id="t1j_3900" class="t s4_3900">tage of the additional information. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
