{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599329100418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599329100419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 05 19:05:00 2020 " "Processing started: Sat Sep 05 19:05:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599329100419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329100419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off USB-to-I2S-Converter -c USB-to-I2S-Converter " "Command: quartus_map --read_settings_files=on --write_settings_files=off USB-to-I2S-Converter -c USB-to-I2S-Converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329100419 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1599329101131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1599329101132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file sample_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 sample_generator " "Found entity 1: sample_generator" {  } { { "sample_generator.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_generator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clock_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clock_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock_mux " "Found entity 1: audio_clock_mux" {  } { { "audio_clock_mux.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/audio_clock_mux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sample_processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_shift_register_tb " "Found entity 1: I2S_shift_register_tb" {  } { { "sample_processor_tb.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115490 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sample_processor.v(45) " "Verilog HDL information at sample_processor.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1599329115492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file sample_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 sample_processor " "Found entity 1: sample_processor" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/my_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/my_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios " "Found entity 1: my_nios" {  } { { "nios_custom/synthesis/my_nios.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/my_nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_custom/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_custom/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_irq_mapper " "Found entity 1: my_nios_irq_mapper" {  } { { "nios_custom/synthesis/submodules/my_nios_irq_mapper.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0 " "Found entity 1: my_nios_mm_interconnect_0" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: my_nios_mm_interconnect_0_avalon_st_adapter_006" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: my_nios_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_custom/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_custom/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: my_nios_mm_interconnect_0_rsp_mux_001" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_custom/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_custom/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115536 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_custom/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_rsp_mux " "Found entity 1: my_nios_mm_interconnect_0_rsp_mux" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_rsp_demux_002 " "Found entity 1: my_nios_mm_interconnect_0_rsp_demux_002" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_rsp_demux " "Found entity 1: my_nios_mm_interconnect_0_rsp_demux" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_cmd_mux_002 " "Found entity 1: my_nios_mm_interconnect_0_cmd_mux_002" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_cmd_mux " "Found entity 1: my_nios_mm_interconnect_0_cmd_mux" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: my_nios_mm_interconnect_0_cmd_demux_001" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_cmd_demux " "Found entity 1: my_nios_mm_interconnect_0_cmd_demux" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115560 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115560 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115560 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115560 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599329115565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_custom/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_custom/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599329115572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_custom/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_custom/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_custom/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_custom/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_nios_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599329115578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_nios_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599329115578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_router_008_default_decode " "Found entity 1: my_nios_mm_interconnect_0_router_008_default_decode" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115579 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_mm_interconnect_0_router_008 " "Found entity 2: my_nios_mm_interconnect_0_router_008" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599329115580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599329115580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: my_nios_mm_interconnect_0_router_004_default_decode" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115581 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_mm_interconnect_0_router_004 " "Found entity 2: my_nios_mm_interconnect_0_router_004" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599329115582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599329115582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: my_nios_mm_interconnect_0_router_002_default_decode" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115582 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_mm_interconnect_0_router_002 " "Found entity 2: my_nios_mm_interconnect_0_router_002" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599329115584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599329115584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: my_nios_mm_interconnect_0_router_001_default_decode" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115584 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_mm_interconnect_0_router_001 " "Found entity 2: my_nios_mm_interconnect_0_router_001" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599329115586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599329115586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_router_default_decode " "Found entity 1: my_nios_mm_interconnect_0_router_default_decode" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115587 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_mm_interconnect_0_router " "Found entity 2: my_nios_mm_interconnect_0_router" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_custom/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_custom/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_custom/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_custom/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_custom/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_timer_0 " "Found entity 1: my_nios_timer_0" {  } { { "nios_custom/synthesis/submodules/my_nios_timer_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_sysid_qsys_0 " "Found entity 1: my_nios_sysid_qsys_0" {  } { { "nios_custom/synthesis/submodules/my_nios_sysid_qsys_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_pio_1 " "Found entity 1: my_nios_pio_1" {  } { { "nios_custom/synthesis/submodules/my_nios_pio_1.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_pio_0 " "Found entity 1: my_nios_pio_0" {  } { { "nios_custom/synthesis/submodules/my_nios_pio_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_onchip_memory2_0 " "Found entity 1: my_nios_onchip_memory2_0" {  } { { "nios_custom/synthesis/submodules/my_nios_onchip_memory2_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_nios2_gen2_0 " "Found entity 1: my_nios_nios2_gen2_0" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: my_nios_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115626 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: my_nios_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115626 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_nios_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: my_nios_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115626 ""} { "Info" "ISGN_ENTITY_NAME" "4 my_nios_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: my_nios_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115626 ""} { "Info" "ISGN_ENTITY_NAME" "5 my_nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: my_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115626 ""} { "Info" "ISGN_ENTITY_NAME" "6 my_nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: my_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115626 ""} { "Info" "ISGN_ENTITY_NAME" "7 my_nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: my_nios_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115626 ""} { "Info" "ISGN_ENTITY_NAME" "8 my_nios_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: my_nios_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115626 ""} { "Info" "ISGN_ENTITY_NAME" "9 my_nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: my_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115626 ""} { "Info" "ISGN_ENTITY_NAME" "10 my_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: my_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115626 ""} { "Info" "ISGN_ENTITY_NAME" "11 my_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: my_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115626 ""} { "Info" "ISGN_ENTITY_NAME" "12 my_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: my_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115626 ""} { "Info" "ISGN_ENTITY_NAME" "13 my_nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: my_nios_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115626 ""} { "Info" "ISGN_ENTITY_NAME" "14 my_nios_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: my_nios_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115626 ""} { "Info" "ISGN_ENTITY_NAME" "15 my_nios_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: my_nios_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115626 ""} { "Info" "ISGN_ENTITY_NAME" "16 my_nios_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: my_nios_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115626 ""} { "Info" "ISGN_ENTITY_NAME" "17 my_nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: my_nios_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115626 ""} { "Info" "ISGN_ENTITY_NAME" "18 my_nios_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: my_nios_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115626 ""} { "Info" "ISGN_ENTITY_NAME" "19 my_nios_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: my_nios_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115626 ""} { "Info" "ISGN_ENTITY_NAME" "20 my_nios_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: my_nios_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115626 ""} { "Info" "ISGN_ENTITY_NAME" "21 my_nios_nios2_gen2_0_cpu " "Found entity 21: my_nios_nios2_gen2_0_cpu" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: my_nios_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: my_nios_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: my_nios_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_nios2_gen2_0_cpu_test_bench " "Found entity 1: my_nios_nios2_gen2_0_cpu_test_bench" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_new_sdram_controller_0_input_efifo_module " "Found entity 1: my_nios_new_sdram_controller_0_input_efifo_module" {  } { { "nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115644 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_new_sdram_controller_0 " "Found entity 2: my_nios_new_sdram_controller_0" {  } { { "nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_jtag_uart_0_sim_scfifo_w " "Found entity 1: my_nios_jtag_uart_0_sim_scfifo_w" {  } { { "nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115647 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_jtag_uart_0_scfifo_w " "Found entity 2: my_nios_jtag_uart_0_scfifo_w" {  } { { "nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115647 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_nios_jtag_uart_0_sim_scfifo_r " "Found entity 3: my_nios_jtag_uart_0_sim_scfifo_r" {  } { { "nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115647 ""} { "Info" "ISGN_ENTITY_NAME" "4 my_nios_jtag_uart_0_scfifo_r " "Found entity 4: my_nios_jtag_uart_0_scfifo_r" {  } { { "nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115647 ""} { "Info" "ISGN_ENTITY_NAME" "5 my_nios_jtag_uart_0 " "Found entity 5: my_nios_jtag_uart_0" {  } { { "nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb-to-i2s-converter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file usb-to-i2s-converter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 USB-to-I2S-Converter " "Found entity 1: USB-to-I2S-Converter" {  } { { "USB-to-I2S-Converter.bdf" "" { Schematic "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/USB-to-I2S-Converter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Manager " "Found entity 1: FIFO_Manager" {  } { { "FIFO_Manager.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/FIFO_Manager.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "I2S_shift_register.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/I2S_shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL2 " "Found entity 1: PLL2" {  } { { "PLL2.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/PLL2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115656 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "my_nios_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at my_nios_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1599329115660 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "my_nios_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at my_nios_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1599329115660 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "my_nios_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at my_nios_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1599329115660 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "my_nios_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at my_nios_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1599329115662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599329115797 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED top.v(13) " "Output port \"LED\" at top.v(13) has no driver" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599329115798 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FIFO_RD top.v(14) " "Output port \"FIFO_RD\" at top.v(14) has no driver" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599329115798 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FIFO_WR top.v(15) " "Output port \"FIFO_WR\" at top.v(15) has no driver" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599329115798 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FIFO_RST top.v(16) " "Output port \"FIFO_RST\" at top.v(16) has no driver" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599329115798 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "audio_clk top.v(17) " "Output port \"audio_clk\" at top.v(17) has no driver" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599329115798 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll1 " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll1\"" {  } { { "top.v" "pll1" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599329115807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll1\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/PLL.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599329115840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll1\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/PLL.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599329115842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll1\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 250 " "Parameter \"clk1_divide_by\" = \"250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 20000 " "Parameter \"clk2_divide_by\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 147 " "Parameter \"clk2_multiply_by\" = \"147\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115843 ""}  } { { "PLL.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/PLL.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599329115843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll1 " "Found entity 1: PLL_altpll1" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/db/pll_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll1 PLL:pll1\|altpll:altpll_component\|PLL_altpll1:auto_generated " "Elaborating entity \"PLL_altpll1\" for hierarchy \"PLL:pll1\|altpll:altpll_component\|PLL_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599329115906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL2 PLL2:pll2 " "Elaborating entity \"PLL2\" for hierarchy \"PLL2:pll2\"" {  } { { "top.v" "pll2" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599329115916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL2:pll2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL2:pll2\|altpll:altpll_component\"" {  } { { "PLL2.v" "altpll_component" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/PLL2.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599329115926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL2:pll2\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL2:pll2\|altpll:altpll_component\"" {  } { { "PLL2.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/PLL2.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599329115927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL2:pll2\|altpll:altpll_component " "Instantiated megafunction \"PLL2:pll2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 125 " "Parameter \"clk0_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599329115928 ""}  } { { "PLL2.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/PLL2.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599329115928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL2_altpll " "Found entity 1: PLL2_altpll" {  } { { "db/pll2_altpll.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/db/pll2_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599329115992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329115992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL2_altpll PLL2:pll2\|altpll:altpll_component\|PLL2_altpll:auto_generated " "Elaborating entity \"PLL2_altpll\" for hierarchy \"PLL2:pll2\|altpll:altpll_component\|PLL2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599329115993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clock_mux audio_clock_mux:clk_mux " "Elaborating entity \"audio_clock_mux\" for hierarchy \"audio_clock_mux:clk_mux\"" {  } { { "top.v" "clk_mux" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599329115996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_generator sample_generator:sample_generator1 " "Elaborating entity \"sample_generator\" for hierarchy \"sample_generator:sample_generator1\"" {  } { { "top.v" "sample_generator1" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599329115997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_processor sample_processor:sample_processor1 " "Elaborating entity \"sample_processor\" for hierarchy \"sample_processor:sample_processor1\"" {  } { { "top.v" "sample_processor1" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599329115999 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sample_processor.v(26) " "Verilog HDL assignment warning at sample_processor.v(26): truncated value with size 32 to match size of target (4)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599329116001 "|top|sample_processor:sample_processor1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sample_processor.v(27) " "Verilog HDL assignment warning at sample_processor.v(27): truncated value with size 32 to match size of target (4)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599329116001 "|top|sample_processor:sample_processor1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sample_processor.v(28) " "Verilog HDL assignment warning at sample_processor.v(28): truncated value with size 32 to match size of target (4)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599329116001 "|top|sample_processor:sample_processor1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sample_processor.v(29) " "Verilog HDL assignment warning at sample_processor.v(29): truncated value with size 32 to match size of target (4)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599329116001 "|top|sample_processor:sample_processor1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sample_processor.v(30) " "Verilog HDL assignment warning at sample_processor.v(30): truncated value with size 32 to match size of target (4)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599329116001 "|top|sample_processor:sample_processor1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sample_processor.v(25) " "Verilog HDL Case Statement warning at sample_processor.v(25): incomplete case statement has no default case item" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1599329116001 "|top|sample_processor:sample_processor1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_blocks_per_sample sample_processor.v(25) " "Verilog HDL Always Construct warning at sample_processor.v(25): inferring latch(es) for variable \"n_blocks_per_sample\", which holds its previous value in one or more paths through the always construct" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599329116001 "|top|sample_processor:sample_processor1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sample_processor.v(35) " "Verilog HDL Case Statement warning at sample_processor.v(35): incomplete case statement has no default case item" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1599329116001 "|top|sample_processor:sample_processor1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sample_mask sample_processor.v(35) " "Verilog HDL Always Construct warning at sample_processor.v(35): inferring latch(es) for variable \"sample_mask\", which holds its previous value in one or more paths through the always construct" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599329116001 "|top|sample_processor:sample_processor1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sample_processor.v(60) " "Verilog HDL assignment warning at sample_processor.v(60): truncated value with size 32 to match size of target (4)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599329116001 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[0\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[0\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116001 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[1\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[1\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116001 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[2\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[2\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116001 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[3\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[3\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116001 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[4\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[4\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116001 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[5\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[5\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116001 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[6\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[6\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[7\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[7\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[8\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[8\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[9\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[9\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[10\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[10\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[11\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[11\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[12\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[12\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[13\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[13\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[14\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[14\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[15\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[15\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[16\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[16\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[17\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[17\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[18\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[18\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[19\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[19\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[20\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[20\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[21\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[21\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[22\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[22\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[23\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[23\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[24\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[24\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[25\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[25\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[26\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[26\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[27\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[27\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[28\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[28\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[29\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[29\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116002 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[30\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[30\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116003 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_mask\[31\] sample_processor.v(35) " "Inferred latch for \"sample_mask\[31\]\" at sample_processor.v(35)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116003 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_blocks_per_sample\[0\] sample_processor.v(25) " "Inferred latch for \"n_blocks_per_sample\[0\]\" at sample_processor.v(25)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116003 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_blocks_per_sample\[1\] sample_processor.v(25) " "Inferred latch for \"n_blocks_per_sample\[1\]\" at sample_processor.v(25)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116003 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_blocks_per_sample\[2\] sample_processor.v(25) " "Inferred latch for \"n_blocks_per_sample\[2\]\" at sample_processor.v(25)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116003 "|top|sample_processor:sample_processor1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_blocks_per_sample\[3\] sample_processor.v(25) " "Inferred latch for \"n_blocks_per_sample\[3\]\" at sample_processor.v(25)" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329116003 "|top|sample_processor:sample_processor1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:I2S_shift_register1 " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:I2S_shift_register1\"" {  } { { "top.v" "I2S_shift_register1" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599329116004 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2S_shift_register.v(79) " "Verilog HDL assignment warning at I2S_shift_register.v(79): truncated value with size 32 to match size of target (8)" {  } { { "I2S_shift_register.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/I2S_shift_register.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599329116008 "|top|shift_register:I2S_shift_register1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2S_shift_register.v(80) " "Verilog HDL assignment warning at I2S_shift_register.v(80): truncated value with size 32 to match size of target (8)" {  } { { "I2S_shift_register.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/I2S_shift_register.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599329116008 "|top|shift_register:I2S_shift_register1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2S_shift_register.v(82) " "Verilog HDL assignment warning at I2S_shift_register.v(82): truncated value with size 32 to match size of target (8)" {  } { { "I2S_shift_register.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/I2S_shift_register.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599329116008 "|top|shift_register:I2S_shift_register1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2S_shift_register.v(83) " "Verilog HDL assignment warning at I2S_shift_register.v(83): truncated value with size 32 to match size of target (8)" {  } { { "I2S_shift_register.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/I2S_shift_register.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599329116009 "|top|shift_register:I2S_shift_register1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2S_shift_register.v(93) " "Verilog HDL assignment warning at I2S_shift_register.v(93): truncated value with size 32 to match size of target (8)" {  } { { "I2S_shift_register.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/I2S_shift_register.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599329116009 "|top|shift_register:I2S_shift_register1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2S_shift_register.v(96) " "Verilog HDL assignment warning at I2S_shift_register.v(96): truncated value with size 32 to match size of target (1)" {  } { { "I2S_shift_register.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/I2S_shift_register.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599329116009 "|top|shift_register:I2S_shift_register1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2S_shift_register.v(97) " "Verilog HDL assignment warning at I2S_shift_register.v(97): truncated value with size 32 to match size of target (8)" {  } { { "I2S_shift_register.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/I2S_shift_register.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599329116009 "|top|shift_register:I2S_shift_register1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2S_shift_register.v(106) " "Verilog HDL assignment warning at I2S_shift_register.v(106): truncated value with size 32 to match size of target (8)" {  } { { "I2S_shift_register.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/I2S_shift_register.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599329116009 "|top|shift_register:I2S_shift_register1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2S_shift_register.v(109) " "Verilog HDL assignment warning at I2S_shift_register.v(109): truncated value with size 32 to match size of target (1)" {  } { { "I2S_shift_register.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/I2S_shift_register.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599329116010 "|top|shift_register:I2S_shift_register1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2S_shift_register.v(110) " "Verilog HDL assignment warning at I2S_shift_register.v(110): truncated value with size 32 to match size of target (8)" {  } { { "I2S_shift_register.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/I2S_shift_register.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599329116010 "|top|shift_register:I2S_shift_register1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sample_processor:sample_processor1\|n_blocks_per_sample\[0\] " "LATCH primitive \"sample_processor:sample_processor1\|n_blocks_per_sample\[0\]\" is permanently enabled" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1599329116133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sample_processor:sample_processor1\|n_blocks_per_sample\[1\] " "LATCH primitive \"sample_processor:sample_processor1\|n_blocks_per_sample\[1\]\" is permanently enabled" {  } { { "sample_processor.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/sample_processor.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1599329116133 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL2:pll2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"PLL2:pll2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll2_altpll.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/db/pll2_altpll.v" 78 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "PLL2.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/PLL2.v" 91 0 0 } } { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599329116134 "|top|PLL2:pll2|altpll:altpll_component|PLL2_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1599329116134 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1599329116134 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1599329116603 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599329116737 "|top|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599329116737 "|top|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599329116737 "|top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599329116737 "|top|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599329116737 "|top|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599329116737 "|top|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599329116737 "|top|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599329116737 "|top|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIFO_RD GND " "Pin \"FIFO_RD\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599329116737 "|top|FIFO_RD"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIFO_WR GND " "Pin \"FIFO_WR\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599329116737 "|top|FIFO_WR"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIFO_RST GND " "Pin \"FIFO_RST\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599329116737 "|top|FIFO_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "audio_clk GND " "Pin \"audio_clk\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599329116737 "|top|audio_clk"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1599329116737 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1599329116909 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599329117396 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117405 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_burst_adapter 43 " "Ignored 43 assignments for entity \"altera_merlin_burst_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117405 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117406 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117406 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117406 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117406 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_width_adapter 60 " "Ignored 60 assignments for entity \"altera_merlin_width_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117406 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117406 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios 19 " "Ignored 19 assignments for entity \"my_nios\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117406 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_irq_mapper 14 " "Ignored 14 assignments for entity \"my_nios_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117406 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_jtag_uart_0 24 " "Ignored 24 assignments for entity \"my_nios_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117406 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"my_nios_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117406 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"my_nios_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117406 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_avalon_st_adapter_006 32 " "Ignored 32 assignments for entity \"my_nios_mm_interconnect_0_avalon_st_adapter_006\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117406 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 19 " "Ignored 19 assignments for entity \"my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117406 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117406 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"my_nios_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"my_nios_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"my_nios_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_cmd_mux_002 19 " "Ignored 19 assignments for entity \"my_nios_mm_interconnect_0_cmd_mux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"my_nios_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"my_nios_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"my_nios_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_router_004 36 " "Ignored 36 assignments for entity \"my_nios_mm_interconnect_0_router_004\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_router_008 36 " "Ignored 36 assignments for entity \"my_nios_mm_interconnect_0_router_008\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"my_nios_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_rsp_demux_002 17 " "Ignored 17 assignments for entity \"my_nios_mm_interconnect_0_rsp_demux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"my_nios_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"my_nios_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_new_sdram_controller_0 34 " "Ignored 34 assignments for entity \"my_nios_new_sdram_controller_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"my_nios_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"my_nios_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_onchip_memory2_0 38 " "Ignored 38 assignments for entity \"my_nios_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_pio_0 22 " "Ignored 22 assignments for entity \"my_nios_pio_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_pio_1 23 " "Ignored 23 assignments for entity \"my_nios_pio_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"my_nios_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117408 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_nios_timer_0 26 " "Ignored 26 assignments for entity \"my_nios_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599329117408 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/output_files/USB-to-I2S-Converter.map.smsg " "Generated suppressed messages file C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/output_files/USB-to-I2S-Converter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329117478 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599329119376 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599329119376 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "PLL:pll1\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"PLL:pll1\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/db/pll_altpll1.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/PLL.v" 99 0 0 } } { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 52 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1599329119399 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:pll1\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"PLL:pll1\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/db/pll_altpll1.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/PLL.v" 99 0 0 } } { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 52 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1599329119399 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIFO_IO\[0\] " "No output dependent on input pin \"FIFO_IO\[0\]\"" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599329119416 "|top|FIFO_IO[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIFO_IO\[1\] " "No output dependent on input pin \"FIFO_IO\[1\]\"" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599329119416 "|top|FIFO_IO[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIFO_IO\[2\] " "No output dependent on input pin \"FIFO_IO\[2\]\"" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599329119416 "|top|FIFO_IO[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIFO_IO\[3\] " "No output dependent on input pin \"FIFO_IO\[3\]\"" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599329119416 "|top|FIFO_IO[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIFO_IO\[4\] " "No output dependent on input pin \"FIFO_IO\[4\]\"" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599329119416 "|top|FIFO_IO[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIFO_IO\[5\] " "No output dependent on input pin \"FIFO_IO\[5\]\"" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599329119416 "|top|FIFO_IO[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIFO_IO\[6\] " "No output dependent on input pin \"FIFO_IO\[6\]\"" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599329119416 "|top|FIFO_IO[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIFO_IO\[7\] " "No output dependent on input pin \"FIFO_IO\[7\]\"" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599329119416 "|top|FIFO_IO[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIFO_RXF " "No output dependent on input pin \"FIFO_RXF\"" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599329119416 "|top|FIFO_RXF"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIFO_TXE " "No output dependent on input pin \"FIFO_TXE\"" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599329119416 "|top|FIFO_TXE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIFO_PWREN " "No output dependent on input pin \"FIFO_PWREN\"" {  } { { "top.v" "" { Text "C:/Users/Afonso Muralha/Documents/GitHub/FPGA-USB-to-I2S-Converter/src/top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599329119416 "|top|FIFO_PWREN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1599329119416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599329119417 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599329119417 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599329119417 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1599329119417 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599329119417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599329119444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 05 19:05:19 2020 " "Processing ended: Sat Sep 05 19:05:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599329119444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599329119444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599329119444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599329119444 ""}
