#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fdd130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fe6df0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1fd16b0 .functor NOT 1, L_0x201f900, C4<0>, C4<0>, C4<0>;
o0x7fce0819db28 .functor BUFZ 2, C4<zz>; HiZ drive
L_0x201f730 .functor XOR 2, L_0x201f5e0, o0x7fce0819db28, C4<00>, C4<00>;
L_0x201f840 .functor XOR 2, L_0x201f730, L_0x201f7a0, C4<00>, C4<00>;
v0x201d3b0_0 .net *"_ivl_10", 1 0, L_0x201f7a0;  1 drivers
v0x201d4b0_0 .net *"_ivl_12", 1 0, L_0x201f840;  1 drivers
v0x201d590_0 .net *"_ivl_2", 1 0, L_0x201f520;  1 drivers
v0x201d650_0 .net *"_ivl_4", 1 0, L_0x201f5e0;  1 drivers
; Elide local net with no drivers, v0x201d730_0 name=_ivl_6
v0x201d860_0 .net *"_ivl_8", 1 0, L_0x201f730;  1 drivers
v0x201d940_0 .net "a", 0 0, v0x201c1d0_0;  1 drivers
v0x201d9e0_0 .net "b", 0 0, v0x201c270_0;  1 drivers
v0x201da80_0 .net "c", 0 0, v0x201c310_0;  1 drivers
v0x201db20_0 .var "clk", 0 0;
v0x201dbc0_0 .net "d", 0 0, v0x201c450_0;  1 drivers
o0x7fce0819d8e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x201dc60_0 .net "out_pos_dut", 0 0, o0x7fce0819d8e8;  0 drivers
v0x201dd00_0 .net "out_pos_ref", 0 0, L_0x201f370;  1 drivers
o0x7fce0819d918 .functor BUFZ 1, C4<z>; HiZ drive
v0x201dda0_0 .net "out_sop_dut", 0 0, o0x7fce0819d918;  0 drivers
v0x201de40_0 .net "out_sop_ref", 0 0, L_0x1ff6600;  1 drivers
v0x201df10_0 .var/2u "stats1", 223 0;
v0x201dfb0_0 .var/2u "strobe", 0 0;
v0x201e160_0 .net "tb_match", 0 0, L_0x201f900;  1 drivers
v0x201e230_0 .net "tb_mismatch", 0 0, L_0x1fd16b0;  1 drivers
v0x201e2d0_0 .net "wavedrom_enable", 0 0, v0x201c720_0;  1 drivers
v0x201e3a0_0 .net "wavedrom_title", 511 0, v0x201c7c0_0;  1 drivers
L_0x201f520 .concat [ 1 1 0 0], L_0x201f370, L_0x1ff6600;
L_0x201f5e0 .concat [ 1 1 0 0], L_0x201f370, L_0x1ff6600;
L_0x201f7a0 .concat [ 1 1 0 0], L_0x201f370, L_0x1ff6600;
L_0x201f900 .cmp/eeq 2, L_0x201f520, L_0x201f840;
S_0x1fe6f80 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1fe6df0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1fd1a90 .functor AND 1, v0x201c310_0, v0x201c450_0, C4<1>, C4<1>;
L_0x1fd1e70 .functor NOT 1, v0x201c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1fd20f0 .functor NOT 1, v0x201c270_0, C4<0>, C4<0>, C4<0>;
L_0x1ff45d0 .functor AND 1, L_0x1fd1e70, L_0x1fd20f0, C4<1>, C4<1>;
L_0x1fe7ad0 .functor AND 1, L_0x1ff45d0, v0x201c310_0, C4<1>, C4<1>;
L_0x1ff6600 .functor OR 1, L_0x1fd1a90, L_0x1fe7ad0, C4<0>, C4<0>;
L_0x201e7f0 .functor NOT 1, v0x201c270_0, C4<0>, C4<0>, C4<0>;
L_0x201e860 .functor OR 1, L_0x201e7f0, v0x201c450_0, C4<0>, C4<0>;
L_0x201e970 .functor AND 1, v0x201c310_0, L_0x201e860, C4<1>, C4<1>;
L_0x201ea30 .functor NOT 1, v0x201c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x201eb00 .functor OR 1, L_0x201ea30, v0x201c270_0, C4<0>, C4<0>;
L_0x201eb70 .functor AND 1, L_0x201e970, L_0x201eb00, C4<1>, C4<1>;
L_0x201ecf0 .functor NOT 1, v0x201c270_0, C4<0>, C4<0>, C4<0>;
L_0x201ed60 .functor OR 1, L_0x201ecf0, v0x201c450_0, C4<0>, C4<0>;
L_0x201ec80 .functor AND 1, v0x201c310_0, L_0x201ed60, C4<1>, C4<1>;
L_0x201eef0 .functor NOT 1, v0x201c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x201eff0 .functor OR 1, L_0x201eef0, v0x201c450_0, C4<0>, C4<0>;
L_0x201f0b0 .functor AND 1, L_0x201ec80, L_0x201eff0, C4<1>, C4<1>;
L_0x201f260 .functor XNOR 1, L_0x201eb70, L_0x201f0b0, C4<0>, C4<0>;
v0x1fd1000_0 .net *"_ivl_0", 0 0, L_0x1fd1a90;  1 drivers
v0x1fd13e0_0 .net *"_ivl_12", 0 0, L_0x201e7f0;  1 drivers
v0x1fd17c0_0 .net *"_ivl_14", 0 0, L_0x201e860;  1 drivers
v0x1fd1ba0_0 .net *"_ivl_16", 0 0, L_0x201e970;  1 drivers
v0x1fd1f80_0 .net *"_ivl_18", 0 0, L_0x201ea30;  1 drivers
v0x1fd2200_0 .net *"_ivl_2", 0 0, L_0x1fd1e70;  1 drivers
v0x1fdceb0_0 .net *"_ivl_20", 0 0, L_0x201eb00;  1 drivers
v0x201a740_0 .net *"_ivl_24", 0 0, L_0x201ecf0;  1 drivers
v0x201a820_0 .net *"_ivl_26", 0 0, L_0x201ed60;  1 drivers
v0x201a900_0 .net *"_ivl_28", 0 0, L_0x201ec80;  1 drivers
v0x201a9e0_0 .net *"_ivl_30", 0 0, L_0x201eef0;  1 drivers
v0x201aac0_0 .net *"_ivl_32", 0 0, L_0x201eff0;  1 drivers
v0x201aba0_0 .net *"_ivl_36", 0 0, L_0x201f260;  1 drivers
L_0x7fce08154018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x201ac60_0 .net *"_ivl_38", 0 0, L_0x7fce08154018;  1 drivers
v0x201ad40_0 .net *"_ivl_4", 0 0, L_0x1fd20f0;  1 drivers
v0x201ae20_0 .net *"_ivl_6", 0 0, L_0x1ff45d0;  1 drivers
v0x201af00_0 .net *"_ivl_8", 0 0, L_0x1fe7ad0;  1 drivers
v0x201afe0_0 .net "a", 0 0, v0x201c1d0_0;  alias, 1 drivers
v0x201b0a0_0 .net "b", 0 0, v0x201c270_0;  alias, 1 drivers
v0x201b160_0 .net "c", 0 0, v0x201c310_0;  alias, 1 drivers
v0x201b220_0 .net "d", 0 0, v0x201c450_0;  alias, 1 drivers
v0x201b2e0_0 .net "out_pos", 0 0, L_0x201f370;  alias, 1 drivers
v0x201b3a0_0 .net "out_sop", 0 0, L_0x1ff6600;  alias, 1 drivers
v0x201b460_0 .net "pos0", 0 0, L_0x201eb70;  1 drivers
v0x201b520_0 .net "pos1", 0 0, L_0x201f0b0;  1 drivers
L_0x201f370 .functor MUXZ 1, L_0x7fce08154018, L_0x201eb70, L_0x201f260, C4<>;
S_0x201b6a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1fe6df0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x201c1d0_0 .var "a", 0 0;
v0x201c270_0 .var "b", 0 0;
v0x201c310_0 .var "c", 0 0;
v0x201c3b0_0 .net "clk", 0 0, v0x201db20_0;  1 drivers
v0x201c450_0 .var "d", 0 0;
v0x201c540_0 .var/2u "fail", 0 0;
v0x201c5e0_0 .var/2u "fail1", 0 0;
v0x201c680_0 .net "tb_match", 0 0, L_0x201f900;  alias, 1 drivers
v0x201c720_0 .var "wavedrom_enable", 0 0;
v0x201c7c0_0 .var "wavedrom_title", 511 0;
E_0x1fdb820/0 .event negedge, v0x201c3b0_0;
E_0x1fdb820/1 .event posedge, v0x201c3b0_0;
E_0x1fdb820 .event/or E_0x1fdb820/0, E_0x1fdb820/1;
S_0x201b9d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x201b6a0;
 .timescale -12 -12;
v0x201bc10_0 .var/2s "i", 31 0;
E_0x1fdb6c0 .event posedge, v0x201c3b0_0;
S_0x201bd10 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x201b6a0;
 .timescale -12 -12;
v0x201bf10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x201bff0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x201b6a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x201c9a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1fe6df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
v0x201cb60_0 .net "a", 0 0, v0x201c1d0_0;  alias, 1 drivers
v0x201cc50_0 .net "b", 0 0, v0x201c270_0;  alias, 1 drivers
v0x201cd60_0 .net "c", 0 0, v0x201c310_0;  alias, 1 drivers
v0x201ce50_0 .net "d", 0 0, v0x201c450_0;  alias, 1 drivers
v0x201cf40_0 .net "out_pos", 0 0, o0x7fce0819d8e8;  alias, 0 drivers
v0x201d030_0 .net "out_sop", 0 0, o0x7fce0819d918;  alias, 0 drivers
S_0x201d190 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1fe6df0;
 .timescale -12 -12;
E_0x1fc69f0 .event anyedge, v0x201dfb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x201dfb0_0;
    %nor/r;
    %assign/vec4 v0x201dfb0_0, 0;
    %wait E_0x1fc69f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x201b6a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x201c540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x201c5e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x201b6a0;
T_4 ;
    %wait E_0x1fdb820;
    %load/vec4 v0x201c680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x201c540_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x201b6a0;
T_5 ;
    %wait E_0x1fdb6c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c270_0, 0;
    %assign/vec4 v0x201c1d0_0, 0;
    %wait E_0x1fdb6c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c270_0, 0;
    %assign/vec4 v0x201c1d0_0, 0;
    %wait E_0x1fdb6c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c270_0, 0;
    %assign/vec4 v0x201c1d0_0, 0;
    %wait E_0x1fdb6c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c270_0, 0;
    %assign/vec4 v0x201c1d0_0, 0;
    %wait E_0x1fdb6c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c270_0, 0;
    %assign/vec4 v0x201c1d0_0, 0;
    %wait E_0x1fdb6c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c270_0, 0;
    %assign/vec4 v0x201c1d0_0, 0;
    %wait E_0x1fdb6c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c270_0, 0;
    %assign/vec4 v0x201c1d0_0, 0;
    %wait E_0x1fdb6c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c270_0, 0;
    %assign/vec4 v0x201c1d0_0, 0;
    %wait E_0x1fdb6c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c270_0, 0;
    %assign/vec4 v0x201c1d0_0, 0;
    %wait E_0x1fdb6c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c270_0, 0;
    %assign/vec4 v0x201c1d0_0, 0;
    %wait E_0x1fdb6c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c270_0, 0;
    %assign/vec4 v0x201c1d0_0, 0;
    %wait E_0x1fdb6c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c270_0, 0;
    %assign/vec4 v0x201c1d0_0, 0;
    %wait E_0x1fdb6c0;
    %load/vec4 v0x201c540_0;
    %store/vec4 v0x201c5e0_0, 0, 1;
    %fork t_1, S_0x201b9d0;
    %jmp t_0;
    .scope S_0x201b9d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x201bc10_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x201bc10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1fdb6c0;
    %load/vec4 v0x201bc10_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x201c450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c270_0, 0;
    %assign/vec4 v0x201c1d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x201bc10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x201bc10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x201b6a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fdb820;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x201c450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c270_0, 0;
    %assign/vec4 v0x201c1d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x201c540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x201c5e0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1fe6df0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x201db20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x201dfb0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1fe6df0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x201db20_0;
    %inv;
    %store/vec4 v0x201db20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1fe6df0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x201c3b0_0, v0x201e230_0, v0x201d940_0, v0x201d9e0_0, v0x201da80_0, v0x201dbc0_0, v0x201de40_0, v0x201dda0_0, v0x201dd00_0, v0x201dc60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1fe6df0;
T_9 ;
    %load/vec4 v0x201df10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x201df10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x201df10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x201df10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x201df10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x201df10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x201df10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x201df10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x201df10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x201df10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1fe6df0;
T_10 ;
    %wait E_0x1fdb820;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x201df10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201df10_0, 4, 32;
    %load/vec4 v0x201e160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x201df10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201df10_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x201df10_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201df10_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x201de40_0;
    %load/vec4 v0x201de40_0;
    %load/vec4 v0x201dda0_0;
    %xor;
    %load/vec4 v0x201de40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x201df10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201df10_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x201df10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201df10_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x201dd00_0;
    %load/vec4 v0x201dd00_0;
    %load/vec4 v0x201dc60_0;
    %xor;
    %load/vec4 v0x201dd00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x201df10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201df10_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x201df10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201df10_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/ece241_2013_q2/iter0/response21/top_module.sv";
