;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-122
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	SUB @-207, <-128
	DJN -1, @-20
	SUB @-207, <-128
	JMP -1, @-20
	JMZ 0, 900
	JMZ 0, <900
	ADD 210, 30
	MOV -1, <-26
	JMP -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	SUB 12, @15
	CMP @121, 106
	MOV -1, <-26
	MOV @240, @62
	MOV -1, <-26
	CMP @121, 103
	CMP <0, @2
	SUB @0, @2
	MOV -4, <-20
	CMP @121, 103
	CMP <0, @2
	JMZ @12, #600
	JMZ @12, #600
	ADD 210, 60
	MOV @121, 106
	ADD 210, 60
	SUB @-127, 100
	SUB 12, @15
	MOV @121, 106
	JMP @12, #260
	MOV @121, 106
	SUB 12, @15
	SUB 12, @15
	MOV -4, <-20
	SUB -207, <-120
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-122
	CMP -207, <-122
	MOV -1, <-26
	CMP -207, <-122
	CMP -207, <-122
	CMP -207, <-122
	CMP -207, <-122
	MOV -41, <-26
