
*** Running vivado
    with args -log zynq_axi_segment_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zynq_axi_segment_wrapper.tcl -notrace


ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source zynq_axi_segment_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top zynq_axi_segment_wrapper -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/zynq_axi_segment_smartconnect_0_0.dcp' for cell 'zynq_axi_segment_i/axi_SMC'
INFO: [Project 1-454] Reading design checkpoint 'c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_axi_slve_0_1/zynq_axi_segment_axi_slve_0_1.dcp' for cell 'zynq_axi_segment_i/axi_slve_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_processing_system7_0_0/zynq_axi_segment_processing_system7_0_0.dcp' for cell 'zynq_axi_segment_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_proc_sys_reset_0_0/zynq_axi_segment_proc_sys_reset_0_0.dcp' for cell 'zynq_axi_segment_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_test_SegDisp_0_0/zynq_axi_segment_test_SegDisp_0_0.dcp' for cell 'zynq_axi_segment_i/test_SegDisp_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 920.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_processing_system7_0_0/zynq_axi_segment_processing_system7_0_0.xdc] for cell 'zynq_axi_segment_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_processing_system7_0_0/zynq_axi_segment_processing_system7_0_0.xdc] for cell 'zynq_axi_segment_i/processing_system7_0/inst'
Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_proc_sys_reset_0_0/zynq_axi_segment_proc_sys_reset_0_0_board.xdc] for cell 'zynq_axi_segment_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_proc_sys_reset_0_0/zynq_axi_segment_proc_sys_reset_0_0_board.xdc] for cell 'zynq_axi_segment_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_proc_sys_reset_0_0/zynq_axi_segment_proc_sys_reset_0_0.xdc] for cell 'zynq_axi_segment_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_proc_sys_reset_0_0/zynq_axi_segment_proc_sys_reset_0_0.xdc] for cell 'zynq_axi_segment_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_1/bd_27e9_psr_aclk_0_board.xdc] for cell 'zynq_axi_segment_i/axi_SMC/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_1/bd_27e9_psr_aclk_0_board.xdc] for cell 'zynq_axi_segment_i/axi_SMC/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_1/bd_27e9_psr_aclk_0.xdc] for cell 'zynq_axi_segment_i/axi_SMC/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_1/bd_27e9_psr_aclk_0.xdc] for cell 'zynq_axi_segment_i/axi_SMC/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc] for cell 'zynq_axi_segment_i/axi_SMC/inst/s00_nodes/s00_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_6/bd_27e9_sarn_0_clocks.xdc] for cell 'zynq_axi_segment_i/axi_SMC/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc] for cell 'zynq_axi_segment_i/axi_SMC/inst/s00_nodes/s00_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_7/bd_27e9_srn_0_clocks.xdc] for cell 'zynq_axi_segment_i/axi_SMC/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc] for cell 'zynq_axi_segment_i/axi_SMC/inst/s00_nodes/s00_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:122]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:143]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc:143]
Finished Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_8/bd_27e9_sawn_0_clocks.xdc] for cell 'zynq_axi_segment_i/axi_SMC/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_9/bd_27e9_swn_0_clocks.xdc] for cell 'zynq_axi_segment_i/axi_SMC/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_9/bd_27e9_swn_0_clocks.xdc] for cell 'zynq_axi_segment_i/axi_SMC/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_10/bd_27e9_sbn_0_clocks.xdc] for cell 'zynq_axi_segment_i/axi_SMC/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/bd_0/ip/ip_10/bd_27e9_sbn_0_clocks.xdc] for cell 'zynq_axi_segment_i/axi_SMC/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/smartconnect.xdc] for cell 'zynq_axi_segment_i/axi_SMC/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/smartconnect.xdc:1]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/smartconnect.xdc:2]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/smartconnect.xdc:6]
Finished Parsing XDC File [c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/smartconnect.xdc] for cell 'zynq_axi_segment_i/axi_SMC/inst'
Parsing XDC File [C:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.srcs/constrs_1/new/axi_slve.xdc]
Finished Parsing XDC File [C:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.srcs/constrs_1/new/axi_slve.xdc]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 203 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1073.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

지정된 경로를 찾을 수 없습니다.
19 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1073.922 ; gain = 577.391
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.500 . Memory (MB): peak = 1101.078 ; gain = 27.156

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c2962425

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1626.262 ; gain = 525.184

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: c2962425

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: c2962425

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1991.027 ; gain = 0.000
Phase 1 Initialization | Checksum: c2962425

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: c2962425

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: c2962425

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1991.027 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: c2962425

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 8 pins
INFO: [Opt 31-138] Pushed 10 inverter(s) to 38 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b8e2918c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1991.027 ; gain = 0.000
Retarget | Checksum: 1b8e2918c
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 47 cells
INFO: [Opt 31-1021] In phase Retarget, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
Phase 4 Constant propagation | Checksum: 19ce0128e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1991.027 ; gain = 0.000
Constant propagation | Checksum: 19ce0128e
INFO: [Opt 31-389] Phase Constant propagation created 7 cells and removed 17 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2282ad1fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1991.027 ; gain = 0.000
Sweep | Checksum: 2282ad1fb
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 79 cells
INFO: [Opt 31-1021] In phase Sweep, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2282ad1fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.244 . Memory (MB): peak = 1991.027 ; gain = 0.000
BUFG optimization | Checksum: 2282ad1fb
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2282ad1fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.246 . Memory (MB): peak = 1991.027 ; gain = 0.000
Shift Register Optimization | Checksum: 2282ad1fb
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 157ec6da8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.252 . Memory (MB): peak = 1991.027 ; gain = 0.000
Post Processing Netlist | Checksum: 157ec6da8
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1558b6a3e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.288 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1991.027 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1558b6a3e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.290 . Memory (MB): peak = 1991.027 ; gain = 0.000
Phase 9 Finalization | Checksum: 1558b6a3e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.291 . Memory (MB): peak = 1991.027 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |              47  |                                             20  |
|  Constant propagation         |               7  |              17  |                                             20  |
|  Sweep                        |               0  |              79  |                                             25  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             20  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1558b6a3e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.292 . Memory (MB): peak = 1991.027 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.027 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1558b6a3e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1991.027 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1558b6a3e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1991.027 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.027 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1558b6a3e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1991.027 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1991.027 ; gain = 917.105
INFO: [runtcl-4] Executing : report_drc -file zynq_axi_segment_wrapper_drc_opted.rpt -pb zynq_axi_segment_wrapper_drc_opted.pb -rpx zynq_axi_segment_wrapper_drc_opted.rpx
Command: report_drc -file zynq_axi_segment_wrapper_drc_opted.rpt -pb zynq_axi_segment_wrapper_drc_opted.pb -rpx zynq_axi_segment_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.runs/impl_1/zynq_axi_segment_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1991.027 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1991.027 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.027 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1991.027 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.027 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1991.027 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1991.027 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.runs/impl_1/zynq_axi_segment_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1991.027 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11e9834a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1991.027 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 36cec3c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.244 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19373cad3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.364 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19373cad3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.366 . Memory (MB): peak = 1991.027 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19373cad3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.368 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10682a035

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.414 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: b91923cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.450 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: b91923cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.452 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 19957c67f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.913 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 71 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 20 nets or LUTs. Breaked 0 LUT, combined 20 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1991.027 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             20  |                    20  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             20  |                    20  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d00d791

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.994 . Memory (MB): peak = 1991.027 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: df36d90c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1991.027 ; gain = 0.000
Phase 2 Global Placement | Checksum: df36d90c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b5fcb9dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 150b393e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 159b34fe2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 6c0df1f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 962116ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 765cfcfe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: a4796331

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1991.027 ; gain = 0.000
Phase 3 Detail Placement | Checksum: a4796331

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11f2c6a0c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.930 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: d64ee465

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1991.027 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: d64ee465

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1991.027 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 11f2c6a0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.930. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1450a5aab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1991.027 ; gain = 0.000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1991.027 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1450a5aab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1450a5aab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1450a5aab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1991.027 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1450a5aab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1991.027 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1991.027 ; gain = 0.000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1991.027 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 147e2a5f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1991.027 ; gain = 0.000
Ending Placer Task | Checksum: a233fa17

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1991.027 ; gain = 0.000
77 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file zynq_axi_segment_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1991.027 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zynq_axi_segment_wrapper_utilization_placed.rpt -pb zynq_axi_segment_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zynq_axi_segment_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1991.027 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1991.027 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1991.027 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.027 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1991.027 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1991.027 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1991.027 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1991.027 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.runs/impl_1/zynq_axi_segment_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1991.027 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2012.586 ; gain = 8.871
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2013.016 ; gain = 9.301
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2013.016 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2013.016 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2013.016 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2014.293 ; gain = 1.277
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2014.293 ; gain = 10.578
INFO: [Common 17-1381] The checkpoint 'C:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.runs/impl_1/zynq_axi_segment_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1339f32d ConstDB: 0 ShapeSum: 8efa06ea RouteDB: 0
Post Restoration Checksum: NetGraph: a9dadd55 | NumContArr: f0febf36 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 3202b91c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2068.863 ; gain = 54.570

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3202b91c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2068.863 ; gain = 54.570

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3202b91c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2068.863 ; gain = 54.570
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 20bdc787e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2097.172 ; gain = 82.879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.863  | TNS=0.000  | WHS=-0.155 | THS=-16.368|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182995 %
  Global Horizontal Routing Utilization  = 0.00344669 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1224
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1224
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f2f6a6a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.648 ; gain = 89.355

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f2f6a6a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.648 ; gain = 89.355

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 266946386

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.648 ; gain = 89.355
Phase 3 Initial Routing | Checksum: 266946386

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.648 ; gain = 89.355

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.781  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c7884052

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.648 ; gain = 89.355

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.781  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2c820b099

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.648 ; gain = 89.355
Phase 4 Rip-up And Reroute | Checksum: 2c820b099

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.648 ; gain = 89.355

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2c820b099

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.648 ; gain = 89.355

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2c820b099

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.648 ; gain = 89.355
Phase 5 Delay and Skew Optimization | Checksum: 2c820b099

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.648 ; gain = 89.355

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1da0b3a69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.648 ; gain = 89.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.789  | TNS=0.000  | WHS=0.084  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1da0b3a69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.648 ; gain = 89.355
Phase 6 Post Hold Fix | Checksum: 1da0b3a69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.648 ; gain = 89.355

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.311655 %
  Global Horizontal Routing Utilization  = 0.49954 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1da0b3a69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.648 ; gain = 89.355

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1da0b3a69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.723 ; gain = 89.430

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 214039dea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.723 ; gain = 89.430

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.789  | TNS=0.000  | WHS=0.084  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 214039dea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.723 ; gain = 89.430
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1c896c576

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.723 ; gain = 89.430
Ending Routing Task | Checksum: 1c896c576

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.723 ; gain = 89.430

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2103.723 ; gain = 89.430
INFO: [runtcl-4] Executing : report_drc -file zynq_axi_segment_wrapper_drc_routed.rpt -pb zynq_axi_segment_wrapper_drc_routed.pb -rpx zynq_axi_segment_wrapper_drc_routed.rpx
Command: report_drc -file zynq_axi_segment_wrapper_drc_routed.rpt -pb zynq_axi_segment_wrapper_drc_routed.pb -rpx zynq_axi_segment_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.runs/impl_1/zynq_axi_segment_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zynq_axi_segment_wrapper_methodology_drc_routed.rpt -pb zynq_axi_segment_wrapper_methodology_drc_routed.pb -rpx zynq_axi_segment_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zynq_axi_segment_wrapper_methodology_drc_routed.rpt -pb zynq_axi_segment_wrapper_methodology_drc_routed.pb -rpx zynq_axi_segment_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.runs/impl_1/zynq_axi_segment_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zynq_axi_segment_wrapper_power_routed.rpt -pb zynq_axi_segment_wrapper_power_summary_routed.pb -rpx zynq_axi_segment_wrapper_power_routed.rpx
Command: report_power -file zynq_axi_segment_wrapper_power_routed.rpt -pb zynq_axi_segment_wrapper_power_summary_routed.pb -rpx zynq_axi_segment_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
111 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zynq_axi_segment_wrapper_route_status.rpt -pb zynq_axi_segment_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file zynq_axi_segment_wrapper_timing_summary_routed.rpt -pb zynq_axi_segment_wrapper_timing_summary_routed.pb -rpx zynq_axi_segment_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file zynq_axi_segment_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zynq_axi_segment_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zynq_axi_segment_wrapper_bus_skew_routed.rpt -pb zynq_axi_segment_wrapper_bus_skew_routed.pb -rpx zynq_axi_segment_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2126.707 ; gain = 8.895
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2127.102 ; gain = 9.289
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2127.102 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2127.102 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2127.102 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2128.359 ; gain = 1.258
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2128.359 ; gain = 10.547
INFO: [Common 17-1381] The checkpoint 'C:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.runs/impl_1/zynq_axi_segment_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force zynq_axi_segment_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zynq_axi_segment_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2527.855 ; gain = 399.496
INFO: [Common 17-206] Exiting Vivado at Mon Dec 16 12:57:51 2024...
