IP Generator (Version 2022.1 build 99559)
Check out license ...
Start generating at 2023-10-15 19:01
Instance: ram2 (D:\FPGA_LAB_pangomicro\tinyriscv\FPGA_Competition-RISC-V_Processor-in-PGL22G-main\ipcore\ram2\ram2.idf)
IP: DRM Based Single Port RAM (1.5)
Part: Logos-PGL22G-MBG324--6
Create directory 'rtl' ...
Copy 'rtl\ipml_spram_v1_5.v.xml' to 'rtl' ...
Compile file 'rtl\ipml_spram_v1_5.v.xml' to 'rtl\ipml_spram_v1_5_ram2.v' ...
Copy 'ipml_spram_wrapper_v1_5.v.xml' ...
Compile file 'ipml_spram_wrapper_v1_5.v.xml' to 'ram2.v' ...
Found top module 'ram2' in file 'ram2.v'.
Copy 'ipml_spram_wrapper_v1_3_tb.v.xml' ...
Compile file 'ipml_spram_wrapper_v1_3_tb.v.xml' to 'ram2_tb.v' ...
Copy 'init_param_bin_exmp.dat' ...
Copy 'init_param_hex_exmp.dat' ...
Run file 'createParam.tcl' ...
Create template file 'ram2_tmpl.v' ...
Create template file 'ram2_tmpl.vhdl' ...
There are 2 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
