$date
	Mon Nov 15 17:51:37 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_register_file $end
$scope module UUT $end
$var wire 1 ! clk $end
$var wire 5 " rd_addr0 [4:0] $end
$var wire 5 # rd_addr1 [4:0] $end
$var wire 5 $ wr_addr [4:0] $end
$var wire 32 % wr_data [31:0] $end
$var wire 1 & wr_ena $end
$var reg 32 ' rd_data0 [31:0] $end
$var reg 32 ( rd_data1 [31:0] $end
$var reg 32 ) x00 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
bx (
bx '
0&
b0 %
b0 $
b1 #
b0 "
0!
$end
#5000
1!
#10000
0!
#15000
1!
