Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 23 11:11:40 2024
| Host         : xxhh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_timing_summary_routed.rpt -pb hdmi_timing_summary_routed.pb -rpx hdmi_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.317        0.000                      0                  118        0.161        0.000                      0                  118        7.000        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       34.317        0.000                      0                  118        0.161        0.000                      0                  118       19.500        0.000                       0                    92  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.317ns  (required time - arrival time)
  Source:                 tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tft_colorbar_inst/tft_pic_inst/pix_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 1.063ns (19.108%)  route 4.500ns (80.892%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.949ns = ( 39.051 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          1.413    -0.509    tft_colorbar_inst/tft_ctrl_inst/clk_out1
    SLICE_X2Y79          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.433    -0.076 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=6, routed)           0.716     0.639    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[2]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.105     0.744 r  tft_colorbar_inst/tft_ctrl_inst/de_reg1_i_5/O
                         net (fo=1, routed)           0.652     1.396    tft_colorbar_inst/tft_ctrl_inst/de_reg1_i_5_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.105     1.501 f  tft_colorbar_inst/tft_ctrl_inst/de_reg1_i_2/O
                         net (fo=6, routed)           0.871     2.372    tft_colorbar_inst/tft_ctrl_inst/de_reg1_i_2_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.105     2.477 f  tft_colorbar_inst/tft_ctrl_inst/pix_data[16]_i_6/O
                         net (fo=29, routed)          0.782     3.259    tft_colorbar_inst/tft_ctrl_inst/pix_data[16]_i_6_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I3_O)        0.105     3.364 r  tft_colorbar_inst/tft_ctrl_inst/pix_data[0]_i_8/O
                         net (fo=2, routed)           0.790     4.155    tft_colorbar_inst/tft_ctrl_inst/pix_data[0]_i_8_n_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.105     4.260 r  tft_colorbar_inst/tft_ctrl_inst/pix_data[0]_i_4/O
                         net (fo=1, routed)           0.689     4.949    tft_colorbar_inst/tft_ctrl_inst/pix_data[0]_i_4_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.105     5.054 r  tft_colorbar_inst/tft_ctrl_inst/pix_data[0]_i_1/O
                         net (fo=1, routed)           0.000     5.054    tft_colorbar_inst/tft_pic_inst/pix_data_reg[0]_1
    SLICE_X3Y82          FDCE                                         r  tft_colorbar_inst/tft_pic_inst/pix_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.369    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    36.312 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    37.665    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.742 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          1.309    39.051    tft_colorbar_inst/tft_pic_inst/clk_out1
    SLICE_X3Y82          FDCE                                         r  tft_colorbar_inst/tft_pic_inst/pix_data_reg[0]/C
                         clock pessimism              0.418    39.469    
                         clock uncertainty           -0.127    39.341    
    SLICE_X3Y82          FDCE (Setup_fdce_C_D)        0.030    39.371    tft_colorbar_inst/tft_pic_inst/pix_data_reg[0]
  -------------------------------------------------------------------
                         required time                         39.371    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                 34.317    

Slack (MET) :             34.795ns  (required time - arrival time)
  Source:                 tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tft_colorbar_inst/tft_pic_inst/pix_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.063ns (20.907%)  route 4.021ns (79.093%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 39.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          1.413    -0.509    tft_colorbar_inst/tft_ctrl_inst/clk_out1
    SLICE_X2Y79          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.433    -0.076 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=6, routed)           0.716     0.639    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[2]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.105     0.744 r  tft_colorbar_inst/tft_ctrl_inst/de_reg1_i_5/O
                         net (fo=1, routed)           0.652     1.396    tft_colorbar_inst/tft_ctrl_inst/de_reg1_i_5_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.105     1.501 r  tft_colorbar_inst/tft_ctrl_inst/de_reg1_i_2/O
                         net (fo=6, routed)           0.871     2.372    tft_colorbar_inst/tft_ctrl_inst/de_reg1_i_2_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.105     2.477 r  tft_colorbar_inst/tft_ctrl_inst/pix_data[16]_i_6/O
                         net (fo=29, routed)          0.684     3.161    tft_colorbar_inst/tft_ctrl_inst/pix_data[16]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I2_O)        0.105     3.266 r  tft_colorbar_inst/tft_ctrl_inst/pix_data[16]_i_9/O
                         net (fo=1, routed)           0.644     3.910    tft_colorbar_inst/tft_ctrl_inst/pix_data[16]_i_9_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I0_O)        0.105     4.015 f  tft_colorbar_inst/tft_ctrl_inst/pix_data[16]_i_4/O
                         net (fo=1, routed)           0.455     4.470    tft_colorbar_inst/tft_ctrl_inst/pix_data[16]_i_4_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I1_O)        0.105     4.575 r  tft_colorbar_inst/tft_ctrl_inst/pix_data[16]_i_1/O
                         net (fo=1, routed)           0.000     4.575    tft_colorbar_inst/tft_pic_inst/pix_data_reg[16]_1
    SLICE_X3Y81          FDCE                                         r  tft_colorbar_inst/tft_pic_inst/pix_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.369    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    36.312 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    37.665    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.742 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          1.308    39.050    tft_colorbar_inst/tft_pic_inst/clk_out1
    SLICE_X3Y81          FDCE                                         r  tft_colorbar_inst/tft_pic_inst/pix_data_reg[16]/C
                         clock pessimism              0.418    39.468    
                         clock uncertainty           -0.127    39.340    
    SLICE_X3Y81          FDCE (Setup_fdce_C_D)        0.030    39.370    tft_colorbar_inst/tft_pic_inst/pix_data_reg[16]
  -------------------------------------------------------------------
                         required time                         39.370    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                 34.795    

Slack (MET) :             34.935ns  (required time - arrival time)
  Source:                 tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tft_colorbar_inst/tft_pic_inst/pix_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.141ns (23.066%)  route 3.806ns (76.934%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 39.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          1.413    -0.509    tft_colorbar_inst/tft_ctrl_inst/clk_out1
    SLICE_X2Y79          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.433    -0.076 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=6, routed)           0.716     0.639    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[2]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.105     0.744 r  tft_colorbar_inst/tft_ctrl_inst/de_reg1_i_5/O
                         net (fo=1, routed)           0.652     1.396    tft_colorbar_inst/tft_ctrl_inst/de_reg1_i_5_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.105     1.501 r  tft_colorbar_inst/tft_ctrl_inst/de_reg1_i_2/O
                         net (fo=6, routed)           0.871     2.372    tft_colorbar_inst/tft_ctrl_inst/de_reg1_i_2_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.105     2.477 r  tft_colorbar_inst/tft_ctrl_inst/pix_data[16]_i_6/O
                         net (fo=29, routed)          0.771     3.248    tft_colorbar_inst/tft_ctrl_inst/pix_data[16]_i_6_n_0
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.126     3.374 r  tft_colorbar_inst/tft_ctrl_inst/pix_data[8]_i_6/O
                         net (fo=1, routed)           0.796     4.170    tft_colorbar_inst/tft_ctrl_inst/pix_x[8]
    SLICE_X3Y81          LUT6 (Prop_lut6_I4_O)        0.267     4.437 r  tft_colorbar_inst/tft_ctrl_inst/pix_data[8]_i_1/O
                         net (fo=1, routed)           0.000     4.437    tft_colorbar_inst/tft_pic_inst/pix_data_reg[8]_1
    SLICE_X3Y81          FDCE                                         r  tft_colorbar_inst/tft_pic_inst/pix_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.369    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    36.312 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    37.665    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.742 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          1.308    39.050    tft_colorbar_inst/tft_pic_inst/clk_out1
    SLICE_X3Y81          FDCE                                         r  tft_colorbar_inst/tft_pic_inst/pix_data_reg[8]/C
                         clock pessimism              0.418    39.468    
                         clock uncertainty           -0.127    39.340    
    SLICE_X3Y81          FDCE (Setup_fdce_C_D)        0.032    39.372    tft_colorbar_inst/tft_pic_inst/pix_data_reg[8]
  -------------------------------------------------------------------
                         required time                         39.372    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                 34.935    

Slack (MET) :             35.486ns  (required time - arrival time)
  Source:                 tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 1.546ns (34.648%)  route 2.916ns (65.352%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 39.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          1.416    -0.506    tft_colorbar_inst/tft_ctrl_inst/clk_out1
    SLICE_X1Y82          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.379    -0.127 f  tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=14, routed)          0.870     0.743    tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X4Y80          LUT3 (Prop_lut3_I1_O)        0.119     0.862 f  tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_4/O
                         net (fo=3, routed)           0.677     1.539    tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_4_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I1_O)        0.267     1.806 f  tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=27, routed)          1.369     3.175    tft_colorbar_inst/tft_ctrl_inst/cnt_v0
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.105     3.280 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.000     3.280    tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_5_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     3.594 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.594    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[0]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.694 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.694    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[4]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.956 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.956    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[8]_i_1_n_4
    SLICE_X2Y81          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.369    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    36.312 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    37.665    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.742 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          1.308    39.050    tft_colorbar_inst/tft_ctrl_inst/clk_out1
    SLICE_X2Y81          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[11]/C
                         clock pessimism              0.418    39.468    
                         clock uncertainty           -0.127    39.340    
    SLICE_X2Y81          FDCE (Setup_fdce_C_D)        0.101    39.441    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[11]
  -------------------------------------------------------------------
                         required time                         39.441    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                 35.486    

Slack (MET) :             35.491ns  (required time - arrival time)
  Source:                 tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.541ns (34.575%)  route 2.916ns (65.425%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 39.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          1.416    -0.506    tft_colorbar_inst/tft_ctrl_inst/clk_out1
    SLICE_X1Y82          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.379    -0.127 f  tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=14, routed)          0.870     0.743    tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X4Y80          LUT3 (Prop_lut3_I1_O)        0.119     0.862 f  tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_4/O
                         net (fo=3, routed)           0.677     1.539    tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_4_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I1_O)        0.267     1.806 f  tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=27, routed)          1.369     3.175    tft_colorbar_inst/tft_ctrl_inst/cnt_v0
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.105     3.280 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.000     3.280    tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_5_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     3.594 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.594    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[0]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.694 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.694    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[4]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.951 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.951    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[8]_i_1_n_6
    SLICE_X2Y81          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.369    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    36.312 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    37.665    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.742 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          1.308    39.050    tft_colorbar_inst/tft_ctrl_inst/clk_out1
    SLICE_X2Y81          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[9]/C
                         clock pessimism              0.418    39.468    
                         clock uncertainty           -0.127    39.340    
    SLICE_X2Y81          FDCE (Setup_fdce_C_D)        0.101    39.441    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                         39.441    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                 35.491    

Slack (MET) :             35.549ns  (required time - arrival time)
  Source:                 tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.483ns (33.712%)  route 2.916ns (66.288%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 39.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          1.416    -0.506    tft_colorbar_inst/tft_ctrl_inst/clk_out1
    SLICE_X1Y82          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.379    -0.127 f  tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=14, routed)          0.870     0.743    tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X4Y80          LUT3 (Prop_lut3_I1_O)        0.119     0.862 f  tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_4/O
                         net (fo=3, routed)           0.677     1.539    tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_4_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I1_O)        0.267     1.806 f  tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=27, routed)          1.369     3.175    tft_colorbar_inst/tft_ctrl_inst/cnt_v0
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.105     3.280 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.000     3.280    tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_5_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     3.594 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.594    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[0]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.694 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.694    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[4]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     3.893 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.893    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[8]_i_1_n_5
    SLICE_X2Y81          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.369    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    36.312 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    37.665    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.742 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          1.308    39.050    tft_colorbar_inst/tft_ctrl_inst/clk_out1
    SLICE_X2Y81          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[10]/C
                         clock pessimism              0.418    39.468    
                         clock uncertainty           -0.127    39.340    
    SLICE_X2Y81          FDCE (Setup_fdce_C_D)        0.101    39.441    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[10]
  -------------------------------------------------------------------
                         required time                         39.441    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                 35.549    

Slack (MET) :             35.570ns  (required time - arrival time)
  Source:                 tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.462ns (33.394%)  route 2.916ns (66.606%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 39.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          1.416    -0.506    tft_colorbar_inst/tft_ctrl_inst/clk_out1
    SLICE_X1Y82          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.379    -0.127 f  tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=14, routed)          0.870     0.743    tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X4Y80          LUT3 (Prop_lut3_I1_O)        0.119     0.862 f  tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_4/O
                         net (fo=3, routed)           0.677     1.539    tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_4_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I1_O)        0.267     1.806 f  tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=27, routed)          1.369     3.175    tft_colorbar_inst/tft_ctrl_inst/cnt_v0
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.105     3.280 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.000     3.280    tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_5_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     3.594 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.594    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[0]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.694 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.694    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[4]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     3.872 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.872    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[8]_i_1_n_7
    SLICE_X2Y81          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.369    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    36.312 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    37.665    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.742 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          1.308    39.050    tft_colorbar_inst/tft_ctrl_inst/clk_out1
    SLICE_X2Y81          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[8]/C
                         clock pessimism              0.418    39.468    
                         clock uncertainty           -0.127    39.340    
    SLICE_X2Y81          FDCE (Setup_fdce_C_D)        0.101    39.441    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                         39.441    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                 35.570    

Slack (MET) :             35.585ns  (required time - arrival time)
  Source:                 tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 1.446ns (33.150%)  route 2.916ns (66.850%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 39.049 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          1.416    -0.506    tft_colorbar_inst/tft_ctrl_inst/clk_out1
    SLICE_X1Y82          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.379    -0.127 f  tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=14, routed)          0.870     0.743    tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X4Y80          LUT3 (Prop_lut3_I1_O)        0.119     0.862 f  tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_4/O
                         net (fo=3, routed)           0.677     1.539    tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_4_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I1_O)        0.267     1.806 f  tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=27, routed)          1.369     3.175    tft_colorbar_inst/tft_ctrl_inst/cnt_v0
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.105     3.280 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.000     3.280    tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_5_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     3.594 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.594    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[0]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.856 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.856    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[4]_i_1_n_4
    SLICE_X2Y80          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.369    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    36.312 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    37.665    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.742 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          1.307    39.049    tft_colorbar_inst/tft_ctrl_inst/clk_out1
    SLICE_X2Y80          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[7]/C
                         clock pessimism              0.418    39.467    
                         clock uncertainty           -0.127    39.339    
    SLICE_X2Y80          FDCE (Setup_fdce_C_D)        0.101    39.440    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                         39.440    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                 35.585    

Slack (MET) :             35.590ns  (required time - arrival time)
  Source:                 tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.441ns (33.073%)  route 2.916ns (66.927%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 39.049 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          1.416    -0.506    tft_colorbar_inst/tft_ctrl_inst/clk_out1
    SLICE_X1Y82          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.379    -0.127 f  tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=14, routed)          0.870     0.743    tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X4Y80          LUT3 (Prop_lut3_I1_O)        0.119     0.862 f  tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_4/O
                         net (fo=3, routed)           0.677     1.539    tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_4_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I1_O)        0.267     1.806 f  tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=27, routed)          1.369     3.175    tft_colorbar_inst/tft_ctrl_inst/cnt_v0
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.105     3.280 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.000     3.280    tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_5_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     3.594 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.594    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[0]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.851 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.851    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[4]_i_1_n_6
    SLICE_X2Y80          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.369    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    36.312 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    37.665    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.742 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          1.307    39.049    tft_colorbar_inst/tft_ctrl_inst/clk_out1
    SLICE_X2Y80          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[5]/C
                         clock pessimism              0.418    39.467    
                         clock uncertainty           -0.127    39.339    
    SLICE_X2Y80          FDCE (Setup_fdce_C_D)        0.101    39.440    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                         39.440    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                 35.590    

Slack (MET) :             35.648ns  (required time - arrival time)
  Source:                 tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.383ns (32.170%)  route 2.916ns (67.830%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 39.049 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          1.416    -0.506    tft_colorbar_inst/tft_ctrl_inst/clk_out1
    SLICE_X1Y82          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.379    -0.127 f  tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=14, routed)          0.870     0.743    tft_colorbar_inst/tft_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X4Y80          LUT3 (Prop_lut3_I1_O)        0.119     0.862 f  tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_4/O
                         net (fo=3, routed)           0.677     1.539    tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_4_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I1_O)        0.267     1.806 f  tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=27, routed)          1.369     3.175    tft_colorbar_inst/tft_ctrl_inst/cnt_v0
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.105     3.280 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.000     3.280    tft_colorbar_inst/tft_ctrl_inst/cnt_v[0]_i_5_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     3.594 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.594    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[0]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     3.793 r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.793    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[4]_i_1_n_5
    SLICE_X2Y80          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.369    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    36.312 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    37.665    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.742 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          1.307    39.049    tft_colorbar_inst/tft_ctrl_inst/clk_out1
    SLICE_X2Y80          FDCE                                         r  tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[6]/C
                         clock pessimism              0.418    39.467    
                         clock uncertainty           -0.127    39.339    
    SLICE_X2Y80          FDCE (Setup_fdce_C_D)        0.101    39.440    tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                         39.440    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                 35.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 encode_par_inst/encode_inst0/q_m_n1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_par_inst/encode_inst0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.163%)  route 0.108ns (36.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          0.589    -0.550    encode_par_inst/encode_inst0/clk_out1
    SLICE_X3Y86          FDCE                                         r  encode_par_inst/encode_inst0/q_m_n1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  encode_par_inst/encode_inst0/q_m_n1_reg[3]/Q
                         net (fo=7, routed)           0.108    -0.301    encode_par_inst/encode_inst0/q_m_n1[3]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.045    -0.256 r  encode_par_inst/encode_inst0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    encode_par_inst/encode_inst0/cnt[1]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  encode_par_inst/encode_inst0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          0.858    -0.788    encode_par_inst/encode_inst0/clk_out1
    SLICE_X2Y86          FDCE                                         r  encode_par_inst/encode_inst0/cnt_reg[1]/C
                         clock pessimism              0.251    -0.537    
    SLICE_X2Y86          FDCE (Hold_fdce_C_D)         0.120    -0.417    encode_par_inst/encode_inst0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 encode_par_inst/encode_inst2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_par_inst/encode_inst2/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.227%)  route 0.118ns (38.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          0.590    -0.549    encode_par_inst/encode_inst2/clk_out1
    SLICE_X3Y87          FDCE                                         r  encode_par_inst/encode_inst2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  encode_par_inst/encode_inst2/cnt_reg[1]/Q
                         net (fo=4, routed)           0.118    -0.290    encode_par_inst/encode_inst2/cnt[1]
    SLICE_X2Y87          LUT6 (Prop_lut6_I4_O)        0.045    -0.245 r  encode_par_inst/encode_inst2/cnt[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.245    encode_par_inst/encode_inst2/cnt[2]_i_1__1_n_0
    SLICE_X2Y87          FDCE                                         r  encode_par_inst/encode_inst2/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          0.859    -0.787    encode_par_inst/encode_inst2/clk_out1
    SLICE_X2Y87          FDCE                                         r  encode_par_inst/encode_inst2/cnt_reg[2]/C
                         clock pessimism              0.251    -0.536    
    SLICE_X2Y87          FDCE (Hold_fdce_C_D)         0.120    -0.416    encode_par_inst/encode_inst2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 encode_par_inst/encode_inst2/q_m_n1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_par_inst/encode_inst2/data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.190ns (61.489%)  route 0.119ns (38.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          0.587    -0.552    encode_par_inst/encode_inst2/clk_out1
    SLICE_X5Y85          FDCE                                         r  encode_par_inst/encode_inst2/q_m_n1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  encode_par_inst/encode_inst2/q_m_n1_reg[3]/Q
                         net (fo=7, routed)           0.119    -0.292    encode_par_inst/encode_inst2/q_m_n1_reg_n_0_[3]
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.049    -0.243 r  encode_par_inst/encode_inst2/data_out[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.243    encode_par_inst/encode_inst2/data_out[2]_i_1__1_n_0
    SLICE_X4Y85          FDCE                                         r  encode_par_inst/encode_inst2/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          0.856    -0.790    encode_par_inst/encode_inst2/clk_out1
    SLICE_X4Y85          FDCE                                         r  encode_par_inst/encode_inst2/data_out_reg[2]/C
                         clock pessimism              0.251    -0.539    
    SLICE_X4Y85          FDCE (Hold_fdce_C_D)         0.107    -0.432    encode_par_inst/encode_inst2/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 encode_par_inst/par_to_ser_inst3/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_par_inst/par_to_ser_inst3/ser_data_p_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.206%)  route 0.125ns (39.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          0.662    -0.477    encode_par_inst/par_to_ser_inst3/clk_out1
    SLICE_X1Y125         FDRE                                         r  encode_par_inst/par_to_ser_inst3/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  encode_par_inst/par_to_ser_inst3/cnt_reg[0]/Q
                         net (fo=7, routed)           0.125    -0.211    encode_par_inst/par_to_ser_inst3/cnt[0]
    SLICE_X0Y125         LUT4 (Prop_lut4_I0_O)        0.048    -0.163 r  encode_par_inst/par_to_ser_inst3/ser_data_p/O
                         net (fo=1, routed)           0.000    -0.163    encode_par_inst/par_to_ser_inst3/ser_data_p__0
    SLICE_X0Y125         FDRE                                         r  encode_par_inst/par_to_ser_inst3/ser_data_p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          0.934    -0.713    encode_par_inst/par_to_ser_inst3/clk_out1
    SLICE_X0Y125         FDRE                                         r  encode_par_inst/par_to_ser_inst3/ser_data_p_reg/C
                         clock pessimism              0.249    -0.464    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.107    -0.357    encode_par_inst/par_to_ser_inst3/ser_data_p_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 encode_par_inst/encode_inst2/q_m_n1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_par_inst/encode_inst2/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.984%)  route 0.119ns (39.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          0.587    -0.552    encode_par_inst/encode_inst2/clk_out1
    SLICE_X5Y85          FDCE                                         r  encode_par_inst/encode_inst2/q_m_n1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  encode_par_inst/encode_inst2/q_m_n1_reg[3]/Q
                         net (fo=7, routed)           0.119    -0.292    encode_par_inst/encode_inst2/q_m_n1_reg_n_0_[3]
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.045    -0.247 r  encode_par_inst/encode_inst2/data_out[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.247    encode_par_inst/encode_inst2/data_out[0]_i_1__1_n_0
    SLICE_X4Y85          FDCE                                         r  encode_par_inst/encode_inst2/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          0.856    -0.790    encode_par_inst/encode_inst2/clk_out1
    SLICE_X4Y85          FDCE                                         r  encode_par_inst/encode_inst2/data_out_reg[0]/C
                         clock pessimism              0.251    -0.539    
    SLICE_X4Y85          FDCE (Hold_fdce_C_D)         0.092    -0.447    encode_par_inst/encode_inst2/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 encode_par_inst/par_to_ser_inst3/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_par_inst/par_to_ser_inst3/ser_data_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.822%)  route 0.125ns (40.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          0.662    -0.477    encode_par_inst/par_to_ser_inst3/clk_out1
    SLICE_X1Y125         FDRE                                         r  encode_par_inst/par_to_ser_inst3/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.336 f  encode_par_inst/par_to_ser_inst3/cnt_reg[0]/Q
                         net (fo=7, routed)           0.125    -0.211    encode_par_inst/par_to_ser_inst3/cnt[0]
    SLICE_X0Y125         LUT4 (Prop_lut4_I1_O)        0.045    -0.166 r  encode_par_inst/par_to_ser_inst3/ser_data_n/O
                         net (fo=1, routed)           0.000    -0.166    encode_par_inst/par_to_ser_inst3/ser_data_n__0
    SLICE_X0Y125         FDRE                                         r  encode_par_inst/par_to_ser_inst3/ser_data_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          0.934    -0.713    encode_par_inst/par_to_ser_inst3/clk_out1
    SLICE_X0Y125         FDRE                                         r  encode_par_inst/par_to_ser_inst3/ser_data_n_reg/C
                         clock pessimism              0.249    -0.464    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.091    -0.373    encode_par_inst/par_to_ser_inst3/ser_data_n_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 encode_par_inst/encode_inst1/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_par_inst/par_to_ser_inst1/ser_data_p_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.260ns (79.579%)  route 0.067ns (20.421%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          0.587    -0.552    encode_par_inst/encode_inst1/clk_out1
    SLICE_X5Y86          FDCE                                         r  encode_par_inst/encode_inst1/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  encode_par_inst/encode_inst1/data_out_reg[9]/Q
                         net (fo=2, routed)           0.067    -0.344    encode_par_inst/par_to_ser_inst1/Q[3]
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.045    -0.299 r  encode_par_inst/par_to_ser_inst1/ser_data_p_i_3__0/O
                         net (fo=1, routed)           0.000    -0.299    encode_par_inst/par_to_ser_inst1/ser_data_p_i_3__0_n_0
    SLICE_X4Y86          MUXF7 (Prop_muxf7_I1_O)      0.074    -0.225 r  encode_par_inst/par_to_ser_inst1/ser_data_p_reg_i_1__0/O
                         net (fo=1, routed)           0.000    -0.225    encode_par_inst/par_to_ser_inst1/ser_data_p
    SLICE_X4Y86          FDRE                                         r  encode_par_inst/par_to_ser_inst1/ser_data_p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          0.856    -0.790    encode_par_inst/par_to_ser_inst1/clk_out1
    SLICE_X4Y86          FDRE                                         r  encode_par_inst/par_to_ser_inst1/ser_data_p_reg/C
                         clock pessimism              0.251    -0.539    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.105    -0.434    encode_par_inst/par_to_ser_inst1/ser_data_p_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 encode_par_inst/encode_inst1/q_m_n1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_par_inst/encode_inst1/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.246ns (74.531%)  route 0.084ns (25.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          0.587    -0.552    encode_par_inst/encode_inst1/clk_out1
    SLICE_X6Y85          FDCE                                         r  encode_par_inst/encode_inst1/q_m_n1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.148    -0.404 r  encode_par_inst/encode_inst1/q_m_n1_reg[3]/Q
                         net (fo=7, routed)           0.084    -0.320    encode_par_inst/encode_inst1/q_m_n1_reg_n_0_[3]
    SLICE_X6Y85          LUT5 (Prop_lut5_I3_O)        0.098    -0.222 r  encode_par_inst/encode_inst1/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.222    encode_par_inst/encode_inst1/cnt[1]_i_1__0_n_0
    SLICE_X6Y85          FDCE                                         r  encode_par_inst/encode_inst1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          0.856    -0.790    encode_par_inst/encode_inst1/clk_out1
    SLICE_X6Y85          FDCE                                         r  encode_par_inst/encode_inst1/cnt_reg[1]/C
                         clock pessimism              0.238    -0.552    
    SLICE_X6Y85          FDCE (Hold_fdce_C_D)         0.120    -0.432    encode_par_inst/encode_inst1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 encode_par_inst/encode_inst0/data_in_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_par_inst/encode_inst0/q_m_n1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.959%)  route 0.187ns (57.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          0.586    -0.553    encode_par_inst/encode_inst0/clk_out1
    SLICE_X4Y83          FDCE                                         r  encode_par_inst/encode_inst0/data_in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.412 r  encode_par_inst/encode_inst0/data_in_reg_reg[0]/Q
                         net (fo=2, routed)           0.187    -0.225    encode_par_inst/encode_inst0/data_in_reg_reg_n_0_[0]
    SLICE_X3Y86          FDCE                                         r  encode_par_inst/encode_inst0/q_m_n1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          0.858    -0.788    encode_par_inst/encode_inst0/clk_out1
    SLICE_X3Y86          FDCE                                         r  encode_par_inst/encode_inst0/q_m_n1_reg[3]/C
                         clock pessimism              0.274    -0.514    
    SLICE_X3Y86          FDCE (Hold_fdce_C_D)         0.070    -0.444    encode_par_inst/encode_inst0/q_m_n1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 encode_par_inst/encode_inst0/de_reg1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_par_inst/encode_inst0/de_reg2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.766%)  route 0.167ns (54.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          0.586    -0.553    encode_par_inst/encode_inst0/clk_out1
    SLICE_X5Y83          FDCE                                         r  encode_par_inst/encode_inst0/de_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.412 r  encode_par_inst/encode_inst0/de_reg1_reg/Q
                         net (fo=1, routed)           0.167    -0.245    encode_par_inst/encode_inst0/de_reg1
    SLICE_X4Y83          FDCE                                         r  encode_par_inst/encode_inst0/de_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=90, routed)          0.855    -0.792    encode_par_inst/encode_inst0/clk_out1
    SLICE_X4Y83          FDCE                                         r  encode_par_inst/encode_inst0/de_reg2_reg/C
                         clock pessimism              0.252    -0.540    
    SLICE_X4Y83          FDCE (Hold_fdce_C_D)         0.071    -0.469    encode_par_inst/encode_inst0/de_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y0    tft_colorbar_inst/clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y81      encode_par_inst/encode_inst0/c0_reg1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y81      encode_par_inst/encode_inst0/c0_reg2_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y79      encode_par_inst/encode_inst0/c1_reg1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y84      encode_par_inst/encode_inst0/c1_reg2_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X2Y86      encode_par_inst/encode_inst0/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y86      encode_par_inst/encode_inst0/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y86      encode_par_inst/encode_inst0/cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X2Y86      encode_par_inst/encode_inst0/cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y83      encode_par_inst/encode_inst0/data_in_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y83      encode_par_inst/encode_inst0/de_reg1_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y83      encode_par_inst/encode_inst0/de_reg2_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y83      encode_par_inst/encode_inst1/data_in_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y83      encode_par_inst/encode_inst2/data_in_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y87      encode_par_inst/par_to_ser_inst1/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y87      encode_par_inst/par_to_ser_inst1/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y87      encode_par_inst/par_to_ser_inst1/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y87      encode_par_inst/par_to_ser_inst1/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y81      tft_colorbar_inst/tft_ctrl_inst/cnt_v_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y94      encode_par_inst/par_to_ser_inst0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y94      encode_par_inst/par_to_ser_inst0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y94      encode_par_inst/par_to_ser_inst0/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y94      encode_par_inst/par_to_ser_inst0/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y81      encode_par_inst/encode_inst0/c0_reg1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y81      encode_par_inst/encode_inst0/c0_reg2_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y79      encode_par_inst/encode_inst0/c1_reg1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y84      encode_par_inst/encode_inst0/c1_reg2_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y86      encode_par_inst/encode_inst0/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y86      encode_par_inst/encode_inst0/cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1    tft_colorbar_inst/clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  tft_colorbar_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



