INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 22 11:35:33 2023
| Host         : elija-Frostspark running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing
| Design       : if_loop_3
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 n/startBuff/oehb1/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            n/startBuff/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.122ns (31.508%)  route 2.439ns (68.492%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 6.638 - 6.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4229, unset)         0.672     0.672    n/startBuff/oehb1/clk
                         FDCE                                         r  n/startBuff/oehb1/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  n/startBuff/oehb1/data_reg_reg[0]/Q
                         net (fo=5, unplaced)         0.378     1.259    icmp_0/Q[0]
                         LUT2 (Prop_lut2_I0_O)        0.165     1.424 r  icmp_0/reg_value_i_36/O
                         net (fo=1, unplaced)         0.000     1.424    icmp_0/reg_value_i_36_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     1.777 r  icmp_0/reg_value_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.008     1.785    icmp_0/reg_value_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.845 r  icmp_0/reg_value_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     1.845    icmp_0/reg_value_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.905 r  icmp_0/reg_value_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     1.905    icmp_0/reg_value_reg_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.965 f  icmp_0/reg_value_reg_i_4/CO[3]
                         net (fo=15, unplaced)        0.571     2.536    phiC_12/oehb1/dataOutArray[0][0]
                         LUT4 (Prop_lut4_I0_O)        0.056     2.592 r  phiC_12/oehb1/reg_value_i_4__0/O
                         net (fo=2, unplaced)         0.351     2.943    n/startBuff/oehb1/reg_value_reg_4
                         LUT6 (Prop_lut6_I1_O)        0.053     2.996 f  n/startBuff/oehb1/reg_value_i_3__3/O
                         net (fo=2, unplaced)         0.351     3.347    n/startBuff/oehb1/reg_value_i_3__3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     3.400 r  n/startBuff/oehb1/full_reg_i_2/O
                         net (fo=4, unplaced)         0.364     3.764    n/startBuff/oehb1/oehb1_ready
                         LUT3 (Prop_lut3_I0_O)        0.053     3.817 r  n/startBuff/oehb1/data_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.416     4.233    n/startBuff/oehb1/reg_en
                         FDCE                                         r  n/startBuff/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=4229, unset)         0.638     6.638    n/startBuff/oehb1/clk
                         FDCE                                         r  n/startBuff/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     6.638    
                         clock uncertainty           -0.035     6.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     6.304    n/startBuff/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                  2.071    




