#+TITLE:project-one-notes
* Goal
+ Design and implement c/c++ cycle-accurate simulator of a 5-stage MIPS-like pipelined processor
* Testing
+ Code will be tested on grendel.ece.ncsu.edu linux machine
