$date
	Thu Sep 21 00:34:59 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module nand_gate_test $end
$var reg 1 ! clk $end
$upscope $end
$scope module nand_gate_test $end
$var reg 1 " a $end
$upscope $end
$scope module nand_gate_test $end
$var reg 1 # b $end
$upscope $end
$scope module nand_gate_test $end
$var wire 1 $ y $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
0!
$end
#5
1!
#10
0!
1"
#15
1!
#20
0$
0!
1#
#25
1!
#30
1$
0!
0"
#35
1!
#40
0!
