# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../unsig_int_to_float.sv" \
"../../../../../uint_to_float_sim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
