{COMPONENT C:\USERS\JBS\DOCUMENTS\SRC\RSC68K\CPLD\INTDRAM\INTDRAM.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Thu Sep 15 09:35:37 2022 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P DEBUG_BU {Pt "INPUT"}{Lq 0}{Ploc 100 780}}
   {P PTC2_IRQ {Pt "INPUT"}{Lq 0}{Ploc 100 740}}
   {P UARTA_IR {Pt "INPUT"}{Lq 0}{Ploc 100 720}}
   {P UARTB_IR {Pt "INPUT"}{Lq 0}{Ploc 100 700}}
   {P RTC_IRQ {Pt "INPUT"}{Lq 0}{Ploc 100 680}}
   {P IDE_IRQ {Pt "INPUT"}{Lq 0}{Ploc 100 660}}
   {P EXPA_IRQ {Pt "INPUT"}{Lq 0}{Ploc 100 640}}
   {P EXPB_IRQ {Pt "INPUT"}{Lq 0}{Ploc 100 620}}
   {P CLK_500K {Pt "INPUT"}{Lq 0}{Ploc 100 600}}
   {P CLK_1M {Pt "INPUT"}{Lq 0}{Ploc 100 580}}
   {P CPU_RES {Pt "INPUT"}{Lq 0}{Ploc 100 560}}
   {P CLK_32M {Pt "INPUT"}{Lq 0}{Ploc 100 540}}
   {P CPU_FC0 {Pt "INPUT"}{Lq 0}{Ploc 100 520}}
   {P CPU_FC1 {Pt "INPUT"}{Lq 0}{Ploc 100 500}}
   {P CPU_FC2 {Pt "INPUT"}{Lq 0}{Ploc 100 480}}
   {P CPU_RESE {Pt "INPUT"}{Lq 0}{Ploc 100 460}}
   {P CLK_16M {Pt "INPUT"}{Lq 0}{Ploc 100 440}}
   {P CPU_RW {Pt "INPUT"}{Lq 0}{Ploc 100 420}}
   {P CPU_UDS {Pt "INPUT"}{Lq 0}{Ploc 100 400}}
   {P CPU_LDS {Pt "INPUT"}{Lq 0}{Ploc 100 380}}
   {P CPU_AS {Pt "INPUT"}{Lq 0}{Ploc 100 360}}
   {P CPU_D0 {Pt "INPUT"}{Lq 0}{Ploc 100 340}}
   {P CPU_D1 {Pt "INPUT"}{Lq 0}{Ploc 100 320}}
   {P CPU_D2 {Pt "INPUT"}{Lq 0}{Ploc 100 300}}
   {P CPU_D3 {Pt "INPUT"}{Lq 0}{Ploc 100 280}}
   {P CPU_D4 {Pt "INPUT"}{Lq 0}{Ploc 100 260}}
   {P CPU_D5 {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P CPU_D6 {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P CPU_D7 {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P DRAM_CS {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P INTC_CS {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P CPU_IN2 {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P CPU_IN1 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P CPU_IN0 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P DRAM_RW {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P DRAM_MEM {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P DEBUG_IN {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P PTC1_IRQ {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P CPU_HALT {Pt "I/O"}{Lq 0}{Ploc 360 20}}
   {P IPL0 {Pt "I/O"}{Lq 0}{Ploc 360 40}}
   {P IPL1 {Pt "I/O"}{Lq 0}{Ploc 360 60}}
   {P IPL2 {Pt "I/O"}{Lq 0}{Ploc 360 80}}
   {P DTACK_FR {Pt "I/O"}{Lq 0}{Ploc 360 100}}
   {P CPU_VPA {Pt "I/O"}{Lq 0}{Ploc 360 120}}
   {P DRAM_DAT {Pt "I/O"}{Lq 0}{Ploc 360 140}}
   {P CAS0 {Pt "I/O"}{Lq 0}{Ploc 360 160}}
   {P CAS1 {Pt "I/O"}{Lq 0}{Ploc 360 180}}
   {P CAS2 {Pt "I/O"}{Lq 0}{Ploc 360 200}}
   {P CAS3 {Pt "I/O"}{Lq 0}{Ploc 360 220}}
   {P RAS2 {Pt "I/O"}{Lq 0}{Ploc 360 240}}
   {P RAS0 {Pt "I/O"}{Lq 0}{Ploc 360 260}}
   {P CPU_RE {Pt "I/O"}{Lq 0}{Ploc 360 280}}
   {P INT_DSWA {Pt "I/O"}{Lq 0}{Ploc 360 300}}
   {P INT_ACK {Pt "I/O"}{Lq 0}{Ploc 360 320}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 230 810}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 790}
   [Ts 15][Tj "RC"]
   {Pnl 120 750}
   {Pnl 120 730}
   {Pnl 120 710}
   {Pnl 120 690}
   {Pnl 120 670}
   {Pnl 120 650}
   {Pnl 120 630}
   {Pnl 120 610}
   {Pnl 120 590}
   {Pnl 120 570}
   {Pnl 120 550}
   {Pnl 120 530}
   {Pnl 120 510}
   {Pnl 120 490}
   {Pnl 120 470}
   {Pnl 120 450}
   {Pnl 120 430}
   {Pnl 120 410}
   {Pnl 120 390}
   {Pnl 120 370}
   {Pnl 120 350}
   {Pnl 120 330}
   {Pnl 120 310}
   {Pnl 120 290}
   {Pnl 120 270}
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 340 30}
   {Pnl 340 50}
   {Pnl 340 70}
   {Pnl 340 90}
   {Pnl 340 110}
   {Pnl 340 130}
   {Pnl 340 150}
   {Pnl 340 170}
   {Pnl 340 190}
   {Pnl 340 210}
   {Pnl 340 230}
   {Pnl 340 250}
   {Pnl 340 270}
   {Pnl 340 290}
   {Pnl 340 310}
   {Pnl 340 330}

   {Sd A 83 1 2 4 5 6 8 9 10 11 17 18 21 22 24 29 30 31 33 34 35 36 37 39 40 41 44 45 46 54 55 56 57 58 63 64 79 84 20 25 27 28 52 60 65 67 68 69 70 73 74 75 76 77}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 800 330 0}
   {L 130 780 100 780}
   {L 130 790 140 780 130 770}
   {L 130 740 100 740}
   {L 130 720 100 720}
   {L 130 700 100 700}
   {L 130 680 100 680}
   {L 130 660 100 660}
   {L 130 640 100 640}
   {L 130 620 100 620}
   {L 130 600 100 600}
   {L 130 580 100 580}
   {L 130 560 100 560}
   {L 130 540 100 540}
   {L 130 520 100 520}
   {L 130 500 100 500}
   {L 130 480 100 480}
   {L 130 460 100 460}
   {L 130 440 100 440}
   {L 130 420 100 420}
   {L 130 400 100 400}
   {L 130 380 100 380}
   {L 130 360 100 360}
   {L 130 340 100 340}
   {L 130 320 100 320}
   {L 130 300 100 300}
   {L 130 280 100 280}
   {L 130 260 100 260}
   {L 130 240 100 240}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 330 20 360 20}
   {L 330 40 360 40}
   {L 330 60 360 60}
   {L 330 80 360 80}
   {L 330 100 360 100}
   {L 330 120 360 120}
   {L 330 140 360 140}
   {L 330 160 360 160}
   {L 330 180 360 180}
   {L 330 200 360 200}
   {L 330 220 360 220}
   {L 330 240 360 240}
   {L 330 260 360 260}
   {L 330 280 360 280}
   {L 330 300 360 300}
   {L 330 320 360 320}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "DEBUG_BU" 140 780}
   {T "PTC2_IRQ" 140 740}
   {T "UARTA_IR" 140 720}
   {T "UARTB_IR" 140 700}
   {T "RTC_IRQ" 140 680}
   {T "IDE_IRQ" 140 660}
   {T "EXPA_IRQ" 140 640}
   {T "EXPB_IRQ" 140 620}
   {T "CLK_500K" 140 600}
   {T "CLK_1M" 140 580}
   {T "CPU_RES" 140 560}
   {T "CLK_32M" 140 540}
   {T "CPU_FC0" 140 520}
   {T "CPU_FC1" 140 500}
   {T "CPU_FC2" 140 480}
   {T "CPU_RESE" 140 460}
   {T "CLK_16M" 140 440}
   {T "CPU_RW" 140 420}
   {T "CPU_UDS" 140 400}
   {T "CPU_LDS" 140 380}
   {T "CPU_AS" 140 360}
   {T "CPU_D0" 140 340}
   {T "CPU_D1" 140 320}
   {T "CPU_D2" 140 300}
   {T "CPU_D3" 140 280}
   {T "CPU_D4" 140 260}
   {T "CPU_D5" 140 240}
   {T "CPU_D6" 140 220}
   {T "CPU_D7" 140 200}
   {T "DRAM_CS" 140 180}
   {T "INTC_CS" 140 160}
   {T "CPU_IN2" 140 140}
   {T "CPU_IN1" 140 120}
   {T "CPU_IN0" 140 100}
   {T "DRAM_RW" 140 80}
   {T "DRAM_MEM" 140 60}
   {T "DEBUG_IN" 140 40}
   {T "PTC1_IRQ" 140 20}
   [Tj "RC"]
   {T "CPU_HALT" 320 20}
   {T "IPL0" 320 40}
   {T "IPL1" 320 60}
   {T "IPL2" 320 80}
   {T "DTACK_FR" 320 100}
   {T "CPU_VPA" 320 120}
   {T "DRAM_DAT" 320 140}
   {T "CAS0" 320 160}
   {T "CAS1" 320 180}
   {T "CAS2" 320 200}
   {T "CAS3" 320 220}
   {T "RAS2" 320 240}
   {T "RAS0" 320 260}
   {T "CPU_RE" 320 280}
   {T "INT_DSWA" 320 300}
   {T "INT_ACK" 320 320}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "F1508ISPPLCC84" 230 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD C:\USERS\JBS\DOCUMENTS\SRC\RSC68K\CPLD\INTDRAM\INTDRAM 230 800}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N DEBUG_BU
   }
   {N PTC2_IRQ
   }
   {N UARTA_IR
   }
   {N UARTB_IR
   }
   {N RTC_IRQ
   }
   {N IDE_IRQ
   }
   {N EXPA_IRQ
   }
   {N EXPB_IRQ
   }
   {N CLK_500K
   }
   {N CLK_1M
   }
   {N CPU_RES
   }
   {N CLK_32M
   }
   {N CPU_FC0
   }
   {N CPU_FC1
   }
   {N CPU_FC2
   }
   {N CPU_RESE
   }
   {N CLK_16M
   }
   {N CPU_RW
   }
   {N CPU_UDS
   }
   {N CPU_LDS
   }
   {N CPU_AS
   }
   {N CPU_D0
   }
   {N CPU_D1
   }
   {N CPU_D2
   }
   {N CPU_D3
   }
   {N CPU_D4
   }
   {N CPU_D5
   }
   {N CPU_D6
   }
   {N CPU_D7
   }
   {N DRAM_CS
   }
   {N INTC_CS
   }
   {N CPU_IN2
   }
   {N CPU_IN1
   }
   {N CPU_IN0
   }
   {N DRAM_RW
   }
   {N DRAM_MEM
   }
   {N DEBUG_IN
   }
   {N PTC1_IRQ
   }
   {N CPU_HALT
   }
   {N IPL0
   }
   {N IPL1
   }
   {N IPL2
   }
   {N DTACK_FR
   }
   {N CPU_VPA
   }
   {N DRAM_DAT
   }
   {N CAS0
   }
   {N CAS1
   }
   {N CAS2
   }
   {N CAS3
   }
   {N RAS2
   }
   {N RAS0
   }
   {N CPU_RE
   }
   {N INT_DSWA
   }
   {N INT_ACK
   }
  }

  {SUBCOMP
  }
 }
}
