/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 13:59:02 2014
 *                 Full Compile MD5 Checksum  7f8620d6db569529bdb0529f9fa1fcf2
 *                     (minus title and desc)
 *                 MD5 Checksum               48c8fdf2af4291bac0fa2b0d5245d05c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_M2MC1_H__
#define BCHP_M2MC1_H__

/***************************************************************************
 *M2MC1 - Memory-to-Memory Compositor_1 Registers
 ***************************************************************************/
#define BCHP_M2MC1_REVISION                      0x00be6000 /* [RO] M2MC Revision register */
#define BCHP_M2MC1_BLIT_GO                       0x00be6004 /* [WO] Blit GO bit */
#define BCHP_M2MC1_SCRATCH_NOT_LIST              0x00be6008 /* [RW] M2MC Scratch register (not included in DMA list structure) */
#define BCHP_M2MC1_LIST_CTRL                     0x00be600c /* [RW] RDMA Linked List Control Register */
#define BCHP_M2MC1_LIST_STATUS                   0x00be6010 /* [RO] RDMA Linked List Status Register */
#define BCHP_M2MC1_LIST_FIRST_PKT_ADDR           0x00be6014 /* [RW] RDMA Linked List First Packet Address Register */
#define BCHP_M2MC1_LIST_CURR_PKT_ADDR            0x00be6018 /* [RO] RDMA Linked List Current Packet Address Register */
#define BCHP_M2MC1_BLIT_STATUS                   0x00be601c /* [RO] Blit status */
#define BCHP_M2MC1_BLIT_SRC_ADDRESS_MSB          0x00be6020 /* [RO] Blit status source feeder current address MSB */
#define BCHP_M2MC1_BLIT_SRC_ADDRESS              0x00be6024 /* [RO] Blit status source feeder current address */
#define BCHP_M2MC1_BLIT_SRC_S1_ADDRESS_MSB       0x00be6028 /* [RO] Blit status source feeder current address MSB */
#define BCHP_M2MC1_BLIT_SRC_S1_ADDRESS           0x00be602c /* [RO] Blit status source feeder current address */
#define BCHP_M2MC1_BLIT_DEST_ADDRESS_MSB         0x00be6030 /* [RO] Blit status destination feeder current address MSB */
#define BCHP_M2MC1_BLIT_DEST_ADDRESS             0x00be6034 /* [RO] Blit status destination feeder current address */
#define BCHP_M2MC1_BLIT_OUTPUT_ADDRESS_MSB       0x00be6038 /* [RO] Blit status output feeder current address MSB */
#define BCHP_M2MC1_BLIT_OUTPUT_ADDRESS           0x00be603c /* [RO] Blit status output feeder current address */
#define BCHP_M2MC1_BLIT_MEM_HI                   0x00be6040 /* [RW] Blit memory protection address high */
#define BCHP_M2MC1_BLIT_MEM_LO                   0x00be6044 /* [RW] Blit memory protection address low */
#define BCHP_M2MC1_BLIT_EXT_MEM_HI_MSB           0x00be6048 /* [RW] Blit memory protection address high for Extension area */
#define BCHP_M2MC1_BLIT_EXT_MEM_HI               0x00be604c /* [RW] Blit memory protection address high */
#define BCHP_M2MC1_BLIT_EXT_MEM_LO_MSB           0x00be6050 /* [RW] Blit memory protection address low for Extension area */
#define BCHP_M2MC1_BLIT_EXT_MEM_LO               0x00be6054 /* [RW] Blit memory protection address low */
#define BCHP_M2MC1_SCBADDRSEL                    0x00be6058 /* [RW] scb address map select register */
#define BCHP_M2MC1_SCBADDRSEL_EXT                0x00be605c /* [RW] scb address map select register for extension area */
#define BCHP_M2MC1_DCEG_ERROR_STATUS             0x00be6060 /* [RO] Error status register for DCEG mode(compressed output) */
#define BCHP_M2MC1_DCEG_OUT_LAST_ADDRESS_MSB     0x00be6064 /* [RO] DCEG out feeder last write address MSB */
#define BCHP_M2MC1_DCEG_OUT_LAST_ADDRESS         0x00be6068 /* [RO] DCEG out feeder last write address */
#define BCHP_M2MC1_DITHER_CONTROL_0              0x00be606c /* [RW] Source Feeder 10 to 8 bit conversion Dither Control for ch0, ch1 and ch2 */
#define BCHP_M2MC1_DITHER_CONTROL_1              0x00be6070 /* [RW] Source Feeder 10 to 8 bit conversion Dither Control for ch3 */
#define BCHP_M2MC1_DITHER_LFSR                   0x00be6074 /* [RW] Source Feeder 10 to 8 bit conversion Dither LFSR Control */
#define BCHP_M2MC1_DITHER_LFSR_INIT              0x00be6078 /* [RW] Source Feeder 10 to 8 bit conversion Dither LFSR Init value and control */
#define BCHP_M2MC1_SCRATCH_LIST                  0x00be6100 /* [RW] M2MC Scratch register (Included in DMA list structure) */
#define BCHP_M2MC1_SRC_FEEDER_ENABLE             0x00be6104 /* [RW] Source plane enable */
#define BCHP_M2MC1_SRC_SURFACE_ADDR_0_MSB        0x00be6108 /* [RW] Source surface 0 address MSB */
#define BCHP_M2MC1_SRC_SURFACE_ADDR_0            0x00be610c /* [RW] Source surface 0 address */
#define BCHP_M2MC1_SRC_SURFACE_ADDR_0_BOT_FLD_MSB 0x00be6110 /* [RW] Source surface 0, field 1 address MSB */
#define BCHP_M2MC1_SRC_SURFACE_ADDR_0_BOT_FLD    0x00be6114 /* [RW] Source surface 0, field 1  address */
#define BCHP_M2MC1_SRC_SURFACE_STRIDE_0          0x00be6118 /* [RW] Source surface 0 STRIDE */
#define BCHP_M2MC1_SRC_SURFACE_ADDR_1_MSB        0x00be611c /* [RW] Source surface 1 address MSB */
#define BCHP_M2MC1_SRC_SURFACE_ADDR_1            0x00be6120 /* [RW] Source surface 1 address */
#define BCHP_M2MC1_SRC_SURFACE_ADDR_1_BOT_FLD_MSB 0x00be6124 /* [RW] Source surface 1, field 1 address MSB */
#define BCHP_M2MC1_SRC_SURFACE_ADDR_1_BOT_FLD    0x00be6128 /* [RW] Source surface 1, field 1 address */
#define BCHP_M2MC1_SRC_SURFACE_STRIDE_1          0x00be612c /* [RW] Source surface 1 STRIDE */
#define BCHP_M2MC1_SRC_SURFACE_0_FORMAT_DEF_1    0x00be6130 /* [RW] Source pixel format 1 for surface 0 */
#define BCHP_M2MC1_SRC_SURFACE_0_FORMAT_DEF_2    0x00be6134 /* [RW] Source pixel format 2 for surface 0 */
#define BCHP_M2MC1_SRC_SURFACE_0_FORMAT_DEF_3    0x00be6138 /* [RW] Source pixel format 3 for surface 0 */
#define BCHP_M2MC1_SRC_SURFACE_1_FORMAT_DEF_1    0x00be613c /* [RW] Source pixel format 1 for surface 1 */
#define BCHP_M2MC1_SRC_SURFACE_1_FORMAT_DEF_2    0x00be6140 /* [RW] Source pixel format 2 for surface 1 */
#define BCHP_M2MC1_SRC_SURFACE_1_FORMAT_DEF_3    0x00be6144 /* [RW] Source pixel format 3 for surface 1 */
#define BCHP_M2MC1_SRC_W_ALPHA                   0x00be6148 /* [RW] Source Alpha W format */
#define BCHP_M2MC1_SRC_CONSTANT_COLOR            0x00be614c /* [RW] Source constant color */
#define BCHP_M2MC1_DEST_FEEDER_ENABLE            0x00be6150 /* [RW] Destination plane enable */
#define BCHP_M2MC1_DEST_SURFACE_ADDR_0_MSB       0x00be6154 /* [RW] Destination surface 0 address MSB */
#define BCHP_M2MC1_DEST_SURFACE_ADDR_0           0x00be6158 /* [RW] Destination surface 0 address */
#define BCHP_M2MC1_DEST_SURFACE_STRIDE_0         0x00be615c /* [RW] Destination surface 0 STRIDE */
#define BCHP_M2MC1_DEST_SURFACE_ADDR_1_MSB       0x00be6160 /* [RW] Destination surface 1 address MSB */
#define BCHP_M2MC1_DEST_SURFACE_ADDR_1           0x00be6164 /* [RW] Destination surface 1 address */
#define BCHP_M2MC1_DEST_SURFACE_STRIDE_1         0x00be6168 /* [RW] Destination surface 1 STRIDE */
#define BCHP_M2MC1_DEST_SURFACE_FORMAT_DEF_1     0x00be616c /* [RW] Destination pixel format 1 */
#define BCHP_M2MC1_DEST_SURFACE_FORMAT_DEF_2     0x00be6170 /* [RW] Destination pixel format 2 */
#define BCHP_M2MC1_DEST_SURFACE_FORMAT_DEF_3     0x00be6174 /* [RW] Destination pixel format 3 */
#define BCHP_M2MC1_DEST_W_ALPHA                  0x00be6178 /* [RW] Destination Alpha W format */
#define BCHP_M2MC1_DEST_CONSTANT_COLOR           0x00be617c /* [RW] Destination constant color */
#define BCHP_M2MC1_OUTPUT_FEEDER_ENABLE          0x00be6180 /* [RW] Output plane enable */
#define BCHP_M2MC1_OUTPUT_SURFACE_ADDR_0_MSB     0x00be6184 /* [RW] Output surface 0 address MSB */
#define BCHP_M2MC1_OUTPUT_SURFACE_ADDR_0         0x00be6188 /* [RW] Output surface 0 address */
#define BCHP_M2MC1_OUTPUT_SURFACE_STRIDE_0       0x00be618c /* [RW] Output surface 0 STRIDE */
#define BCHP_M2MC1_OUTPUT_SURFACE_ADDR_1_MSB     0x00be6190 /* [RW] Output surface 1 address MSB */
#define BCHP_M2MC1_OUTPUT_SURFACE_ADDR_1         0x00be6194 /* [RW] Output surface 1 address */
#define BCHP_M2MC1_OUTPUT_SURFACE_STRIDE_1       0x00be6198 /* [RW] Output surface 1 STRIDE */
#define BCHP_M2MC1_OUTPUT_SURFACE_FORMAT_DEF_1   0x00be619c /* [RW] Output pixel format 1 */
#define BCHP_M2MC1_OUTPUT_SURFACE_FORMAT_DEF_2   0x00be61a0 /* [RW] Output pixel format 2 */
#define BCHP_M2MC1_OUTPUT_SURFACE_FORMAT_DEF_3   0x00be61a4 /* [RW] Output pixel format 3 */
#define BCHP_M2MC1_BLIT_HEADER                   0x00be61a8 /* [RW] Blit header and control */
#define BCHP_M2MC1_BLIT_SRC_TOP_LEFT_0           0x00be61ac /* [RW] Top left pixel coordinate in the Source surface 0. */
#define BCHP_M2MC1_BLIT_SRC_SIZE_0               0x00be61b0 /* [RW] Pixel width and height of operation in Source surface 0. */
#define BCHP_M2MC1_BLIT_SRC_TOP_LEFT_1           0x00be61b4 /* [RW] Top left pixel coordinate in the Source surface 1. */
#define BCHP_M2MC1_BLIT_SRC_SIZE_1               0x00be61b8 /* [RW] Pixel width and height of operation in Source surface 1. */
#define BCHP_M2MC1_BLIT_SRC_STRIPE_HEIGHT_WIDTH_0 0x00be61bc /* [RW] width and height of stripe for surface 0 for the decoded frame image format. */
#define BCHP_M2MC1_BLIT_SRC_STRIPE_HEIGHT_WIDTH_1 0x00be61c0 /* [RW] width and height of stripe for surface 1 for the decoded frame image format. */
#define BCHP_M2MC1_BLIT_DEST_TOP_LEFT            0x00be61c4 /* [RW] Top left pixel coordinate in the Destination */
#define BCHP_M2MC1_BLIT_DEST_SIZE                0x00be61c8 /* [RW] Pixel width and height of operation in destination */
#define BCHP_M2MC1_BLIT_OUTPUT_TOP_LEFT          0x00be61cc /* [RW] Top left pixel coordinate in the Output */
#define BCHP_M2MC1_BLIT_OUTPUT_SIZE              0x00be61d0 /* [RW] Pixel width and height of operation in the Output */
#define BCHP_M2MC1_BLIT_INPUT_STRIPE_WIDTH_0     0x00be61d4 /* [RW] Pixel width of input stripe when striping for surface 0 */
#define BCHP_M2MC1_BLIT_INPUT_STRIPE_WIDTH_1     0x00be61d8 /* [RW] Pixel width of input stripe when striping for surface 1 */
#define BCHP_M2MC1_BLIT_OUTPUT_STRIPE_WIDTH      0x00be61dc /* [RW] Pixel width of output stripe when striping */
#define BCHP_M2MC1_BLIT_STRIPE_OVERLAP_0         0x00be61e0 /* [RW] Pixel width of stripe overlap when striping for surface 0. */
#define BCHP_M2MC1_BLIT_STRIPE_OVERLAP_1         0x00be61e4 /* [RW] Pixel width of stripe overlap when striping for surface 1. */
#define BCHP_M2MC1_BLIT_CTRL                     0x00be61e8 /* [RW] Blit control */
#define BCHP_M2MC1_DCEG_CFG                      0x00be61ec /* [RW] M2MC DCEG configuration register */
#define BCHP_M2MC1_SCALER_CTRL                   0x00be61f0 /* [RW] Scaler control */
#define BCHP_M2MC1_HORIZ_AVERAGER_COUNT          0x00be61f4 /* [RW] Horizontal averager control count */
#define BCHP_M2MC1_HORIZ_AVERAGER_COEFF          0x00be61f8 /* [RW] Horizontal averager control coefficient */
#define BCHP_M2MC1_VERT_AVERAGER_COUNT           0x00be61fc /* [RW] Vertical averager control count */
#define BCHP_M2MC1_VERT_AVERAGER_COEFF           0x00be6200 /* [RW] Vertical averager control coefficient */
#define BCHP_M2MC1_HORIZ_SCALER_0_INITIAL_PHASE  0x00be6204 /* [RW] Horizontal scaler 0 initial phase */
#define BCHP_M2MC1_HORIZ_SCALER_0_STEP           0x00be6208 /* [RW] Horizontal scaler 0 step */
#define BCHP_M2MC1_HORIZ_SCALER_1_INITIAL_PHASE  0x00be620c /* [RW] Horizontal scaler 1 initial phase */
#define BCHP_M2MC1_HORIZ_SCALER_1_STEP           0x00be6210 /* [RW] Horizontal scaler 1 step */
#define BCHP_M2MC1_VERT_SCALER_0_INITIAL_PHASE   0x00be6214 /* [RW] Vertical scaler 0 initial phase */
#define BCHP_M2MC1_VERT_SCALER_0_STEP            0x00be6218 /* [RW] Vertical scaler 0 step */
#define BCHP_M2MC1_VERT_SCALER_1_INITIAL_PHASE   0x00be621c /* [RW] Vertical scaler 1 initial phase */
#define BCHP_M2MC1_VERT_SCALER_1_STEP            0x00be6220 /* [RW] Vertical scaler 1 step */
#define BCHP_M2MC1_BLEND_COLOR_OP                0x00be6224 /* [RW] Color blend operation descriptor */
#define BCHP_M2MC1_BLEND_ALPHA_OP                0x00be6228 /* [RW] Alpha blend operation descriptor */
#define BCHP_M2MC1_BLEND_CONSTANT_COLOR          0x00be622c /* [RW] Blend constant color */
#define BCHP_M2MC1_BLEND_COLOR_KEY_ACTION        0x00be6230 /* [RW] Action color keyed samples take in blender */
#define BCHP_M2MC1_ROP_OPERATION                 0x00be6234 /* [RW] Raster operation vector */
#define BCHP_M2MC1_ROP_PATTERN_TOP               0x00be6238 /* [RW] Top half of ROP pattern */
#define BCHP_M2MC1_ROP_PATTERN_BOTTOM            0x00be623c /* [RW] Bottom half of ROP pattern */
#define BCHP_M2MC1_ROP_PATTERN_COLOR_0           0x00be6240 /* [RW] ROP Color for 0 */
#define BCHP_M2MC1_ROP_PATTERN_COLOR_1           0x00be6244 /* [RW] ROP Color for 1 */
#define BCHP_M2MC1_SRC_COLOR_KEY_HIGH            0x00be6248 /* [RW] Source color key high */
#define BCHP_M2MC1_SRC_COLOR_KEY_LOW             0x00be624c /* [RW] Source color key low */
#define BCHP_M2MC1_SRC_COLOR_KEY_MASK            0x00be6250 /* [RW] Source color key mask */
#define BCHP_M2MC1_SRC_COLOR_KEY_REPLACEMENT     0x00be6254 /* [RW] Source color key replacement */
#define BCHP_M2MC1_SRC_COLOR_KEY_REPLACEMENT_MASK 0x00be6258 /* [RW] Source color key replacement mask */
#define BCHP_M2MC1_DEST_COLOR_KEY_HIGH           0x00be625c /* [RW] Destination color key high */
#define BCHP_M2MC1_DEST_COLOR_KEY_LOW            0x00be6260 /* [RW] Destination color key low */
#define BCHP_M2MC1_DEST_COLOR_KEY_MASK           0x00be6264 /* [RW] Destination color key mask */
#define BCHP_M2MC1_DEST_COLOR_KEY_REPLACEMENT    0x00be6268 /* [RW] Destination color key replacement */
#define BCHP_M2MC1_DEST_COLOR_KEY_REPLACEMENT_MASK 0x00be626c /* [RW] Destination color key replacement mask */
#define BCHP_M2MC1_HORIZ_FIR_0_COEFF_PHASE0_01   0x00be6270 /* [RW] Horizontal Scaler 0 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC1_HORIZ_FIR_0_COEFF_PHASE0_2    0x00be6274 /* [RW] Horizontal Scaler 0 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC1_HORIZ_FIR_0_COEFF_PHASE1_01   0x00be6278 /* [RW] Horizontal Scaler 0 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC1_HORIZ_FIR_0_COEFF_PHASE1_2    0x00be627c /* [RW] Horizontal Scaler 0 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC1_HORIZ_FIR_1_COEFF_PHASE0_01   0x00be6280 /* [RW] Horizontal Scaler 1 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC1_HORIZ_FIR_1_COEFF_PHASE0_2    0x00be6284 /* [RW] Horizontal Scaler 1 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC1_HORIZ_FIR_1_COEFF_PHASE1_01   0x00be6288 /* [RW] Horizontal Scaler 1 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC1_HORIZ_FIR_1_COEFF_PHASE1_2    0x00be628c /* [RW] Horizontal Scaler 1 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC1_VERT_FIR_0_COEFF_PHASE0_01    0x00be6290 /* [RW] Vertical Scaler 0 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC1_VERT_FIR_0_COEFF_PHASE0_2     0x00be6294 /* [RW] Vertical Scaler 0 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC1_VERT_FIR_0_COEFF_PHASE1_01    0x00be6298 /* [RW] Vertical Scaler 0 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC1_VERT_FIR_0_COEFF_PHASE1_2     0x00be629c /* [RW] Vertical Scaler 0 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC1_VERT_FIR_1_COEFF_PHASE0_01    0x00be62a0 /* [RW] Vertical Scaler 1 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC1_VERT_FIR_1_COEFF_PHASE0_2     0x00be62a4 /* [RW] Vertical Scaler 1 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC1_VERT_FIR_1_COEFF_PHASE1_01    0x00be62a8 /* [RW] Vertical Scaler 1 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC1_VERT_FIR_1_COEFF_PHASE1_2     0x00be62ac /* [RW] Vertical Scaler 1 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC1_SRC_CM_C00_C01                0x00be62b0 /* [RW] Color Conversion Matrix Coefficients C00 and C01 */
#define BCHP_M2MC1_SRC_CM_C02_C03                0x00be62b4 /* [RW] Color Conversion Matrix Coefficients C02 and C03 */
#define BCHP_M2MC1_SRC_CM_C04                    0x00be62b8 /* [RW] Color Conversion Matrix Coefficients C04 */
#define BCHP_M2MC1_SRC_CM_C10_C11                0x00be62bc /* [RW] Color Conversion Matrix Coefficients C10 and C11 */
#define BCHP_M2MC1_SRC_CM_C12_C13                0x00be62c0 /* [RW] Color Conversion Matrix Coefficients C12 and C13 */
#define BCHP_M2MC1_SRC_CM_C14                    0x00be62c4 /* [RW] Color Conversion Matrix Coefficients C14 */
#define BCHP_M2MC1_SRC_CM_C20_C21                0x00be62c8 /* [RW] Color Conversion Matrix Coefficients C20 and C21 */
#define BCHP_M2MC1_SRC_CM_C22_C23                0x00be62cc /* [RW] Color Conversion Matrix Coefficients C22 and C23 */
#define BCHP_M2MC1_SRC_CM_C24                    0x00be62d0 /* [RW] Color Conversion Matrix Coefficients C24 */
#define BCHP_M2MC1_SRC_CM_C30_C31                0x00be62d4 /* [RW] Color Conversion Matrix Coefficients C30 and C31 */
#define BCHP_M2MC1_SRC_CM_C32_C33                0x00be62d8 /* [RW] Color Conversion Matrix Coefficients C32 and C33 */
#define BCHP_M2MC1_SRC_CM_C34                    0x00be62dc /* [RW] Color Conversion Matrix Coefficients C34 */
#define BCHP_M2MC1_TIMEOUT_COUNTER_CONTROL       0x00be62e0 /* [RW] M2MC timeout counter control register */
#define BCHP_M2MC1_CLK_GATE_AND_SW_INIT_CONTROL  0x00be62e4 /* [RW] M2MC clock gating and software init control register */

/***************************************************************************
 *SRC_CLUT_ENTRY_%i - Source CLUT RAM entry 000..255
 ***************************************************************************/
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_ARRAY_BASE                     0x00be6400
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_ARRAY_START                    0
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_ARRAY_END                      255
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_ARRAY_ELEMENT_SIZE             32

/***************************************************************************
 *SRC_CLUT_ENTRY_%i - Source CLUT RAM entry 000..255
 ***************************************************************************/
/* M2MC1 :: SRC_CLUT_ENTRY_i :: ALPHA [31:24] */
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_ALPHA_MASK                     0xff000000
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_ALPHA_SHIFT                    24

/* M2MC1 :: SRC_CLUT_ENTRY_i :: RED [23:16] */
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_RED_MASK                       0x00ff0000
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_RED_SHIFT                      16

/* M2MC1 :: SRC_CLUT_ENTRY_i :: GREEN [15:08] */
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_GREEN_MASK                     0x0000ff00
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_GREEN_SHIFT                    8

/* M2MC1 :: SRC_CLUT_ENTRY_i :: BLUE [07:00] */
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_BLUE_MASK                      0x000000ff
#define BCHP_M2MC1_SRC_CLUT_ENTRY_i_BLUE_SHIFT                     0


#endif /* #ifndef BCHP_M2MC1_H__ */

/* End of File */
