{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628226422566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628226422592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 06 06:07:01 2021 " "Processing started: Fri Aug 06 06:07:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628226422592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628226422592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_4 -c lab3_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_4 -c lab3_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628226422592 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628226426766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628226426766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3_4-Behavioral " "Found design unit 1: lab3_4-Behavioral" {  } { { "lab3_4.vhd" "" { Text "C:/intelFPGA_lite/lab3_4/lab3_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628226508895 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3_4 " "Found entity 1: lab3_4" {  } { { "lab3_4.vhd" "" { Text "C:/intelFPGA_lite/lab3_4/lab3_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628226508895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628226508895 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "N_trig.vhd " "Can't analyze file -- file N_trig.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1628226508974 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "P_trig.vhd " "Can't analyze file -- file P_trig.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1628226509006 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "G_Dlatch.vhd " "Can't analyze file -- file G_Dlatch.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1628226509063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_4 " "Elaborating entity \"lab3_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628226509266 ""}
{ "Warning" "WSGN_SEARCH_FILE" "gated_dlatch.vhd 2 1 " "Using design file gated_dlatch.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gated_Dlatch-Behavior " "Found design unit 1: Gated_Dlatch-Behavior" {  } { { "gated_dlatch.vhd" "" { Text "C:/intelFPGA_lite/lab3_4/gated_dlatch.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628226509380 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gated_Dlatch " "Found entity 1: Gated_Dlatch" {  } { { "gated_dlatch.vhd" "" { Text "C:/intelFPGA_lite/lab3_4/gated_dlatch.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628226509380 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1628226509380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gated_Dlatch Gated_Dlatch:g " "Elaborating entity \"Gated_Dlatch\" for hierarchy \"Gated_Dlatch:g\"" {  } { { "lab3_4.vhd" "g" { Text "C:/intelFPGA_lite/lab3_4/lab3_4.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628226509386 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q Gated_Dlatch.vhd(10) " "VHDL Process Statement warning at Gated_Dlatch.vhd(10): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "Gated_Dlatch.vhd" "" { Text "C:/intelFPGA_lite/lab3_4/Gated_Dlatch.vhd" 10 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1628226509389 "|lab3_4|Gated_Dlatch:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q Gated_Dlatch.vhd(10) " "Inferred latch for \"Q\" at Gated_Dlatch.vhd(10)" {  } { { "Gated_Dlatch.vhd" "" { Text "C:/intelFPGA_lite/lab3_4/Gated_Dlatch.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628226509391 "|lab3_4|Gated_Dlatch:g"}
{ "Warning" "WSGN_SEARCH_FILE" "pos_trigg.vhd 2 1 " "Using design file pos_trigg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pos_trigg-Behavioral " "Found design unit 1: Pos_trigg-Behavioral" {  } { { "pos_trigg.vhd" "" { Text "C:/intelFPGA_lite/lab3_4/pos_trigg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628226509682 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pos_trigg " "Found entity 1: Pos_trigg" {  } { { "pos_trigg.vhd" "" { Text "C:/intelFPGA_lite/lab3_4/pos_trigg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628226509682 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1628226509682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pos_trigg Pos_trigg:p " "Elaborating entity \"Pos_trigg\" for hierarchy \"Pos_trigg:p\"" {  } { { "lab3_4.vhd" "p" { Text "C:/intelFPGA_lite/lab3_4/lab3_4.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628226509743 ""}
{ "Warning" "WSGN_SEARCH_FILE" "neg_trigg.vhd 2 1 " "Using design file neg_trigg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Neg_trigg-Behavioral " "Found design unit 1: Neg_trigg-Behavioral" {  } { { "neg_trigg.vhd" "" { Text "C:/intelFPGA_lite/lab3_4/neg_trigg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628226509981 ""} { "Info" "ISGN_ENTITY_NAME" "1 Neg_trigg " "Found entity 1: Neg_trigg" {  } { { "neg_trigg.vhd" "" { Text "C:/intelFPGA_lite/lab3_4/neg_trigg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628226509981 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1628226509981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Neg_trigg Neg_trigg:n " "Elaborating entity \"Neg_trigg\" for hierarchy \"Neg_trigg:n\"" {  } { { "lab3_4.vhd" "n" { Text "C:/intelFPGA_lite/lab3_4/lab3_4.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628226509985 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628226513800 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628226515537 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628226515537 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628226515703 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628226515703 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628226515703 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628226515703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628226515877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 06 06:08:35 2021 " "Processing ended: Fri Aug 06 06:08:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628226515877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628226515877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628226515877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628226515877 ""}
