
smart_trolley.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007474  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08007644  08007644  00017644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076fc  080076fc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080076fc  080076fc  000176fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007704  08007704  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007704  08007704  00017704  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007708  08007708  00017708  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800770c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004190  2000000c  08007718  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000419c  08007718  0002419c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016b7b  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003308  00000000  00000000  00036bb7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001318  00000000  00000000  00039ec0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001180  00000000  00000000  0003b1d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00026b32  00000000  00000000  0003c358  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000102e0  00000000  00000000  00062e8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f1aeb  00000000  00000000  0007316a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00164c55  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e10  00000000  00000000  00164cd0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000000c 	.word	0x2000000c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800762c 	.word	0x0800762c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000010 	.word	0x20000010
 800020c:	0800762c 	.word	0x0800762c

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b972 	b.w	800050c <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9e08      	ldr	r6, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	4688      	mov	r8, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	d14b      	bne.n	80002e6 <__udivmoddi4+0xa6>
 800024e:	428a      	cmp	r2, r1
 8000250:	4615      	mov	r5, r2
 8000252:	d967      	bls.n	8000324 <__udivmoddi4+0xe4>
 8000254:	fab2 f282 	clz	r2, r2
 8000258:	b14a      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025a:	f1c2 0720 	rsb	r7, r2, #32
 800025e:	fa01 f302 	lsl.w	r3, r1, r2
 8000262:	fa20 f707 	lsr.w	r7, r0, r7
 8000266:	4095      	lsls	r5, r2
 8000268:	ea47 0803 	orr.w	r8, r7, r3
 800026c:	4094      	lsls	r4, r2
 800026e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000272:	0c23      	lsrs	r3, r4, #16
 8000274:	fbb8 f7fe 	udiv	r7, r8, lr
 8000278:	fa1f fc85 	uxth.w	ip, r5
 800027c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000280:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000284:	fb07 f10c 	mul.w	r1, r7, ip
 8000288:	4299      	cmp	r1, r3
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x60>
 800028c:	18eb      	adds	r3, r5, r3
 800028e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000292:	f080 811b 	bcs.w	80004cc <__udivmoddi4+0x28c>
 8000296:	4299      	cmp	r1, r3
 8000298:	f240 8118 	bls.w	80004cc <__udivmoddi4+0x28c>
 800029c:	3f02      	subs	r7, #2
 800029e:	442b      	add	r3, r5
 80002a0:	1a5b      	subs	r3, r3, r1
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80002a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80002ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b0:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b4:	45a4      	cmp	ip, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x8c>
 80002b8:	192c      	adds	r4, r5, r4
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80002be:	f080 8107 	bcs.w	80004d0 <__udivmoddi4+0x290>
 80002c2:	45a4      	cmp	ip, r4
 80002c4:	f240 8104 	bls.w	80004d0 <__udivmoddi4+0x290>
 80002c8:	3802      	subs	r0, #2
 80002ca:	442c      	add	r4, r5
 80002cc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002d0:	eba4 040c 	sub.w	r4, r4, ip
 80002d4:	2700      	movs	r7, #0
 80002d6:	b11e      	cbz	r6, 80002e0 <__udivmoddi4+0xa0>
 80002d8:	40d4      	lsrs	r4, r2
 80002da:	2300      	movs	r3, #0
 80002dc:	e9c6 4300 	strd	r4, r3, [r6]
 80002e0:	4639      	mov	r1, r7
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d909      	bls.n	80002fe <__udivmoddi4+0xbe>
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f000 80eb 	beq.w	80004c6 <__udivmoddi4+0x286>
 80002f0:	2700      	movs	r7, #0
 80002f2:	e9c6 0100 	strd	r0, r1, [r6]
 80002f6:	4638      	mov	r0, r7
 80002f8:	4639      	mov	r1, r7
 80002fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fe:	fab3 f783 	clz	r7, r3
 8000302:	2f00      	cmp	r7, #0
 8000304:	d147      	bne.n	8000396 <__udivmoddi4+0x156>
 8000306:	428b      	cmp	r3, r1
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xd0>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 80fa 	bhi.w	8000504 <__udivmoddi4+0x2c4>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb61 0303 	sbc.w	r3, r1, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4698      	mov	r8, r3
 800031a:	2e00      	cmp	r6, #0
 800031c:	d0e0      	beq.n	80002e0 <__udivmoddi4+0xa0>
 800031e:	e9c6 4800 	strd	r4, r8, [r6]
 8000322:	e7dd      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000324:	b902      	cbnz	r2, 8000328 <__udivmoddi4+0xe8>
 8000326:	deff      	udf	#255	; 0xff
 8000328:	fab2 f282 	clz	r2, r2
 800032c:	2a00      	cmp	r2, #0
 800032e:	f040 808f 	bne.w	8000450 <__udivmoddi4+0x210>
 8000332:	1b49      	subs	r1, r1, r5
 8000334:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000338:	fa1f f885 	uxth.w	r8, r5
 800033c:	2701      	movs	r7, #1
 800033e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fb0e 111c 	mls	r1, lr, ip, r1
 8000348:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034c:	fb08 f10c 	mul.w	r1, r8, ip
 8000350:	4299      	cmp	r1, r3
 8000352:	d907      	bls.n	8000364 <__udivmoddi4+0x124>
 8000354:	18eb      	adds	r3, r5, r3
 8000356:	f10c 30ff 	add.w	r0, ip, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x122>
 800035c:	4299      	cmp	r1, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2bc>
 8000362:	4684      	mov	ip, r0
 8000364:	1a59      	subs	r1, r3, r1
 8000366:	b2a3      	uxth	r3, r4
 8000368:	fbb1 f0fe 	udiv	r0, r1, lr
 800036c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000370:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000374:	fb08 f800 	mul.w	r8, r8, r0
 8000378:	45a0      	cmp	r8, r4
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x14c>
 800037c:	192c      	adds	r4, r5, r4
 800037e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x14a>
 8000384:	45a0      	cmp	r8, r4
 8000386:	f200 80b6 	bhi.w	80004f6 <__udivmoddi4+0x2b6>
 800038a:	4618      	mov	r0, r3
 800038c:	eba4 0408 	sub.w	r4, r4, r8
 8000390:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000394:	e79f      	b.n	80002d6 <__udivmoddi4+0x96>
 8000396:	f1c7 0c20 	rsb	ip, r7, #32
 800039a:	40bb      	lsls	r3, r7
 800039c:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003a0:	ea4e 0e03 	orr.w	lr, lr, r3
 80003a4:	fa01 f407 	lsl.w	r4, r1, r7
 80003a8:	fa20 f50c 	lsr.w	r5, r0, ip
 80003ac:	fa21 f30c 	lsr.w	r3, r1, ip
 80003b0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003b4:	4325      	orrs	r5, r4
 80003b6:	fbb3 f9f8 	udiv	r9, r3, r8
 80003ba:	0c2c      	lsrs	r4, r5, #16
 80003bc:	fb08 3319 	mls	r3, r8, r9, r3
 80003c0:	fa1f fa8e 	uxth.w	sl, lr
 80003c4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003c8:	fb09 f40a 	mul.w	r4, r9, sl
 80003cc:	429c      	cmp	r4, r3
 80003ce:	fa02 f207 	lsl.w	r2, r2, r7
 80003d2:	fa00 f107 	lsl.w	r1, r0, r7
 80003d6:	d90b      	bls.n	80003f0 <__udivmoddi4+0x1b0>
 80003d8:	eb1e 0303 	adds.w	r3, lr, r3
 80003dc:	f109 30ff 	add.w	r0, r9, #4294967295
 80003e0:	f080 8087 	bcs.w	80004f2 <__udivmoddi4+0x2b2>
 80003e4:	429c      	cmp	r4, r3
 80003e6:	f240 8084 	bls.w	80004f2 <__udivmoddi4+0x2b2>
 80003ea:	f1a9 0902 	sub.w	r9, r9, #2
 80003ee:	4473      	add	r3, lr
 80003f0:	1b1b      	subs	r3, r3, r4
 80003f2:	b2ad      	uxth	r5, r5
 80003f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003f8:	fb08 3310 	mls	r3, r8, r0, r3
 80003fc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000400:	fb00 fa0a 	mul.w	sl, r0, sl
 8000404:	45a2      	cmp	sl, r4
 8000406:	d908      	bls.n	800041a <__udivmoddi4+0x1da>
 8000408:	eb1e 0404 	adds.w	r4, lr, r4
 800040c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000410:	d26b      	bcs.n	80004ea <__udivmoddi4+0x2aa>
 8000412:	45a2      	cmp	sl, r4
 8000414:	d969      	bls.n	80004ea <__udivmoddi4+0x2aa>
 8000416:	3802      	subs	r0, #2
 8000418:	4474      	add	r4, lr
 800041a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800041e:	fba0 8902 	umull	r8, r9, r0, r2
 8000422:	eba4 040a 	sub.w	r4, r4, sl
 8000426:	454c      	cmp	r4, r9
 8000428:	46c2      	mov	sl, r8
 800042a:	464b      	mov	r3, r9
 800042c:	d354      	bcc.n	80004d8 <__udivmoddi4+0x298>
 800042e:	d051      	beq.n	80004d4 <__udivmoddi4+0x294>
 8000430:	2e00      	cmp	r6, #0
 8000432:	d069      	beq.n	8000508 <__udivmoddi4+0x2c8>
 8000434:	ebb1 050a 	subs.w	r5, r1, sl
 8000438:	eb64 0403 	sbc.w	r4, r4, r3
 800043c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000440:	40fd      	lsrs	r5, r7
 8000442:	40fc      	lsrs	r4, r7
 8000444:	ea4c 0505 	orr.w	r5, ip, r5
 8000448:	e9c6 5400 	strd	r5, r4, [r6]
 800044c:	2700      	movs	r7, #0
 800044e:	e747      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000450:	f1c2 0320 	rsb	r3, r2, #32
 8000454:	fa20 f703 	lsr.w	r7, r0, r3
 8000458:	4095      	lsls	r5, r2
 800045a:	fa01 f002 	lsl.w	r0, r1, r2
 800045e:	fa21 f303 	lsr.w	r3, r1, r3
 8000462:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000466:	4338      	orrs	r0, r7
 8000468:	0c01      	lsrs	r1, r0, #16
 800046a:	fbb3 f7fe 	udiv	r7, r3, lr
 800046e:	fa1f f885 	uxth.w	r8, r5
 8000472:	fb0e 3317 	mls	r3, lr, r7, r3
 8000476:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047a:	fb07 f308 	mul.w	r3, r7, r8
 800047e:	428b      	cmp	r3, r1
 8000480:	fa04 f402 	lsl.w	r4, r4, r2
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x256>
 8000486:	1869      	adds	r1, r5, r1
 8000488:	f107 3cff 	add.w	ip, r7, #4294967295
 800048c:	d22f      	bcs.n	80004ee <__udivmoddi4+0x2ae>
 800048e:	428b      	cmp	r3, r1
 8000490:	d92d      	bls.n	80004ee <__udivmoddi4+0x2ae>
 8000492:	3f02      	subs	r7, #2
 8000494:	4429      	add	r1, r5
 8000496:	1acb      	subs	r3, r1, r3
 8000498:	b281      	uxth	r1, r0
 800049a:	fbb3 f0fe 	udiv	r0, r3, lr
 800049e:	fb0e 3310 	mls	r3, lr, r0, r3
 80004a2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a6:	fb00 f308 	mul.w	r3, r0, r8
 80004aa:	428b      	cmp	r3, r1
 80004ac:	d907      	bls.n	80004be <__udivmoddi4+0x27e>
 80004ae:	1869      	adds	r1, r5, r1
 80004b0:	f100 3cff 	add.w	ip, r0, #4294967295
 80004b4:	d217      	bcs.n	80004e6 <__udivmoddi4+0x2a6>
 80004b6:	428b      	cmp	r3, r1
 80004b8:	d915      	bls.n	80004e6 <__udivmoddi4+0x2a6>
 80004ba:	3802      	subs	r0, #2
 80004bc:	4429      	add	r1, r5
 80004be:	1ac9      	subs	r1, r1, r3
 80004c0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004c4:	e73b      	b.n	800033e <__udivmoddi4+0xfe>
 80004c6:	4637      	mov	r7, r6
 80004c8:	4630      	mov	r0, r6
 80004ca:	e709      	b.n	80002e0 <__udivmoddi4+0xa0>
 80004cc:	4607      	mov	r7, r0
 80004ce:	e6e7      	b.n	80002a0 <__udivmoddi4+0x60>
 80004d0:	4618      	mov	r0, r3
 80004d2:	e6fb      	b.n	80002cc <__udivmoddi4+0x8c>
 80004d4:	4541      	cmp	r1, r8
 80004d6:	d2ab      	bcs.n	8000430 <__udivmoddi4+0x1f0>
 80004d8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004dc:	eb69 020e 	sbc.w	r2, r9, lr
 80004e0:	3801      	subs	r0, #1
 80004e2:	4613      	mov	r3, r2
 80004e4:	e7a4      	b.n	8000430 <__udivmoddi4+0x1f0>
 80004e6:	4660      	mov	r0, ip
 80004e8:	e7e9      	b.n	80004be <__udivmoddi4+0x27e>
 80004ea:	4618      	mov	r0, r3
 80004ec:	e795      	b.n	800041a <__udivmoddi4+0x1da>
 80004ee:	4667      	mov	r7, ip
 80004f0:	e7d1      	b.n	8000496 <__udivmoddi4+0x256>
 80004f2:	4681      	mov	r9, r0
 80004f4:	e77c      	b.n	80003f0 <__udivmoddi4+0x1b0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	442c      	add	r4, r5
 80004fa:	e747      	b.n	800038c <__udivmoddi4+0x14c>
 80004fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000500:	442b      	add	r3, r5
 8000502:	e72f      	b.n	8000364 <__udivmoddi4+0x124>
 8000504:	4638      	mov	r0, r7
 8000506:	e708      	b.n	800031a <__udivmoddi4+0xda>
 8000508:	4637      	mov	r7, r6
 800050a:	e6e9      	b.n	80002e0 <__udivmoddi4+0xa0>

0800050c <__aeabi_idiv0>:
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000510:	b480      	push	{r7}
 8000512:	b085      	sub	sp, #20
 8000514:	af00      	add	r7, sp, #0
 8000516:	60f8      	str	r0, [r7, #12]
 8000518:	60b9      	str	r1, [r7, #8]
 800051a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800051c:	68fb      	ldr	r3, [r7, #12]
 800051e:	4a07      	ldr	r2, [pc, #28]	; (800053c <vApplicationGetIdleTaskMemory+0x2c>)
 8000520:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000522:	68bb      	ldr	r3, [r7, #8]
 8000524:	4a06      	ldr	r2, [pc, #24]	; (8000540 <vApplicationGetIdleTaskMemory+0x30>)
 8000526:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	2280      	movs	r2, #128	; 0x80
 800052c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800052e:	bf00      	nop
 8000530:	3714      	adds	r7, #20
 8000532:	46bd      	mov	sp, r7
 8000534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop
 800053c:	20000050 	.word	0x20000050
 8000540:	200000a4 	.word	0x200000a4

08000544 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000544:	b5b0      	push	{r4, r5, r7, lr}
 8000546:	b09e      	sub	sp, #120	; 0x78
 8000548:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of Perm */
  osSemaphoreDef(Perm);
 800054a:	2300      	movs	r3, #0
 800054c:	673b      	str	r3, [r7, #112]	; 0x70
 800054e:	2300      	movs	r3, #0
 8000550:	677b      	str	r3, [r7, #116]	; 0x74
  PermHandle = osSemaphoreCreate(osSemaphore(Perm), 1);
 8000552:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000556:	2101      	movs	r1, #1
 8000558:	4618      	mov	r0, r3
 800055a:	f004 fd03 	bl	8004f64 <osSemaphoreCreate>
 800055e:	4602      	mov	r2, r0
 8000560:	4b27      	ldr	r3, [pc, #156]	; (8000600 <MX_FREERTOS_Init+0xbc>)
 8000562:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityBelowNormal, 0, 128);
 8000564:	4b27      	ldr	r3, [pc, #156]	; (8000604 <MX_FREERTOS_Init+0xc0>)
 8000566:	f107 0454 	add.w	r4, r7, #84	; 0x54
 800056a:	461d      	mov	r5, r3
 800056c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800056e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000570:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000574:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000578:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800057c:	2100      	movs	r1, #0
 800057e:	4618      	mov	r0, r3
 8000580:	f004 fc90 	bl	8004ea4 <osThreadCreate>
 8000584:	4602      	mov	r2, r0
 8000586:	4b20      	ldr	r3, [pc, #128]	; (8000608 <MX_FREERTOS_Init+0xc4>)
 8000588:	601a      	str	r2, [r3, #0]

  /* definition and creation of czujnik */
  osThreadDef(czujnik, czujnik_init, osPriorityNormal, 0, 128);
 800058a:	4b20      	ldr	r3, [pc, #128]	; (800060c <MX_FREERTOS_Init+0xc8>)
 800058c:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000590:	461d      	mov	r5, r3
 8000592:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000594:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000596:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800059a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  czujnikHandle = osThreadCreate(osThread(czujnik), NULL);
 800059e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80005a2:	2100      	movs	r1, #0
 80005a4:	4618      	mov	r0, r3
 80005a6:	f004 fc7d 	bl	8004ea4 <osThreadCreate>
 80005aa:	4602      	mov	r2, r0
 80005ac:	4b18      	ldr	r3, [pc, #96]	; (8000610 <MX_FREERTOS_Init+0xcc>)
 80005ae:	601a      	str	r2, [r3, #0]

  /* definition and creation of wyswietlacz */
  osThreadDef(wyswietlacz, wyswietlacz_init, osPriorityAboveNormal, 0, 128);
 80005b0:	4b18      	ldr	r3, [pc, #96]	; (8000614 <MX_FREERTOS_Init+0xd0>)
 80005b2:	f107 041c 	add.w	r4, r7, #28
 80005b6:	461d      	mov	r5, r3
 80005b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005bc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005c0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  wyswietlaczHandle = osThreadCreate(osThread(wyswietlacz), NULL);
 80005c4:	f107 031c 	add.w	r3, r7, #28
 80005c8:	2100      	movs	r1, #0
 80005ca:	4618      	mov	r0, r3
 80005cc:	f004 fc6a 	bl	8004ea4 <osThreadCreate>
 80005d0:	4602      	mov	r2, r0
 80005d2:	4b11      	ldr	r3, [pc, #68]	; (8000618 <MX_FREERTOS_Init+0xd4>)
 80005d4:	601a      	str	r2, [r3, #0]

  /* definition and creation of pilot */
  osThreadDef(pilot, pilot_init, osPriorityHigh, 0, 128);
 80005d6:	4b11      	ldr	r3, [pc, #68]	; (800061c <MX_FREERTOS_Init+0xd8>)
 80005d8:	463c      	mov	r4, r7
 80005da:	461d      	mov	r5, r3
 80005dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  pilotHandle = osThreadCreate(osThread(pilot), NULL);
 80005e8:	463b      	mov	r3, r7
 80005ea:	2100      	movs	r1, #0
 80005ec:	4618      	mov	r0, r3
 80005ee:	f004 fc59 	bl	8004ea4 <osThreadCreate>
 80005f2:	4602      	mov	r2, r0
 80005f4:	4b0a      	ldr	r3, [pc, #40]	; (8000620 <MX_FREERTOS_Init+0xdc>)
 80005f6:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80005f8:	bf00      	nop
 80005fa:	3778      	adds	r7, #120	; 0x78
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bdb0      	pop	{r4, r5, r7, pc}
 8000600:	200040cc 	.word	0x200040cc
 8000604:	08007650 	.word	0x08007650
 8000608:	20003ff0 	.word	0x20003ff0
 800060c:	08007674 	.word	0x08007674
 8000610:	200040d4 	.word	0x200040d4
 8000614:	0800769c 	.word	0x0800769c
 8000618:	20004080 	.word	0x20004080
 800061c:	080076c0 	.word	0x080076c0
 8000620:	200040d0 	.word	0x200040d0

08000624 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	servo_stop();
 800062c:	f000 feb0 	bl	8001390 <servo_stop>
  /* Infinite loop */
  for(;;)
  {
	  /* powrót do wyświetlania rzeczywistej odległości (po wpisaniu wartości zadanej) */
	  if(what_to_display == 2)
 8000630:	4b54      	ldr	r3, [pc, #336]	; (8000784 <StartDefaultTask+0x160>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	2b02      	cmp	r3, #2
 8000636:	d109      	bne.n	800064c <StartDefaultTask+0x28>
	  {
		  HAL_Delay(2000);
 8000638:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800063c:	f001 fc40 	bl	8001ec0 <HAL_Delay>
		  what_to_display = 0;
 8000640:	4b50      	ldr	r3, [pc, #320]	; (8000784 <StartDefaultTask+0x160>)
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]
		  ostateczna = 1;
 8000646:	4b50      	ldr	r3, [pc, #320]	; (8000788 <StartDefaultTask+0x164>)
 8000648:	2201      	movs	r2, #1
 800064a:	601a      	str	r2, [r3, #0]
	  }

	  /* warunek końcowy głównego algorytmu regulacji */
	  if(ostateczna == 1)
 800064c:	4b4e      	ldr	r3, [pc, #312]	; (8000788 <StartDefaultTask+0x164>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	2b01      	cmp	r3, #1
 8000652:	f040 8084 	bne.w	800075e <StartDefaultTask+0x13a>
	  {
		 HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin,GPIO_PIN_SET);
 8000656:	2201      	movs	r2, #1
 8000658:	2101      	movs	r1, #1
 800065a:	484c      	ldr	r0, [pc, #304]	; (800078c <StartDefaultTask+0x168>)
 800065c:	f001 fef6 	bl	800244c <HAL_GPIO_WritePin>
		 osSemaphoreWait(PermHandle, osWaitForever);
 8000660:	4b4b      	ldr	r3, [pc, #300]	; (8000790 <StartDefaultTask+0x16c>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	f04f 31ff 	mov.w	r1, #4294967295
 8000668:	4618      	mov	r0, r3
 800066a:	f004 fcaf 	bl	8004fcc <osSemaphoreWait>

		  /* głowna pętla algorytmu regulacji */
		 	do{

		 	/* bieżący odczyt odległości */
			 sensor_time = hcsr04_read();
 800066e:	f000 fb15 	bl	8000c9c <hcsr04_read>
 8000672:	4602      	mov	r2, r0
 8000674:	4b47      	ldr	r3, [pc, #284]	; (8000794 <StartDefaultTask+0x170>)
 8000676:	601a      	str	r2, [r3, #0]
			 distance = sensor_time/23;
 8000678:	4b46      	ldr	r3, [pc, #280]	; (8000794 <StartDefaultTask+0x170>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4a46      	ldr	r2, [pc, #280]	; (8000798 <StartDefaultTask+0x174>)
 800067e:	fba2 2303 	umull	r2, r3, r2, r3
 8000682:	091b      	lsrs	r3, r3, #4
 8000684:	4a45      	ldr	r2, [pc, #276]	; (800079c <StartDefaultTask+0x178>)
 8000686:	6013      	str	r3, [r2, #0]

			 /* regulator dwupołożeniowy sterujący serwomechanizmem */
				 if(distance > sum)
 8000688:	4b44      	ldr	r3, [pc, #272]	; (800079c <StartDefaultTask+0x178>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a44      	ldr	r2, [pc, #272]	; (80007a0 <StartDefaultTask+0x17c>)
 800068e:	6812      	ldr	r2, [r2, #0]
 8000690:	4293      	cmp	r3, r2
 8000692:	d902      	bls.n	800069a <StartDefaultTask+0x76>
				 {
					 servo_forward();
 8000694:	f000 fe60 	bl	8001358 <servo_forward>
 8000698:	e011      	b.n	80006be <StartDefaultTask+0x9a>
				 }
				 else if(distance < sum)
 800069a:	4b40      	ldr	r3, [pc, #256]	; (800079c <StartDefaultTask+0x178>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	4a40      	ldr	r2, [pc, #256]	; (80007a0 <StartDefaultTask+0x17c>)
 80006a0:	6812      	ldr	r2, [r2, #0]
 80006a2:	4293      	cmp	r3, r2
 80006a4:	d202      	bcs.n	80006ac <StartDefaultTask+0x88>
				 {
					 servo_backward();
 80006a6:	f000 fe65 	bl	8001374 <servo_backward>
 80006aa:	e008      	b.n	80006be <StartDefaultTask+0x9a>
				 }
				 else if(distance < 2)
 80006ac:	4b3b      	ldr	r3, [pc, #236]	; (800079c <StartDefaultTask+0x178>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	2b01      	cmp	r3, #1
 80006b2:	d904      	bls.n	80006be <StartDefaultTask+0x9a>
				 {
					 	//do_nothing
				 }
				 else
				 {
					 servo_stop();
 80006b4:	f000 fe6c 	bl	8001390 <servo_stop>
					 HAL_Delay(20);
 80006b8:	2014      	movs	r0, #20
 80006ba:	f001 fc01 	bl	8001ec0 <HAL_Delay>
				 }

			/* eliminacja błędu z wyświetlaniem wartości 0 (czasem tak robiło nie wiem czemu) */
			if(wartosc != 0)
 80006be:	4b39      	ldr	r3, [pc, #228]	; (80007a4 <StartDefaultTask+0x180>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d005      	beq.n	80006d2 <StartDefaultTask+0xae>
			 display(wartosc,10);
 80006c6:	4b37      	ldr	r3, [pc, #220]	; (80007a4 <StartDefaultTask+0x180>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	210a      	movs	r1, #10
 80006cc:	4618      	mov	r0, r3
 80006ce:	f000 fcb1 	bl	8001034 <display>

			 /* przypisywanie wartości zczytanej wartości wyświetlanej */
			 if(ikk == 0)
 80006d2:	4b35      	ldr	r3, [pc, #212]	; (80007a8 <StartDefaultTask+0x184>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d104      	bne.n	80006e4 <StartDefaultTask+0xc0>
				 wartosc = distance;
 80006da:	4b30      	ldr	r3, [pc, #192]	; (800079c <StartDefaultTask+0x178>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	461a      	mov	r2, r3
 80006e0:	4b30      	ldr	r3, [pc, #192]	; (80007a4 <StartDefaultTask+0x180>)
 80006e2:	601a      	str	r2, [r3, #0]

			 ikk++;
 80006e4:	4b30      	ldr	r3, [pc, #192]	; (80007a8 <StartDefaultTask+0x184>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	3301      	adds	r3, #1
 80006ea:	4a2f      	ldr	r2, [pc, #188]	; (80007a8 <StartDefaultTask+0x184>)
 80006ec:	6013      	str	r3, [r2, #0]

			 /* aktualizacja wartości wyświetlanej (co 30 pętli) */
			 if(ikk == 30)
 80006ee:	4b2e      	ldr	r3, [pc, #184]	; (80007a8 <StartDefaultTask+0x184>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	2b1e      	cmp	r3, #30
 80006f4:	d102      	bne.n	80006fc <StartDefaultTask+0xd8>
				 ikk = 0;
 80006f6:	4b2c      	ldr	r3, [pc, #176]	; (80007a8 <StartDefaultTask+0x184>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	601a      	str	r2, [r3, #0]

			 /* wyjście z pętli algorytmu regulacji (po wciśnięciu przycisku) */
			  if(HAL_GPIO_ReadPin (IR_DATA_GPIO_Port, IR_DATA_Pin) == GPIO_PIN_RESET)
 80006fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000700:	482a      	ldr	r0, [pc, #168]	; (80007ac <StartDefaultTask+0x188>)
 8000702:	f001 fe8b 	bl	800241c <HAL_GPIO_ReadPin>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d124      	bne.n	8000756 <StartDefaultTask+0x132>
			  {
				  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_SET);
 800070c:	2201      	movs	r2, #1
 800070e:	2180      	movs	r1, #128	; 0x80
 8000710:	481e      	ldr	r0, [pc, #120]	; (800078c <StartDefaultTask+0x168>)
 8000712:	f001 fe9b 	bl	800244c <HAL_GPIO_WritePin>

				  	  /*ustawianie flag na domyślną wartość*/
				  	  what_to_display = 0;
 8000716:	4b1b      	ldr	r3, [pc, #108]	; (8000784 <StartDefaultTask+0x160>)
 8000718:	2200      	movs	r2, #0
 800071a:	601a      	str	r2, [r3, #0]
				  	  button = 0;
 800071c:	4b24      	ldr	r3, [pc, #144]	; (80007b0 <StartDefaultTask+0x18c>)
 800071e:	2200      	movs	r2, #0
 8000720:	601a      	str	r2, [r3, #0]
				  	  zezwolenie = 0;
 8000722:	4b24      	ldr	r3, [pc, #144]	; (80007b4 <StartDefaultTask+0x190>)
 8000724:	2200      	movs	r2, #0
 8000726:	601a      	str	r2, [r3, #0]
				  	  cyfra_1 = 0;
 8000728:	4b23      	ldr	r3, [pc, #140]	; (80007b8 <StartDefaultTask+0x194>)
 800072a:	2200      	movs	r2, #0
 800072c:	601a      	str	r2, [r3, #0]
				  	  cyfra_2 = 0;
 800072e:	4b23      	ldr	r3, [pc, #140]	; (80007bc <StartDefaultTask+0x198>)
 8000730:	2200      	movs	r2, #0
 8000732:	601a      	str	r2, [r3, #0]
				  	  sum = 0;
 8000734:	4b1a      	ldr	r3, [pc, #104]	; (80007a0 <StartDefaultTask+0x17c>)
 8000736:	2200      	movs	r2, #0
 8000738:	601a      	str	r2, [r3, #0]
				  	  ostateczna = 0;
 800073a:	4b13      	ldr	r3, [pc, #76]	; (8000788 <StartDefaultTask+0x164>)
 800073c:	2200      	movs	r2, #0
 800073e:	601a      	str	r2, [r3, #0]

				 HAL_Delay(100);
 8000740:	2064      	movs	r0, #100	; 0x64
 8000742:	f001 fbbd 	bl	8001ec0 <HAL_Delay>

				 	 a=0;
 8000746:	4b1e      	ldr	r3, [pc, #120]	; (80007c0 <StartDefaultTask+0x19c>)
 8000748:	2200      	movs	r2, #0
 800074a:	601a      	str	r2, [r3, #0]

				 HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin,GPIO_PIN_RESET);
 800074c:	2200      	movs	r2, #0
 800074e:	2101      	movs	r1, #1
 8000750:	480e      	ldr	r0, [pc, #56]	; (800078c <StartDefaultTask+0x168>)
 8000752:	f001 fe7b 	bl	800244c <HAL_GPIO_WritePin>
			  }
			 }while(ostateczna != 0);
 8000756:	4b0c      	ldr	r3, [pc, #48]	; (8000788 <StartDefaultTask+0x164>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	2b00      	cmp	r3, #0
 800075c:	d187      	bne.n	800066e <StartDefaultTask+0x4a>
		 }
	  	HAL_Delay(500);
 800075e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000762:	f001 fbad 	bl	8001ec0 <HAL_Delay>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_RESET);
 8000766:	2200      	movs	r2, #0
 8000768:	2180      	movs	r1, #128	; 0x80
 800076a:	4808      	ldr	r0, [pc, #32]	; (800078c <StartDefaultTask+0x168>)
 800076c:	f001 fe6e 	bl	800244c <HAL_GPIO_WritePin>
		osSemaphoreRelease(PermHandle);
 8000770:	4b07      	ldr	r3, [pc, #28]	; (8000790 <StartDefaultTask+0x16c>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4618      	mov	r0, r3
 8000776:	f004 fc77 	bl	8005068 <osSemaphoreRelease>

    osDelay(1);
 800077a:	2001      	movs	r0, #1
 800077c:	f004 fbde 	bl	8004f3c <osDelay>
	  if(what_to_display == 2)
 8000780:	e756      	b.n	8000630 <StartDefaultTask+0xc>
 8000782:	bf00      	nop
 8000784:	20000028 	.word	0x20000028
 8000788:	20000040 	.word	0x20000040
 800078c:	40020400 	.word	0x40020400
 8000790:	200040cc 	.word	0x200040cc
 8000794:	20003ff4 	.word	0x20003ff4
 8000798:	b21642c9 	.word	0xb21642c9
 800079c:	2000403c 	.word	0x2000403c
 80007a0:	2000003c 	.word	0x2000003c
 80007a4:	2000004c 	.word	0x2000004c
 80007a8:	20000048 	.word	0x20000048
 80007ac:	40021800 	.word	0x40021800
 80007b0:	2000002c 	.word	0x2000002c
 80007b4:	20000030 	.word	0x20000030
 80007b8:	20000034 	.word	0x20000034
 80007bc:	20000038 	.word	0x20000038
 80007c0:	20000044 	.word	0x20000044

080007c4 <czujnik_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_czujnik_init */
void czujnik_init(void const * argument)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN czujnik_init */
  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreWait(PermHandle, osWaitForever);
 80007cc:	4b1d      	ldr	r3, [pc, #116]	; (8000844 <czujnik_init+0x80>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	f04f 31ff 	mov.w	r1, #4294967295
 80007d4:	4618      	mov	r0, r3
 80007d6:	f004 fbf9 	bl	8004fcc <osSemaphoreWait>

	  /* cykliczny odczyt odległości */
	  sensor_time = hcsr04_read();
 80007da:	f000 fa5f 	bl	8000c9c <hcsr04_read>
 80007de:	4602      	mov	r2, r0
 80007e0:	4b19      	ldr	r3, [pc, #100]	; (8000848 <czujnik_init+0x84>)
 80007e2:	601a      	str	r2, [r3, #0]
	  if(sensor_time/23 >= 2 && sensor_time/23 <= 50)
 80007e4:	4b18      	ldr	r3, [pc, #96]	; (8000848 <czujnik_init+0x84>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	2b2d      	cmp	r3, #45	; 0x2d
 80007ea:	d90e      	bls.n	800080a <czujnik_init+0x46>
 80007ec:	4b16      	ldr	r3, [pc, #88]	; (8000848 <czujnik_init+0x84>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	f240 4294 	movw	r2, #1172	; 0x494
 80007f4:	4293      	cmp	r3, r2
 80007f6:	d808      	bhi.n	800080a <czujnik_init+0x46>
	  {
		  distance  = sensor_time / 23;
 80007f8:	4b13      	ldr	r3, [pc, #76]	; (8000848 <czujnik_init+0x84>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	4a13      	ldr	r2, [pc, #76]	; (800084c <czujnik_init+0x88>)
 80007fe:	fba2 2303 	umull	r2, r3, r2, r3
 8000802:	091b      	lsrs	r3, r3, #4
 8000804:	4a12      	ldr	r2, [pc, #72]	; (8000850 <czujnik_init+0x8c>)
 8000806:	6013      	str	r3, [r2, #0]
 8000808:	e010      	b.n	800082c <czujnik_init+0x68>
	  }
	  else if(sensor_time/23 > 50)
 800080a:	4b0f      	ldr	r3, [pc, #60]	; (8000848 <czujnik_init+0x84>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	f240 4294 	movw	r2, #1172	; 0x494
 8000812:	4293      	cmp	r3, r2
 8000814:	d903      	bls.n	800081e <czujnik_init+0x5a>
	  {
		  distance = 50;
 8000816:	4b0e      	ldr	r3, [pc, #56]	; (8000850 <czujnik_init+0x8c>)
 8000818:	2232      	movs	r2, #50	; 0x32
 800081a:	601a      	str	r2, [r3, #0]
 800081c:	e006      	b.n	800082c <czujnik_init+0x68>
	  }
	  else if (sensor_time/23 < 2)
 800081e:	4b0a      	ldr	r3, [pc, #40]	; (8000848 <czujnik_init+0x84>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	2b2d      	cmp	r3, #45	; 0x2d
 8000824:	d802      	bhi.n	800082c <czujnik_init+0x68>
	  {
		  distance = 1;
 8000826:	4b0a      	ldr	r3, [pc, #40]	; (8000850 <czujnik_init+0x8c>)
 8000828:	2201      	movs	r2, #1
 800082a:	601a      	str	r2, [r3, #0]
	  }
	  else;

	  osSemaphoreRelease(PermHandle);
 800082c:	4b05      	ldr	r3, [pc, #20]	; (8000844 <czujnik_init+0x80>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4618      	mov	r0, r3
 8000832:	f004 fc19 	bl	8005068 <osSemaphoreRelease>

	  HAL_Delay(200);
 8000836:	20c8      	movs	r0, #200	; 0xc8
 8000838:	f001 fb42 	bl	8001ec0 <HAL_Delay>

    osDelay(1);
 800083c:	2001      	movs	r0, #1
 800083e:	f004 fb7d 	bl	8004f3c <osDelay>
	  osSemaphoreWait(PermHandle, osWaitForever);
 8000842:	e7c3      	b.n	80007cc <czujnik_init+0x8>
 8000844:	200040cc 	.word	0x200040cc
 8000848:	20003ff4 	.word	0x20003ff4
 800084c:	b21642c9 	.word	0xb21642c9
 8000850:	2000403c 	.word	0x2000403c

08000854 <wyswietlacz_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_wyswietlacz_init */
void wyswietlacz_init(void const * argument)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN wyswietlacz_init */
  /* Infinite loop */
  for(;;)
  {
	osSemaphoreWait(PermHandle, osWaitForever);
 800085c:	4b1b      	ldr	r3, [pc, #108]	; (80008cc <wyswietlacz_init+0x78>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	f04f 31ff 	mov.w	r1, #4294967295
 8000864:	4618      	mov	r0, r3
 8000866:	f004 fbb1 	bl	8004fcc <osSemaphoreWait>
	* \brief wyświetlanie wartości na wyświetlaczu
	*
	* what_to_display == 0 -> wartość rzeczywista
	* what_to_display == 2 -> wartość zadana wyświetlana przez 2s, resetowana w DefautTask
	*/
	if(what_to_display == 0)
 800086a:	4b19      	ldr	r3, [pc, #100]	; (80008d0 <wyswietlacz_init+0x7c>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	2b00      	cmp	r3, #0
 8000870:	d106      	bne.n	8000880 <wyswietlacz_init+0x2c>
	{
		display(distance,50);
 8000872:	4b18      	ldr	r3, [pc, #96]	; (80008d4 <wyswietlacz_init+0x80>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	2132      	movs	r1, #50	; 0x32
 8000878:	4618      	mov	r0, r3
 800087a:	f000 fbdb 	bl	8001034 <display>
 800087e:	e01c      	b.n	80008ba <wyswietlacz_init+0x66>
	}
	else if(what_to_display == 2)
 8000880:	4b13      	ldr	r3, [pc, #76]	; (80008d0 <wyswietlacz_init+0x7c>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	2b02      	cmp	r3, #2
 8000886:	d118      	bne.n	80008ba <wyswietlacz_init+0x66>
	{
		sum = cyfra_1*10 + cyfra_2; /*!< obliczanie wartości zadanej */
 8000888:	4b13      	ldr	r3, [pc, #76]	; (80008d8 <wyswietlacz_init+0x84>)
 800088a:	681a      	ldr	r2, [r3, #0]
 800088c:	4613      	mov	r3, r2
 800088e:	009b      	lsls	r3, r3, #2
 8000890:	4413      	add	r3, r2
 8000892:	005b      	lsls	r3, r3, #1
 8000894:	461a      	mov	r2, r3
 8000896:	4b11      	ldr	r3, [pc, #68]	; (80008dc <wyswietlacz_init+0x88>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	4413      	add	r3, r2
 800089c:	4a10      	ldr	r2, [pc, #64]	; (80008e0 <wyswietlacz_init+0x8c>)
 800089e:	6013      	str	r3, [r2, #0]
		if(sum == 0)
 80008a0:	4b0f      	ldr	r3, [pc, #60]	; (80008e0 <wyswietlacz_init+0x8c>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d102      	bne.n	80008ae <wyswietlacz_init+0x5a>
		{
			sum = 2;
 80008a8:	4b0d      	ldr	r3, [pc, #52]	; (80008e0 <wyswietlacz_init+0x8c>)
 80008aa:	2202      	movs	r2, #2
 80008ac:	601a      	str	r2, [r3, #0]
		}
		display(sum,50);
 80008ae:	4b0c      	ldr	r3, [pc, #48]	; (80008e0 <wyswietlacz_init+0x8c>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	2132      	movs	r1, #50	; 0x32
 80008b4:	4618      	mov	r0, r3
 80008b6:	f000 fbbd 	bl	8001034 <display>
	}
	osSemaphoreRelease(PermHandle);
 80008ba:	4b04      	ldr	r3, [pc, #16]	; (80008cc <wyswietlacz_init+0x78>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	4618      	mov	r0, r3
 80008c0:	f004 fbd2 	bl	8005068 <osSemaphoreRelease>

    osDelay(1);
 80008c4:	2001      	movs	r0, #1
 80008c6:	f004 fb39 	bl	8004f3c <osDelay>
	osSemaphoreWait(PermHandle, osWaitForever);
 80008ca:	e7c7      	b.n	800085c <wyswietlacz_init+0x8>
 80008cc:	200040cc 	.word	0x200040cc
 80008d0:	20000028 	.word	0x20000028
 80008d4:	2000403c 	.word	0x2000403c
 80008d8:	20000034 	.word	0x20000034
 80008dc:	20000038 	.word	0x20000038
 80008e0:	2000003c 	.word	0x2000003c

080008e4 <pilot_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_pilot_init */
void pilot_init(void const * argument)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pilot_init */
  /* Infinite loop */
  for(;;)
  {
	  /* odczyt po wyjściu z pętli algorytmu sterowania lub początku programu (tylko jednorazowo) */
	  if(ostateczna == 0)
 80008ec:	4b62      	ldr	r3, [pc, #392]	; (8000a78 <pilot_init+0x194>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	f040 80bc 	bne.w	8000a6e <pilot_init+0x18a>
	  {
		  /* oczekiwanie na zezwolenie wpisania wartości (patrz niżej) */
		  if(zezwolenie == 1)
 80008f6:	4b61      	ldr	r3, [pc, #388]	; (8000a7c <pilot_init+0x198>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	2b01      	cmp	r3, #1
 80008fc:	f040 8093 	bne.w	8000a26 <pilot_init+0x142>
		  {
		  osSemaphoreWait(PermHandle, osWaitForever);
 8000900:	4b5f      	ldr	r3, [pc, #380]	; (8000a80 <pilot_init+0x19c>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	f04f 31ff 	mov.w	r1, #4294967295
 8000908:	4618      	mov	r0, r3
 800090a:	f004 fb5f 	bl	8004fcc <osSemaphoreWait>
		  HAL_Delay(600);
 800090e:	f44f 7016 	mov.w	r0, #600	; 0x258
 8000912:	f001 fad5 	bl	8001ec0 <HAL_Delay>

		  /* odczyt z pilota */
		  while(HAL_GPIO_ReadPin (IR_DATA_GPIO_Port, IR_DATA_Pin));
 8000916:	bf00      	nop
 8000918:	f44f 7100 	mov.w	r1, #512	; 0x200
 800091c:	4859      	ldr	r0, [pc, #356]	; (8000a84 <pilot_init+0x1a0>)
 800091e:	f001 fd7d 	bl	800241c <HAL_GPIO_ReadPin>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d1f7      	bne.n	8000918 <pilot_init+0x34>

	  		  data = receive_data ();
 8000928:	f000 f8ec 	bl	8000b04 <receive_data>
 800092c:	4602      	mov	r2, r0
 800092e:	4b56      	ldr	r3, [pc, #344]	; (8000a88 <pilot_init+0x1a4>)
 8000930:	601a      	str	r2, [r3, #0]

	  		/* konwersja danych na cyfry */
	  		if(convert_code (data)>=0 && convert_code (data) <=9)
 8000932:	4b55      	ldr	r3, [pc, #340]	; (8000a88 <pilot_init+0x1a4>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	4618      	mov	r0, r3
 8000938:	f000 f944 	bl	8000bc4 <convert_code>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	db10      	blt.n	8000964 <pilot_init+0x80>
 8000942:	4b51      	ldr	r3, [pc, #324]	; (8000a88 <pilot_init+0x1a4>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4618      	mov	r0, r3
 8000948:	f000 f93c 	bl	8000bc4 <convert_code>
 800094c:	4603      	mov	r3, r0
 800094e:	2b09      	cmp	r3, #9
 8000950:	dc08      	bgt.n	8000964 <pilot_init+0x80>
	  		{
	  			button = convert_code (data);
 8000952:	4b4d      	ldr	r3, [pc, #308]	; (8000a88 <pilot_init+0x1a4>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	4618      	mov	r0, r3
 8000958:	f000 f934 	bl	8000bc4 <convert_code>
 800095c:	4602      	mov	r2, r0
 800095e:	4b4b      	ldr	r3, [pc, #300]	; (8000a8c <pilot_init+0x1a8>)
 8000960:	601a      	str	r2, [r3, #0]
 8000962:	e00a      	b.n	800097a <pilot_init+0x96>
	  		}
	  		else if (convert_code (data) == 100)
 8000964:	4b48      	ldr	r3, [pc, #288]	; (8000a88 <pilot_init+0x1a4>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	4618      	mov	r0, r3
 800096a:	f000 f92b 	bl	8000bc4 <convert_code>
 800096e:	4603      	mov	r3, r0
 8000970:	2b64      	cmp	r3, #100	; 0x64
 8000972:	d102      	bne.n	800097a <pilot_init+0x96>
	  		{
	  			button = 100;
 8000974:	4b45      	ldr	r3, [pc, #276]	; (8000a8c <pilot_init+0x1a8>)
 8000976:	2264      	movs	r2, #100	; 0x64
 8000978:	601a      	str	r2, [r3, #0]
	  		}
	  		HAL_Delay(200);
 800097a:	20c8      	movs	r0, #200	; 0xc8
 800097c:	f001 faa0 	bl	8001ec0 <HAL_Delay>

	  		/* zapisywanie kolejnych cyfr do pamięci */
	  		if(what_to_display == 0)
 8000980:	4b43      	ldr	r3, [pc, #268]	; (8000a90 <pilot_init+0x1ac>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d11e      	bne.n	80009c6 <pilot_init+0xe2>
	  		{
	  			what_to_display = 1;
 8000988:	4b41      	ldr	r3, [pc, #260]	; (8000a90 <pilot_init+0x1ac>)
 800098a:	2201      	movs	r2, #1
 800098c:	601a      	str	r2, [r3, #0]
	  			cyfra_1 = button;
 800098e:	4b3f      	ldr	r3, [pc, #252]	; (8000a8c <pilot_init+0x1a8>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	4a40      	ldr	r2, [pc, #256]	; (8000a94 <pilot_init+0x1b0>)
 8000994:	6013      	str	r3, [r2, #0]
	  			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_SET);
 8000996:	2201      	movs	r2, #1
 8000998:	2180      	movs	r1, #128	; 0x80
 800099a:	483f      	ldr	r0, [pc, #252]	; (8000a98 <pilot_init+0x1b4>)
 800099c:	f001 fd56 	bl	800244c <HAL_GPIO_WritePin>
	  			display(cyfra_1,400);
 80009a0:	4b3c      	ldr	r3, [pc, #240]	; (8000a94 <pilot_init+0x1b0>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80009a8:	4618      	mov	r0, r3
 80009aa:	f000 fb43 	bl	8001034 <display>
	  			HAL_Delay(500);
 80009ae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80009b2:	f001 fa85 	bl	8001ec0 <HAL_Delay>
	  			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_RESET);
 80009b6:	2200      	movs	r2, #0
 80009b8:	2180      	movs	r1, #128	; 0x80
 80009ba:	4837      	ldr	r0, [pc, #220]	; (8000a98 <pilot_init+0x1b4>)
 80009bc:	f001 fd46 	bl	800244c <HAL_GPIO_WritePin>
	  			screenOFF();
 80009c0:	f000 fb04 	bl	8000fcc <screenOFF>
 80009c4:	e02a      	b.n	8000a1c <pilot_init+0x138>
	  		}
	  		else if(what_to_display == 1)
 80009c6:	4b32      	ldr	r3, [pc, #200]	; (8000a90 <pilot_init+0x1ac>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	2b01      	cmp	r3, #1
 80009cc:	d126      	bne.n	8000a1c <pilot_init+0x138>
	  		{
	  			what_to_display = 2;
 80009ce:	4b30      	ldr	r3, [pc, #192]	; (8000a90 <pilot_init+0x1ac>)
 80009d0:	2202      	movs	r2, #2
 80009d2:	601a      	str	r2, [r3, #0]
	  			cyfra_2 = button;
 80009d4:	4b2d      	ldr	r3, [pc, #180]	; (8000a8c <pilot_init+0x1a8>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a30      	ldr	r2, [pc, #192]	; (8000a9c <pilot_init+0x1b8>)
 80009da:	6013      	str	r3, [r2, #0]
	  			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_SET);
 80009dc:	2201      	movs	r2, #1
 80009de:	2180      	movs	r1, #128	; 0x80
 80009e0:	482d      	ldr	r0, [pc, #180]	; (8000a98 <pilot_init+0x1b4>)
 80009e2:	f001 fd33 	bl	800244c <HAL_GPIO_WritePin>
	  			display(cyfra_2,400);
 80009e6:	4b2d      	ldr	r3, [pc, #180]	; (8000a9c <pilot_init+0x1b8>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80009ee:	4618      	mov	r0, r3
 80009f0:	f000 fb20 	bl	8001034 <display>
	  			HAL_Delay(500);
 80009f4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80009f8:	f001 fa62 	bl	8001ec0 <HAL_Delay>
	  			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_RESET);
 80009fc:	2200      	movs	r2, #0
 80009fe:	2180      	movs	r1, #128	; 0x80
 8000a00:	4825      	ldr	r0, [pc, #148]	; (8000a98 <pilot_init+0x1b4>)
 8000a02:	f001 fd23 	bl	800244c <HAL_GPIO_WritePin>
	  			screenOFF();
 8000a06:	f000 fae1 	bl	8000fcc <screenOFF>
	  			zezwolenie = 0;
 8000a0a:	4b1c      	ldr	r3, [pc, #112]	; (8000a7c <pilot_init+0x198>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
	  			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin,GPIO_PIN_RESET); //sygnalizacja zezwolenia wpisania wartości
 8000a10:	2200      	movs	r2, #0
 8000a12:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a16:	4820      	ldr	r0, [pc, #128]	; (8000a98 <pilot_init+0x1b4>)
 8000a18:	f001 fd18 	bl	800244c <HAL_GPIO_WritePin>
	  		}

	  		osSemaphoreRelease(PermHandle);
 8000a1c:	4b18      	ldr	r3, [pc, #96]	; (8000a80 <pilot_init+0x19c>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4618      	mov	r0, r3
 8000a22:	f004 fb21 	bl	8005068 <osSemaphoreRelease>
	  }
	  else;

	  /* zezwolenie na wpisanie wartości */
	  if(HAL_GPIO_ReadPin (IR_DATA_GPIO_Port, IR_DATA_Pin) == GPIO_PIN_RESET && a == 0 && HAL_GPIO_ReadPin (LD2_GPIO_Port, LD2_Pin) == GPIO_PIN_RESET)
 8000a26:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a2a:	4816      	ldr	r0, [pc, #88]	; (8000a84 <pilot_init+0x1a0>)
 8000a2c:	f001 fcf6 	bl	800241c <HAL_GPIO_ReadPin>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d11b      	bne.n	8000a6e <pilot_init+0x18a>
 8000a36:	4b1a      	ldr	r3, [pc, #104]	; (8000aa0 <pilot_init+0x1bc>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d117      	bne.n	8000a6e <pilot_init+0x18a>
 8000a3e:	2180      	movs	r1, #128	; 0x80
 8000a40:	4815      	ldr	r0, [pc, #84]	; (8000a98 <pilot_init+0x1b4>)
 8000a42:	f001 fceb 	bl	800241c <HAL_GPIO_ReadPin>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d110      	bne.n	8000a6e <pilot_init+0x18a>
	  {
		  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin,GPIO_PIN_SET);
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a52:	4811      	ldr	r0, [pc, #68]	; (8000a98 <pilot_init+0x1b4>)
 8000a54:	f001 fcfa 	bl	800244c <HAL_GPIO_WritePin>
		  zezwolenie = 1;
 8000a58:	4b08      	ldr	r3, [pc, #32]	; (8000a7c <pilot_init+0x198>)
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	601a      	str	r2, [r3, #0]
		  a=1;
 8000a5e:	4b10      	ldr	r3, [pc, #64]	; (8000aa0 <pilot_init+0x1bc>)
 8000a60:	2201      	movs	r2, #1
 8000a62:	601a      	str	r2, [r3, #0]
		  screenOFF();
 8000a64:	f000 fab2 	bl	8000fcc <screenOFF>
		  HAL_Delay(100);
 8000a68:	2064      	movs	r0, #100	; 0x64
 8000a6a:	f001 fa29 	bl	8001ec0 <HAL_Delay>
	  }
	  else;

	  }
	  else;
    osDelay(1);
 8000a6e:	2001      	movs	r0, #1
 8000a70:	f004 fa64 	bl	8004f3c <osDelay>
	  if(ostateczna == 0)
 8000a74:	e73a      	b.n	80008ec <pilot_init+0x8>
 8000a76:	bf00      	nop
 8000a78:	20000040 	.word	0x20000040
 8000a7c:	20000030 	.word	0x20000030
 8000a80:	200040cc 	.word	0x200040cc
 8000a84:	40021800 	.word	0x40021800
 8000a88:	20004084 	.word	0x20004084
 8000a8c:	2000002c 	.word	0x2000002c
 8000a90:	20000028 	.word	0x20000028
 8000a94:	20000034 	.word	0x20000034
 8000a98:	40020400 	.word	0x40020400
 8000a9c:	20000038 	.word	0x20000038
 8000aa0:	20000044 	.word	0x20000044

08000aa4 <delay>:

#include "functions.h"

/* opóźnienie w us TIM1 */
void delay (uint32_t us)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000aac:	4b08      	ldr	r3, [pc, #32]	; (8000ad0 <delay+0x2c>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim1))<us);
 8000ab4:	bf00      	nop
 8000ab6:	4b06      	ldr	r3, [pc, #24]	; (8000ad0 <delay+0x2c>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000abc:	687a      	ldr	r2, [r7, #4]
 8000abe:	429a      	cmp	r2, r3
 8000ac0:	d8f9      	bhi.n	8000ab6 <delay+0x12>
}
 8000ac2:	bf00      	nop
 8000ac4:	370c      	adds	r7, #12
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	20004088 	.word	0x20004088

08000ad4 <delay1>:

/* opóźnienie w us TIM3 */
void delay1 (uint32_t us)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8000adc:	4b08      	ldr	r3, [pc, #32]	; (8000b00 <delay1+0x2c>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim3))<us);
 8000ae4:	bf00      	nop
 8000ae6:	4b06      	ldr	r3, [pc, #24]	; (8000b00 <delay1+0x2c>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000aec:	687a      	ldr	r2, [r7, #4]
 8000aee:	429a      	cmp	r2, r3
 8000af0:	d8f9      	bhi.n	8000ae6 <delay1+0x12>
}
 8000af2:	bf00      	nop
 8000af4:	370c      	adds	r7, #12
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	20004040 	.word	0x20004040

08000b04 <receive_data>:

/* odczyt danych z czujnika IR (pilot) */
uint32_t receive_data (void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
	uint32_t code=0;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	607b      	str	r3, [r7, #4]

		  /* The START Sequence begin here
	   * there will be a pulse of 9ms LOW and
	   * than 4.5 ms space (HIGH)
	   */
	  while (!(HAL_GPIO_ReadPin (IR_DATA_GPIO_Port, IR_DATA_Pin)));  // wait for the pin to go high.. 9ms LOW
 8000b0e:	bf00      	nop
 8000b10:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b14:	4829      	ldr	r0, [pc, #164]	; (8000bbc <receive_data+0xb8>)
 8000b16:	f001 fc81 	bl	800241c <HAL_GPIO_ReadPin>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d0f7      	beq.n	8000b10 <receive_data+0xc>

	  while ((HAL_GPIO_ReadPin (IR_DATA_GPIO_Port, IR_DATA_Pin)));  // wait for the pin to go low.. 4.5ms HIGH
 8000b20:	bf00      	nop
 8000b22:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b26:	4825      	ldr	r0, [pc, #148]	; (8000bbc <receive_data+0xb8>)
 8000b28:	f001 fc78 	bl	800241c <HAL_GPIO_ReadPin>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d1f7      	bne.n	8000b22 <receive_data+0x1e>
	   * We are only going to check the SPACE after 562.5us pulse
	   * if the space is 562.5us, the bit indicates '0'
	   * if the space is around 1.6ms, the bit is '1'
	   */

	  for (int i=0; i<32; i++)
 8000b32:	2300      	movs	r3, #0
 8000b34:	603b      	str	r3, [r7, #0]
 8000b36:	e038      	b.n	8000baa <receive_data+0xa6>
	  {
		  count=0;
 8000b38:	4b21      	ldr	r3, [pc, #132]	; (8000bc0 <receive_data+0xbc>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	701a      	strb	r2, [r3, #0]

		  while (!(HAL_GPIO_ReadPin (IR_DATA_GPIO_Port, IR_DATA_Pin))); // wait for pin to go high.. this is 562.5us LOW
 8000b3e:	bf00      	nop
 8000b40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b44:	481d      	ldr	r0, [pc, #116]	; (8000bbc <receive_data+0xb8>)
 8000b46:	f001 fc69 	bl	800241c <HAL_GPIO_ReadPin>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d0f7      	beq.n	8000b40 <receive_data+0x3c>

		  while ((HAL_GPIO_ReadPin (IR_DATA_GPIO_Port, IR_DATA_Pin)))  // count the space length while the pin is high
 8000b50:	e008      	b.n	8000b64 <receive_data+0x60>
		  {
			  count++;
 8000b52:	4b1b      	ldr	r3, [pc, #108]	; (8000bc0 <receive_data+0xbc>)
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	3301      	adds	r3, #1
 8000b58:	b2da      	uxtb	r2, r3
 8000b5a:	4b19      	ldr	r3, [pc, #100]	; (8000bc0 <receive_data+0xbc>)
 8000b5c:	701a      	strb	r2, [r3, #0]
			  delay1(100);
 8000b5e:	2064      	movs	r0, #100	; 0x64
 8000b60:	f7ff ffb8 	bl	8000ad4 <delay1>
		  while ((HAL_GPIO_ReadPin (IR_DATA_GPIO_Port, IR_DATA_Pin)))  // count the space length while the pin is high
 8000b64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b68:	4814      	ldr	r0, [pc, #80]	; (8000bbc <receive_data+0xb8>)
 8000b6a:	f001 fc57 	bl	800241c <HAL_GPIO_ReadPin>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d1ee      	bne.n	8000b52 <receive_data+0x4e>
		  }

		  if (count > 12) // if the space is more than 1.2 ms
 8000b74:	4b12      	ldr	r3, [pc, #72]	; (8000bc0 <receive_data+0xbc>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	2b0c      	cmp	r3, #12
 8000b7a:	d909      	bls.n	8000b90 <receive_data+0x8c>
		  {
			  code |= (1UL << (31-i));   // write 1
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	f1c3 031f 	rsb	r3, r3, #31
 8000b82:	2201      	movs	r2, #1
 8000b84:	fa02 f303 	lsl.w	r3, r2, r3
 8000b88:	687a      	ldr	r2, [r7, #4]
 8000b8a:	4313      	orrs	r3, r2
 8000b8c:	607b      	str	r3, [r7, #4]
 8000b8e:	e009      	b.n	8000ba4 <receive_data+0xa0>
		  }

		  else code &= ~(1UL << (31-i));  // write 0
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	f1c3 031f 	rsb	r3, r3, #31
 8000b96:	2201      	movs	r2, #1
 8000b98:	fa02 f303 	lsl.w	r3, r2, r3
 8000b9c:	43db      	mvns	r3, r3
 8000b9e:	687a      	ldr	r2, [r7, #4]
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	607b      	str	r3, [r7, #4]
	  for (int i=0; i<32; i++)
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	603b      	str	r3, [r7, #0]
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	2b1f      	cmp	r3, #31
 8000bae:	ddc3      	ble.n	8000b38 <receive_data+0x34>
	  }

		return code;
 8000bb0:	687b      	ldr	r3, [r7, #4]
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	3708      	adds	r7, #8
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	40021800 	.word	0x40021800
 8000bc0:	200040c8 	.word	0x200040c8

08000bc4 <convert_code>:

/* konwersja danych z czujnika IR (pilot) na cyfry */
int convert_code (uint32_t code)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b085      	sub	sp, #20
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
	int wynik;
	code = code - 16700000;
 8000bcc:	687a      	ldr	r2, [r7, #4]
 8000bce:	4b32      	ldr	r3, [pc, #200]	; (8000c98 <convert_code+0xd4>)
 8000bd0:	4413      	add	r3, r2
 8000bd2:	607b      	str	r3, [r7, #4]

	if(code == 24175)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	f645 626f 	movw	r2, #24175	; 0x5e6f
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d102      	bne.n	8000be4 <convert_code+0x20>
	{
		wynik = 1;
 8000bde:	2301      	movs	r3, #1
 8000be0:	60fb      	str	r3, [r7, #12]
 8000be2:	e051      	b.n	8000c88 <convert_code+0xc4>
	}
	else if (code == 18055)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	f244 6287 	movw	r2, #18055	; 0x4687
 8000bea:	4293      	cmp	r3, r2
 8000bec:	d102      	bne.n	8000bf4 <convert_code+0x30>
	{
		wynik = 2;
 8000bee:	2302      	movs	r3, #2
 8000bf0:	60fb      	str	r3, [r7, #12]
 8000bf2:	e049      	b.n	8000c88 <convert_code+0xc4>
	}
	else if (code == 43045)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	f64a 0225 	movw	r2, #43045	; 0xa825
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d102      	bne.n	8000c04 <convert_code+0x40>
	{
		wynik = 3;
 8000bfe:	2303      	movs	r3, #3
 8000c00:	60fb      	str	r3, [r7, #12]
 8000c02:	e041      	b.n	8000c88 <convert_code+0xc4>
	}
	else if (code == 16015)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	f643 628f 	movw	r2, #16015	; 0x3e8f
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d102      	bne.n	8000c14 <convert_code+0x50>
	{
		wynik = 4;
 8000c0e:	2304      	movs	r3, #4
 8000c10:	60fb      	str	r3, [r7, #12]
 8000c12:	e039      	b.n	8000c88 <convert_code+0xc4>
	}
	else if (code == 26215)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	f246 6267 	movw	r2, #26215	; 0x6667
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d102      	bne.n	8000c24 <convert_code+0x60>
	{
		wynik = 5;
 8000c1e:	2305      	movs	r3, #5
 8000c20:	60fb      	str	r3, [r7, #12]
 8000c22:	e031      	b.n	8000c88 <convert_code+0xc4>
	}
	else if (code == 34885)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	f648 0245 	movw	r2, #34885	; 0x8845
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d102      	bne.n	8000c34 <convert_code+0x70>
	{
		wynik = 6;
 8000c2e:	2306      	movs	r3, #6
 8000c30:	60fb      	str	r3, [r7, #12]
 8000c32:	e029      	b.n	8000c88 <convert_code+0xc4>
	}
	else if (code == 28765)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	f247 025d 	movw	r2, #28765	; 0x705d
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d102      	bne.n	8000c44 <convert_code+0x80>
	{
		wynik = 7;
 8000c3e:	2307      	movs	r3, #7
 8000c40:	60fb      	str	r3, [r7, #12]
 8000c42:	e021      	b.n	8000c88 <convert_code+0xc4>
	}
	else if (code == 30805)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	f647 0255 	movw	r2, #30805	; 0x7855
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	d102      	bne.n	8000c54 <convert_code+0x90>
	{
		wynik = 8;
 8000c4e:	2308      	movs	r3, #8
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	e019      	b.n	8000c88 <convert_code+0xc4>
	}
	else if (code == 32845)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	f248 024d 	movw	r2, #32845	; 0x804d
 8000c5a:	4293      	cmp	r3, r2
 8000c5c:	d102      	bne.n	8000c64 <convert_code+0xa0>
	{
		wynik = 9;
 8000c5e:	2309      	movs	r3, #9
 8000c60:	60fb      	str	r3, [r7, #12]
 8000c62:	e011      	b.n	8000c88 <convert_code+0xc4>
	}
	else if (code == 38455)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	f249 6237 	movw	r2, #38455	; 0x9637
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	d102      	bne.n	8000c74 <convert_code+0xb0>
	{
		wynik = 0;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	60fb      	str	r3, [r7, #12]
 8000c72:	e009      	b.n	8000c88 <convert_code+0xc4>
	}
	else if (code == 36925)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	f249 023d 	movw	r2, #36925	; 0x903d
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d102      	bne.n	8000c84 <convert_code+0xc0>
	{
		wynik = 100; //exit
 8000c7e:	2364      	movs	r3, #100	; 0x64
 8000c80:	60fb      	str	r3, [r7, #12]
 8000c82:	e001      	b.n	8000c88 <convert_code+0xc4>
	}
	else
	{
		wynik = 10;
 8000c84:	230a      	movs	r3, #10
 8000c86:	60fb      	str	r3, [r7, #12]
	}

	return wynik;
 8000c88:	68fb      	ldr	r3, [r7, #12]
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3714      	adds	r7, #20
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop
 8000c98:	ff012da0 	.word	0xff012da0

08000c9c <hcsr04_read>:

/* odczyt z czujnika odległości */
uint32_t hcsr04_read (void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
	local_time=0;
 8000ca0:	4b19      	ldr	r3, [pc, #100]	; (8000d08 <hcsr04_read+0x6c>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);  // pull the TRIG pin HIGH
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	2108      	movs	r1, #8
 8000caa:	4818      	ldr	r0, [pc, #96]	; (8000d0c <hcsr04_read+0x70>)
 8000cac:	f001 fbce 	bl	800244c <HAL_GPIO_WritePin>
	delay(2);  // wait for 2 us
 8000cb0:	2002      	movs	r0, #2
 8000cb2:	f7ff fef7 	bl	8000aa4 <delay>


	HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	2108      	movs	r1, #8
 8000cba:	4814      	ldr	r0, [pc, #80]	; (8000d0c <hcsr04_read+0x70>)
 8000cbc:	f001 fbc6 	bl	800244c <HAL_GPIO_WritePin>
	delay(10);  // wait for 10 us
 8000cc0:	200a      	movs	r0, #10
 8000cc2:	f7ff feef 	bl	8000aa4 <delay>
	HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);  // pull the TRIG pin low
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	2108      	movs	r1, #8
 8000cca:	4810      	ldr	r0, [pc, #64]	; (8000d0c <hcsr04_read+0x70>)
 8000ccc:	f001 fbbe 	bl	800244c <HAL_GPIO_WritePin>

	// read the time for which the pin is high

	while (!(HAL_GPIO_ReadPin(Echo_GPIO_Port, Echo_Pin)));  // wait for the ECHO pin to go high
 8000cd0:	bf00      	nop
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	480e      	ldr	r0, [pc, #56]	; (8000d10 <hcsr04_read+0x74>)
 8000cd6:	f001 fba1 	bl	800241c <HAL_GPIO_ReadPin>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d0f8      	beq.n	8000cd2 <hcsr04_read+0x36>
	while (HAL_GPIO_ReadPin(Echo_GPIO_Port, Echo_Pin))    // while the pin is high
 8000ce0:	e007      	b.n	8000cf2 <hcsr04_read+0x56>
	 {
		local_time++;   // measure time for which the pin is high
 8000ce2:	4b09      	ldr	r3, [pc, #36]	; (8000d08 <hcsr04_read+0x6c>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	3301      	adds	r3, #1
 8000ce8:	4a07      	ldr	r2, [pc, #28]	; (8000d08 <hcsr04_read+0x6c>)
 8000cea:	6013      	str	r3, [r2, #0]
		delay (1);
 8000cec:	2001      	movs	r0, #1
 8000cee:	f7ff fed9 	bl	8000aa4 <delay>
	while (HAL_GPIO_ReadPin(Echo_GPIO_Port, Echo_Pin))    // while the pin is high
 8000cf2:	2101      	movs	r1, #1
 8000cf4:	4806      	ldr	r0, [pc, #24]	; (8000d10 <hcsr04_read+0x74>)
 8000cf6:	f001 fb91 	bl	800241c <HAL_GPIO_ReadPin>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d1f0      	bne.n	8000ce2 <hcsr04_read+0x46>
	 }
	return local_time;
 8000d00:	4b01      	ldr	r3, [pc, #4]	; (8000d08 <hcsr04_read+0x6c>)
 8000d02:	681b      	ldr	r3, [r3, #0]
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	20004038 	.word	0x20004038
 8000d0c:	40020000 	.word	0x40020000
 8000d10:	40020800 	.word	0x40020800

08000d14 <screenON>:

/* konfiguracja stanów wyjść "segmentowych" w zależności od cyfry */
void screenON(int number)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
			if(number == 1)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2b01      	cmp	r3, #1
 8000d20:	d10c      	bne.n	8000d3c <screenON+0x28>
			{
				HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_SET);
 8000d22:	2201      	movs	r2, #1
 8000d24:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d28:	48a5      	ldr	r0, [pc, #660]	; (8000fc0 <screenON+0x2ac>)
 8000d2a:	f001 fb8f 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_SET);
 8000d2e:	2201      	movs	r2, #1
 8000d30:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d34:	48a2      	ldr	r0, [pc, #648]	; (8000fc0 <screenON+0x2ac>)
 8000d36:	f001 fb89 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_SET);
				HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
				HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_SET);
			}
			else;
}
 8000d3a:	e13c      	b.n	8000fb6 <screenON+0x2a2>
			else if(number == 2)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	2b02      	cmp	r3, #2
 8000d40:	d11e      	bne.n	8000d80 <screenON+0x6c>
				HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_SET);
 8000d42:	2201      	movs	r2, #1
 8000d44:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d48:	489e      	ldr	r0, [pc, #632]	; (8000fc4 <screenON+0x2b0>)
 8000d4a:	f001 fb7f 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_SET);
 8000d4e:	2201      	movs	r2, #1
 8000d50:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d54:	489a      	ldr	r0, [pc, #616]	; (8000fc0 <screenON+0x2ac>)
 8000d56:	f001 fb79 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_SET);
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d60:	4899      	ldr	r0, [pc, #612]	; (8000fc8 <screenON+0x2b4>)
 8000d62:	f001 fb73 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 8000d66:	2201      	movs	r2, #1
 8000d68:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d6c:	4894      	ldr	r0, [pc, #592]	; (8000fc0 <screenON+0x2ac>)
 8000d6e:	f001 fb6d 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_SET);
 8000d72:	2201      	movs	r2, #1
 8000d74:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d78:	4892      	ldr	r0, [pc, #584]	; (8000fc4 <screenON+0x2b0>)
 8000d7a:	f001 fb67 	bl	800244c <HAL_GPIO_WritePin>
}
 8000d7e:	e11a      	b.n	8000fb6 <screenON+0x2a2>
			else if(number == 3)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	2b03      	cmp	r3, #3
 8000d84:	d11e      	bne.n	8000dc4 <screenON+0xb0>
				HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_SET);
 8000d86:	2201      	movs	r2, #1
 8000d88:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d8c:	488d      	ldr	r0, [pc, #564]	; (8000fc4 <screenON+0x2b0>)
 8000d8e:	f001 fb5d 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_SET);
 8000d92:	2201      	movs	r2, #1
 8000d94:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d98:	4889      	ldr	r0, [pc, #548]	; (8000fc0 <screenON+0x2ac>)
 8000d9a:	f001 fb57 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_SET);
 8000d9e:	2201      	movs	r2, #1
 8000da0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000da4:	4888      	ldr	r0, [pc, #544]	; (8000fc8 <screenON+0x2b4>)
 8000da6:	f001 fb51 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_SET);
 8000daa:	2201      	movs	r2, #1
 8000dac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000db0:	4883      	ldr	r0, [pc, #524]	; (8000fc0 <screenON+0x2ac>)
 8000db2:	f001 fb4b 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_SET);
 8000db6:	2201      	movs	r2, #1
 8000db8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000dbc:	4881      	ldr	r0, [pc, #516]	; (8000fc4 <screenON+0x2b0>)
 8000dbe:	f001 fb45 	bl	800244c <HAL_GPIO_WritePin>
}
 8000dc2:	e0f8      	b.n	8000fb6 <screenON+0x2a2>
			else if(number == 4)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2b04      	cmp	r3, #4
 8000dc8:	d118      	bne.n	8000dfc <screenON+0xe8>
				HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_SET);
 8000dca:	2201      	movs	r2, #1
 8000dcc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000dd0:	487b      	ldr	r0, [pc, #492]	; (8000fc0 <screenON+0x2ac>)
 8000dd2:	f001 fb3b 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_SET);
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ddc:	487a      	ldr	r0, [pc, #488]	; (8000fc8 <screenON+0x2b4>)
 8000dde:	f001 fb35 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_SET);
 8000de2:	2201      	movs	r2, #1
 8000de4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000de8:	4875      	ldr	r0, [pc, #468]	; (8000fc0 <screenON+0x2ac>)
 8000dea:	f001 fb2f 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_SET);
 8000dee:	2201      	movs	r2, #1
 8000df0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000df4:	4873      	ldr	r0, [pc, #460]	; (8000fc4 <screenON+0x2b0>)
 8000df6:	f001 fb29 	bl	800244c <HAL_GPIO_WritePin>
}
 8000dfa:	e0dc      	b.n	8000fb6 <screenON+0x2a2>
			else if(number == 5)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	2b05      	cmp	r3, #5
 8000e00:	d11e      	bne.n	8000e40 <screenON+0x12c>
				HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_SET);
 8000e02:	2201      	movs	r2, #1
 8000e04:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e08:	486e      	ldr	r0, [pc, #440]	; (8000fc4 <screenON+0x2b0>)
 8000e0a:	f001 fb1f 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_SET);
 8000e0e:	2201      	movs	r2, #1
 8000e10:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e14:	486b      	ldr	r0, [pc, #428]	; (8000fc4 <screenON+0x2b0>)
 8000e16:	f001 fb19 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_SET);
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e20:	4869      	ldr	r0, [pc, #420]	; (8000fc8 <screenON+0x2b4>)
 8000e22:	f001 fb13 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_SET);
 8000e26:	2201      	movs	r2, #1
 8000e28:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e2c:	4864      	ldr	r0, [pc, #400]	; (8000fc0 <screenON+0x2ac>)
 8000e2e:	f001 fb0d 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_SET);
 8000e32:	2201      	movs	r2, #1
 8000e34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e38:	4862      	ldr	r0, [pc, #392]	; (8000fc4 <screenON+0x2b0>)
 8000e3a:	f001 fb07 	bl	800244c <HAL_GPIO_WritePin>
}
 8000e3e:	e0ba      	b.n	8000fb6 <screenON+0x2a2>
			else if(number == 6)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	2b06      	cmp	r3, #6
 8000e44:	d124      	bne.n	8000e90 <screenON+0x17c>
				HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_SET);
 8000e46:	2201      	movs	r2, #1
 8000e48:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e4c:	485d      	ldr	r0, [pc, #372]	; (8000fc4 <screenON+0x2b0>)
 8000e4e:	f001 fafd 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_SET);
 8000e52:	2201      	movs	r2, #1
 8000e54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e58:	485a      	ldr	r0, [pc, #360]	; (8000fc4 <screenON+0x2b0>)
 8000e5a:	f001 faf7 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_SET);
 8000e5e:	2201      	movs	r2, #1
 8000e60:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e64:	4858      	ldr	r0, [pc, #352]	; (8000fc8 <screenON+0x2b4>)
 8000e66:	f001 faf1 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_SET);
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e70:	4853      	ldr	r0, [pc, #332]	; (8000fc0 <screenON+0x2ac>)
 8000e72:	f001 faeb 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_SET);
 8000e76:	2201      	movs	r2, #1
 8000e78:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e7c:	4851      	ldr	r0, [pc, #324]	; (8000fc4 <screenON+0x2b0>)
 8000e7e:	f001 fae5 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 8000e82:	2201      	movs	r2, #1
 8000e84:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e88:	484d      	ldr	r0, [pc, #308]	; (8000fc0 <screenON+0x2ac>)
 8000e8a:	f001 fadf 	bl	800244c <HAL_GPIO_WritePin>
}
 8000e8e:	e092      	b.n	8000fb6 <screenON+0x2a2>
			else if(number == 7)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2b07      	cmp	r3, #7
 8000e94:	d112      	bne.n	8000ebc <screenON+0x1a8>
				HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_SET);
 8000e96:	2201      	movs	r2, #1
 8000e98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e9c:	4848      	ldr	r0, [pc, #288]	; (8000fc0 <screenON+0x2ac>)
 8000e9e:	f001 fad5 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_SET);
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ea8:	4845      	ldr	r0, [pc, #276]	; (8000fc0 <screenON+0x2ac>)
 8000eaa:	f001 facf 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_SET);
 8000eae:	2201      	movs	r2, #1
 8000eb0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000eb4:	4843      	ldr	r0, [pc, #268]	; (8000fc4 <screenON+0x2b0>)
 8000eb6:	f001 fac9 	bl	800244c <HAL_GPIO_WritePin>
}
 8000eba:	e07c      	b.n	8000fb6 <screenON+0x2a2>
			else if(number == 8)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2b08      	cmp	r3, #8
 8000ec0:	d12a      	bne.n	8000f18 <screenON+0x204>
				HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_SET);
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ec8:	483e      	ldr	r0, [pc, #248]	; (8000fc4 <screenON+0x2b0>)
 8000eca:	f001 fabf 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_SET);
 8000ece:	2201      	movs	r2, #1
 8000ed0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ed4:	483b      	ldr	r0, [pc, #236]	; (8000fc4 <screenON+0x2b0>)
 8000ed6:	f001 fab9 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_SET);
 8000eda:	2201      	movs	r2, #1
 8000edc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ee0:	4839      	ldr	r0, [pc, #228]	; (8000fc8 <screenON+0x2b4>)
 8000ee2:	f001 fab3 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_SET);
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000eec:	4834      	ldr	r0, [pc, #208]	; (8000fc0 <screenON+0x2ac>)
 8000eee:	f001 faad 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_SET);
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ef8:	4832      	ldr	r0, [pc, #200]	; (8000fc4 <screenON+0x2b0>)
 8000efa:	f001 faa7 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 8000efe:	2201      	movs	r2, #1
 8000f00:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f04:	482e      	ldr	r0, [pc, #184]	; (8000fc0 <screenON+0x2ac>)
 8000f06:	f001 faa1 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_SET);
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f10:	482b      	ldr	r0, [pc, #172]	; (8000fc0 <screenON+0x2ac>)
 8000f12:	f001 fa9b 	bl	800244c <HAL_GPIO_WritePin>
}
 8000f16:	e04e      	b.n	8000fb6 <screenON+0x2a2>
			else if(number == 9)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2b09      	cmp	r3, #9
 8000f1c:	d124      	bne.n	8000f68 <screenON+0x254>
				HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_SET);
 8000f1e:	2201      	movs	r2, #1
 8000f20:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f24:	4827      	ldr	r0, [pc, #156]	; (8000fc4 <screenON+0x2b0>)
 8000f26:	f001 fa91 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_SET);
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f30:	4824      	ldr	r0, [pc, #144]	; (8000fc4 <screenON+0x2b0>)
 8000f32:	f001 fa8b 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_SET);
 8000f36:	2201      	movs	r2, #1
 8000f38:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f3c:	4822      	ldr	r0, [pc, #136]	; (8000fc8 <screenON+0x2b4>)
 8000f3e:	f001 fa85 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_SET);
 8000f42:	2201      	movs	r2, #1
 8000f44:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f48:	481d      	ldr	r0, [pc, #116]	; (8000fc0 <screenON+0x2ac>)
 8000f4a:	f001 fa7f 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_SET);
 8000f4e:	2201      	movs	r2, #1
 8000f50:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f54:	481b      	ldr	r0, [pc, #108]	; (8000fc4 <screenON+0x2b0>)
 8000f56:	f001 fa79 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_SET);
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f60:	4817      	ldr	r0, [pc, #92]	; (8000fc0 <screenON+0x2ac>)
 8000f62:	f001 fa73 	bl	800244c <HAL_GPIO_WritePin>
}
 8000f66:	e026      	b.n	8000fb6 <screenON+0x2a2>
			else if(number == 0)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d123      	bne.n	8000fb6 <screenON+0x2a2>
				HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_SET);
 8000f6e:	2201      	movs	r2, #1
 8000f70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f74:	4813      	ldr	r0, [pc, #76]	; (8000fc4 <screenON+0x2b0>)
 8000f76:	f001 fa69 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_SET);
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f80:	4810      	ldr	r0, [pc, #64]	; (8000fc4 <screenON+0x2b0>)
 8000f82:	f001 fa63 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_SET);
 8000f86:	2201      	movs	r2, #1
 8000f88:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f8c:	480c      	ldr	r0, [pc, #48]	; (8000fc0 <screenON+0x2ac>)
 8000f8e:	f001 fa5d 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_SET);
 8000f92:	2201      	movs	r2, #1
 8000f94:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f98:	480a      	ldr	r0, [pc, #40]	; (8000fc4 <screenON+0x2b0>)
 8000f9a:	f001 fa57 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fa4:	4806      	ldr	r0, [pc, #24]	; (8000fc0 <screenON+0x2ac>)
 8000fa6:	f001 fa51 	bl	800244c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_SET);
 8000faa:	2201      	movs	r2, #1
 8000fac:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fb0:	4803      	ldr	r0, [pc, #12]	; (8000fc0 <screenON+0x2ac>)
 8000fb2:	f001 fa4b 	bl	800244c <HAL_GPIO_WritePin>
}
 8000fb6:	bf00      	nop
 8000fb8:	3708      	adds	r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	40021000 	.word	0x40021000
 8000fc4:	40021400 	.word	0x40021400
 8000fc8:	40021800 	.word	0x40021800

08000fcc <screenOFF>:

/* reset wyjść "segmentowych */
void screenOFF(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
					HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fd6:	4814      	ldr	r0, [pc, #80]	; (8001028 <screenOFF+0x5c>)
 8000fd8:	f001 fa38 	bl	800244c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_RESET);
 8000fdc:	2200      	movs	r2, #0
 8000fde:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fe2:	4811      	ldr	r0, [pc, #68]	; (8001028 <screenOFF+0x5c>)
 8000fe4:	f001 fa32 	bl	800244c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 8000fe8:	2200      	movs	r2, #0
 8000fea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fee:	480f      	ldr	r0, [pc, #60]	; (800102c <screenOFF+0x60>)
 8000ff0:	f001 fa2c 	bl	800244c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ffa:	480d      	ldr	r0, [pc, #52]	; (8001030 <screenOFF+0x64>)
 8000ffc:	f001 fa26 	bl	800244c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 8001000:	2200      	movs	r2, #0
 8001002:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001006:	4808      	ldr	r0, [pc, #32]	; (8001028 <screenOFF+0x5c>)
 8001008:	f001 fa20 	bl	800244c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_RESET);
 800100c:	2200      	movs	r2, #0
 800100e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001012:	4807      	ldr	r0, [pc, #28]	; (8001030 <screenOFF+0x64>)
 8001014:	f001 fa1a 	bl	800244c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 8001018:	2200      	movs	r2, #0
 800101a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800101e:	4804      	ldr	r0, [pc, #16]	; (8001030 <screenOFF+0x64>)
 8001020:	f001 fa14 	bl	800244c <HAL_GPIO_WritePin>

}
 8001024:	bf00      	nop
 8001026:	bd80      	pop	{r7, pc}
 8001028:	40021400 	.word	0x40021400
 800102c:	40021800 	.word	0x40021800
 8001030:	40021000 	.word	0x40021000

08001034 <display>:

/* wyświetlanie wartości na wyświetlaczu 7-segmentowym */
void display(int cyfra, int czas)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b088      	sub	sp, #32
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 800103e:	2200      	movs	r2, #0
 8001040:	2110      	movs	r1, #16
 8001042:	48bf      	ldr	r0, [pc, #764]	; (8001340 <display+0x30c>)
 8001044:	f001 fa02 	bl	800244c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_RESET);
 8001048:	2200      	movs	r2, #0
 800104a:	2110      	movs	r1, #16
 800104c:	48bd      	ldr	r0, [pc, #756]	; (8001344 <display+0x310>)
 800104e:	f001 f9fd 	bl	800244c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, GPIO_PIN_RESET);
 8001052:	2200      	movs	r2, #0
 8001054:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001058:	48bb      	ldr	r0, [pc, #748]	; (8001348 <display+0x314>)
 800105a:	f001 f9f7 	bl	800244c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, GPIO_PIN_RESET);
 800105e:	2200      	movs	r2, #0
 8001060:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001064:	48b9      	ldr	r0, [pc, #740]	; (800134c <display+0x318>)
 8001066:	f001 f9f1 	bl	800244c <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 800106a:	2200      	movs	r2, #0
 800106c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001070:	48b6      	ldr	r0, [pc, #728]	; (800134c <display+0x318>)
 8001072:	f001 f9eb 	bl	800244c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 8001076:	2200      	movs	r2, #0
 8001078:	f44f 7100 	mov.w	r1, #512	; 0x200
 800107c:	48b4      	ldr	r0, [pc, #720]	; (8001350 <display+0x31c>)
 800107e:	f001 f9e5 	bl	800244c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 8001082:	2200      	movs	r2, #0
 8001084:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001088:	48b1      	ldr	r0, [pc, #708]	; (8001350 <display+0x31c>)
 800108a:	f001 f9df 	bl	800244c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 800108e:	2200      	movs	r2, #0
 8001090:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001094:	48ad      	ldr	r0, [pc, #692]	; (800134c <display+0x318>)
 8001096:	f001 f9d9 	bl	800244c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_RESET);
 800109a:	2200      	movs	r2, #0
 800109c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010a0:	48ab      	ldr	r0, [pc, #684]	; (8001350 <display+0x31c>)
 80010a2:	f001 f9d3 	bl	800244c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_RESET);
 80010a6:	2200      	movs	r2, #0
 80010a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010ac:	48a7      	ldr	r0, [pc, #668]	; (800134c <display+0x318>)
 80010ae:	f001 f9cd 	bl	800244c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 80010b2:	2200      	movs	r2, #0
 80010b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010b8:	48a6      	ldr	r0, [pc, #664]	; (8001354 <display+0x320>)
 80010ba:	f001 f9c7 	bl	800244c <HAL_GPIO_WritePin>

	if(cyfra <10)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2b09      	cmp	r3, #9
 80010c2:	dc0c      	bgt.n	80010de <display+0xaa>
	{
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_SET);
 80010c4:	2201      	movs	r2, #1
 80010c6:	2110      	movs	r1, #16
 80010c8:	489d      	ldr	r0, [pc, #628]	; (8001340 <display+0x30c>)
 80010ca:	f001 f9bf 	bl	800244c <HAL_GPIO_WritePin>
		screenON(cyfra);
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f7ff fe20 	bl	8000d14 <screenON>
		HAL_Delay(czas);
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	4618      	mov	r0, r3
 80010d8:	f000 fef2 	bl	8001ec0 <HAL_Delay>
		screenOFF();
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_RESET);
		}
	}
	else;
}
 80010dc:	e12b      	b.n	8001336 <display+0x302>
	else if (cyfra >= 10 && cyfra < 20)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2b09      	cmp	r3, #9
 80010e2:	dd38      	ble.n	8001156 <display+0x122>
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2b13      	cmp	r3, #19
 80010e8:	dc35      	bgt.n	8001156 <display+0x122>
		for(long i = 0 ; i<czas/4 ; i++)
 80010ea:	2300      	movs	r3, #0
 80010ec:	61fb      	str	r3, [r7, #28]
 80010ee:	e028      	b.n	8001142 <display+0x10e>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_SET);
 80010f0:	2201      	movs	r2, #1
 80010f2:	2110      	movs	r1, #16
 80010f4:	4892      	ldr	r0, [pc, #584]	; (8001340 <display+0x30c>)
 80010f6:	f001 f9a9 	bl	800244c <HAL_GPIO_WritePin>
		screenON(1);
 80010fa:	2001      	movs	r0, #1
 80010fc:	f7ff fe0a 	bl	8000d14 <screenON>
		HAL_Delay(1);
 8001100:	2001      	movs	r0, #1
 8001102:	f000 fedd 	bl	8001ec0 <HAL_Delay>
		screenOFF();
 8001106:	f7ff ff61 	bl	8000fcc <screenOFF>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 800110a:	2200      	movs	r2, #0
 800110c:	2110      	movs	r1, #16
 800110e:	488c      	ldr	r0, [pc, #560]	; (8001340 <display+0x30c>)
 8001110:	f001 f99c 	bl	800244c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_SET);
 8001114:	2201      	movs	r2, #1
 8001116:	2110      	movs	r1, #16
 8001118:	488a      	ldr	r0, [pc, #552]	; (8001344 <display+0x310>)
 800111a:	f001 f997 	bl	800244c <HAL_GPIO_WritePin>
		screenON(cyfra-10);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	3b0a      	subs	r3, #10
 8001122:	4618      	mov	r0, r3
 8001124:	f7ff fdf6 	bl	8000d14 <screenON>
		HAL_Delay(1);
 8001128:	2001      	movs	r0, #1
 800112a:	f000 fec9 	bl	8001ec0 <HAL_Delay>
		screenOFF();
 800112e:	f7ff ff4d 	bl	8000fcc <screenOFF>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_RESET);
 8001132:	2200      	movs	r2, #0
 8001134:	2110      	movs	r1, #16
 8001136:	4883      	ldr	r0, [pc, #524]	; (8001344 <display+0x310>)
 8001138:	f001 f988 	bl	800244c <HAL_GPIO_WritePin>
		for(long i = 0 ; i<czas/4 ; i++)
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	3301      	adds	r3, #1
 8001140:	61fb      	str	r3, [r7, #28]
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	2b00      	cmp	r3, #0
 8001146:	da00      	bge.n	800114a <display+0x116>
 8001148:	3303      	adds	r3, #3
 800114a:	109b      	asrs	r3, r3, #2
 800114c:	461a      	mov	r2, r3
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	4293      	cmp	r3, r2
 8001152:	dbcd      	blt.n	80010f0 <display+0xbc>
 8001154:	e0ef      	b.n	8001336 <display+0x302>
	else if (cyfra >= 20 && cyfra < 30)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2b13      	cmp	r3, #19
 800115a:	dd38      	ble.n	80011ce <display+0x19a>
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2b1d      	cmp	r3, #29
 8001160:	dc35      	bgt.n	80011ce <display+0x19a>
		for(long i = 0 ; i<czas/4 ; i++)
 8001162:	2300      	movs	r3, #0
 8001164:	61bb      	str	r3, [r7, #24]
 8001166:	e028      	b.n	80011ba <display+0x186>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_SET);
 8001168:	2201      	movs	r2, #1
 800116a:	2110      	movs	r1, #16
 800116c:	4874      	ldr	r0, [pc, #464]	; (8001340 <display+0x30c>)
 800116e:	f001 f96d 	bl	800244c <HAL_GPIO_WritePin>
		screenON(2);
 8001172:	2002      	movs	r0, #2
 8001174:	f7ff fdce 	bl	8000d14 <screenON>
		HAL_Delay(1);
 8001178:	2001      	movs	r0, #1
 800117a:	f000 fea1 	bl	8001ec0 <HAL_Delay>
		screenOFF();
 800117e:	f7ff ff25 	bl	8000fcc <screenOFF>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 8001182:	2200      	movs	r2, #0
 8001184:	2110      	movs	r1, #16
 8001186:	486e      	ldr	r0, [pc, #440]	; (8001340 <display+0x30c>)
 8001188:	f001 f960 	bl	800244c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_SET);
 800118c:	2201      	movs	r2, #1
 800118e:	2110      	movs	r1, #16
 8001190:	486c      	ldr	r0, [pc, #432]	; (8001344 <display+0x310>)
 8001192:	f001 f95b 	bl	800244c <HAL_GPIO_WritePin>
		screenON(cyfra-20);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	3b14      	subs	r3, #20
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff fdba 	bl	8000d14 <screenON>
		HAL_Delay(1);
 80011a0:	2001      	movs	r0, #1
 80011a2:	f000 fe8d 	bl	8001ec0 <HAL_Delay>
		screenOFF();
 80011a6:	f7ff ff11 	bl	8000fcc <screenOFF>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_RESET);
 80011aa:	2200      	movs	r2, #0
 80011ac:	2110      	movs	r1, #16
 80011ae:	4865      	ldr	r0, [pc, #404]	; (8001344 <display+0x310>)
 80011b0:	f001 f94c 	bl	800244c <HAL_GPIO_WritePin>
		for(long i = 0 ; i<czas/4 ; i++)
 80011b4:	69bb      	ldr	r3, [r7, #24]
 80011b6:	3301      	adds	r3, #1
 80011b8:	61bb      	str	r3, [r7, #24]
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	da00      	bge.n	80011c2 <display+0x18e>
 80011c0:	3303      	adds	r3, #3
 80011c2:	109b      	asrs	r3, r3, #2
 80011c4:	461a      	mov	r2, r3
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	4293      	cmp	r3, r2
 80011ca:	dbcd      	blt.n	8001168 <display+0x134>
 80011cc:	e0b3      	b.n	8001336 <display+0x302>
	else if (cyfra >= 30 && cyfra < 40)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2b1d      	cmp	r3, #29
 80011d2:	dd38      	ble.n	8001246 <display+0x212>
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2b27      	cmp	r3, #39	; 0x27
 80011d8:	dc35      	bgt.n	8001246 <display+0x212>
		for(long i = 0 ; i<czas/4 ; i++)
 80011da:	2300      	movs	r3, #0
 80011dc:	617b      	str	r3, [r7, #20]
 80011de:	e028      	b.n	8001232 <display+0x1fe>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_SET);
 80011e0:	2201      	movs	r2, #1
 80011e2:	2110      	movs	r1, #16
 80011e4:	4856      	ldr	r0, [pc, #344]	; (8001340 <display+0x30c>)
 80011e6:	f001 f931 	bl	800244c <HAL_GPIO_WritePin>
		screenON(3);
 80011ea:	2003      	movs	r0, #3
 80011ec:	f7ff fd92 	bl	8000d14 <screenON>
		HAL_Delay(1);
 80011f0:	2001      	movs	r0, #1
 80011f2:	f000 fe65 	bl	8001ec0 <HAL_Delay>
		screenOFF();
 80011f6:	f7ff fee9 	bl	8000fcc <screenOFF>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 80011fa:	2200      	movs	r2, #0
 80011fc:	2110      	movs	r1, #16
 80011fe:	4850      	ldr	r0, [pc, #320]	; (8001340 <display+0x30c>)
 8001200:	f001 f924 	bl	800244c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_SET);
 8001204:	2201      	movs	r2, #1
 8001206:	2110      	movs	r1, #16
 8001208:	484e      	ldr	r0, [pc, #312]	; (8001344 <display+0x310>)
 800120a:	f001 f91f 	bl	800244c <HAL_GPIO_WritePin>
		screenON(cyfra-30);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	3b1e      	subs	r3, #30
 8001212:	4618      	mov	r0, r3
 8001214:	f7ff fd7e 	bl	8000d14 <screenON>
		HAL_Delay(1);
 8001218:	2001      	movs	r0, #1
 800121a:	f000 fe51 	bl	8001ec0 <HAL_Delay>
		screenOFF();
 800121e:	f7ff fed5 	bl	8000fcc <screenOFF>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_RESET);
 8001222:	2200      	movs	r2, #0
 8001224:	2110      	movs	r1, #16
 8001226:	4847      	ldr	r0, [pc, #284]	; (8001344 <display+0x310>)
 8001228:	f001 f910 	bl	800244c <HAL_GPIO_WritePin>
		for(long i = 0 ; i<czas/4 ; i++)
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	3301      	adds	r3, #1
 8001230:	617b      	str	r3, [r7, #20]
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	2b00      	cmp	r3, #0
 8001236:	da00      	bge.n	800123a <display+0x206>
 8001238:	3303      	adds	r3, #3
 800123a:	109b      	asrs	r3, r3, #2
 800123c:	461a      	mov	r2, r3
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	4293      	cmp	r3, r2
 8001242:	dbcd      	blt.n	80011e0 <display+0x1ac>
 8001244:	e077      	b.n	8001336 <display+0x302>
	else if (cyfra >= 40 && cyfra < 50)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2b27      	cmp	r3, #39	; 0x27
 800124a:	dd38      	ble.n	80012be <display+0x28a>
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2b31      	cmp	r3, #49	; 0x31
 8001250:	dc35      	bgt.n	80012be <display+0x28a>
		for(long i = 0 ; i<czas/4 ; i++)
 8001252:	2300      	movs	r3, #0
 8001254:	613b      	str	r3, [r7, #16]
 8001256:	e028      	b.n	80012aa <display+0x276>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_SET);
 8001258:	2201      	movs	r2, #1
 800125a:	2110      	movs	r1, #16
 800125c:	4838      	ldr	r0, [pc, #224]	; (8001340 <display+0x30c>)
 800125e:	f001 f8f5 	bl	800244c <HAL_GPIO_WritePin>
		screenON(4);
 8001262:	2004      	movs	r0, #4
 8001264:	f7ff fd56 	bl	8000d14 <screenON>
		HAL_Delay(1);
 8001268:	2001      	movs	r0, #1
 800126a:	f000 fe29 	bl	8001ec0 <HAL_Delay>
		screenOFF();
 800126e:	f7ff fead 	bl	8000fcc <screenOFF>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 8001272:	2200      	movs	r2, #0
 8001274:	2110      	movs	r1, #16
 8001276:	4832      	ldr	r0, [pc, #200]	; (8001340 <display+0x30c>)
 8001278:	f001 f8e8 	bl	800244c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_SET);
 800127c:	2201      	movs	r2, #1
 800127e:	2110      	movs	r1, #16
 8001280:	4830      	ldr	r0, [pc, #192]	; (8001344 <display+0x310>)
 8001282:	f001 f8e3 	bl	800244c <HAL_GPIO_WritePin>
		screenON(cyfra-40);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	3b28      	subs	r3, #40	; 0x28
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff fd42 	bl	8000d14 <screenON>
		HAL_Delay(1);
 8001290:	2001      	movs	r0, #1
 8001292:	f000 fe15 	bl	8001ec0 <HAL_Delay>
		screenOFF();
 8001296:	f7ff fe99 	bl	8000fcc <screenOFF>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_RESET);
 800129a:	2200      	movs	r2, #0
 800129c:	2110      	movs	r1, #16
 800129e:	4829      	ldr	r0, [pc, #164]	; (8001344 <display+0x310>)
 80012a0:	f001 f8d4 	bl	800244c <HAL_GPIO_WritePin>
		for(long i = 0 ; i<czas/4 ; i++)
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	3301      	adds	r3, #1
 80012a8:	613b      	str	r3, [r7, #16]
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	da00      	bge.n	80012b2 <display+0x27e>
 80012b0:	3303      	adds	r3, #3
 80012b2:	109b      	asrs	r3, r3, #2
 80012b4:	461a      	mov	r2, r3
 80012b6:	693b      	ldr	r3, [r7, #16]
 80012b8:	4293      	cmp	r3, r2
 80012ba:	dbcd      	blt.n	8001258 <display+0x224>
 80012bc:	e03b      	b.n	8001336 <display+0x302>
	else if (cyfra >= 50 && cyfra < 60)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2b31      	cmp	r3, #49	; 0x31
 80012c2:	dd38      	ble.n	8001336 <display+0x302>
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2b3b      	cmp	r3, #59	; 0x3b
 80012c8:	dc35      	bgt.n	8001336 <display+0x302>
		for(long i = 0 ; i<czas/4 ; i++)
 80012ca:	2300      	movs	r3, #0
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	e028      	b.n	8001322 <display+0x2ee>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_SET);
 80012d0:	2201      	movs	r2, #1
 80012d2:	2110      	movs	r1, #16
 80012d4:	481a      	ldr	r0, [pc, #104]	; (8001340 <display+0x30c>)
 80012d6:	f001 f8b9 	bl	800244c <HAL_GPIO_WritePin>
		screenON(5);
 80012da:	2005      	movs	r0, #5
 80012dc:	f7ff fd1a 	bl	8000d14 <screenON>
		HAL_Delay(1);
 80012e0:	2001      	movs	r0, #1
 80012e2:	f000 fded 	bl	8001ec0 <HAL_Delay>
		screenOFF();
 80012e6:	f7ff fe71 	bl	8000fcc <screenOFF>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 80012ea:	2200      	movs	r2, #0
 80012ec:	2110      	movs	r1, #16
 80012ee:	4814      	ldr	r0, [pc, #80]	; (8001340 <display+0x30c>)
 80012f0:	f001 f8ac 	bl	800244c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_SET);
 80012f4:	2201      	movs	r2, #1
 80012f6:	2110      	movs	r1, #16
 80012f8:	4812      	ldr	r0, [pc, #72]	; (8001344 <display+0x310>)
 80012fa:	f001 f8a7 	bl	800244c <HAL_GPIO_WritePin>
		screenON(cyfra-50);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	3b32      	subs	r3, #50	; 0x32
 8001302:	4618      	mov	r0, r3
 8001304:	f7ff fd06 	bl	8000d14 <screenON>
		HAL_Delay(1);
 8001308:	2001      	movs	r0, #1
 800130a:	f000 fdd9 	bl	8001ec0 <HAL_Delay>
		screenOFF();
 800130e:	f7ff fe5d 	bl	8000fcc <screenOFF>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_RESET);
 8001312:	2200      	movs	r2, #0
 8001314:	2110      	movs	r1, #16
 8001316:	480b      	ldr	r0, [pc, #44]	; (8001344 <display+0x310>)
 8001318:	f001 f898 	bl	800244c <HAL_GPIO_WritePin>
		for(long i = 0 ; i<czas/4 ; i++)
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	3301      	adds	r3, #1
 8001320:	60fb      	str	r3, [r7, #12]
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	2b00      	cmp	r3, #0
 8001326:	da00      	bge.n	800132a <display+0x2f6>
 8001328:	3303      	adds	r3, #3
 800132a:	109b      	asrs	r3, r3, #2
 800132c:	461a      	mov	r2, r3
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4293      	cmp	r3, r2
 8001332:	dbcd      	blt.n	80012d0 <display+0x29c>
}
 8001334:	e7ff      	b.n	8001336 <display+0x302>
 8001336:	bf00      	nop
 8001338:	3720      	adds	r7, #32
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40020000 	.word	0x40020000
 8001344:	40020400 	.word	0x40020400
 8001348:	40020c00 	.word	0x40020c00
 800134c:	40021400 	.word	0x40021400
 8001350:	40021000 	.word	0x40021000
 8001354:	40021800 	.word	0x40021800

08001358 <servo_forward>:

/* funkcje odpowiedzialne za ruch serwa */
void servo_forward()
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
	htim4.Instance->CCR1 = 18600; //1400
 800135c:	4b04      	ldr	r3, [pc, #16]	; (8001370 <servo_forward+0x18>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f644 02a8 	movw	r2, #18600	; 0x48a8
 8001364:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001366:	bf00      	nop
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr
 8001370:	20003ff8 	.word	0x20003ff8

08001374 <servo_backward>:

void servo_backward()
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
	htim4.Instance->CCR1 = 18350; //1700
 8001378:	4b04      	ldr	r3, [pc, #16]	; (800138c <servo_backward+0x18>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f244 72ae 	movw	r2, #18350	; 0x47ae
 8001380:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001382:	bf00      	nop
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr
 800138c:	20003ff8 	.word	0x20003ff8

08001390 <servo_stop>:

void servo_stop()
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
	htim4.Instance->CCR1 = 20000;
 8001394:	4b04      	ldr	r3, [pc, #16]	; (80013a8 <servo_stop+0x18>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f644 6220 	movw	r2, #20000	; 0x4e20
 800139c:	635a      	str	r2, [r3, #52]	; 0x34
}
 800139e:	bf00      	nop
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr
 80013a8:	20003ff8 	.word	0x20003ff8

080013ac <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08e      	sub	sp, #56	; 0x38
 80013b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]
 80013c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013c2:	4bb4      	ldr	r3, [pc, #720]	; (8001694 <MX_GPIO_Init+0x2e8>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	4ab3      	ldr	r2, [pc, #716]	; (8001694 <MX_GPIO_Init+0x2e8>)
 80013c8:	f043 0304 	orr.w	r3, r3, #4
 80013cc:	6313      	str	r3, [r2, #48]	; 0x30
 80013ce:	4bb1      	ldr	r3, [pc, #708]	; (8001694 <MX_GPIO_Init+0x2e8>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d2:	f003 0304 	and.w	r3, r3, #4
 80013d6:	623b      	str	r3, [r7, #32]
 80013d8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013da:	4bae      	ldr	r3, [pc, #696]	; (8001694 <MX_GPIO_Init+0x2e8>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013de:	4aad      	ldr	r2, [pc, #692]	; (8001694 <MX_GPIO_Init+0x2e8>)
 80013e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013e4:	6313      	str	r3, [r2, #48]	; 0x30
 80013e6:	4bab      	ldr	r3, [pc, #684]	; (8001694 <MX_GPIO_Init+0x2e8>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013ee:	61fb      	str	r3, [r7, #28]
 80013f0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f2:	4ba8      	ldr	r3, [pc, #672]	; (8001694 <MX_GPIO_Init+0x2e8>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	4aa7      	ldr	r2, [pc, #668]	; (8001694 <MX_GPIO_Init+0x2e8>)
 80013f8:	f043 0301 	orr.w	r3, r3, #1
 80013fc:	6313      	str	r3, [r2, #48]	; 0x30
 80013fe:	4ba5      	ldr	r3, [pc, #660]	; (8001694 <MX_GPIO_Init+0x2e8>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001402:	f003 0301 	and.w	r3, r3, #1
 8001406:	61bb      	str	r3, [r7, #24]
 8001408:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800140a:	4ba2      	ldr	r3, [pc, #648]	; (8001694 <MX_GPIO_Init+0x2e8>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140e:	4aa1      	ldr	r2, [pc, #644]	; (8001694 <MX_GPIO_Init+0x2e8>)
 8001410:	f043 0302 	orr.w	r3, r3, #2
 8001414:	6313      	str	r3, [r2, #48]	; 0x30
 8001416:	4b9f      	ldr	r3, [pc, #636]	; (8001694 <MX_GPIO_Init+0x2e8>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	f003 0302 	and.w	r3, r3, #2
 800141e:	617b      	str	r3, [r7, #20]
 8001420:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001422:	4b9c      	ldr	r3, [pc, #624]	; (8001694 <MX_GPIO_Init+0x2e8>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001426:	4a9b      	ldr	r2, [pc, #620]	; (8001694 <MX_GPIO_Init+0x2e8>)
 8001428:	f043 0320 	orr.w	r3, r3, #32
 800142c:	6313      	str	r3, [r2, #48]	; 0x30
 800142e:	4b99      	ldr	r3, [pc, #612]	; (8001694 <MX_GPIO_Init+0x2e8>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001432:	f003 0320 	and.w	r3, r3, #32
 8001436:	613b      	str	r3, [r7, #16]
 8001438:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800143a:	4b96      	ldr	r3, [pc, #600]	; (8001694 <MX_GPIO_Init+0x2e8>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143e:	4a95      	ldr	r2, [pc, #596]	; (8001694 <MX_GPIO_Init+0x2e8>)
 8001440:	f043 0310 	orr.w	r3, r3, #16
 8001444:	6313      	str	r3, [r2, #48]	; 0x30
 8001446:	4b93      	ldr	r3, [pc, #588]	; (8001694 <MX_GPIO_Init+0x2e8>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	f003 0310 	and.w	r3, r3, #16
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001452:	4b90      	ldr	r3, [pc, #576]	; (8001694 <MX_GPIO_Init+0x2e8>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001456:	4a8f      	ldr	r2, [pc, #572]	; (8001694 <MX_GPIO_Init+0x2e8>)
 8001458:	f043 0308 	orr.w	r3, r3, #8
 800145c:	6313      	str	r3, [r2, #48]	; 0x30
 800145e:	4b8d      	ldr	r3, [pc, #564]	; (8001694 <MX_GPIO_Init+0x2e8>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001462:	f003 0308 	and.w	r3, r3, #8
 8001466:	60bb      	str	r3, [r7, #8]
 8001468:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800146a:	4b8a      	ldr	r3, [pc, #552]	; (8001694 <MX_GPIO_Init+0x2e8>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146e:	4a89      	ldr	r2, [pc, #548]	; (8001694 <MX_GPIO_Init+0x2e8>)
 8001470:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001474:	6313      	str	r3, [r2, #48]	; 0x30
 8001476:	4b87      	ldr	r3, [pc, #540]	; (8001694 <MX_GPIO_Init+0x2e8>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800147e:	607b      	str	r3, [r7, #4]
 8001480:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Trig_Pin|D1_Pin, GPIO_PIN_RESET);
 8001482:	2200      	movs	r2, #0
 8001484:	2118      	movs	r1, #24
 8001486:	4884      	ldr	r0, [pc, #528]	; (8001698 <MX_GPIO_Init+0x2ec>)
 8001488:	f000 ffe0 	bl	800244c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|D2_Pin|LD2_Pin, GPIO_PIN_RESET);
 800148c:	2200      	movs	r2, #0
 800148e:	f244 0191 	movw	r1, #16529	; 0x4091
 8001492:	4882      	ldr	r0, [pc, #520]	; (800169c <MX_GPIO_Init+0x2f0>)
 8001494:	f000 ffda 	bl	800244c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, D4_Pin|A_Pin|D_Pin|F_Pin, GPIO_PIN_RESET);
 8001498:	2200      	movs	r2, #0
 800149a:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800149e:	4880      	ldr	r0, [pc, #512]	; (80016a0 <MX_GPIO_Init+0x2f4>)
 80014a0:	f000 ffd4 	bl	800244c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, B_Pin|C_Pin|E_Pin, GPIO_PIN_RESET);
 80014a4:	2200      	movs	r2, #0
 80014a6:	f44f 5128 	mov.w	r1, #10752	; 0x2a00
 80014aa:	487e      	ldr	r0, [pc, #504]	; (80016a4 <MX_GPIO_Init+0x2f8>)
 80014ac:	f000 ffce 	bl	800244c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, GPIO_PIN_RESET);
 80014b0:	2200      	movs	r2, #0
 80014b2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014b6:	487c      	ldr	r0, [pc, #496]	; (80016a8 <MX_GPIO_Init+0x2fc>)
 80014b8:	f000 ffc8 	bl	800244c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, USB_PowerSwitchOn_Pin|G_Pin, GPIO_PIN_RESET);
 80014bc:	2200      	movs	r2, #0
 80014be:	f244 0140 	movw	r1, #16448	; 0x4040
 80014c2:	487a      	ldr	r0, [pc, #488]	; (80016ac <MX_GPIO_Init+0x300>)
 80014c4:	f000 ffc2 	bl	800244c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80014c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014ce:	4b78      	ldr	r3, [pc, #480]	; (80016b0 <MX_GPIO_Init+0x304>)
 80014d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d2:	2300      	movs	r3, #0
 80014d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80014d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014da:	4619      	mov	r1, r3
 80014dc:	4875      	ldr	r0, [pc, #468]	; (80016b4 <MX_GPIO_Init+0x308>)
 80014de:	f000 fdf3 	bl	80020c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Echo_Pin;
 80014e2:	2301      	movs	r3, #1
 80014e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014e6:	2300      	movs	r3, #0
 80014e8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ea:	2300      	movs	r3, #0
 80014ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Echo_GPIO_Port, &GPIO_InitStruct);
 80014ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014f2:	4619      	mov	r1, r3
 80014f4:	486f      	ldr	r0, [pc, #444]	; (80016b4 <MX_GPIO_Init+0x308>)
 80014f6:	f000 fde7 	bl	80020c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80014fa:	2332      	movs	r3, #50	; 0x32
 80014fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014fe:	2302      	movs	r3, #2
 8001500:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001502:	2300      	movs	r3, #0
 8001504:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001506:	2303      	movs	r3, #3
 8001508:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800150a:	230b      	movs	r3, #11
 800150c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800150e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001512:	4619      	mov	r1, r3
 8001514:	4867      	ldr	r0, [pc, #412]	; (80016b4 <MX_GPIO_Init+0x308>)
 8001516:	f000 fdd7 	bl	80020c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800151a:	2386      	movs	r3, #134	; 0x86
 800151c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800151e:	2302      	movs	r3, #2
 8001520:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001522:	2300      	movs	r3, #0
 8001524:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001526:	2303      	movs	r3, #3
 8001528:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800152a:	230b      	movs	r3, #11
 800152c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800152e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001532:	4619      	mov	r1, r3
 8001534:	4858      	ldr	r0, [pc, #352]	; (8001698 <MX_GPIO_Init+0x2ec>)
 8001536:	f000 fdc7 	bl	80020c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = Trig_Pin|D1_Pin;
 800153a:	2318      	movs	r3, #24
 800153c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800153e:	2301      	movs	r3, #1
 8001540:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001542:	2300      	movs	r3, #0
 8001544:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001546:	2300      	movs	r3, #0
 8001548:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800154a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800154e:	4619      	mov	r1, r3
 8001550:	4851      	ldr	r0, [pc, #324]	; (8001698 <MX_GPIO_Init+0x2ec>)
 8001552:	f000 fdb9 	bl	80020c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|D2_Pin|LD2_Pin;
 8001556:	f244 0391 	movw	r3, #16529	; 0x4091
 800155a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800155c:	2301      	movs	r3, #1
 800155e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001560:	2300      	movs	r3, #0
 8001562:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001564:	2300      	movs	r3, #0
 8001566:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001568:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800156c:	4619      	mov	r1, r3
 800156e:	484b      	ldr	r0, [pc, #300]	; (800169c <MX_GPIO_Init+0x2f0>)
 8001570:	f000 fdaa 	bl	80020c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = D4_Pin|A_Pin|D_Pin|F_Pin;
 8001574:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001578:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800157a:	2301      	movs	r3, #1
 800157c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157e:	2300      	movs	r3, #0
 8001580:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001582:	2300      	movs	r3, #0
 8001584:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001586:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800158a:	4619      	mov	r1, r3
 800158c:	4844      	ldr	r0, [pc, #272]	; (80016a0 <MX_GPIO_Init+0x2f4>)
 800158e:	f000 fd9b 	bl	80020c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = B_Pin|C_Pin|E_Pin;
 8001592:	f44f 5328 	mov.w	r3, #10752	; 0x2a00
 8001596:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001598:	2301      	movs	r3, #1
 800159a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159c:	2300      	movs	r3, #0
 800159e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a0:	2300      	movs	r3, #0
 80015a2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015a8:	4619      	mov	r1, r3
 80015aa:	483e      	ldr	r0, [pc, #248]	; (80016a4 <MX_GPIO_Init+0x2f8>)
 80015ac:	f000 fd8c 	bl	80020c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80015b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b6:	2302      	movs	r3, #2
 80015b8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ba:	2300      	movs	r3, #0
 80015bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015be:	2303      	movs	r3, #3
 80015c0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80015c2:	230b      	movs	r3, #11
 80015c4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80015c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015ca:	4619      	mov	r1, r3
 80015cc:	4833      	ldr	r0, [pc, #204]	; (800169c <MX_GPIO_Init+0x2f0>)
 80015ce:	f000 fd7b 	bl	80020c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80015d2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80015d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d8:	2302      	movs	r3, #2
 80015da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015dc:	2300      	movs	r3, #0
 80015de:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015e0:	2303      	movs	r3, #3
 80015e2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80015e4:	2307      	movs	r3, #7
 80015e6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015ec:	4619      	mov	r1, r3
 80015ee:	482e      	ldr	r0, [pc, #184]	; (80016a8 <MX_GPIO_Init+0x2fc>)
 80015f0:	f000 fd6a 	bl	80020c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = D3_Pin;
 80015f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80015f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015fa:	2301      	movs	r3, #1
 80015fc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fe:	2300      	movs	r3, #0
 8001600:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001602:	2300      	movs	r3, #0
 8001604:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(D3_GPIO_Port, &GPIO_InitStruct);
 8001606:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800160a:	4619      	mov	r1, r3
 800160c:	4826      	ldr	r0, [pc, #152]	; (80016a8 <MX_GPIO_Init+0x2fc>)
 800160e:	f000 fd5b 	bl	80020c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin|G_Pin;
 8001612:	f244 0340 	movw	r3, #16448	; 0x4040
 8001616:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001618:	2301      	movs	r3, #1
 800161a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161c:	2300      	movs	r3, #0
 800161e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001620:	2300      	movs	r3, #0
 8001622:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001624:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001628:	4619      	mov	r1, r3
 800162a:	4820      	ldr	r0, [pc, #128]	; (80016ac <MX_GPIO_Init+0x300>)
 800162c:	f000 fd4c 	bl	80020c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin|IR_DATA_Pin;
 8001630:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001634:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001636:	2300      	movs	r3, #0
 8001638:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163a:	2300      	movs	r3, #0
 800163c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800163e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001642:	4619      	mov	r1, r3
 8001644:	4819      	ldr	r0, [pc, #100]	; (80016ac <MX_GPIO_Init+0x300>)
 8001646:	f000 fd3f 	bl	80020c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800164a:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800164e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001650:	2302      	movs	r3, #2
 8001652:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001654:	2300      	movs	r3, #0
 8001656:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001658:	2303      	movs	r3, #3
 800165a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800165c:	230a      	movs	r3, #10
 800165e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001660:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001664:	4619      	mov	r1, r3
 8001666:	480c      	ldr	r0, [pc, #48]	; (8001698 <MX_GPIO_Init+0x2ec>)
 8001668:	f000 fd2e 	bl	80020c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800166c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001670:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001672:	2300      	movs	r3, #0
 8001674:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001676:	2300      	movs	r3, #0
 8001678:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800167a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800167e:	4619      	mov	r1, r3
 8001680:	4805      	ldr	r0, [pc, #20]	; (8001698 <MX_GPIO_Init+0x2ec>)
 8001682:	f000 fd21 	bl	80020c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001686:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800168a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800168c:	2302      	movs	r3, #2
 800168e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001690:	e012      	b.n	80016b8 <MX_GPIO_Init+0x30c>
 8001692:	bf00      	nop
 8001694:	40023800 	.word	0x40023800
 8001698:	40020000 	.word	0x40020000
 800169c:	40020400 	.word	0x40020400
 80016a0:	40021400 	.word	0x40021400
 80016a4:	40021000 	.word	0x40021000
 80016a8:	40020c00 	.word	0x40020c00
 80016ac:	40021800 	.word	0x40021800
 80016b0:	10110000 	.word	0x10110000
 80016b4:	40020800 	.word	0x40020800
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b8:	2300      	movs	r3, #0
 80016ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016bc:	2303      	movs	r3, #3
 80016be:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80016c0:	230b      	movs	r3, #11
 80016c2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80016c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016c8:	4619      	mov	r1, r3
 80016ca:	4803      	ldr	r0, [pc, #12]	; (80016d8 <MX_GPIO_Init+0x32c>)
 80016cc:	f000 fcfc 	bl	80020c8 <HAL_GPIO_Init>

}
 80016d0:	bf00      	nop
 80016d2:	3738      	adds	r7, #56	; 0x38
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	40021800 	.word	0x40021800

080016dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016e0:	f000 fbc1 	bl	8001e66 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016e4:	f000 f820 	bl	8001728 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016e8:	f7ff fe60 	bl	80013ac <MX_GPIO_Init>
  MX_TIM1_Init();
 80016ec:	f000 f996 	bl	8001a1c <MX_TIM1_Init>
  MX_TIM3_Init();
 80016f0:	f000 f9e8 	bl	8001ac4 <MX_TIM3_Init>
  MX_TIM4_Init();
 80016f4:	f000 fa34 	bl	8001b60 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 80016f8:	f000 fb18 	bl	8001d2c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim1);
 80016fc:	4807      	ldr	r0, [pc, #28]	; (800171c <main+0x40>)
 80016fe:	f001 ff7f 	bl	8003600 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim3);
 8001702:	4807      	ldr	r0, [pc, #28]	; (8001720 <main+0x44>)
 8001704:	f001 ff7c 	bl	8003600 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001708:	2100      	movs	r1, #0
 800170a:	4806      	ldr	r0, [pc, #24]	; (8001724 <main+0x48>)
 800170c:	f001 fff8 	bl	8003700 <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */
 
  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 8001710:	f7fe ff18 	bl	8000544 <MX_FREERTOS_Init>
 
  /* Start scheduler */
  osKernelStart();
 8001714:	f003 fbbf 	bl	8004e96 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001718:	e7fe      	b.n	8001718 <main+0x3c>
 800171a:	bf00      	nop
 800171c:	20004088 	.word	0x20004088
 8001720:	20004040 	.word	0x20004040
 8001724:	20003ff8 	.word	0x20003ff8

08001728 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b0b4      	sub	sp, #208	; 0xd0
 800172c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800172e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001732:	2230      	movs	r2, #48	; 0x30
 8001734:	2100      	movs	r1, #0
 8001736:	4618      	mov	r0, r3
 8001738:	f005 ff6f 	bl	800761a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800173c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]
 800174a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800174c:	f107 0308 	add.w	r3, r7, #8
 8001750:	2284      	movs	r2, #132	; 0x84
 8001752:	2100      	movs	r1, #0
 8001754:	4618      	mov	r0, r3
 8001756:	f005 ff60 	bl	800761a <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 800175a:	f000 fe91 	bl	8002480 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800175e:	4b35      	ldr	r3, [pc, #212]	; (8001834 <SystemClock_Config+0x10c>)
 8001760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001762:	4a34      	ldr	r2, [pc, #208]	; (8001834 <SystemClock_Config+0x10c>)
 8001764:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001768:	6413      	str	r3, [r2, #64]	; 0x40
 800176a:	4b32      	ldr	r3, [pc, #200]	; (8001834 <SystemClock_Config+0x10c>)
 800176c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001772:	607b      	str	r3, [r7, #4]
 8001774:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001776:	4b30      	ldr	r3, [pc, #192]	; (8001838 <SystemClock_Config+0x110>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800177e:	4a2e      	ldr	r2, [pc, #184]	; (8001838 <SystemClock_Config+0x110>)
 8001780:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001784:	6013      	str	r3, [r2, #0]
 8001786:	4b2c      	ldr	r3, [pc, #176]	; (8001838 <SystemClock_Config+0x110>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800178e:	603b      	str	r3, [r7, #0]
 8001790:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001792:	2301      	movs	r3, #1
 8001794:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001798:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800179c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017a0:	2302      	movs	r3, #2
 80017a2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80017aa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 4;
 80017ae:	2304      	movs	r3, #4
 80017b0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 72;
 80017b4:	2348      	movs	r3, #72	; 0x48
 80017b6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017ba:	2302      	movs	r3, #2
 80017bc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80017c0:	2303      	movs	r3, #3
 80017c2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017c6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80017ca:	4618      	mov	r0, r3
 80017cc:	f000 fe68 	bl	80024a0 <HAL_RCC_OscConfig>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80017d6:	f000 f840 	bl	800185a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017da:	230f      	movs	r3, #15
 80017dc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017e0:	2302      	movs	r3, #2
 80017e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017e6:	2300      	movs	r3, #0
 80017e8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017f4:	2300      	movs	r3, #0
 80017f6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017fa:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80017fe:	2102      	movs	r1, #2
 8001800:	4618      	mov	r0, r3
 8001802:	f001 f8bd 	bl	8002980 <HAL_RCC_ClockConfig>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 800180c:	f000 f825 	bl	800185a <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001810:	2380      	movs	r3, #128	; 0x80
 8001812:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001814:	2300      	movs	r3, #0
 8001816:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001818:	f107 0308 	add.w	r3, r7, #8
 800181c:	4618      	mov	r0, r3
 800181e:	f001 fad5 	bl	8002dcc <HAL_RCCEx_PeriphCLKConfig>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <SystemClock_Config+0x104>
  {
    Error_Handler();
 8001828:	f000 f817 	bl	800185a <Error_Handler>
  }
}
 800182c:	bf00      	nop
 800182e:	37d0      	adds	r7, #208	; 0xd0
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	40023800 	.word	0x40023800
 8001838:	40007000 	.word	0x40007000

0800183c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800184c:	d101      	bne.n	8001852 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800184e:	f000 fb17 	bl	8001e80 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001852:	bf00      	nop
 8001854:	3708      	adds	r7, #8
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}

0800185a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800185a:	b480      	push	{r7}
 800185c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800185e:	bf00      	nop
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800186e:	4b11      	ldr	r3, [pc, #68]	; (80018b4 <HAL_MspInit+0x4c>)
 8001870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001872:	4a10      	ldr	r2, [pc, #64]	; (80018b4 <HAL_MspInit+0x4c>)
 8001874:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001878:	6413      	str	r3, [r2, #64]	; 0x40
 800187a:	4b0e      	ldr	r3, [pc, #56]	; (80018b4 <HAL_MspInit+0x4c>)
 800187c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001882:	607b      	str	r3, [r7, #4]
 8001884:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001886:	4b0b      	ldr	r3, [pc, #44]	; (80018b4 <HAL_MspInit+0x4c>)
 8001888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800188a:	4a0a      	ldr	r2, [pc, #40]	; (80018b4 <HAL_MspInit+0x4c>)
 800188c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001890:	6453      	str	r3, [r2, #68]	; 0x44
 8001892:	4b08      	ldr	r3, [pc, #32]	; (80018b4 <HAL_MspInit+0x4c>)
 8001894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001896:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800189a:	603b      	str	r3, [r7, #0]
 800189c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800189e:	2200      	movs	r2, #0
 80018a0:	210f      	movs	r1, #15
 80018a2:	f06f 0001 	mvn.w	r0, #1
 80018a6:	f000 fbe5 	bl	8002074 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018aa:	bf00      	nop
 80018ac:	3708      	adds	r7, #8
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	40023800 	.word	0x40023800

080018b8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b08c      	sub	sp, #48	; 0x30
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80018c0:	2300      	movs	r3, #0
 80018c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80018c4:	2300      	movs	r3, #0
 80018c6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0); 
 80018c8:	2200      	movs	r2, #0
 80018ca:	6879      	ldr	r1, [r7, #4]
 80018cc:	201c      	movs	r0, #28
 80018ce:	f000 fbd1 	bl	8002074 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn); 
 80018d2:	201c      	movs	r0, #28
 80018d4:	f000 fbea 	bl	80020ac <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80018d8:	4b20      	ldr	r3, [pc, #128]	; (800195c <HAL_InitTick+0xa4>)
 80018da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018dc:	4a1f      	ldr	r2, [pc, #124]	; (800195c <HAL_InitTick+0xa4>)
 80018de:	f043 0301 	orr.w	r3, r3, #1
 80018e2:	6413      	str	r3, [r2, #64]	; 0x40
 80018e4:	4b1d      	ldr	r3, [pc, #116]	; (800195c <HAL_InitTick+0xa4>)
 80018e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e8:	f003 0301 	and.w	r3, r3, #1
 80018ec:	60fb      	str	r3, [r7, #12]
 80018ee:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018f0:	f107 0210 	add.w	r2, r7, #16
 80018f4:	f107 0314 	add.w	r3, r7, #20
 80018f8:	4611      	mov	r1, r2
 80018fa:	4618      	mov	r0, r3
 80018fc:	f001 fa34 	bl	8002d68 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM2 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001900:	f001 fa0a 	bl	8002d18 <HAL_RCC_GetPCLK1Freq>
 8001904:	4603      	mov	r3, r0
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800190a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800190c:	4a14      	ldr	r2, [pc, #80]	; (8001960 <HAL_InitTick+0xa8>)
 800190e:	fba2 2303 	umull	r2, r3, r2, r3
 8001912:	0c9b      	lsrs	r3, r3, #18
 8001914:	3b01      	subs	r3, #1
 8001916:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8001918:	4b12      	ldr	r3, [pc, #72]	; (8001964 <HAL_InitTick+0xac>)
 800191a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800191e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000 / 1000) - 1;
 8001920:	4b10      	ldr	r3, [pc, #64]	; (8001964 <HAL_InitTick+0xac>)
 8001922:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001926:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8001928:	4a0e      	ldr	r2, [pc, #56]	; (8001964 <HAL_InitTick+0xac>)
 800192a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800192c:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 800192e:	4b0d      	ldr	r3, [pc, #52]	; (8001964 <HAL_InitTick+0xac>)
 8001930:	2200      	movs	r2, #0
 8001932:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001934:	4b0b      	ldr	r3, [pc, #44]	; (8001964 <HAL_InitTick+0xac>)
 8001936:	2200      	movs	r2, #0
 8001938:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 800193a:	480a      	ldr	r0, [pc, #40]	; (8001964 <HAL_InitTick+0xac>)
 800193c:	f001 fe34 	bl	80035a8 <HAL_TIM_Base_Init>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d104      	bne.n	8001950 <HAL_InitTick+0x98>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 8001946:	4807      	ldr	r0, [pc, #28]	; (8001964 <HAL_InitTick+0xac>)
 8001948:	f001 fe84 	bl	8003654 <HAL_TIM_Base_Start_IT>
 800194c:	4603      	mov	r3, r0
 800194e:	e000      	b.n	8001952 <HAL_InitTick+0x9a>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001950:	2301      	movs	r3, #1
}
 8001952:	4618      	mov	r0, r3
 8001954:	3730      	adds	r7, #48	; 0x30
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40023800 	.word	0x40023800
 8001960:	431bde83 	.word	0x431bde83
 8001964:	200040d8 	.word	0x200040d8

08001968 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800196c:	bf00      	nop
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr

08001976 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001976:	b480      	push	{r7}
 8001978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800197a:	e7fe      	b.n	800197a <HardFault_Handler+0x4>

0800197c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001980:	e7fe      	b.n	8001980 <MemManage_Handler+0x4>

08001982 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001982:	b480      	push	{r7}
 8001984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001986:	e7fe      	b.n	8001986 <BusFault_Handler+0x4>

08001988 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800198c:	e7fe      	b.n	800198c <UsageFault_Handler+0x4>

0800198e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800198e:	b480      	push	{r7}
 8001990:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001992:	bf00      	nop
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr

0800199c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019a0:	4802      	ldr	r0, [pc, #8]	; (80019ac <TIM2_IRQHandler+0x10>)
 80019a2:	f001 fef1 	bl	8003788 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	200040d8 	.word	0x200040d8

080019b0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019b4:	4b15      	ldr	r3, [pc, #84]	; (8001a0c <SystemInit+0x5c>)
 80019b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019ba:	4a14      	ldr	r2, [pc, #80]	; (8001a0c <SystemInit+0x5c>)
 80019bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80019c4:	4b12      	ldr	r3, [pc, #72]	; (8001a10 <SystemInit+0x60>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a11      	ldr	r2, [pc, #68]	; (8001a10 <SystemInit+0x60>)
 80019ca:	f043 0301 	orr.w	r3, r3, #1
 80019ce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80019d0:	4b0f      	ldr	r3, [pc, #60]	; (8001a10 <SystemInit+0x60>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80019d6:	4b0e      	ldr	r3, [pc, #56]	; (8001a10 <SystemInit+0x60>)
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	490d      	ldr	r1, [pc, #52]	; (8001a10 <SystemInit+0x60>)
 80019dc:	4b0d      	ldr	r3, [pc, #52]	; (8001a14 <SystemInit+0x64>)
 80019de:	4013      	ands	r3, r2
 80019e0:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80019e2:	4b0b      	ldr	r3, [pc, #44]	; (8001a10 <SystemInit+0x60>)
 80019e4:	4a0c      	ldr	r2, [pc, #48]	; (8001a18 <SystemInit+0x68>)
 80019e6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80019e8:	4b09      	ldr	r3, [pc, #36]	; (8001a10 <SystemInit+0x60>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a08      	ldr	r2, [pc, #32]	; (8001a10 <SystemInit+0x60>)
 80019ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019f2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80019f4:	4b06      	ldr	r3, [pc, #24]	; (8001a10 <SystemInit+0x60>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80019fa:	4b04      	ldr	r3, [pc, #16]	; (8001a0c <SystemInit+0x5c>)
 80019fc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001a00:	609a      	str	r2, [r3, #8]
#endif
}
 8001a02:	bf00      	nop
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	e000ed00 	.word	0xe000ed00
 8001a10:	40023800 	.word	0x40023800
 8001a14:	fef6ffff 	.word	0xfef6ffff
 8001a18:	24003010 	.word	0x24003010

08001a1c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b088      	sub	sp, #32
 8001a20:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a22:	f107 0310 	add.w	r3, r7, #16
 8001a26:	2200      	movs	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]
 8001a2a:	605a      	str	r2, [r3, #4]
 8001a2c:	609a      	str	r2, [r3, #8]
 8001a2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a30:	1d3b      	adds	r3, r7, #4
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]
 8001a36:	605a      	str	r2, [r3, #4]
 8001a38:	609a      	str	r2, [r3, #8]

  htim1.Instance = TIM1;
 8001a3a:	4b20      	ldr	r3, [pc, #128]	; (8001abc <MX_TIM1_Init+0xa0>)
 8001a3c:	4a20      	ldr	r2, [pc, #128]	; (8001ac0 <MX_TIM1_Init+0xa4>)
 8001a3e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001a40:	4b1e      	ldr	r3, [pc, #120]	; (8001abc <MX_TIM1_Init+0xa0>)
 8001a42:	2247      	movs	r2, #71	; 0x47
 8001a44:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a46:	4b1d      	ldr	r3, [pc, #116]	; (8001abc <MX_TIM1_Init+0xa0>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 8001a4c:	4b1b      	ldr	r3, [pc, #108]	; (8001abc <MX_TIM1_Init+0xa0>)
 8001a4e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001a52:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a54:	4b19      	ldr	r3, [pc, #100]	; (8001abc <MX_TIM1_Init+0xa0>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a5a:	4b18      	ldr	r3, [pc, #96]	; (8001abc <MX_TIM1_Init+0xa0>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a60:	4b16      	ldr	r3, [pc, #88]	; (8001abc <MX_TIM1_Init+0xa0>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a66:	4815      	ldr	r0, [pc, #84]	; (8001abc <MX_TIM1_Init+0xa0>)
 8001a68:	f001 fd9e 	bl	80035a8 <HAL_TIM_Base_Init>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001a72:	f7ff fef2 	bl	800185a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a7a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a7c:	f107 0310 	add.w	r3, r7, #16
 8001a80:	4619      	mov	r1, r3
 8001a82:	480e      	ldr	r0, [pc, #56]	; (8001abc <MX_TIM1_Init+0xa0>)
 8001a84:	f002 f8b8 	bl	8003bf8 <HAL_TIM_ConfigClockSource>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001a8e:	f7ff fee4 	bl	800185a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a92:	2300      	movs	r3, #0
 8001a94:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001a96:	2300      	movs	r3, #0
 8001a98:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a9e:	1d3b      	adds	r3, r7, #4
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4806      	ldr	r0, [pc, #24]	; (8001abc <MX_TIM1_Init+0xa0>)
 8001aa4:	f002 fd48 	bl	8004538 <HAL_TIMEx_MasterConfigSynchronization>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001aae:	f7ff fed4 	bl	800185a <Error_Handler>
  }

}
 8001ab2:	bf00      	nop
 8001ab4:	3720      	adds	r7, #32
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	20004088 	.word	0x20004088
 8001ac0:	40010000 	.word	0x40010000

08001ac4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b088      	sub	sp, #32
 8001ac8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001aca:	f107 0310 	add.w	r3, r7, #16
 8001ace:	2200      	movs	r2, #0
 8001ad0:	601a      	str	r2, [r3, #0]
 8001ad2:	605a      	str	r2, [r3, #4]
 8001ad4:	609a      	str	r2, [r3, #8]
 8001ad6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ad8:	1d3b      	adds	r3, r7, #4
 8001ada:	2200      	movs	r2, #0
 8001adc:	601a      	str	r2, [r3, #0]
 8001ade:	605a      	str	r2, [r3, #4]
 8001ae0:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 8001ae2:	4b1d      	ldr	r3, [pc, #116]	; (8001b58 <MX_TIM3_Init+0x94>)
 8001ae4:	4a1d      	ldr	r2, [pc, #116]	; (8001b5c <MX_TIM3_Init+0x98>)
 8001ae6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8001ae8:	4b1b      	ldr	r3, [pc, #108]	; (8001b58 <MX_TIM3_Init+0x94>)
 8001aea:	2247      	movs	r2, #71	; 0x47
 8001aec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aee:	4b1a      	ldr	r3, [pc, #104]	; (8001b58 <MX_TIM3_Init+0x94>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xffff-1;
 8001af4:	4b18      	ldr	r3, [pc, #96]	; (8001b58 <MX_TIM3_Init+0x94>)
 8001af6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001afa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001afc:	4b16      	ldr	r3, [pc, #88]	; (8001b58 <MX_TIM3_Init+0x94>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b02:	4b15      	ldr	r3, [pc, #84]	; (8001b58 <MX_TIM3_Init+0x94>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b08:	4813      	ldr	r0, [pc, #76]	; (8001b58 <MX_TIM3_Init+0x94>)
 8001b0a:	f001 fd4d 	bl	80035a8 <HAL_TIM_Base_Init>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001b14:	f7ff fea1 	bl	800185a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b1c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b1e:	f107 0310 	add.w	r3, r7, #16
 8001b22:	4619      	mov	r1, r3
 8001b24:	480c      	ldr	r0, [pc, #48]	; (8001b58 <MX_TIM3_Init+0x94>)
 8001b26:	f002 f867 	bl	8003bf8 <HAL_TIM_ConfigClockSource>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d001      	beq.n	8001b34 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001b30:	f7ff fe93 	bl	800185a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b34:	2300      	movs	r3, #0
 8001b36:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b3c:	1d3b      	adds	r3, r7, #4
 8001b3e:	4619      	mov	r1, r3
 8001b40:	4805      	ldr	r0, [pc, #20]	; (8001b58 <MX_TIM3_Init+0x94>)
 8001b42:	f002 fcf9 	bl	8004538 <HAL_TIMEx_MasterConfigSynchronization>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d001      	beq.n	8001b50 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001b4c:	f7ff fe85 	bl	800185a <Error_Handler>
  }

}
 8001b50:	bf00      	nop
 8001b52:	3720      	adds	r7, #32
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	20004040 	.word	0x20004040
 8001b5c:	40000400 	.word	0x40000400

08001b60 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b08a      	sub	sp, #40	; 0x28
 8001b64:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b66:	f107 031c 	add.w	r3, r7, #28
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	601a      	str	r2, [r3, #0]
 8001b6e:	605a      	str	r2, [r3, #4]
 8001b70:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b72:	463b      	mov	r3, r7
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]
 8001b7e:	611a      	str	r2, [r3, #16]
 8001b80:	615a      	str	r2, [r3, #20]
 8001b82:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8001b84:	4b21      	ldr	r3, [pc, #132]	; (8001c0c <MX_TIM4_Init+0xac>)
 8001b86:	4a22      	ldr	r2, [pc, #136]	; (8001c10 <MX_TIM4_Init+0xb0>)
 8001b88:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 8001b8a:	4b20      	ldr	r3, [pc, #128]	; (8001c0c <MX_TIM4_Init+0xac>)
 8001b8c:	2247      	movs	r2, #71	; 0x47
 8001b8e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b90:	4b1e      	ldr	r3, [pc, #120]	; (8001c0c <MX_TIM4_Init+0xac>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20000-1;
 8001b96:	4b1d      	ldr	r3, [pc, #116]	; (8001c0c <MX_TIM4_Init+0xac>)
 8001b98:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001b9c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b9e:	4b1b      	ldr	r3, [pc, #108]	; (8001c0c <MX_TIM4_Init+0xac>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ba4:	4b19      	ldr	r3, [pc, #100]	; (8001c0c <MX_TIM4_Init+0xac>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001baa:	4818      	ldr	r0, [pc, #96]	; (8001c0c <MX_TIM4_Init+0xac>)
 8001bac:	f001 fd7c 	bl	80036a8 <HAL_TIM_PWM_Init>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8001bb6:	f7ff fe50 	bl	800185a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001bc2:	f107 031c 	add.w	r3, r7, #28
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4810      	ldr	r0, [pc, #64]	; (8001c0c <MX_TIM4_Init+0xac>)
 8001bca:	f002 fcb5 	bl	8004538 <HAL_TIMEx_MasterConfigSynchronization>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001bd4:	f7ff fe41 	bl	800185a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bd8:	2360      	movs	r3, #96	; 0x60
 8001bda:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001be0:	2300      	movs	r3, #0
 8001be2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001be4:	2300      	movs	r3, #0
 8001be6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001be8:	463b      	mov	r3, r7
 8001bea:	2200      	movs	r2, #0
 8001bec:	4619      	mov	r1, r3
 8001bee:	4807      	ldr	r0, [pc, #28]	; (8001c0c <MX_TIM4_Init+0xac>)
 8001bf0:	f001 feea 	bl	80039c8 <HAL_TIM_PWM_ConfigChannel>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8001bfa:	f7ff fe2e 	bl	800185a <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 8001bfe:	4803      	ldr	r0, [pc, #12]	; (8001c0c <MX_TIM4_Init+0xac>)
 8001c00:	f000 f85c 	bl	8001cbc <HAL_TIM_MspPostInit>

}
 8001c04:	bf00      	nop
 8001c06:	3728      	adds	r7, #40	; 0x28
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	20003ff8 	.word	0x20003ff8
 8001c10:	40000800 	.word	0x40000800

08001c14 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b085      	sub	sp, #20
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a13      	ldr	r2, [pc, #76]	; (8001c70 <HAL_TIM_Base_MspInit+0x5c>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d10c      	bne.n	8001c40 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c26:	4b13      	ldr	r3, [pc, #76]	; (8001c74 <HAL_TIM_Base_MspInit+0x60>)
 8001c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c2a:	4a12      	ldr	r2, [pc, #72]	; (8001c74 <HAL_TIM_Base_MspInit+0x60>)
 8001c2c:	f043 0301 	orr.w	r3, r3, #1
 8001c30:	6453      	str	r3, [r2, #68]	; 0x44
 8001c32:	4b10      	ldr	r3, [pc, #64]	; (8001c74 <HAL_TIM_Base_MspInit+0x60>)
 8001c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c36:	f003 0301 	and.w	r3, r3, #1
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001c3e:	e010      	b.n	8001c62 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM3)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a0c      	ldr	r2, [pc, #48]	; (8001c78 <HAL_TIM_Base_MspInit+0x64>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d10b      	bne.n	8001c62 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c4a:	4b0a      	ldr	r3, [pc, #40]	; (8001c74 <HAL_TIM_Base_MspInit+0x60>)
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c4e:	4a09      	ldr	r2, [pc, #36]	; (8001c74 <HAL_TIM_Base_MspInit+0x60>)
 8001c50:	f043 0302 	orr.w	r3, r3, #2
 8001c54:	6413      	str	r3, [r2, #64]	; 0x40
 8001c56:	4b07      	ldr	r3, [pc, #28]	; (8001c74 <HAL_TIM_Base_MspInit+0x60>)
 8001c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5a:	f003 0302 	and.w	r3, r3, #2
 8001c5e:	60bb      	str	r3, [r7, #8]
 8001c60:	68bb      	ldr	r3, [r7, #8]
}
 8001c62:	bf00      	nop
 8001c64:	3714      	adds	r7, #20
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	40010000 	.word	0x40010000
 8001c74:	40023800 	.word	0x40023800
 8001c78:	40000400 	.word	0x40000400

08001c7c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b085      	sub	sp, #20
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a0a      	ldr	r2, [pc, #40]	; (8001cb4 <HAL_TIM_PWM_MspInit+0x38>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d10b      	bne.n	8001ca6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c8e:	4b0a      	ldr	r3, [pc, #40]	; (8001cb8 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c92:	4a09      	ldr	r2, [pc, #36]	; (8001cb8 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c94:	f043 0304 	orr.w	r3, r3, #4
 8001c98:	6413      	str	r3, [r2, #64]	; 0x40
 8001c9a:	4b07      	ldr	r3, [pc, #28]	; (8001cb8 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9e:	f003 0304 	and.w	r3, r3, #4
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001ca6:	bf00      	nop
 8001ca8:	3714      	adds	r7, #20
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	40000800 	.word	0x40000800
 8001cb8:	40023800 	.word	0x40023800

08001cbc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b088      	sub	sp, #32
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc4:	f107 030c 	add.w	r3, r7, #12
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	605a      	str	r2, [r3, #4]
 8001cce:	609a      	str	r2, [r3, #8]
 8001cd0:	60da      	str	r2, [r3, #12]
 8001cd2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a11      	ldr	r2, [pc, #68]	; (8001d20 <HAL_TIM_MspPostInit+0x64>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d11c      	bne.n	8001d18 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cde:	4b11      	ldr	r3, [pc, #68]	; (8001d24 <HAL_TIM_MspPostInit+0x68>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	4a10      	ldr	r2, [pc, #64]	; (8001d24 <HAL_TIM_MspPostInit+0x68>)
 8001ce4:	f043 0308 	orr.w	r3, r3, #8
 8001ce8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cea:	4b0e      	ldr	r3, [pc, #56]	; (8001d24 <HAL_TIM_MspPostInit+0x68>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cee:	f003 0308 	and.w	r3, r3, #8
 8001cf2:	60bb      	str	r3, [r7, #8]
 8001cf4:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration    
    PD12     ------> TIM4_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001cf6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cfa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d00:	2300      	movs	r3, #0
 8001d02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d04:	2300      	movs	r3, #0
 8001d06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d0c:	f107 030c 	add.w	r3, r7, #12
 8001d10:	4619      	mov	r1, r3
 8001d12:	4805      	ldr	r0, [pc, #20]	; (8001d28 <HAL_TIM_MspPostInit+0x6c>)
 8001d14:	f000 f9d8 	bl	80020c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001d18:	bf00      	nop
 8001d1a:	3720      	adds	r7, #32
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	40000800 	.word	0x40000800
 8001d24:	40023800 	.word	0x40023800
 8001d28:	40020c00 	.word	0x40020c00

08001d2c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001d30:	4b14      	ldr	r3, [pc, #80]	; (8001d84 <MX_USART2_UART_Init+0x58>)
 8001d32:	4a15      	ldr	r2, [pc, #84]	; (8001d88 <MX_USART2_UART_Init+0x5c>)
 8001d34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001d36:	4b13      	ldr	r3, [pc, #76]	; (8001d84 <MX_USART2_UART_Init+0x58>)
 8001d38:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001d3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d3e:	4b11      	ldr	r3, [pc, #68]	; (8001d84 <MX_USART2_UART_Init+0x58>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d44:	4b0f      	ldr	r3, [pc, #60]	; (8001d84 <MX_USART2_UART_Init+0x58>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d4a:	4b0e      	ldr	r3, [pc, #56]	; (8001d84 <MX_USART2_UART_Init+0x58>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d50:	4b0c      	ldr	r3, [pc, #48]	; (8001d84 <MX_USART2_UART_Init+0x58>)
 8001d52:	220c      	movs	r2, #12
 8001d54:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d56:	4b0b      	ldr	r3, [pc, #44]	; (8001d84 <MX_USART2_UART_Init+0x58>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d5c:	4b09      	ldr	r3, [pc, #36]	; (8001d84 <MX_USART2_UART_Init+0x58>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d62:	4b08      	ldr	r3, [pc, #32]	; (8001d84 <MX_USART2_UART_Init+0x58>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d68:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <MX_USART2_UART_Init+0x58>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d6e:	4805      	ldr	r0, [pc, #20]	; (8001d84 <MX_USART2_UART_Init+0x58>)
 8001d70:	f002 fc5c 	bl	800462c <HAL_UART_Init>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001d7a:	f7ff fd6e 	bl	800185a <Error_Handler>
  }

}
 8001d7e:	bf00      	nop
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20004118 	.word	0x20004118
 8001d88:	40004400 	.word	0x40004400

08001d8c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b08a      	sub	sp, #40	; 0x28
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d94:	f107 0314 	add.w	r3, r7, #20
 8001d98:	2200      	movs	r2, #0
 8001d9a:	601a      	str	r2, [r3, #0]
 8001d9c:	605a      	str	r2, [r3, #4]
 8001d9e:	609a      	str	r2, [r3, #8]
 8001da0:	60da      	str	r2, [r3, #12]
 8001da2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a17      	ldr	r2, [pc, #92]	; (8001e08 <HAL_UART_MspInit+0x7c>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d127      	bne.n	8001dfe <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001dae:	4b17      	ldr	r3, [pc, #92]	; (8001e0c <HAL_UART_MspInit+0x80>)
 8001db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db2:	4a16      	ldr	r2, [pc, #88]	; (8001e0c <HAL_UART_MspInit+0x80>)
 8001db4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001db8:	6413      	str	r3, [r2, #64]	; 0x40
 8001dba:	4b14      	ldr	r3, [pc, #80]	; (8001e0c <HAL_UART_MspInit+0x80>)
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dc2:	613b      	str	r3, [r7, #16]
 8001dc4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dc6:	4b11      	ldr	r3, [pc, #68]	; (8001e0c <HAL_UART_MspInit+0x80>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dca:	4a10      	ldr	r2, [pc, #64]	; (8001e0c <HAL_UART_MspInit+0x80>)
 8001dcc:	f043 0308 	orr.w	r3, r3, #8
 8001dd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001dd2:	4b0e      	ldr	r3, [pc, #56]	; (8001e0c <HAL_UART_MspInit+0x80>)
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd6:	f003 0308 	and.w	r3, r3, #8
 8001dda:	60fb      	str	r3, [r7, #12]
 8001ddc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001dde:	2360      	movs	r3, #96	; 0x60
 8001de0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de2:	2302      	movs	r3, #2
 8001de4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de6:	2300      	movs	r3, #0
 8001de8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dea:	2303      	movs	r3, #3
 8001dec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001dee:	2307      	movs	r3, #7
 8001df0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001df2:	f107 0314 	add.w	r3, r7, #20
 8001df6:	4619      	mov	r1, r3
 8001df8:	4805      	ldr	r0, [pc, #20]	; (8001e10 <HAL_UART_MspInit+0x84>)
 8001dfa:	f000 f965 	bl	80020c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001dfe:	bf00      	nop
 8001e00:	3728      	adds	r7, #40	; 0x28
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	40004400 	.word	0x40004400
 8001e0c:	40023800 	.word	0x40023800
 8001e10:	40020c00 	.word	0x40020c00

08001e14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001e14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e4c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001e18:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001e1a:	e003      	b.n	8001e24 <LoopCopyDataInit>

08001e1c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001e1c:	4b0c      	ldr	r3, [pc, #48]	; (8001e50 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001e1e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001e20:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001e22:	3104      	adds	r1, #4

08001e24 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001e24:	480b      	ldr	r0, [pc, #44]	; (8001e54 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001e26:	4b0c      	ldr	r3, [pc, #48]	; (8001e58 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001e28:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001e2a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001e2c:	d3f6      	bcc.n	8001e1c <CopyDataInit>
  ldr  r2, =_sbss
 8001e2e:	4a0b      	ldr	r2, [pc, #44]	; (8001e5c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001e30:	e002      	b.n	8001e38 <LoopFillZerobss>

08001e32 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001e32:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001e34:	f842 3b04 	str.w	r3, [r2], #4

08001e38 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001e38:	4b09      	ldr	r3, [pc, #36]	; (8001e60 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001e3a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001e3c:	d3f9      	bcc.n	8001e32 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001e3e:	f7ff fdb7 	bl	80019b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e42:	f005 fbbb 	bl	80075bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e46:	f7ff fc49 	bl	80016dc <main>
  bx  lr    
 8001e4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001e4c:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8001e50:	0800770c 	.word	0x0800770c
  ldr  r0, =_sdata
 8001e54:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001e58:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8001e5c:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8001e60:	2000419c 	.word	0x2000419c

08001e64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e64:	e7fe      	b.n	8001e64 <ADC_IRQHandler>

08001e66 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e6a:	2003      	movs	r0, #3
 8001e6c:	f000 f8f7 	bl	800205e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e70:	2000      	movs	r0, #0
 8001e72:	f7ff fd21 	bl	80018b8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001e76:	f7ff fcf7 	bl	8001868 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001e7a:	2300      	movs	r3, #0
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e84:	4b06      	ldr	r3, [pc, #24]	; (8001ea0 <HAL_IncTick+0x20>)
 8001e86:	781b      	ldrb	r3, [r3, #0]
 8001e88:	461a      	mov	r2, r3
 8001e8a:	4b06      	ldr	r3, [pc, #24]	; (8001ea4 <HAL_IncTick+0x24>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4413      	add	r3, r2
 8001e90:	4a04      	ldr	r2, [pc, #16]	; (8001ea4 <HAL_IncTick+0x24>)
 8001e92:	6013      	str	r3, [r2, #0]
}
 8001e94:	bf00      	nop
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	20000004 	.word	0x20000004
 8001ea4:	20004198 	.word	0x20004198

08001ea8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  return uwTick;
 8001eac:	4b03      	ldr	r3, [pc, #12]	; (8001ebc <HAL_GetTick+0x14>)
 8001eae:	681b      	ldr	r3, [r3, #0]
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop
 8001ebc:	20004198 	.word	0x20004198

08001ec0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ec8:	f7ff ffee 	bl	8001ea8 <HAL_GetTick>
 8001ecc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ed8:	d005      	beq.n	8001ee6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eda:	4b09      	ldr	r3, [pc, #36]	; (8001f00 <HAL_Delay+0x40>)
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	461a      	mov	r2, r3
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ee6:	bf00      	nop
 8001ee8:	f7ff ffde 	bl	8001ea8 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	68fa      	ldr	r2, [r7, #12]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d8f7      	bhi.n	8001ee8 <HAL_Delay+0x28>
  {
  }
}
 8001ef8:	bf00      	nop
 8001efa:	3710      	adds	r7, #16
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	20000004 	.word	0x20000004

08001f04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b085      	sub	sp, #20
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	f003 0307 	and.w	r3, r3, #7
 8001f12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f14:	4b0b      	ldr	r3, [pc, #44]	; (8001f44 <__NVIC_SetPriorityGrouping+0x40>)
 8001f16:	68db      	ldr	r3, [r3, #12]
 8001f18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f1a:	68ba      	ldr	r2, [r7, #8]
 8001f1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f20:	4013      	ands	r3, r2
 8001f22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001f2c:	4b06      	ldr	r3, [pc, #24]	; (8001f48 <__NVIC_SetPriorityGrouping+0x44>)
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f32:	4a04      	ldr	r2, [pc, #16]	; (8001f44 <__NVIC_SetPriorityGrouping+0x40>)
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	60d3      	str	r3, [r2, #12]
}
 8001f38:	bf00      	nop
 8001f3a:	3714      	adds	r7, #20
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr
 8001f44:	e000ed00 	.word	0xe000ed00
 8001f48:	05fa0000 	.word	0x05fa0000

08001f4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f50:	4b04      	ldr	r3, [pc, #16]	; (8001f64 <__NVIC_GetPriorityGrouping+0x18>)
 8001f52:	68db      	ldr	r3, [r3, #12]
 8001f54:	0a1b      	lsrs	r3, r3, #8
 8001f56:	f003 0307 	and.w	r3, r3, #7
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr
 8001f64:	e000ed00 	.word	0xe000ed00

08001f68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	4603      	mov	r3, r0
 8001f70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	db0b      	blt.n	8001f92 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f7a:	79fb      	ldrb	r3, [r7, #7]
 8001f7c:	f003 021f 	and.w	r2, r3, #31
 8001f80:	4907      	ldr	r1, [pc, #28]	; (8001fa0 <__NVIC_EnableIRQ+0x38>)
 8001f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f86:	095b      	lsrs	r3, r3, #5
 8001f88:	2001      	movs	r0, #1
 8001f8a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f92:	bf00      	nop
 8001f94:	370c      	adds	r7, #12
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	e000e100 	.word	0xe000e100

08001fa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	4603      	mov	r3, r0
 8001fac:	6039      	str	r1, [r7, #0]
 8001fae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	db0a      	blt.n	8001fce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	b2da      	uxtb	r2, r3
 8001fbc:	490c      	ldr	r1, [pc, #48]	; (8001ff0 <__NVIC_SetPriority+0x4c>)
 8001fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc2:	0112      	lsls	r2, r2, #4
 8001fc4:	b2d2      	uxtb	r2, r2
 8001fc6:	440b      	add	r3, r1
 8001fc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fcc:	e00a      	b.n	8001fe4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	b2da      	uxtb	r2, r3
 8001fd2:	4908      	ldr	r1, [pc, #32]	; (8001ff4 <__NVIC_SetPriority+0x50>)
 8001fd4:	79fb      	ldrb	r3, [r7, #7]
 8001fd6:	f003 030f 	and.w	r3, r3, #15
 8001fda:	3b04      	subs	r3, #4
 8001fdc:	0112      	lsls	r2, r2, #4
 8001fde:	b2d2      	uxtb	r2, r2
 8001fe0:	440b      	add	r3, r1
 8001fe2:	761a      	strb	r2, [r3, #24]
}
 8001fe4:	bf00      	nop
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr
 8001ff0:	e000e100 	.word	0xe000e100
 8001ff4:	e000ed00 	.word	0xe000ed00

08001ff8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b089      	sub	sp, #36	; 0x24
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	60f8      	str	r0, [r7, #12]
 8002000:	60b9      	str	r1, [r7, #8]
 8002002:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	f003 0307 	and.w	r3, r3, #7
 800200a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800200c:	69fb      	ldr	r3, [r7, #28]
 800200e:	f1c3 0307 	rsb	r3, r3, #7
 8002012:	2b04      	cmp	r3, #4
 8002014:	bf28      	it	cs
 8002016:	2304      	movcs	r3, #4
 8002018:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	3304      	adds	r3, #4
 800201e:	2b06      	cmp	r3, #6
 8002020:	d902      	bls.n	8002028 <NVIC_EncodePriority+0x30>
 8002022:	69fb      	ldr	r3, [r7, #28]
 8002024:	3b03      	subs	r3, #3
 8002026:	e000      	b.n	800202a <NVIC_EncodePriority+0x32>
 8002028:	2300      	movs	r3, #0
 800202a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800202c:	f04f 32ff 	mov.w	r2, #4294967295
 8002030:	69bb      	ldr	r3, [r7, #24]
 8002032:	fa02 f303 	lsl.w	r3, r2, r3
 8002036:	43da      	mvns	r2, r3
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	401a      	ands	r2, r3
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002040:	f04f 31ff 	mov.w	r1, #4294967295
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	fa01 f303 	lsl.w	r3, r1, r3
 800204a:	43d9      	mvns	r1, r3
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002050:	4313      	orrs	r3, r2
         );
}
 8002052:	4618      	mov	r0, r3
 8002054:	3724      	adds	r7, #36	; 0x24
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr

0800205e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800205e:	b580      	push	{r7, lr}
 8002060:	b082      	sub	sp, #8
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f7ff ff4c 	bl	8001f04 <__NVIC_SetPriorityGrouping>
}
 800206c:	bf00      	nop
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}

08002074 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002074:	b580      	push	{r7, lr}
 8002076:	b086      	sub	sp, #24
 8002078:	af00      	add	r7, sp, #0
 800207a:	4603      	mov	r3, r0
 800207c:	60b9      	str	r1, [r7, #8]
 800207e:	607a      	str	r2, [r7, #4]
 8002080:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002082:	2300      	movs	r3, #0
 8002084:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002086:	f7ff ff61 	bl	8001f4c <__NVIC_GetPriorityGrouping>
 800208a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	68b9      	ldr	r1, [r7, #8]
 8002090:	6978      	ldr	r0, [r7, #20]
 8002092:	f7ff ffb1 	bl	8001ff8 <NVIC_EncodePriority>
 8002096:	4602      	mov	r2, r0
 8002098:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800209c:	4611      	mov	r1, r2
 800209e:	4618      	mov	r0, r3
 80020a0:	f7ff ff80 	bl	8001fa4 <__NVIC_SetPriority>
}
 80020a4:	bf00      	nop
 80020a6:	3718      	adds	r7, #24
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}

080020ac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	4603      	mov	r3, r0
 80020b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7ff ff54 	bl	8001f68 <__NVIC_EnableIRQ>
}
 80020c0:	bf00      	nop
 80020c2:	3708      	adds	r7, #8
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}

080020c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b089      	sub	sp, #36	; 0x24
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
 80020d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80020d2:	2300      	movs	r3, #0
 80020d4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80020d6:	2300      	movs	r3, #0
 80020d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80020da:	2300      	movs	r3, #0
 80020dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80020de:	2300      	movs	r3, #0
 80020e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80020e2:	2300      	movs	r3, #0
 80020e4:	61fb      	str	r3, [r7, #28]
 80020e6:	e175      	b.n	80023d4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80020e8:	2201      	movs	r2, #1
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	fa02 f303 	lsl.w	r3, r2, r3
 80020f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	697a      	ldr	r2, [r7, #20]
 80020f8:	4013      	ands	r3, r2
 80020fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020fc:	693a      	ldr	r2, [r7, #16]
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	429a      	cmp	r2, r3
 8002102:	f040 8164 	bne.w	80023ce <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	2b02      	cmp	r3, #2
 800210c:	d003      	beq.n	8002116 <HAL_GPIO_Init+0x4e>
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	2b12      	cmp	r3, #18
 8002114:	d123      	bne.n	800215e <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	08da      	lsrs	r2, r3, #3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	3208      	adds	r2, #8
 800211e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002122:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	f003 0307 	and.w	r3, r3, #7
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	220f      	movs	r2, #15
 800212e:	fa02 f303 	lsl.w	r3, r2, r3
 8002132:	43db      	mvns	r3, r3
 8002134:	69ba      	ldr	r2, [r7, #24]
 8002136:	4013      	ands	r3, r2
 8002138:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	691a      	ldr	r2, [r3, #16]
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	f003 0307 	and.w	r3, r3, #7
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	fa02 f303 	lsl.w	r3, r2, r3
 800214a:	69ba      	ldr	r2, [r7, #24]
 800214c:	4313      	orrs	r3, r2
 800214e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002150:	69fb      	ldr	r3, [r7, #28]
 8002152:	08da      	lsrs	r2, r3, #3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	3208      	adds	r2, #8
 8002158:	69b9      	ldr	r1, [r7, #24]
 800215a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	2203      	movs	r2, #3
 800216a:	fa02 f303 	lsl.w	r3, r2, r3
 800216e:	43db      	mvns	r3, r3
 8002170:	69ba      	ldr	r2, [r7, #24]
 8002172:	4013      	ands	r3, r2
 8002174:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f003 0203 	and.w	r2, r3, #3
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	fa02 f303 	lsl.w	r3, r2, r3
 8002186:	69ba      	ldr	r2, [r7, #24]
 8002188:	4313      	orrs	r3, r2
 800218a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	69ba      	ldr	r2, [r7, #24]
 8002190:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	2b01      	cmp	r3, #1
 8002198:	d00b      	beq.n	80021b2 <HAL_GPIO_Init+0xea>
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d007      	beq.n	80021b2 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021a6:	2b11      	cmp	r3, #17
 80021a8:	d003      	beq.n	80021b2 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	2b12      	cmp	r3, #18
 80021b0:	d130      	bne.n	8002214 <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80021b8:	69fb      	ldr	r3, [r7, #28]
 80021ba:	005b      	lsls	r3, r3, #1
 80021bc:	2203      	movs	r2, #3
 80021be:	fa02 f303 	lsl.w	r3, r2, r3
 80021c2:	43db      	mvns	r3, r3
 80021c4:	69ba      	ldr	r2, [r7, #24]
 80021c6:	4013      	ands	r3, r2
 80021c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	68da      	ldr	r2, [r3, #12]
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	005b      	lsls	r3, r3, #1
 80021d2:	fa02 f303 	lsl.w	r3, r2, r3
 80021d6:	69ba      	ldr	r2, [r7, #24]
 80021d8:	4313      	orrs	r3, r2
 80021da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	69ba      	ldr	r2, [r7, #24]
 80021e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021e8:	2201      	movs	r2, #1
 80021ea:	69fb      	ldr	r3, [r7, #28]
 80021ec:	fa02 f303 	lsl.w	r3, r2, r3
 80021f0:	43db      	mvns	r3, r3
 80021f2:	69ba      	ldr	r2, [r7, #24]
 80021f4:	4013      	ands	r3, r2
 80021f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	091b      	lsrs	r3, r3, #4
 80021fe:	f003 0201 	and.w	r2, r3, #1
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	fa02 f303 	lsl.w	r3, r2, r3
 8002208:	69ba      	ldr	r2, [r7, #24]
 800220a:	4313      	orrs	r3, r2
 800220c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	69ba      	ldr	r2, [r7, #24]
 8002212:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	2203      	movs	r2, #3
 8002220:	fa02 f303 	lsl.w	r3, r2, r3
 8002224:	43db      	mvns	r3, r3
 8002226:	69ba      	ldr	r2, [r7, #24]
 8002228:	4013      	ands	r3, r2
 800222a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	689a      	ldr	r2, [r3, #8]
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	005b      	lsls	r3, r3, #1
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	69ba      	ldr	r2, [r7, #24]
 800223a:	4313      	orrs	r3, r2
 800223c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800224c:	2b00      	cmp	r3, #0
 800224e:	f000 80be 	beq.w	80023ce <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002252:	4b65      	ldr	r3, [pc, #404]	; (80023e8 <HAL_GPIO_Init+0x320>)
 8002254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002256:	4a64      	ldr	r2, [pc, #400]	; (80023e8 <HAL_GPIO_Init+0x320>)
 8002258:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800225c:	6453      	str	r3, [r2, #68]	; 0x44
 800225e:	4b62      	ldr	r3, [pc, #392]	; (80023e8 <HAL_GPIO_Init+0x320>)
 8002260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002262:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002266:	60fb      	str	r3, [r7, #12]
 8002268:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800226a:	4a60      	ldr	r2, [pc, #384]	; (80023ec <HAL_GPIO_Init+0x324>)
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	089b      	lsrs	r3, r3, #2
 8002270:	3302      	adds	r3, #2
 8002272:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002276:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	f003 0303 	and.w	r3, r3, #3
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	220f      	movs	r2, #15
 8002282:	fa02 f303 	lsl.w	r3, r2, r3
 8002286:	43db      	mvns	r3, r3
 8002288:	69ba      	ldr	r2, [r7, #24]
 800228a:	4013      	ands	r3, r2
 800228c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4a57      	ldr	r2, [pc, #348]	; (80023f0 <HAL_GPIO_Init+0x328>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d037      	beq.n	8002306 <HAL_GPIO_Init+0x23e>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4a56      	ldr	r2, [pc, #344]	; (80023f4 <HAL_GPIO_Init+0x32c>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d031      	beq.n	8002302 <HAL_GPIO_Init+0x23a>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4a55      	ldr	r2, [pc, #340]	; (80023f8 <HAL_GPIO_Init+0x330>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d02b      	beq.n	80022fe <HAL_GPIO_Init+0x236>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4a54      	ldr	r2, [pc, #336]	; (80023fc <HAL_GPIO_Init+0x334>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d025      	beq.n	80022fa <HAL_GPIO_Init+0x232>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4a53      	ldr	r2, [pc, #332]	; (8002400 <HAL_GPIO_Init+0x338>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d01f      	beq.n	80022f6 <HAL_GPIO_Init+0x22e>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4a52      	ldr	r2, [pc, #328]	; (8002404 <HAL_GPIO_Init+0x33c>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d019      	beq.n	80022f2 <HAL_GPIO_Init+0x22a>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a51      	ldr	r2, [pc, #324]	; (8002408 <HAL_GPIO_Init+0x340>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d013      	beq.n	80022ee <HAL_GPIO_Init+0x226>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4a50      	ldr	r2, [pc, #320]	; (800240c <HAL_GPIO_Init+0x344>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d00d      	beq.n	80022ea <HAL_GPIO_Init+0x222>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a4f      	ldr	r2, [pc, #316]	; (8002410 <HAL_GPIO_Init+0x348>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d007      	beq.n	80022e6 <HAL_GPIO_Init+0x21e>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a4e      	ldr	r2, [pc, #312]	; (8002414 <HAL_GPIO_Init+0x34c>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d101      	bne.n	80022e2 <HAL_GPIO_Init+0x21a>
 80022de:	2309      	movs	r3, #9
 80022e0:	e012      	b.n	8002308 <HAL_GPIO_Init+0x240>
 80022e2:	230a      	movs	r3, #10
 80022e4:	e010      	b.n	8002308 <HAL_GPIO_Init+0x240>
 80022e6:	2308      	movs	r3, #8
 80022e8:	e00e      	b.n	8002308 <HAL_GPIO_Init+0x240>
 80022ea:	2307      	movs	r3, #7
 80022ec:	e00c      	b.n	8002308 <HAL_GPIO_Init+0x240>
 80022ee:	2306      	movs	r3, #6
 80022f0:	e00a      	b.n	8002308 <HAL_GPIO_Init+0x240>
 80022f2:	2305      	movs	r3, #5
 80022f4:	e008      	b.n	8002308 <HAL_GPIO_Init+0x240>
 80022f6:	2304      	movs	r3, #4
 80022f8:	e006      	b.n	8002308 <HAL_GPIO_Init+0x240>
 80022fa:	2303      	movs	r3, #3
 80022fc:	e004      	b.n	8002308 <HAL_GPIO_Init+0x240>
 80022fe:	2302      	movs	r3, #2
 8002300:	e002      	b.n	8002308 <HAL_GPIO_Init+0x240>
 8002302:	2301      	movs	r3, #1
 8002304:	e000      	b.n	8002308 <HAL_GPIO_Init+0x240>
 8002306:	2300      	movs	r3, #0
 8002308:	69fa      	ldr	r2, [r7, #28]
 800230a:	f002 0203 	and.w	r2, r2, #3
 800230e:	0092      	lsls	r2, r2, #2
 8002310:	4093      	lsls	r3, r2
 8002312:	69ba      	ldr	r2, [r7, #24]
 8002314:	4313      	orrs	r3, r2
 8002316:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002318:	4934      	ldr	r1, [pc, #208]	; (80023ec <HAL_GPIO_Init+0x324>)
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	089b      	lsrs	r3, r3, #2
 800231e:	3302      	adds	r3, #2
 8002320:	69ba      	ldr	r2, [r7, #24]
 8002322:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002326:	4b3c      	ldr	r3, [pc, #240]	; (8002418 <HAL_GPIO_Init+0x350>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	43db      	mvns	r3, r3
 8002330:	69ba      	ldr	r2, [r7, #24]
 8002332:	4013      	ands	r3, r2
 8002334:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d003      	beq.n	800234a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002342:	69ba      	ldr	r2, [r7, #24]
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	4313      	orrs	r3, r2
 8002348:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800234a:	4a33      	ldr	r2, [pc, #204]	; (8002418 <HAL_GPIO_Init+0x350>)
 800234c:	69bb      	ldr	r3, [r7, #24]
 800234e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002350:	4b31      	ldr	r3, [pc, #196]	; (8002418 <HAL_GPIO_Init+0x350>)
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	43db      	mvns	r3, r3
 800235a:	69ba      	ldr	r2, [r7, #24]
 800235c:	4013      	ands	r3, r2
 800235e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002368:	2b00      	cmp	r3, #0
 800236a:	d003      	beq.n	8002374 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	4313      	orrs	r3, r2
 8002372:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002374:	4a28      	ldr	r2, [pc, #160]	; (8002418 <HAL_GPIO_Init+0x350>)
 8002376:	69bb      	ldr	r3, [r7, #24]
 8002378:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800237a:	4b27      	ldr	r3, [pc, #156]	; (8002418 <HAL_GPIO_Init+0x350>)
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	43db      	mvns	r3, r3
 8002384:	69ba      	ldr	r2, [r7, #24]
 8002386:	4013      	ands	r3, r2
 8002388:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d003      	beq.n	800239e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002396:	69ba      	ldr	r2, [r7, #24]
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	4313      	orrs	r3, r2
 800239c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800239e:	4a1e      	ldr	r2, [pc, #120]	; (8002418 <HAL_GPIO_Init+0x350>)
 80023a0:	69bb      	ldr	r3, [r7, #24]
 80023a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023a4:	4b1c      	ldr	r3, [pc, #112]	; (8002418 <HAL_GPIO_Init+0x350>)
 80023a6:	68db      	ldr	r3, [r3, #12]
 80023a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	43db      	mvns	r3, r3
 80023ae:	69ba      	ldr	r2, [r7, #24]
 80023b0:	4013      	ands	r3, r2
 80023b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d003      	beq.n	80023c8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80023c0:	69ba      	ldr	r2, [r7, #24]
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	4313      	orrs	r3, r2
 80023c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023c8:	4a13      	ldr	r2, [pc, #76]	; (8002418 <HAL_GPIO_Init+0x350>)
 80023ca:	69bb      	ldr	r3, [r7, #24]
 80023cc:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80023ce:	69fb      	ldr	r3, [r7, #28]
 80023d0:	3301      	adds	r3, #1
 80023d2:	61fb      	str	r3, [r7, #28]
 80023d4:	69fb      	ldr	r3, [r7, #28]
 80023d6:	2b0f      	cmp	r3, #15
 80023d8:	f67f ae86 	bls.w	80020e8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80023dc:	bf00      	nop
 80023de:	3724      	adds	r7, #36	; 0x24
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr
 80023e8:	40023800 	.word	0x40023800
 80023ec:	40013800 	.word	0x40013800
 80023f0:	40020000 	.word	0x40020000
 80023f4:	40020400 	.word	0x40020400
 80023f8:	40020800 	.word	0x40020800
 80023fc:	40020c00 	.word	0x40020c00
 8002400:	40021000 	.word	0x40021000
 8002404:	40021400 	.word	0x40021400
 8002408:	40021800 	.word	0x40021800
 800240c:	40021c00 	.word	0x40021c00
 8002410:	40022000 	.word	0x40022000
 8002414:	40022400 	.word	0x40022400
 8002418:	40013c00 	.word	0x40013c00

0800241c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800241c:	b480      	push	{r7}
 800241e:	b085      	sub	sp, #20
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	460b      	mov	r3, r1
 8002426:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	691a      	ldr	r2, [r3, #16]
 800242c:	887b      	ldrh	r3, [r7, #2]
 800242e:	4013      	ands	r3, r2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d002      	beq.n	800243a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002434:	2301      	movs	r3, #1
 8002436:	73fb      	strb	r3, [r7, #15]
 8002438:	e001      	b.n	800243e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800243a:	2300      	movs	r3, #0
 800243c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800243e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002440:	4618      	mov	r0, r3
 8002442:	3714      	adds	r7, #20
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr

0800244c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	460b      	mov	r3, r1
 8002456:	807b      	strh	r3, [r7, #2]
 8002458:	4613      	mov	r3, r2
 800245a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800245c:	787b      	ldrb	r3, [r7, #1]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d003      	beq.n	800246a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002462:	887a      	ldrh	r2, [r7, #2]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002468:	e003      	b.n	8002472 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800246a:	887b      	ldrh	r3, [r7, #2]
 800246c:	041a      	lsls	r2, r3, #16
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	619a      	str	r2, [r3, #24]
}
 8002472:	bf00      	nop
 8002474:	370c      	adds	r7, #12
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
	...

08002480 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002484:	4b05      	ldr	r3, [pc, #20]	; (800249c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a04      	ldr	r2, [pc, #16]	; (800249c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800248a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800248e:	6013      	str	r3, [r2, #0]
}
 8002490:	bf00      	nop
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	40007000 	.word	0x40007000

080024a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b086      	sub	sp, #24
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 80024a8:	2300      	movs	r3, #0
 80024aa:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d101      	bne.n	80024b6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e25c      	b.n	8002970 <HAL_RCC_OscConfig+0x4d0>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0301 	and.w	r3, r3, #1
 80024be:	2b00      	cmp	r3, #0
 80024c0:	f000 8087 	beq.w	80025d2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024c4:	4b96      	ldr	r3, [pc, #600]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	f003 030c 	and.w	r3, r3, #12
 80024cc:	2b04      	cmp	r3, #4
 80024ce:	d00c      	beq.n	80024ea <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024d0:	4b93      	ldr	r3, [pc, #588]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	f003 030c 	and.w	r3, r3, #12
 80024d8:	2b08      	cmp	r3, #8
 80024da:	d112      	bne.n	8002502 <HAL_RCC_OscConfig+0x62>
 80024dc:	4b90      	ldr	r3, [pc, #576]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024e8:	d10b      	bne.n	8002502 <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024ea:	4b8d      	ldr	r3, [pc, #564]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d06c      	beq.n	80025d0 <HAL_RCC_OscConfig+0x130>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d168      	bne.n	80025d0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e236      	b.n	8002970 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800250a:	d106      	bne.n	800251a <HAL_RCC_OscConfig+0x7a>
 800250c:	4b84      	ldr	r3, [pc, #528]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a83      	ldr	r2, [pc, #524]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 8002512:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002516:	6013      	str	r3, [r2, #0]
 8002518:	e02e      	b.n	8002578 <HAL_RCC_OscConfig+0xd8>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d10c      	bne.n	800253c <HAL_RCC_OscConfig+0x9c>
 8002522:	4b7f      	ldr	r3, [pc, #508]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a7e      	ldr	r2, [pc, #504]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 8002528:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800252c:	6013      	str	r3, [r2, #0]
 800252e:	4b7c      	ldr	r3, [pc, #496]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a7b      	ldr	r2, [pc, #492]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 8002534:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002538:	6013      	str	r3, [r2, #0]
 800253a:	e01d      	b.n	8002578 <HAL_RCC_OscConfig+0xd8>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002544:	d10c      	bne.n	8002560 <HAL_RCC_OscConfig+0xc0>
 8002546:	4b76      	ldr	r3, [pc, #472]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a75      	ldr	r2, [pc, #468]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 800254c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002550:	6013      	str	r3, [r2, #0]
 8002552:	4b73      	ldr	r3, [pc, #460]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a72      	ldr	r2, [pc, #456]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 8002558:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800255c:	6013      	str	r3, [r2, #0]
 800255e:	e00b      	b.n	8002578 <HAL_RCC_OscConfig+0xd8>
 8002560:	4b6f      	ldr	r3, [pc, #444]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a6e      	ldr	r2, [pc, #440]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 8002566:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800256a:	6013      	str	r3, [r2, #0]
 800256c:	4b6c      	ldr	r3, [pc, #432]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a6b      	ldr	r2, [pc, #428]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 8002572:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002576:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d013      	beq.n	80025a8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002580:	f7ff fc92 	bl	8001ea8 <HAL_GetTick>
 8002584:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002586:	e008      	b.n	800259a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002588:	f7ff fc8e 	bl	8001ea8 <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	2b64      	cmp	r3, #100	; 0x64
 8002594:	d901      	bls.n	800259a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e1ea      	b.n	8002970 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800259a:	4b61      	ldr	r3, [pc, #388]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d0f0      	beq.n	8002588 <HAL_RCC_OscConfig+0xe8>
 80025a6:	e014      	b.n	80025d2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a8:	f7ff fc7e 	bl	8001ea8 <HAL_GetTick>
 80025ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ae:	e008      	b.n	80025c2 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025b0:	f7ff fc7a 	bl	8001ea8 <HAL_GetTick>
 80025b4:	4602      	mov	r2, r0
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	2b64      	cmp	r3, #100	; 0x64
 80025bc:	d901      	bls.n	80025c2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80025be:	2303      	movs	r3, #3
 80025c0:	e1d6      	b.n	8002970 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025c2:	4b57      	ldr	r3, [pc, #348]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d1f0      	bne.n	80025b0 <HAL_RCC_OscConfig+0x110>
 80025ce:	e000      	b.n	80025d2 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 0302 	and.w	r3, r3, #2
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d069      	beq.n	80026b2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80025de:	4b50      	ldr	r3, [pc, #320]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	f003 030c 	and.w	r3, r3, #12
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d00b      	beq.n	8002602 <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025ea:	4b4d      	ldr	r3, [pc, #308]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	f003 030c 	and.w	r3, r3, #12
 80025f2:	2b08      	cmp	r3, #8
 80025f4:	d11c      	bne.n	8002630 <HAL_RCC_OscConfig+0x190>
 80025f6:	4b4a      	ldr	r3, [pc, #296]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d116      	bne.n	8002630 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002602:	4b47      	ldr	r3, [pc, #284]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f003 0302 	and.w	r3, r3, #2
 800260a:	2b00      	cmp	r3, #0
 800260c:	d005      	beq.n	800261a <HAL_RCC_OscConfig+0x17a>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	68db      	ldr	r3, [r3, #12]
 8002612:	2b01      	cmp	r3, #1
 8002614:	d001      	beq.n	800261a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e1aa      	b.n	8002970 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800261a:	4b41      	ldr	r3, [pc, #260]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	691b      	ldr	r3, [r3, #16]
 8002626:	00db      	lsls	r3, r3, #3
 8002628:	493d      	ldr	r1, [pc, #244]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 800262a:	4313      	orrs	r3, r2
 800262c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800262e:	e040      	b.n	80026b2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d023      	beq.n	8002680 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002638:	4b39      	ldr	r3, [pc, #228]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a38      	ldr	r2, [pc, #224]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 800263e:	f043 0301 	orr.w	r3, r3, #1
 8002642:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002644:	f7ff fc30 	bl	8001ea8 <HAL_GetTick>
 8002648:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800264a:	e008      	b.n	800265e <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800264c:	f7ff fc2c 	bl	8001ea8 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b02      	cmp	r3, #2
 8002658:	d901      	bls.n	800265e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e188      	b.n	8002970 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800265e:	4b30      	ldr	r3, [pc, #192]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0302 	and.w	r3, r3, #2
 8002666:	2b00      	cmp	r3, #0
 8002668:	d0f0      	beq.n	800264c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800266a:	4b2d      	ldr	r3, [pc, #180]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	691b      	ldr	r3, [r3, #16]
 8002676:	00db      	lsls	r3, r3, #3
 8002678:	4929      	ldr	r1, [pc, #164]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 800267a:	4313      	orrs	r3, r2
 800267c:	600b      	str	r3, [r1, #0]
 800267e:	e018      	b.n	80026b2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002680:	4b27      	ldr	r3, [pc, #156]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a26      	ldr	r2, [pc, #152]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 8002686:	f023 0301 	bic.w	r3, r3, #1
 800268a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268c:	f7ff fc0c 	bl	8001ea8 <HAL_GetTick>
 8002690:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002694:	f7ff fc08 	bl	8001ea8 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e164      	b.n	8002970 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026a6:	4b1e      	ldr	r3, [pc, #120]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0302 	and.w	r3, r3, #2
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d1f0      	bne.n	8002694 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 0308 	and.w	r3, r3, #8
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d038      	beq.n	8002730 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	695b      	ldr	r3, [r3, #20]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d019      	beq.n	80026fa <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026c6:	4b16      	ldr	r3, [pc, #88]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 80026c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026ca:	4a15      	ldr	r2, [pc, #84]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 80026cc:	f043 0301 	orr.w	r3, r3, #1
 80026d0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026d2:	f7ff fbe9 	bl	8001ea8 <HAL_GetTick>
 80026d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026d8:	e008      	b.n	80026ec <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026da:	f7ff fbe5 	bl	8001ea8 <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d901      	bls.n	80026ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	e141      	b.n	8002970 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026ec:	4b0c      	ldr	r3, [pc, #48]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 80026ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026f0:	f003 0302 	and.w	r3, r3, #2
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d0f0      	beq.n	80026da <HAL_RCC_OscConfig+0x23a>
 80026f8:	e01a      	b.n	8002730 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026fa:	4b09      	ldr	r3, [pc, #36]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 80026fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026fe:	4a08      	ldr	r2, [pc, #32]	; (8002720 <HAL_RCC_OscConfig+0x280>)
 8002700:	f023 0301 	bic.w	r3, r3, #1
 8002704:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002706:	f7ff fbcf 	bl	8001ea8 <HAL_GetTick>
 800270a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800270c:	e00a      	b.n	8002724 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800270e:	f7ff fbcb 	bl	8001ea8 <HAL_GetTick>
 8002712:	4602      	mov	r2, r0
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	1ad3      	subs	r3, r2, r3
 8002718:	2b02      	cmp	r3, #2
 800271a:	d903      	bls.n	8002724 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800271c:	2303      	movs	r3, #3
 800271e:	e127      	b.n	8002970 <HAL_RCC_OscConfig+0x4d0>
 8002720:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002724:	4b94      	ldr	r3, [pc, #592]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 8002726:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002728:	f003 0302 	and.w	r3, r3, #2
 800272c:	2b00      	cmp	r3, #0
 800272e:	d1ee      	bne.n	800270e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 0304 	and.w	r3, r3, #4
 8002738:	2b00      	cmp	r3, #0
 800273a:	f000 80a4 	beq.w	8002886 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800273e:	4b8e      	ldr	r3, [pc, #568]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 8002740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d10d      	bne.n	8002766 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800274a:	4b8b      	ldr	r3, [pc, #556]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 800274c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274e:	4a8a      	ldr	r2, [pc, #552]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 8002750:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002754:	6413      	str	r3, [r2, #64]	; 0x40
 8002756:	4b88      	ldr	r3, [pc, #544]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 8002758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800275e:	60fb      	str	r3, [r7, #12]
 8002760:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002762:	2301      	movs	r3, #1
 8002764:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002766:	4b85      	ldr	r3, [pc, #532]	; (800297c <HAL_RCC_OscConfig+0x4dc>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800276e:	2b00      	cmp	r3, #0
 8002770:	d118      	bne.n	80027a4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002772:	4b82      	ldr	r3, [pc, #520]	; (800297c <HAL_RCC_OscConfig+0x4dc>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a81      	ldr	r2, [pc, #516]	; (800297c <HAL_RCC_OscConfig+0x4dc>)
 8002778:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800277c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800277e:	f7ff fb93 	bl	8001ea8 <HAL_GetTick>
 8002782:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002784:	e008      	b.n	8002798 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002786:	f7ff fb8f 	bl	8001ea8 <HAL_GetTick>
 800278a:	4602      	mov	r2, r0
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	2b64      	cmp	r3, #100	; 0x64
 8002792:	d901      	bls.n	8002798 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002794:	2303      	movs	r3, #3
 8002796:	e0eb      	b.n	8002970 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002798:	4b78      	ldr	r3, [pc, #480]	; (800297c <HAL_RCC_OscConfig+0x4dc>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d0f0      	beq.n	8002786 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d106      	bne.n	80027ba <HAL_RCC_OscConfig+0x31a>
 80027ac:	4b72      	ldr	r3, [pc, #456]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 80027ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027b0:	4a71      	ldr	r2, [pc, #452]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 80027b2:	f043 0301 	orr.w	r3, r3, #1
 80027b6:	6713      	str	r3, [r2, #112]	; 0x70
 80027b8:	e02d      	b.n	8002816 <HAL_RCC_OscConfig+0x376>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d10c      	bne.n	80027dc <HAL_RCC_OscConfig+0x33c>
 80027c2:	4b6d      	ldr	r3, [pc, #436]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 80027c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027c6:	4a6c      	ldr	r2, [pc, #432]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 80027c8:	f023 0301 	bic.w	r3, r3, #1
 80027cc:	6713      	str	r3, [r2, #112]	; 0x70
 80027ce:	4b6a      	ldr	r3, [pc, #424]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 80027d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027d2:	4a69      	ldr	r2, [pc, #420]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 80027d4:	f023 0304 	bic.w	r3, r3, #4
 80027d8:	6713      	str	r3, [r2, #112]	; 0x70
 80027da:	e01c      	b.n	8002816 <HAL_RCC_OscConfig+0x376>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	2b05      	cmp	r3, #5
 80027e2:	d10c      	bne.n	80027fe <HAL_RCC_OscConfig+0x35e>
 80027e4:	4b64      	ldr	r3, [pc, #400]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 80027e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027e8:	4a63      	ldr	r2, [pc, #396]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 80027ea:	f043 0304 	orr.w	r3, r3, #4
 80027ee:	6713      	str	r3, [r2, #112]	; 0x70
 80027f0:	4b61      	ldr	r3, [pc, #388]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 80027f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027f4:	4a60      	ldr	r2, [pc, #384]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 80027f6:	f043 0301 	orr.w	r3, r3, #1
 80027fa:	6713      	str	r3, [r2, #112]	; 0x70
 80027fc:	e00b      	b.n	8002816 <HAL_RCC_OscConfig+0x376>
 80027fe:	4b5e      	ldr	r3, [pc, #376]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 8002800:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002802:	4a5d      	ldr	r2, [pc, #372]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 8002804:	f023 0301 	bic.w	r3, r3, #1
 8002808:	6713      	str	r3, [r2, #112]	; 0x70
 800280a:	4b5b      	ldr	r3, [pc, #364]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 800280c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800280e:	4a5a      	ldr	r2, [pc, #360]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 8002810:	f023 0304 	bic.w	r3, r3, #4
 8002814:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d015      	beq.n	800284a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800281e:	f7ff fb43 	bl	8001ea8 <HAL_GetTick>
 8002822:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002824:	e00a      	b.n	800283c <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002826:	f7ff fb3f 	bl	8001ea8 <HAL_GetTick>
 800282a:	4602      	mov	r2, r0
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	f241 3288 	movw	r2, #5000	; 0x1388
 8002834:	4293      	cmp	r3, r2
 8002836:	d901      	bls.n	800283c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002838:	2303      	movs	r3, #3
 800283a:	e099      	b.n	8002970 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800283c:	4b4e      	ldr	r3, [pc, #312]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 800283e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002840:	f003 0302 	and.w	r3, r3, #2
 8002844:	2b00      	cmp	r3, #0
 8002846:	d0ee      	beq.n	8002826 <HAL_RCC_OscConfig+0x386>
 8002848:	e014      	b.n	8002874 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800284a:	f7ff fb2d 	bl	8001ea8 <HAL_GetTick>
 800284e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002850:	e00a      	b.n	8002868 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002852:	f7ff fb29 	bl	8001ea8 <HAL_GetTick>
 8002856:	4602      	mov	r2, r0
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002860:	4293      	cmp	r3, r2
 8002862:	d901      	bls.n	8002868 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002864:	2303      	movs	r3, #3
 8002866:	e083      	b.n	8002970 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002868:	4b43      	ldr	r3, [pc, #268]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 800286a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800286c:	f003 0302 	and.w	r3, r3, #2
 8002870:	2b00      	cmp	r3, #0
 8002872:	d1ee      	bne.n	8002852 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002874:	7dfb      	ldrb	r3, [r7, #23]
 8002876:	2b01      	cmp	r3, #1
 8002878:	d105      	bne.n	8002886 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800287a:	4b3f      	ldr	r3, [pc, #252]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 800287c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287e:	4a3e      	ldr	r2, [pc, #248]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 8002880:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002884:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	699b      	ldr	r3, [r3, #24]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d06f      	beq.n	800296e <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800288e:	4b3a      	ldr	r3, [pc, #232]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	f003 030c 	and.w	r3, r3, #12
 8002896:	2b08      	cmp	r3, #8
 8002898:	d067      	beq.n	800296a <HAL_RCC_OscConfig+0x4ca>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	699b      	ldr	r3, [r3, #24]
 800289e:	2b02      	cmp	r3, #2
 80028a0:	d149      	bne.n	8002936 <HAL_RCC_OscConfig+0x496>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028a2:	4b35      	ldr	r3, [pc, #212]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a34      	ldr	r2, [pc, #208]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 80028a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80028ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028ae:	f7ff fafb 	bl	8001ea8 <HAL_GetTick>
 80028b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028b4:	e008      	b.n	80028c8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028b6:	f7ff faf7 	bl	8001ea8 <HAL_GetTick>
 80028ba:	4602      	mov	r2, r0
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	1ad3      	subs	r3, r2, r3
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d901      	bls.n	80028c8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80028c4:	2303      	movs	r3, #3
 80028c6:	e053      	b.n	8002970 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028c8:	4b2b      	ldr	r3, [pc, #172]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d1f0      	bne.n	80028b6 <HAL_RCC_OscConfig+0x416>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	69da      	ldr	r2, [r3, #28]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6a1b      	ldr	r3, [r3, #32]
 80028dc:	431a      	orrs	r2, r3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e2:	019b      	lsls	r3, r3, #6
 80028e4:	431a      	orrs	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ea:	085b      	lsrs	r3, r3, #1
 80028ec:	3b01      	subs	r3, #1
 80028ee:	041b      	lsls	r3, r3, #16
 80028f0:	431a      	orrs	r2, r3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f6:	061b      	lsls	r3, r3, #24
 80028f8:	4313      	orrs	r3, r2
 80028fa:	4a1f      	ldr	r2, [pc, #124]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 80028fc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002900:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002902:	4b1d      	ldr	r3, [pc, #116]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a1c      	ldr	r2, [pc, #112]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 8002908:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800290c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800290e:	f7ff facb 	bl	8001ea8 <HAL_GetTick>
 8002912:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002914:	e008      	b.n	8002928 <HAL_RCC_OscConfig+0x488>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002916:	f7ff fac7 	bl	8001ea8 <HAL_GetTick>
 800291a:	4602      	mov	r2, r0
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	1ad3      	subs	r3, r2, r3
 8002920:	2b02      	cmp	r3, #2
 8002922:	d901      	bls.n	8002928 <HAL_RCC_OscConfig+0x488>
          {
            return HAL_TIMEOUT;
 8002924:	2303      	movs	r3, #3
 8002926:	e023      	b.n	8002970 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002928:	4b13      	ldr	r3, [pc, #76]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002930:	2b00      	cmp	r3, #0
 8002932:	d0f0      	beq.n	8002916 <HAL_RCC_OscConfig+0x476>
 8002934:	e01b      	b.n	800296e <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002936:	4b10      	ldr	r3, [pc, #64]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a0f      	ldr	r2, [pc, #60]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 800293c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002940:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002942:	f7ff fab1 	bl	8001ea8 <HAL_GetTick>
 8002946:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002948:	e008      	b.n	800295c <HAL_RCC_OscConfig+0x4bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800294a:	f7ff faad 	bl	8001ea8 <HAL_GetTick>
 800294e:	4602      	mov	r2, r0
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	1ad3      	subs	r3, r2, r3
 8002954:	2b02      	cmp	r3, #2
 8002956:	d901      	bls.n	800295c <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 8002958:	2303      	movs	r3, #3
 800295a:	e009      	b.n	8002970 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800295c:	4b06      	ldr	r3, [pc, #24]	; (8002978 <HAL_RCC_OscConfig+0x4d8>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d1f0      	bne.n	800294a <HAL_RCC_OscConfig+0x4aa>
 8002968:	e001      	b.n	800296e <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e000      	b.n	8002970 <HAL_RCC_OscConfig+0x4d0>
    }
  }
  return HAL_OK;
 800296e:	2300      	movs	r3, #0
}
 8002970:	4618      	mov	r0, r3
 8002972:	3718      	adds	r7, #24
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	40023800 	.word	0x40023800
 800297c:	40007000 	.word	0x40007000

08002980 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800298a:	2300      	movs	r3, #0
 800298c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d101      	bne.n	8002998 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e0ce      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002998:	4b69      	ldr	r3, [pc, #420]	; (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 030f 	and.w	r3, r3, #15
 80029a0:	683a      	ldr	r2, [r7, #0]
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d910      	bls.n	80029c8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029a6:	4b66      	ldr	r3, [pc, #408]	; (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f023 020f 	bic.w	r2, r3, #15
 80029ae:	4964      	ldr	r1, [pc, #400]	; (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	4313      	orrs	r3, r2
 80029b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029b6:	4b62      	ldr	r3, [pc, #392]	; (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 030f 	and.w	r3, r3, #15
 80029be:	683a      	ldr	r2, [r7, #0]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d001      	beq.n	80029c8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e0b6      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0302 	and.w	r3, r3, #2
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d020      	beq.n	8002a16 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0304 	and.w	r3, r3, #4
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d005      	beq.n	80029ec <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029e0:	4b58      	ldr	r3, [pc, #352]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	4a57      	ldr	r2, [pc, #348]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 80029e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80029ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0308 	and.w	r3, r3, #8
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d005      	beq.n	8002a04 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029f8:	4b52      	ldr	r3, [pc, #328]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	4a51      	ldr	r2, [pc, #324]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 80029fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002a02:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a04:	4b4f      	ldr	r3, [pc, #316]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	494c      	ldr	r1, [pc, #304]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a12:	4313      	orrs	r3, r2
 8002a14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d040      	beq.n	8002aa4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d107      	bne.n	8002a3a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a2a:	4b46      	ldr	r3, [pc, #280]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d115      	bne.n	8002a62 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e07d      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d107      	bne.n	8002a52 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a42:	4b40      	ldr	r3, [pc, #256]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d109      	bne.n	8002a62 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e071      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a52:	4b3c      	ldr	r3, [pc, #240]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 0302 	and.w	r3, r3, #2
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d101      	bne.n	8002a62 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e069      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a62:	4b38      	ldr	r3, [pc, #224]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	f023 0203 	bic.w	r2, r3, #3
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	4935      	ldr	r1, [pc, #212]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a70:	4313      	orrs	r3, r2
 8002a72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a74:	f7ff fa18 	bl	8001ea8 <HAL_GetTick>
 8002a78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a7a:	e00a      	b.n	8002a92 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a7c:	f7ff fa14 	bl	8001ea8 <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d901      	bls.n	8002a92 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e051      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a92:	4b2c      	ldr	r3, [pc, #176]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	f003 020c 	and.w	r2, r3, #12
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d1eb      	bne.n	8002a7c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002aa4:	4b26      	ldr	r3, [pc, #152]	; (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 030f 	and.w	r3, r3, #15
 8002aac:	683a      	ldr	r2, [r7, #0]
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d210      	bcs.n	8002ad4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ab2:	4b23      	ldr	r3, [pc, #140]	; (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f023 020f 	bic.w	r2, r3, #15
 8002aba:	4921      	ldr	r1, [pc, #132]	; (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ac2:	4b1f      	ldr	r3, [pc, #124]	; (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 030f 	and.w	r3, r3, #15
 8002aca:	683a      	ldr	r2, [r7, #0]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d001      	beq.n	8002ad4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e030      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0304 	and.w	r3, r3, #4
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d008      	beq.n	8002af2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ae0:	4b18      	ldr	r3, [pc, #96]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	4915      	ldr	r1, [pc, #84]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002aee:	4313      	orrs	r3, r2
 8002af0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0308 	and.w	r3, r3, #8
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d009      	beq.n	8002b12 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002afe:	4b11      	ldr	r3, [pc, #68]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	691b      	ldr	r3, [r3, #16]
 8002b0a:	00db      	lsls	r3, r3, #3
 8002b0c:	490d      	ldr	r1, [pc, #52]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002b12:	f000 f81d 	bl	8002b50 <HAL_RCC_GetSysClockFreq>
 8002b16:	4601      	mov	r1, r0
 8002b18:	4b0a      	ldr	r3, [pc, #40]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	091b      	lsrs	r3, r3, #4
 8002b1e:	f003 030f 	and.w	r3, r3, #15
 8002b22:	4a09      	ldr	r2, [pc, #36]	; (8002b48 <HAL_RCC_ClockConfig+0x1c8>)
 8002b24:	5cd3      	ldrb	r3, [r2, r3]
 8002b26:	fa21 f303 	lsr.w	r3, r1, r3
 8002b2a:	4a08      	ldr	r2, [pc, #32]	; (8002b4c <HAL_RCC_ClockConfig+0x1cc>)
 8002b2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002b2e:	2000      	movs	r0, #0
 8002b30:	f7fe fec2 	bl	80018b8 <HAL_InitTick>

  return HAL_OK;
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3710      	adds	r7, #16
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	40023c00 	.word	0x40023c00
 8002b44:	40023800 	.word	0x40023800
 8002b48:	080076e4 	.word	0x080076e4
 8002b4c:	20000000 	.word	0x20000000

08002b50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b52:	b085      	sub	sp, #20
 8002b54:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002b56:	2300      	movs	r3, #0
 8002b58:	607b      	str	r3, [r7, #4]
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	60fb      	str	r3, [r7, #12]
 8002b5e:	2300      	movs	r3, #0
 8002b60:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8002b62:	2300      	movs	r3, #0
 8002b64:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b66:	4b63      	ldr	r3, [pc, #396]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	f003 030c 	and.w	r3, r3, #12
 8002b6e:	2b04      	cmp	r3, #4
 8002b70:	d007      	beq.n	8002b82 <HAL_RCC_GetSysClockFreq+0x32>
 8002b72:	2b08      	cmp	r3, #8
 8002b74:	d008      	beq.n	8002b88 <HAL_RCC_GetSysClockFreq+0x38>
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	f040 80b4 	bne.w	8002ce4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b7c:	4b5e      	ldr	r3, [pc, #376]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002b7e:	60bb      	str	r3, [r7, #8]
       break;
 8002b80:	e0b3      	b.n	8002cea <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b82:	4b5e      	ldr	r3, [pc, #376]	; (8002cfc <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002b84:	60bb      	str	r3, [r7, #8]
      break;
 8002b86:	e0b0      	b.n	8002cea <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b88:	4b5a      	ldr	r3, [pc, #360]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b90:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002b92:	4b58      	ldr	r3, [pc, #352]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d04a      	beq.n	8002c34 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b9e:	4b55      	ldr	r3, [pc, #340]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	099b      	lsrs	r3, r3, #6
 8002ba4:	f04f 0400 	mov.w	r4, #0
 8002ba8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002bac:	f04f 0200 	mov.w	r2, #0
 8002bb0:	ea03 0501 	and.w	r5, r3, r1
 8002bb4:	ea04 0602 	and.w	r6, r4, r2
 8002bb8:	4629      	mov	r1, r5
 8002bba:	4632      	mov	r2, r6
 8002bbc:	f04f 0300 	mov.w	r3, #0
 8002bc0:	f04f 0400 	mov.w	r4, #0
 8002bc4:	0154      	lsls	r4, r2, #5
 8002bc6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002bca:	014b      	lsls	r3, r1, #5
 8002bcc:	4619      	mov	r1, r3
 8002bce:	4622      	mov	r2, r4
 8002bd0:	1b49      	subs	r1, r1, r5
 8002bd2:	eb62 0206 	sbc.w	r2, r2, r6
 8002bd6:	f04f 0300 	mov.w	r3, #0
 8002bda:	f04f 0400 	mov.w	r4, #0
 8002bde:	0194      	lsls	r4, r2, #6
 8002be0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002be4:	018b      	lsls	r3, r1, #6
 8002be6:	1a5b      	subs	r3, r3, r1
 8002be8:	eb64 0402 	sbc.w	r4, r4, r2
 8002bec:	f04f 0100 	mov.w	r1, #0
 8002bf0:	f04f 0200 	mov.w	r2, #0
 8002bf4:	00e2      	lsls	r2, r4, #3
 8002bf6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002bfa:	00d9      	lsls	r1, r3, #3
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	4614      	mov	r4, r2
 8002c00:	195b      	adds	r3, r3, r5
 8002c02:	eb44 0406 	adc.w	r4, r4, r6
 8002c06:	f04f 0100 	mov.w	r1, #0
 8002c0a:	f04f 0200 	mov.w	r2, #0
 8002c0e:	0262      	lsls	r2, r4, #9
 8002c10:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002c14:	0259      	lsls	r1, r3, #9
 8002c16:	460b      	mov	r3, r1
 8002c18:	4614      	mov	r4, r2
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	4621      	mov	r1, r4
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f04f 0400 	mov.w	r4, #0
 8002c24:	461a      	mov	r2, r3
 8002c26:	4623      	mov	r3, r4
 8002c28:	f7fd faf2 	bl	8000210 <__aeabi_uldivmod>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	460c      	mov	r4, r1
 8002c30:	60fb      	str	r3, [r7, #12]
 8002c32:	e049      	b.n	8002cc8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c34:	4b2f      	ldr	r3, [pc, #188]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	099b      	lsrs	r3, r3, #6
 8002c3a:	f04f 0400 	mov.w	r4, #0
 8002c3e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002c42:	f04f 0200 	mov.w	r2, #0
 8002c46:	ea03 0501 	and.w	r5, r3, r1
 8002c4a:	ea04 0602 	and.w	r6, r4, r2
 8002c4e:	4629      	mov	r1, r5
 8002c50:	4632      	mov	r2, r6
 8002c52:	f04f 0300 	mov.w	r3, #0
 8002c56:	f04f 0400 	mov.w	r4, #0
 8002c5a:	0154      	lsls	r4, r2, #5
 8002c5c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002c60:	014b      	lsls	r3, r1, #5
 8002c62:	4619      	mov	r1, r3
 8002c64:	4622      	mov	r2, r4
 8002c66:	1b49      	subs	r1, r1, r5
 8002c68:	eb62 0206 	sbc.w	r2, r2, r6
 8002c6c:	f04f 0300 	mov.w	r3, #0
 8002c70:	f04f 0400 	mov.w	r4, #0
 8002c74:	0194      	lsls	r4, r2, #6
 8002c76:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002c7a:	018b      	lsls	r3, r1, #6
 8002c7c:	1a5b      	subs	r3, r3, r1
 8002c7e:	eb64 0402 	sbc.w	r4, r4, r2
 8002c82:	f04f 0100 	mov.w	r1, #0
 8002c86:	f04f 0200 	mov.w	r2, #0
 8002c8a:	00e2      	lsls	r2, r4, #3
 8002c8c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002c90:	00d9      	lsls	r1, r3, #3
 8002c92:	460b      	mov	r3, r1
 8002c94:	4614      	mov	r4, r2
 8002c96:	195b      	adds	r3, r3, r5
 8002c98:	eb44 0406 	adc.w	r4, r4, r6
 8002c9c:	f04f 0100 	mov.w	r1, #0
 8002ca0:	f04f 0200 	mov.w	r2, #0
 8002ca4:	02a2      	lsls	r2, r4, #10
 8002ca6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002caa:	0299      	lsls	r1, r3, #10
 8002cac:	460b      	mov	r3, r1
 8002cae:	4614      	mov	r4, r2
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	4621      	mov	r1, r4
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f04f 0400 	mov.w	r4, #0
 8002cba:	461a      	mov	r2, r3
 8002cbc:	4623      	mov	r3, r4
 8002cbe:	f7fd faa7 	bl	8000210 <__aeabi_uldivmod>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	460c      	mov	r4, r1
 8002cc6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8002cc8:	4b0a      	ldr	r3, [pc, #40]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	0c1b      	lsrs	r3, r3, #16
 8002cce:	f003 0303 	and.w	r3, r3, #3
 8002cd2:	3301      	adds	r3, #1
 8002cd4:	005b      	lsls	r3, r3, #1
 8002cd6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002cd8:	68fa      	ldr	r2, [r7, #12]
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ce0:	60bb      	str	r3, [r7, #8]
      break;
 8002ce2:	e002      	b.n	8002cea <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ce4:	4b04      	ldr	r3, [pc, #16]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002ce6:	60bb      	str	r3, [r7, #8]
      break;
 8002ce8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cea:	68bb      	ldr	r3, [r7, #8]
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3714      	adds	r7, #20
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cf4:	40023800 	.word	0x40023800
 8002cf8:	00f42400 	.word	0x00f42400
 8002cfc:	007a1200 	.word	0x007a1200

08002d00 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d00:	b480      	push	{r7}
 8002d02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d04:	4b03      	ldr	r3, [pc, #12]	; (8002d14 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d06:	681b      	ldr	r3, [r3, #0]
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	20000000 	.word	0x20000000

08002d18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002d1c:	f7ff fff0 	bl	8002d00 <HAL_RCC_GetHCLKFreq>
 8002d20:	4601      	mov	r1, r0
 8002d22:	4b05      	ldr	r3, [pc, #20]	; (8002d38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	0a9b      	lsrs	r3, r3, #10
 8002d28:	f003 0307 	and.w	r3, r3, #7
 8002d2c:	4a03      	ldr	r2, [pc, #12]	; (8002d3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d2e:	5cd3      	ldrb	r3, [r2, r3]
 8002d30:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	40023800 	.word	0x40023800
 8002d3c:	080076f4 	.word	0x080076f4

08002d40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002d44:	f7ff ffdc 	bl	8002d00 <HAL_RCC_GetHCLKFreq>
 8002d48:	4601      	mov	r1, r0
 8002d4a:	4b05      	ldr	r3, [pc, #20]	; (8002d60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	0b5b      	lsrs	r3, r3, #13
 8002d50:	f003 0307 	and.w	r3, r3, #7
 8002d54:	4a03      	ldr	r2, [pc, #12]	; (8002d64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d56:	5cd3      	ldrb	r3, [r2, r3]
 8002d58:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	40023800 	.word	0x40023800
 8002d64:	080076f4 	.word	0x080076f4

08002d68 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	220f      	movs	r2, #15
 8002d76:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002d78:	4b12      	ldr	r3, [pc, #72]	; (8002dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	f003 0203 	and.w	r2, r3, #3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002d84:	4b0f      	ldr	r3, [pc, #60]	; (8002dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002d90:	4b0c      	ldr	r3, [pc, #48]	; (8002dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002d9c:	4b09      	ldr	r3, [pc, #36]	; (8002dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	08db      	lsrs	r3, r3, #3
 8002da2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002daa:	4b07      	ldr	r3, [pc, #28]	; (8002dc8 <HAL_RCC_GetClockConfig+0x60>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 020f 	and.w	r2, r3, #15
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	601a      	str	r2, [r3, #0]
}
 8002db6:	bf00      	nop
 8002db8:	370c      	adds	r7, #12
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	40023800 	.word	0x40023800
 8002dc8:	40023c00 	.word	0x40023c00

08002dcc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b088      	sub	sp, #32
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002de0:	2300      	movs	r3, #0
 8002de2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002de4:	2300      	movs	r3, #0
 8002de6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0301 	and.w	r3, r3, #1
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d012      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002df4:	4b69      	ldr	r3, [pc, #420]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	4a68      	ldr	r2, [pc, #416]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002dfa:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002dfe:	6093      	str	r3, [r2, #8]
 8002e00:	4b66      	ldr	r3, [pc, #408]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e02:	689a      	ldr	r2, [r3, #8]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e08:	4964      	ldr	r1, [pc, #400]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d101      	bne.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002e16:	2301      	movs	r3, #1
 8002e18:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d017      	beq.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e26:	4b5d      	ldr	r3, [pc, #372]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e2c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e34:	4959      	ldr	r1, [pc, #356]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e36:	4313      	orrs	r3, r2
 8002e38:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e40:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e44:	d101      	bne.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002e46:	2301      	movs	r3, #1
 8002e48:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002e52:	2301      	movs	r3, #1
 8002e54:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d017      	beq.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002e62:	4b4e      	ldr	r3, [pc, #312]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e68:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e70:	494a      	ldr	r1, [pc, #296]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e80:	d101      	bne.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002e82:	2301      	movs	r3, #1
 8002e84:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d101      	bne.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d001      	beq.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0320 	and.w	r3, r3, #32
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	f000 808b 	beq.w	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002eb0:	4b3a      	ldr	r3, [pc, #232]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb4:	4a39      	ldr	r2, [pc, #228]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002eb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002eba:	6413      	str	r3, [r2, #64]	; 0x40
 8002ebc:	4b37      	ldr	r3, [pc, #220]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ec4:	60bb      	str	r3, [r7, #8]
 8002ec6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002ec8:	4b35      	ldr	r3, [pc, #212]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a34      	ldr	r2, [pc, #208]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002ece:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ed2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ed4:	f7fe ffe8 	bl	8001ea8 <HAL_GetTick>
 8002ed8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002eda:	e008      	b.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002edc:	f7fe ffe4 	bl	8001ea8 <HAL_GetTick>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	1ad3      	subs	r3, r2, r3
 8002ee6:	2b64      	cmp	r3, #100	; 0x64
 8002ee8:	d901      	bls.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002eea:	2303      	movs	r3, #3
 8002eec:	e355      	b.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002eee:	4b2c      	ldr	r3, [pc, #176]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d0f0      	beq.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002efa:	4b28      	ldr	r3, [pc, #160]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002efc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002efe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f02:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d035      	beq.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f12:	693a      	ldr	r2, [r7, #16]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d02e      	beq.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f18:	4b20      	ldr	r3, [pc, #128]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f20:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f22:	4b1e      	ldr	r3, [pc, #120]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f26:	4a1d      	ldr	r2, [pc, #116]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f2c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f2e:	4b1b      	ldr	r3, [pc, #108]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f32:	4a1a      	ldr	r2, [pc, #104]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f38:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002f3a:	4a18      	ldr	r2, [pc, #96]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002f40:	4b16      	ldr	r3, [pc, #88]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f44:	f003 0301 	and.w	r3, r3, #1
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d114      	bne.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f4c:	f7fe ffac 	bl	8001ea8 <HAL_GetTick>
 8002f50:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f52:	e00a      	b.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f54:	f7fe ffa8 	bl	8001ea8 <HAL_GetTick>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d901      	bls.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e317      	b.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f6a:	4b0c      	ldr	r3, [pc, #48]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d0ee      	beq.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f7e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002f82:	d111      	bne.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002f84:	4b05      	ldr	r3, [pc, #20]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f90:	4b04      	ldr	r3, [pc, #16]	; (8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002f92:	400b      	ands	r3, r1
 8002f94:	4901      	ldr	r1, [pc, #4]	; (8002f9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f96:	4313      	orrs	r3, r2
 8002f98:	608b      	str	r3, [r1, #8]
 8002f9a:	e00b      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002f9c:	40023800 	.word	0x40023800
 8002fa0:	40007000 	.word	0x40007000
 8002fa4:	0ffffcff 	.word	0x0ffffcff
 8002fa8:	4bb0      	ldr	r3, [pc, #704]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	4aaf      	ldr	r2, [pc, #700]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8002fae:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002fb2:	6093      	str	r3, [r2, #8]
 8002fb4:	4bad      	ldr	r3, [pc, #692]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8002fb6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fc0:	49aa      	ldr	r1, [pc, #680]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0310 	and.w	r3, r3, #16
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d010      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002fd2:	4ba6      	ldr	r3, [pc, #664]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8002fd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002fd8:	4aa4      	ldr	r2, [pc, #656]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8002fda:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002fde:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002fe2:	4ba2      	ldr	r3, [pc, #648]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8002fe4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fec:	499f      	ldr	r1, [pc, #636]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d00a      	beq.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003000:	4b9a      	ldr	r3, [pc, #616]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003002:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003006:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800300e:	4997      	ldr	r1, [pc, #604]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003010:	4313      	orrs	r3, r2
 8003012:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d00a      	beq.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003022:	4b92      	ldr	r3, [pc, #584]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003024:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003028:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003030:	498e      	ldr	r1, [pc, #568]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003032:	4313      	orrs	r3, r2
 8003034:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003040:	2b00      	cmp	r3, #0
 8003042:	d00a      	beq.n	800305a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003044:	4b89      	ldr	r3, [pc, #548]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003046:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800304a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003052:	4986      	ldr	r1, [pc, #536]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003054:	4313      	orrs	r3, r2
 8003056:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d00a      	beq.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003066:	4b81      	ldr	r3, [pc, #516]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003068:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800306c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003074:	497d      	ldr	r1, [pc, #500]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003076:	4313      	orrs	r3, r2
 8003078:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003084:	2b00      	cmp	r3, #0
 8003086:	d00a      	beq.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003088:	4b78      	ldr	r3, [pc, #480]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800308a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800308e:	f023 0203 	bic.w	r2, r3, #3
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003096:	4975      	ldr	r1, [pc, #468]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003098:	4313      	orrs	r3, r2
 800309a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d00a      	beq.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80030aa:	4b70      	ldr	r3, [pc, #448]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80030ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030b0:	f023 020c 	bic.w	r2, r3, #12
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030b8:	496c      	ldr	r1, [pc, #432]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80030ba:	4313      	orrs	r3, r2
 80030bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d00a      	beq.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80030cc:	4b67      	ldr	r3, [pc, #412]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80030ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030d2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030da:	4964      	ldr	r1, [pc, #400]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80030dc:	4313      	orrs	r3, r2
 80030de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d00a      	beq.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80030ee:	4b5f      	ldr	r3, [pc, #380]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80030f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030f4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030fc:	495b      	ldr	r1, [pc, #364]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800310c:	2b00      	cmp	r3, #0
 800310e:	d00a      	beq.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003110:	4b56      	ldr	r3, [pc, #344]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003112:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003116:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800311e:	4953      	ldr	r1, [pc, #332]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003120:	4313      	orrs	r3, r2
 8003122:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800312e:	2b00      	cmp	r3, #0
 8003130:	d00a      	beq.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003132:	4b4e      	ldr	r3, [pc, #312]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003134:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003138:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003140:	494a      	ldr	r1, [pc, #296]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003142:	4313      	orrs	r3, r2
 8003144:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d00a      	beq.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003154:	4b45      	ldr	r3, [pc, #276]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003156:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800315a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003162:	4942      	ldr	r1, [pc, #264]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003164:	4313      	orrs	r3, r2
 8003166:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d00a      	beq.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003176:	4b3d      	ldr	r3, [pc, #244]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003178:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800317c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003184:	4939      	ldr	r1, [pc, #228]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003186:	4313      	orrs	r3, r2
 8003188:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003194:	2b00      	cmp	r3, #0
 8003196:	d00a      	beq.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003198:	4b34      	ldr	r3, [pc, #208]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800319a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800319e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80031a6:	4931      	ldr	r1, [pc, #196]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80031a8:	4313      	orrs	r3, r2
 80031aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d011      	beq.n	80031de <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80031ba:	4b2c      	ldr	r3, [pc, #176]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80031bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031c0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031c8:	4928      	ldr	r1, [pc, #160]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80031ca:	4313      	orrs	r3, r2
 80031cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031d8:	d101      	bne.n	80031de <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80031da:	2301      	movs	r3, #1
 80031dc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0308 	and.w	r3, r3, #8
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d001      	beq.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80031ea:	2301      	movs	r3, #1
 80031ec:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d00a      	beq.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80031fa:	4b1c      	ldr	r3, [pc, #112]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80031fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003200:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003208:	4918      	ldr	r1, [pc, #96]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800320a:	4313      	orrs	r3, r2
 800320c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003218:	2b00      	cmp	r3, #0
 800321a:	d00b      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800321c:	4b13      	ldr	r3, [pc, #76]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800321e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003222:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800322c:	490f      	ldr	r1, [pc, #60]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800322e:	4313      	orrs	r3, r2
 8003230:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	2b01      	cmp	r3, #1
 8003238:	d005      	beq.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x47a>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003242:	f040 80d8 	bne.w	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x62a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003246:	4b09      	ldr	r3, [pc, #36]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a08      	ldr	r2, [pc, #32]	; (800326c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800324c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003250:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003252:	f7fe fe29 	bl	8001ea8 <HAL_GetTick>
 8003256:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003258:	e00a      	b.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800325a:	f7fe fe25 	bl	8001ea8 <HAL_GetTick>
 800325e:	4602      	mov	r2, r0
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	2b64      	cmp	r3, #100	; 0x64
 8003266:	d903      	bls.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e196      	b.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 800326c:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003270:	4b6c      	ldr	r3, [pc, #432]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d1ee      	bne.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x48e>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0301 	and.w	r3, r3, #1
 8003284:	2b00      	cmp	r3, #0
 8003286:	d021      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x500>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800328c:	2b00      	cmp	r3, #0
 800328e:	d11d      	bne.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003290:	4b64      	ldr	r3, [pc, #400]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8003292:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003296:	0c1b      	lsrs	r3, r3, #16
 8003298:	f003 0303 	and.w	r3, r3, #3
 800329c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800329e:	4b61      	ldr	r3, [pc, #388]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80032a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032a4:	0e1b      	lsrs	r3, r3, #24
 80032a6:	f003 030f 	and.w	r3, r3, #15
 80032aa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	019a      	lsls	r2, r3, #6
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	041b      	lsls	r3, r3, #16
 80032b6:	431a      	orrs	r2, r3
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	061b      	lsls	r3, r3, #24
 80032bc:	431a      	orrs	r2, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	071b      	lsls	r3, r3, #28
 80032c4:	4957      	ldr	r1, [pc, #348]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80032c6:	4313      	orrs	r3, r2
 80032c8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d004      	beq.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x516>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80032e0:	d00a      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d02e      	beq.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x580>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80032f6:	d129      	bne.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x580>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80032f8:	4b4a      	ldr	r3, [pc, #296]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80032fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032fe:	0c1b      	lsrs	r3, r3, #16
 8003300:	f003 0303 	and.w	r3, r3, #3
 8003304:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003306:	4b47      	ldr	r3, [pc, #284]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8003308:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800330c:	0f1b      	lsrs	r3, r3, #28
 800330e:	f003 0307 	and.w	r3, r3, #7
 8003312:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	019a      	lsls	r2, r3, #6
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	041b      	lsls	r3, r3, #16
 800331e:	431a      	orrs	r2, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	68db      	ldr	r3, [r3, #12]
 8003324:	061b      	lsls	r3, r3, #24
 8003326:	431a      	orrs	r2, r3
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	071b      	lsls	r3, r3, #28
 800332c:	493d      	ldr	r1, [pc, #244]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800332e:	4313      	orrs	r3, r2
 8003330:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003334:	4b3b      	ldr	r3, [pc, #236]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8003336:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800333a:	f023 021f 	bic.w	r2, r3, #31
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003342:	3b01      	subs	r3, #1
 8003344:	4937      	ldr	r1, [pc, #220]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8003346:	4313      	orrs	r3, r2
 8003348:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003354:	2b00      	cmp	r3, #0
 8003356:	d01d      	beq.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003358:	4b32      	ldr	r3, [pc, #200]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800335a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800335e:	0e1b      	lsrs	r3, r3, #24
 8003360:	f003 030f 	and.w	r3, r3, #15
 8003364:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003366:	4b2f      	ldr	r3, [pc, #188]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8003368:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800336c:	0f1b      	lsrs	r3, r3, #28
 800336e:	f003 0307 	and.w	r3, r3, #7
 8003372:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	019a      	lsls	r2, r3, #6
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	691b      	ldr	r3, [r3, #16]
 800337e:	041b      	lsls	r3, r3, #16
 8003380:	431a      	orrs	r2, r3
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	061b      	lsls	r3, r3, #24
 8003386:	431a      	orrs	r2, r3
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	071b      	lsls	r3, r3, #28
 800338c:	4925      	ldr	r1, [pc, #148]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800338e:	4313      	orrs	r3, r2
 8003390:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d011      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	019a      	lsls	r2, r3, #6
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	691b      	ldr	r3, [r3, #16]
 80033aa:	041b      	lsls	r3, r3, #16
 80033ac:	431a      	orrs	r2, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	68db      	ldr	r3, [r3, #12]
 80033b2:	061b      	lsls	r3, r3, #24
 80033b4:	431a      	orrs	r2, r3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	071b      	lsls	r3, r3, #28
 80033bc:	4919      	ldr	r1, [pc, #100]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80033be:	4313      	orrs	r3, r2
 80033c0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80033c4:	4b17      	ldr	r3, [pc, #92]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a16      	ldr	r2, [pc, #88]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80033ca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80033ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033d0:	f7fe fd6a 	bl	8001ea8 <HAL_GetTick>
 80033d4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80033d6:	e008      	b.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80033d8:	f7fe fd66 	bl	8001ea8 <HAL_GetTick>
 80033dc:	4602      	mov	r2, r0
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	2b64      	cmp	r3, #100	; 0x64
 80033e4:	d901      	bls.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80033e6:	2303      	movs	r3, #3
 80033e8:	e0d7      	b.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80033ea:	4b0e      	ldr	r3, [pc, #56]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d0f0      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80033f6:	69bb      	ldr	r3, [r7, #24]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	f040 80cd 	bne.w	8003598 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80033fe:	4b09      	ldr	r3, [pc, #36]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a08      	ldr	r2, [pc, #32]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8003404:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003408:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800340a:	f7fe fd4d 	bl	8001ea8 <HAL_GetTick>
 800340e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003410:	e00a      	b.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003412:	f7fe fd49 	bl	8001ea8 <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	2b64      	cmp	r3, #100	; 0x64
 800341e:	d903      	bls.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x65c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003420:	2303      	movs	r3, #3
 8003422:	e0ba      	b.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 8003424:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003428:	4b5e      	ldr	r3, [pc, #376]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003430:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003434:	d0ed      	beq.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0x646>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d003      	beq.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x67e>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003446:	2b00      	cmp	r3, #0
 8003448:	d009      	beq.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x692>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003452:	2b00      	cmp	r3, #0
 8003454:	d02e      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x6e8>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345a:	2b00      	cmp	r3, #0
 800345c:	d12a      	bne.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x6e8>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800345e:	4b51      	ldr	r3, [pc, #324]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003460:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003464:	0c1b      	lsrs	r3, r3, #16
 8003466:	f003 0303 	and.w	r3, r3, #3
 800346a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800346c:	4b4d      	ldr	r3, [pc, #308]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800346e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003472:	0f1b      	lsrs	r3, r3, #28
 8003474:	f003 0307 	and.w	r3, r3, #7
 8003478:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	695b      	ldr	r3, [r3, #20]
 800347e:	019a      	lsls	r2, r3, #6
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	041b      	lsls	r3, r3, #16
 8003484:	431a      	orrs	r2, r3
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	699b      	ldr	r3, [r3, #24]
 800348a:	061b      	lsls	r3, r3, #24
 800348c:	431a      	orrs	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	071b      	lsls	r3, r3, #28
 8003492:	4944      	ldr	r1, [pc, #272]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003494:	4313      	orrs	r3, r2
 8003496:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800349a:	4b42      	ldr	r3, [pc, #264]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800349c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80034a0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a8:	3b01      	subs	r3, #1
 80034aa:	021b      	lsls	r3, r3, #8
 80034ac:	493d      	ldr	r1, [pc, #244]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80034ae:	4313      	orrs	r3, r2
 80034b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d022      	beq.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x73a>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80034c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80034c8:	d11d      	bne.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x73a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80034ca:	4b36      	ldr	r3, [pc, #216]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80034cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034d0:	0e1b      	lsrs	r3, r3, #24
 80034d2:	f003 030f 	and.w	r3, r3, #15
 80034d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80034d8:	4b32      	ldr	r3, [pc, #200]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80034da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034de:	0f1b      	lsrs	r3, r3, #28
 80034e0:	f003 0307 	and.w	r3, r3, #7
 80034e4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	695b      	ldr	r3, [r3, #20]
 80034ea:	019a      	lsls	r2, r3, #6
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6a1b      	ldr	r3, [r3, #32]
 80034f0:	041b      	lsls	r3, r3, #16
 80034f2:	431a      	orrs	r2, r3
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	061b      	lsls	r3, r3, #24
 80034f8:	431a      	orrs	r2, r3
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	071b      	lsls	r3, r3, #28
 80034fe:	4929      	ldr	r1, [pc, #164]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003500:	4313      	orrs	r3, r2
 8003502:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0308 	and.w	r3, r3, #8
 800350e:	2b00      	cmp	r3, #0
 8003510:	d028      	beq.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x798>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003512:	4b24      	ldr	r3, [pc, #144]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003514:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003518:	0e1b      	lsrs	r3, r3, #24
 800351a:	f003 030f 	and.w	r3, r3, #15
 800351e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003520:	4b20      	ldr	r3, [pc, #128]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003522:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003526:	0c1b      	lsrs	r3, r3, #16
 8003528:	f003 0303 	and.w	r3, r3, #3
 800352c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	695b      	ldr	r3, [r3, #20]
 8003532:	019a      	lsls	r2, r3, #6
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	041b      	lsls	r3, r3, #16
 8003538:	431a      	orrs	r2, r3
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	061b      	lsls	r3, r3, #24
 800353e:	431a      	orrs	r2, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	69db      	ldr	r3, [r3, #28]
 8003544:	071b      	lsls	r3, r3, #28
 8003546:	4917      	ldr	r1, [pc, #92]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003548:	4313      	orrs	r3, r2
 800354a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800354e:	4b15      	ldr	r3, [pc, #84]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003550:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003554:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800355c:	4911      	ldr	r1, [pc, #68]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800355e:	4313      	orrs	r3, r2
 8003560:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003564:	4b0f      	ldr	r3, [pc, #60]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a0e      	ldr	r2, [pc, #56]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800356a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800356e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003570:	f7fe fc9a 	bl	8001ea8 <HAL_GetTick>
 8003574:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003576:	e008      	b.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x7be>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003578:	f7fe fc96 	bl	8001ea8 <HAL_GetTick>
 800357c:	4602      	mov	r2, r0
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	2b64      	cmp	r3, #100	; 0x64
 8003584:	d901      	bls.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x7be>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003586:	2303      	movs	r3, #3
 8003588:	e007      	b.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800358a:	4b06      	ldr	r3, [pc, #24]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003592:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003596:	d1ef      	bne.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
      }
    }
  }
  return HAL_OK;
 8003598:	2300      	movs	r3, #0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3720      	adds	r7, #32
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	40023800 	.word	0x40023800

080035a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d101      	bne.n	80035ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e01d      	b.n	80035f6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d106      	bne.n	80035d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f7fe fb20 	bl	8001c14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2202      	movs	r2, #2
 80035d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	3304      	adds	r3, #4
 80035e4:	4619      	mov	r1, r3
 80035e6:	4610      	mov	r0, r2
 80035e8:	f000 fbe8 	bl	8003dbc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2201      	movs	r2, #1
 80035f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3708      	adds	r7, #8
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
	...

08003600 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003600:	b480      	push	{r7}
 8003602:	b085      	sub	sp, #20
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2202      	movs	r2, #2
 800360c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	689a      	ldr	r2, [r3, #8]
 8003616:	4b0e      	ldr	r3, [pc, #56]	; (8003650 <HAL_TIM_Base_Start+0x50>)
 8003618:	4013      	ands	r3, r2
 800361a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2b06      	cmp	r3, #6
 8003620:	d00b      	beq.n	800363a <HAL_TIM_Base_Start+0x3a>
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003628:	d007      	beq.n	800363a <HAL_TIM_Base_Start+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f042 0201 	orr.w	r2, r2, #1
 8003638:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2201      	movs	r2, #1
 800363e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003642:	2300      	movs	r3, #0
}
 8003644:	4618      	mov	r0, r3
 8003646:	3714      	adds	r7, #20
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr
 8003650:	00010007 	.word	0x00010007

08003654 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003654:	b480      	push	{r7}
 8003656:	b085      	sub	sp, #20
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	68da      	ldr	r2, [r3, #12]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f042 0201 	orr.w	r2, r2, #1
 800366a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	689a      	ldr	r2, [r3, #8]
 8003672:	4b0c      	ldr	r3, [pc, #48]	; (80036a4 <HAL_TIM_Base_Start_IT+0x50>)
 8003674:	4013      	ands	r3, r2
 8003676:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2b06      	cmp	r3, #6
 800367c:	d00b      	beq.n	8003696 <HAL_TIM_Base_Start_IT+0x42>
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003684:	d007      	beq.n	8003696 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f042 0201 	orr.w	r2, r2, #1
 8003694:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003696:	2300      	movs	r3, #0
}
 8003698:	4618      	mov	r0, r3
 800369a:	3714      	adds	r7, #20
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr
 80036a4:	00010007 	.word	0x00010007

080036a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b082      	sub	sp, #8
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d101      	bne.n	80036ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e01d      	b.n	80036f6 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d106      	bne.n	80036d4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f7fe fad4 	bl	8001c7c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2202      	movs	r2, #2
 80036d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	3304      	adds	r3, #4
 80036e4:	4619      	mov	r1, r3
 80036e6:	4610      	mov	r0, r2
 80036e8:	f000 fb68 	bl	8003dbc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80036f4:	2300      	movs	r3, #0
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3708      	adds	r7, #8
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
	...

08003700 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b084      	sub	sp, #16
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	2201      	movs	r2, #1
 8003710:	6839      	ldr	r1, [r7, #0]
 8003712:	4618      	mov	r0, r3
 8003714:	f000 feea 	bl	80044ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a17      	ldr	r2, [pc, #92]	; (800377c <HAL_TIM_PWM_Start+0x7c>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d004      	beq.n	800372c <HAL_TIM_PWM_Start+0x2c>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a16      	ldr	r2, [pc, #88]	; (8003780 <HAL_TIM_PWM_Start+0x80>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d101      	bne.n	8003730 <HAL_TIM_PWM_Start+0x30>
 800372c:	2301      	movs	r3, #1
 800372e:	e000      	b.n	8003732 <HAL_TIM_PWM_Start+0x32>
 8003730:	2300      	movs	r3, #0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d007      	beq.n	8003746 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003744:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	689a      	ldr	r2, [r3, #8]
 800374c:	4b0d      	ldr	r3, [pc, #52]	; (8003784 <HAL_TIM_PWM_Start+0x84>)
 800374e:	4013      	ands	r3, r2
 8003750:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2b06      	cmp	r3, #6
 8003756:	d00b      	beq.n	8003770 <HAL_TIM_PWM_Start+0x70>
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800375e:	d007      	beq.n	8003770 <HAL_TIM_PWM_Start+0x70>
  {
    __HAL_TIM_ENABLE(htim);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f042 0201 	orr.w	r2, r2, #1
 800376e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003770:	2300      	movs	r3, #0
}
 8003772:	4618      	mov	r0, r3
 8003774:	3710      	adds	r7, #16
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	40010000 	.word	0x40010000
 8003780:	40010400 	.word	0x40010400
 8003784:	00010007 	.word	0x00010007

08003788 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	691b      	ldr	r3, [r3, #16]
 8003796:	f003 0302 	and.w	r3, r3, #2
 800379a:	2b02      	cmp	r3, #2
 800379c:	d122      	bne.n	80037e4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	f003 0302 	and.w	r3, r3, #2
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d11b      	bne.n	80037e4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f06f 0202 	mvn.w	r2, #2
 80037b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2201      	movs	r2, #1
 80037ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	699b      	ldr	r3, [r3, #24]
 80037c2:	f003 0303 	and.w	r3, r3, #3
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d003      	beq.n	80037d2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f000 fad8 	bl	8003d80 <HAL_TIM_IC_CaptureCallback>
 80037d0:	e005      	b.n	80037de <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f000 faca 	bl	8003d6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037d8:	6878      	ldr	r0, [r7, #4]
 80037da:	f000 fadb 	bl	8003d94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	691b      	ldr	r3, [r3, #16]
 80037ea:	f003 0304 	and.w	r3, r3, #4
 80037ee:	2b04      	cmp	r3, #4
 80037f0:	d122      	bne.n	8003838 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	f003 0304 	and.w	r3, r3, #4
 80037fc:	2b04      	cmp	r3, #4
 80037fe:	d11b      	bne.n	8003838 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f06f 0204 	mvn.w	r2, #4
 8003808:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2202      	movs	r2, #2
 800380e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	699b      	ldr	r3, [r3, #24]
 8003816:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800381a:	2b00      	cmp	r3, #0
 800381c:	d003      	beq.n	8003826 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f000 faae 	bl	8003d80 <HAL_TIM_IC_CaptureCallback>
 8003824:	e005      	b.n	8003832 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	f000 faa0 	bl	8003d6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800382c:	6878      	ldr	r0, [r7, #4]
 800382e:	f000 fab1 	bl	8003d94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	f003 0308 	and.w	r3, r3, #8
 8003842:	2b08      	cmp	r3, #8
 8003844:	d122      	bne.n	800388c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	f003 0308 	and.w	r3, r3, #8
 8003850:	2b08      	cmp	r3, #8
 8003852:	d11b      	bne.n	800388c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f06f 0208 	mvn.w	r2, #8
 800385c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2204      	movs	r2, #4
 8003862:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	69db      	ldr	r3, [r3, #28]
 800386a:	f003 0303 	and.w	r3, r3, #3
 800386e:	2b00      	cmp	r3, #0
 8003870:	d003      	beq.n	800387a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003872:	6878      	ldr	r0, [r7, #4]
 8003874:	f000 fa84 	bl	8003d80 <HAL_TIM_IC_CaptureCallback>
 8003878:	e005      	b.n	8003886 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f000 fa76 	bl	8003d6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f000 fa87 	bl	8003d94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	691b      	ldr	r3, [r3, #16]
 8003892:	f003 0310 	and.w	r3, r3, #16
 8003896:	2b10      	cmp	r3, #16
 8003898:	d122      	bne.n	80038e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	f003 0310 	and.w	r3, r3, #16
 80038a4:	2b10      	cmp	r3, #16
 80038a6:	d11b      	bne.n	80038e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f06f 0210 	mvn.w	r2, #16
 80038b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2208      	movs	r2, #8
 80038b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	69db      	ldr	r3, [r3, #28]
 80038be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d003      	beq.n	80038ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038c6:	6878      	ldr	r0, [r7, #4]
 80038c8:	f000 fa5a 	bl	8003d80 <HAL_TIM_IC_CaptureCallback>
 80038cc:	e005      	b.n	80038da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f000 fa4c 	bl	8003d6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f000 fa5d 	bl	8003d94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2200      	movs	r2, #0
 80038de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	691b      	ldr	r3, [r3, #16]
 80038e6:	f003 0301 	and.w	r3, r3, #1
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d10e      	bne.n	800390c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	f003 0301 	and.w	r3, r3, #1
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d107      	bne.n	800390c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f06f 0201 	mvn.w	r2, #1
 8003904:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f7fd ff98 	bl	800183c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003916:	2b80      	cmp	r3, #128	; 0x80
 8003918:	d10e      	bne.n	8003938 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003924:	2b80      	cmp	r3, #128	; 0x80
 8003926:	d107      	bne.n	8003938 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003930:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	f000 fe66 	bl	8004604 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	691b      	ldr	r3, [r3, #16]
 800393e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003942:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003946:	d10e      	bne.n	8003966 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003952:	2b80      	cmp	r3, #128	; 0x80
 8003954:	d107      	bne.n	8003966 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800395e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003960:	6878      	ldr	r0, [r7, #4]
 8003962:	f000 fe59 	bl	8004618 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	691b      	ldr	r3, [r3, #16]
 800396c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003970:	2b40      	cmp	r3, #64	; 0x40
 8003972:	d10e      	bne.n	8003992 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	68db      	ldr	r3, [r3, #12]
 800397a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800397e:	2b40      	cmp	r3, #64	; 0x40
 8003980:	d107      	bne.n	8003992 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800398a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f000 fa0b 	bl	8003da8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	691b      	ldr	r3, [r3, #16]
 8003998:	f003 0320 	and.w	r3, r3, #32
 800399c:	2b20      	cmp	r3, #32
 800399e:	d10e      	bne.n	80039be <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	f003 0320 	and.w	r3, r3, #32
 80039aa:	2b20      	cmp	r3, #32
 80039ac:	d107      	bne.n	80039be <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f06f 0220 	mvn.w	r2, #32
 80039b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f000 fe19 	bl	80045f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80039be:	bf00      	nop
 80039c0:	3708      	adds	r7, #8
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
	...

080039c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	60b9      	str	r1, [r7, #8]
 80039d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d101      	bne.n	80039e2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80039de:	2302      	movs	r3, #2
 80039e0:	e105      	b.n	8003bee <HAL_TIM_PWM_ConfigChannel+0x226>
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2201      	movs	r2, #1
 80039e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2202      	movs	r2, #2
 80039ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2b14      	cmp	r3, #20
 80039f6:	f200 80f0 	bhi.w	8003bda <HAL_TIM_PWM_ConfigChannel+0x212>
 80039fa:	a201      	add	r2, pc, #4	; (adr r2, 8003a00 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80039fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a00:	08003a55 	.word	0x08003a55
 8003a04:	08003bdb 	.word	0x08003bdb
 8003a08:	08003bdb 	.word	0x08003bdb
 8003a0c:	08003bdb 	.word	0x08003bdb
 8003a10:	08003a95 	.word	0x08003a95
 8003a14:	08003bdb 	.word	0x08003bdb
 8003a18:	08003bdb 	.word	0x08003bdb
 8003a1c:	08003bdb 	.word	0x08003bdb
 8003a20:	08003ad7 	.word	0x08003ad7
 8003a24:	08003bdb 	.word	0x08003bdb
 8003a28:	08003bdb 	.word	0x08003bdb
 8003a2c:	08003bdb 	.word	0x08003bdb
 8003a30:	08003b17 	.word	0x08003b17
 8003a34:	08003bdb 	.word	0x08003bdb
 8003a38:	08003bdb 	.word	0x08003bdb
 8003a3c:	08003bdb 	.word	0x08003bdb
 8003a40:	08003b59 	.word	0x08003b59
 8003a44:	08003bdb 	.word	0x08003bdb
 8003a48:	08003bdb 	.word	0x08003bdb
 8003a4c:	08003bdb 	.word	0x08003bdb
 8003a50:	08003b99 	.word	0x08003b99
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	68b9      	ldr	r1, [r7, #8]
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f000 fa4e 	bl	8003efc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	699a      	ldr	r2, [r3, #24]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f042 0208 	orr.w	r2, r2, #8
 8003a6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	699a      	ldr	r2, [r3, #24]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f022 0204 	bic.w	r2, r2, #4
 8003a7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	6999      	ldr	r1, [r3, #24]
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	691a      	ldr	r2, [r3, #16]
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	430a      	orrs	r2, r1
 8003a90:	619a      	str	r2, [r3, #24]
      break;
 8003a92:	e0a3      	b.n	8003bdc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	68b9      	ldr	r1, [r7, #8]
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f000 faa0 	bl	8003fe0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	699a      	ldr	r2, [r3, #24]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003aae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	699a      	ldr	r2, [r3, #24]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003abe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	6999      	ldr	r1, [r3, #24]
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	691b      	ldr	r3, [r3, #16]
 8003aca:	021a      	lsls	r2, r3, #8
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	430a      	orrs	r2, r1
 8003ad2:	619a      	str	r2, [r3, #24]
      break;
 8003ad4:	e082      	b.n	8003bdc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	68b9      	ldr	r1, [r7, #8]
 8003adc:	4618      	mov	r0, r3
 8003ade:	f000 faf7 	bl	80040d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	69da      	ldr	r2, [r3, #28]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f042 0208 	orr.w	r2, r2, #8
 8003af0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	69da      	ldr	r2, [r3, #28]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f022 0204 	bic.w	r2, r2, #4
 8003b00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	69d9      	ldr	r1, [r3, #28]
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	691a      	ldr	r2, [r3, #16]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	430a      	orrs	r2, r1
 8003b12:	61da      	str	r2, [r3, #28]
      break;
 8003b14:	e062      	b.n	8003bdc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	68b9      	ldr	r1, [r7, #8]
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f000 fb4d 	bl	80041bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	69da      	ldr	r2, [r3, #28]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	69da      	ldr	r2, [r3, #28]
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	69d9      	ldr	r1, [r3, #28]
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	691b      	ldr	r3, [r3, #16]
 8003b4c:	021a      	lsls	r2, r3, #8
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	430a      	orrs	r2, r1
 8003b54:	61da      	str	r2, [r3, #28]
      break;
 8003b56:	e041      	b.n	8003bdc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	68b9      	ldr	r1, [r7, #8]
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f000 fb84 	bl	800426c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f042 0208 	orr.w	r2, r2, #8
 8003b72:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f022 0204 	bic.w	r2, r2, #4
 8003b82:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	691a      	ldr	r2, [r3, #16]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	430a      	orrs	r2, r1
 8003b94:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003b96:	e021      	b.n	8003bdc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	68b9      	ldr	r1, [r7, #8]
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f000 fbb6 	bl	8004310 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003bb2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bc2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	691b      	ldr	r3, [r3, #16]
 8003bce:	021a      	lsls	r2, r3, #8
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	430a      	orrs	r2, r1
 8003bd6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003bd8:	e000      	b.n	8003bdc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 8003bda:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3710      	adds	r7, #16
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop

08003bf8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d101      	bne.n	8003c10 <HAL_TIM_ConfigClockSource+0x18>
 8003c0c:	2302      	movs	r3, #2
 8003c0e:	e0a6      	b.n	8003d5e <HAL_TIM_ConfigClockSource+0x166>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2202      	movs	r2, #2
 8003c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c28:	68fa      	ldr	r2, [r7, #12]
 8003c2a:	4b4f      	ldr	r3, [pc, #316]	; (8003d68 <HAL_TIM_ConfigClockSource+0x170>)
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003c36:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	68fa      	ldr	r2, [r7, #12]
 8003c3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2b40      	cmp	r3, #64	; 0x40
 8003c46:	d067      	beq.n	8003d18 <HAL_TIM_ConfigClockSource+0x120>
 8003c48:	2b40      	cmp	r3, #64	; 0x40
 8003c4a:	d80b      	bhi.n	8003c64 <HAL_TIM_ConfigClockSource+0x6c>
 8003c4c:	2b10      	cmp	r3, #16
 8003c4e:	d073      	beq.n	8003d38 <HAL_TIM_ConfigClockSource+0x140>
 8003c50:	2b10      	cmp	r3, #16
 8003c52:	d802      	bhi.n	8003c5a <HAL_TIM_ConfigClockSource+0x62>
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d06f      	beq.n	8003d38 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003c58:	e078      	b.n	8003d4c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003c5a:	2b20      	cmp	r3, #32
 8003c5c:	d06c      	beq.n	8003d38 <HAL_TIM_ConfigClockSource+0x140>
 8003c5e:	2b30      	cmp	r3, #48	; 0x30
 8003c60:	d06a      	beq.n	8003d38 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003c62:	e073      	b.n	8003d4c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003c64:	2b70      	cmp	r3, #112	; 0x70
 8003c66:	d00d      	beq.n	8003c84 <HAL_TIM_ConfigClockSource+0x8c>
 8003c68:	2b70      	cmp	r3, #112	; 0x70
 8003c6a:	d804      	bhi.n	8003c76 <HAL_TIM_ConfigClockSource+0x7e>
 8003c6c:	2b50      	cmp	r3, #80	; 0x50
 8003c6e:	d033      	beq.n	8003cd8 <HAL_TIM_ConfigClockSource+0xe0>
 8003c70:	2b60      	cmp	r3, #96	; 0x60
 8003c72:	d041      	beq.n	8003cf8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003c74:	e06a      	b.n	8003d4c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003c76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c7a:	d066      	beq.n	8003d4a <HAL_TIM_ConfigClockSource+0x152>
 8003c7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c80:	d017      	beq.n	8003cb2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003c82:	e063      	b.n	8003d4c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6818      	ldr	r0, [r3, #0]
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	6899      	ldr	r1, [r3, #8]
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	685a      	ldr	r2, [r3, #4]
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	f000 fc0a 	bl	80044ac <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003ca6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	68fa      	ldr	r2, [r7, #12]
 8003cae:	609a      	str	r2, [r3, #8]
      break;
 8003cb0:	e04c      	b.n	8003d4c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6818      	ldr	r0, [r3, #0]
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	6899      	ldr	r1, [r3, #8]
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	685a      	ldr	r2, [r3, #4]
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	68db      	ldr	r3, [r3, #12]
 8003cc2:	f000 fbf3 	bl	80044ac <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	689a      	ldr	r2, [r3, #8]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003cd4:	609a      	str	r2, [r3, #8]
      break;
 8003cd6:	e039      	b.n	8003d4c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6818      	ldr	r0, [r3, #0]
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	6859      	ldr	r1, [r3, #4]
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	f000 fb67 	bl	80043b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2150      	movs	r1, #80	; 0x50
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f000 fbc0 	bl	8004476 <TIM_ITRx_SetConfig>
      break;
 8003cf6:	e029      	b.n	8003d4c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6818      	ldr	r0, [r3, #0]
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	6859      	ldr	r1, [r3, #4]
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	461a      	mov	r2, r3
 8003d06:	f000 fb86 	bl	8004416 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	2160      	movs	r1, #96	; 0x60
 8003d10:	4618      	mov	r0, r3
 8003d12:	f000 fbb0 	bl	8004476 <TIM_ITRx_SetConfig>
      break;
 8003d16:	e019      	b.n	8003d4c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6818      	ldr	r0, [r3, #0]
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	6859      	ldr	r1, [r3, #4]
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	68db      	ldr	r3, [r3, #12]
 8003d24:	461a      	mov	r2, r3
 8003d26:	f000 fb47 	bl	80043b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	2140      	movs	r1, #64	; 0x40
 8003d30:	4618      	mov	r0, r3
 8003d32:	f000 fba0 	bl	8004476 <TIM_ITRx_SetConfig>
      break;
 8003d36:	e009      	b.n	8003d4c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4619      	mov	r1, r3
 8003d42:	4610      	mov	r0, r2
 8003d44:	f000 fb97 	bl	8004476 <TIM_ITRx_SetConfig>
      break;
 8003d48:	e000      	b.n	8003d4c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003d4a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d5c:	2300      	movs	r3, #0
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3710      	adds	r7, #16
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	fffeff88 	.word	0xfffeff88

08003d6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b083      	sub	sp, #12
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d74:	bf00      	nop
 8003d76:	370c      	adds	r7, #12
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr

08003d80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003d88:	bf00      	nop
 8003d8a:	370c      	adds	r7, #12
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr

08003d94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003d9c:	bf00      	nop
 8003d9e:	370c      	adds	r7, #12
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr

08003da8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b083      	sub	sp, #12
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003db0:	bf00      	nop
 8003db2:	370c      	adds	r7, #12
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr

08003dbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b085      	sub	sp, #20
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
 8003dc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	4a40      	ldr	r2, [pc, #256]	; (8003ed0 <TIM_Base_SetConfig+0x114>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d013      	beq.n	8003dfc <TIM_Base_SetConfig+0x40>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dda:	d00f      	beq.n	8003dfc <TIM_Base_SetConfig+0x40>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	4a3d      	ldr	r2, [pc, #244]	; (8003ed4 <TIM_Base_SetConfig+0x118>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d00b      	beq.n	8003dfc <TIM_Base_SetConfig+0x40>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	4a3c      	ldr	r2, [pc, #240]	; (8003ed8 <TIM_Base_SetConfig+0x11c>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d007      	beq.n	8003dfc <TIM_Base_SetConfig+0x40>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	4a3b      	ldr	r2, [pc, #236]	; (8003edc <TIM_Base_SetConfig+0x120>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d003      	beq.n	8003dfc <TIM_Base_SetConfig+0x40>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	4a3a      	ldr	r2, [pc, #232]	; (8003ee0 <TIM_Base_SetConfig+0x124>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d108      	bne.n	8003e0e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	68fa      	ldr	r2, [r7, #12]
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a2f      	ldr	r2, [pc, #188]	; (8003ed0 <TIM_Base_SetConfig+0x114>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d02b      	beq.n	8003e6e <TIM_Base_SetConfig+0xb2>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e1c:	d027      	beq.n	8003e6e <TIM_Base_SetConfig+0xb2>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a2c      	ldr	r2, [pc, #176]	; (8003ed4 <TIM_Base_SetConfig+0x118>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d023      	beq.n	8003e6e <TIM_Base_SetConfig+0xb2>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	4a2b      	ldr	r2, [pc, #172]	; (8003ed8 <TIM_Base_SetConfig+0x11c>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d01f      	beq.n	8003e6e <TIM_Base_SetConfig+0xb2>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	4a2a      	ldr	r2, [pc, #168]	; (8003edc <TIM_Base_SetConfig+0x120>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d01b      	beq.n	8003e6e <TIM_Base_SetConfig+0xb2>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4a29      	ldr	r2, [pc, #164]	; (8003ee0 <TIM_Base_SetConfig+0x124>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d017      	beq.n	8003e6e <TIM_Base_SetConfig+0xb2>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	4a28      	ldr	r2, [pc, #160]	; (8003ee4 <TIM_Base_SetConfig+0x128>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d013      	beq.n	8003e6e <TIM_Base_SetConfig+0xb2>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	4a27      	ldr	r2, [pc, #156]	; (8003ee8 <TIM_Base_SetConfig+0x12c>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d00f      	beq.n	8003e6e <TIM_Base_SetConfig+0xb2>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4a26      	ldr	r2, [pc, #152]	; (8003eec <TIM_Base_SetConfig+0x130>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d00b      	beq.n	8003e6e <TIM_Base_SetConfig+0xb2>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4a25      	ldr	r2, [pc, #148]	; (8003ef0 <TIM_Base_SetConfig+0x134>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d007      	beq.n	8003e6e <TIM_Base_SetConfig+0xb2>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	4a24      	ldr	r2, [pc, #144]	; (8003ef4 <TIM_Base_SetConfig+0x138>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d003      	beq.n	8003e6e <TIM_Base_SetConfig+0xb2>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	4a23      	ldr	r2, [pc, #140]	; (8003ef8 <TIM_Base_SetConfig+0x13c>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d108      	bne.n	8003e80 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	68fa      	ldr	r2, [r7, #12]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	695b      	ldr	r3, [r3, #20]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	68fa      	ldr	r2, [r7, #12]
 8003e92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	689a      	ldr	r2, [r3, #8]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	4a0a      	ldr	r2, [pc, #40]	; (8003ed0 <TIM_Base_SetConfig+0x114>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d003      	beq.n	8003eb4 <TIM_Base_SetConfig+0xf8>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	4a0c      	ldr	r2, [pc, #48]	; (8003ee0 <TIM_Base_SetConfig+0x124>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d103      	bne.n	8003ebc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	691a      	ldr	r2, [r3, #16]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	615a      	str	r2, [r3, #20]
}
 8003ec2:	bf00      	nop
 8003ec4:	3714      	adds	r7, #20
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
 8003ece:	bf00      	nop
 8003ed0:	40010000 	.word	0x40010000
 8003ed4:	40000400 	.word	0x40000400
 8003ed8:	40000800 	.word	0x40000800
 8003edc:	40000c00 	.word	0x40000c00
 8003ee0:	40010400 	.word	0x40010400
 8003ee4:	40014000 	.word	0x40014000
 8003ee8:	40014400 	.word	0x40014400
 8003eec:	40014800 	.word	0x40014800
 8003ef0:	40001800 	.word	0x40001800
 8003ef4:	40001c00 	.word	0x40001c00
 8003ef8:	40002000 	.word	0x40002000

08003efc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b087      	sub	sp, #28
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
 8003f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a1b      	ldr	r3, [r3, #32]
 8003f0a:	f023 0201 	bic.w	r2, r3, #1
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6a1b      	ldr	r3, [r3, #32]
 8003f16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	699b      	ldr	r3, [r3, #24]
 8003f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f24:	68fa      	ldr	r2, [r7, #12]
 8003f26:	4b2b      	ldr	r3, [pc, #172]	; (8003fd4 <TIM_OC1_SetConfig+0xd8>)
 8003f28:	4013      	ands	r3, r2
 8003f2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f023 0303 	bic.w	r3, r3, #3
 8003f32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	68fa      	ldr	r2, [r7, #12]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	f023 0302 	bic.w	r3, r3, #2
 8003f44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	697a      	ldr	r2, [r7, #20]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a21      	ldr	r2, [pc, #132]	; (8003fd8 <TIM_OC1_SetConfig+0xdc>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d003      	beq.n	8003f60 <TIM_OC1_SetConfig+0x64>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	4a20      	ldr	r2, [pc, #128]	; (8003fdc <TIM_OC1_SetConfig+0xe0>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d10c      	bne.n	8003f7a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	f023 0308 	bic.w	r3, r3, #8
 8003f66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	697a      	ldr	r2, [r7, #20]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	f023 0304 	bic.w	r3, r3, #4
 8003f78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a16      	ldr	r2, [pc, #88]	; (8003fd8 <TIM_OC1_SetConfig+0xdc>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d003      	beq.n	8003f8a <TIM_OC1_SetConfig+0x8e>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a15      	ldr	r2, [pc, #84]	; (8003fdc <TIM_OC1_SetConfig+0xe0>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d111      	bne.n	8003fae <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003f98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	695b      	ldr	r3, [r3, #20]
 8003f9e:	693a      	ldr	r2, [r7, #16]
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	699b      	ldr	r3, [r3, #24]
 8003fa8:	693a      	ldr	r2, [r7, #16]
 8003faa:	4313      	orrs	r3, r2
 8003fac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	693a      	ldr	r2, [r7, #16]
 8003fb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	68fa      	ldr	r2, [r7, #12]
 8003fb8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	685a      	ldr	r2, [r3, #4]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	697a      	ldr	r2, [r7, #20]
 8003fc6:	621a      	str	r2, [r3, #32]
}
 8003fc8:	bf00      	nop
 8003fca:	371c      	adds	r7, #28
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr
 8003fd4:	fffeff8f 	.word	0xfffeff8f
 8003fd8:	40010000 	.word	0x40010000
 8003fdc:	40010400 	.word	0x40010400

08003fe0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b087      	sub	sp, #28
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6a1b      	ldr	r3, [r3, #32]
 8003fee:	f023 0210 	bic.w	r2, r3, #16
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6a1b      	ldr	r3, [r3, #32]
 8003ffa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	699b      	ldr	r3, [r3, #24]
 8004006:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004008:	68fa      	ldr	r2, [r7, #12]
 800400a:	4b2e      	ldr	r3, [pc, #184]	; (80040c4 <TIM_OC2_SetConfig+0xe4>)
 800400c:	4013      	ands	r3, r2
 800400e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004016:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	021b      	lsls	r3, r3, #8
 800401e:	68fa      	ldr	r2, [r7, #12]
 8004020:	4313      	orrs	r3, r2
 8004022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	f023 0320 	bic.w	r3, r3, #32
 800402a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	011b      	lsls	r3, r3, #4
 8004032:	697a      	ldr	r2, [r7, #20]
 8004034:	4313      	orrs	r3, r2
 8004036:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	4a23      	ldr	r2, [pc, #140]	; (80040c8 <TIM_OC2_SetConfig+0xe8>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d003      	beq.n	8004048 <TIM_OC2_SetConfig+0x68>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	4a22      	ldr	r2, [pc, #136]	; (80040cc <TIM_OC2_SetConfig+0xec>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d10d      	bne.n	8004064 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800404e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	011b      	lsls	r3, r3, #4
 8004056:	697a      	ldr	r2, [r7, #20]
 8004058:	4313      	orrs	r3, r2
 800405a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004062:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	4a18      	ldr	r2, [pc, #96]	; (80040c8 <TIM_OC2_SetConfig+0xe8>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d003      	beq.n	8004074 <TIM_OC2_SetConfig+0x94>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	4a17      	ldr	r2, [pc, #92]	; (80040cc <TIM_OC2_SetConfig+0xec>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d113      	bne.n	800409c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800407a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004082:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	695b      	ldr	r3, [r3, #20]
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	693a      	ldr	r2, [r7, #16]
 800408c:	4313      	orrs	r3, r2
 800408e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	699b      	ldr	r3, [r3, #24]
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	693a      	ldr	r2, [r7, #16]
 8004098:	4313      	orrs	r3, r2
 800409a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	693a      	ldr	r2, [r7, #16]
 80040a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	68fa      	ldr	r2, [r7, #12]
 80040a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	685a      	ldr	r2, [r3, #4]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	697a      	ldr	r2, [r7, #20]
 80040b4:	621a      	str	r2, [r3, #32]
}
 80040b6:	bf00      	nop
 80040b8:	371c      	adds	r7, #28
 80040ba:	46bd      	mov	sp, r7
 80040bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c0:	4770      	bx	lr
 80040c2:	bf00      	nop
 80040c4:	feff8fff 	.word	0xfeff8fff
 80040c8:	40010000 	.word	0x40010000
 80040cc:	40010400 	.word	0x40010400

080040d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b087      	sub	sp, #28
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6a1b      	ldr	r3, [r3, #32]
 80040de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6a1b      	ldr	r3, [r3, #32]
 80040ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	69db      	ldr	r3, [r3, #28]
 80040f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80040f8:	68fa      	ldr	r2, [r7, #12]
 80040fa:	4b2d      	ldr	r3, [pc, #180]	; (80041b0 <TIM_OC3_SetConfig+0xe0>)
 80040fc:	4013      	ands	r3, r2
 80040fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f023 0303 	bic.w	r3, r3, #3
 8004106:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	68fa      	ldr	r2, [r7, #12]
 800410e:	4313      	orrs	r3, r2
 8004110:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004118:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	021b      	lsls	r3, r3, #8
 8004120:	697a      	ldr	r2, [r7, #20]
 8004122:	4313      	orrs	r3, r2
 8004124:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	4a22      	ldr	r2, [pc, #136]	; (80041b4 <TIM_OC3_SetConfig+0xe4>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d003      	beq.n	8004136 <TIM_OC3_SetConfig+0x66>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4a21      	ldr	r2, [pc, #132]	; (80041b8 <TIM_OC3_SetConfig+0xe8>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d10d      	bne.n	8004152 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800413c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	68db      	ldr	r3, [r3, #12]
 8004142:	021b      	lsls	r3, r3, #8
 8004144:	697a      	ldr	r2, [r7, #20]
 8004146:	4313      	orrs	r3, r2
 8004148:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004150:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a17      	ldr	r2, [pc, #92]	; (80041b4 <TIM_OC3_SetConfig+0xe4>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d003      	beq.n	8004162 <TIM_OC3_SetConfig+0x92>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4a16      	ldr	r2, [pc, #88]	; (80041b8 <TIM_OC3_SetConfig+0xe8>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d113      	bne.n	800418a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004168:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004170:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	695b      	ldr	r3, [r3, #20]
 8004176:	011b      	lsls	r3, r3, #4
 8004178:	693a      	ldr	r2, [r7, #16]
 800417a:	4313      	orrs	r3, r2
 800417c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	699b      	ldr	r3, [r3, #24]
 8004182:	011b      	lsls	r3, r3, #4
 8004184:	693a      	ldr	r2, [r7, #16]
 8004186:	4313      	orrs	r3, r2
 8004188:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	693a      	ldr	r2, [r7, #16]
 800418e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	68fa      	ldr	r2, [r7, #12]
 8004194:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	685a      	ldr	r2, [r3, #4]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	697a      	ldr	r2, [r7, #20]
 80041a2:	621a      	str	r2, [r3, #32]
}
 80041a4:	bf00      	nop
 80041a6:	371c      	adds	r7, #28
 80041a8:	46bd      	mov	sp, r7
 80041aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ae:	4770      	bx	lr
 80041b0:	fffeff8f 	.word	0xfffeff8f
 80041b4:	40010000 	.word	0x40010000
 80041b8:	40010400 	.word	0x40010400

080041bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80041bc:	b480      	push	{r7}
 80041be:	b087      	sub	sp, #28
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
 80041c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a1b      	ldr	r3, [r3, #32]
 80041ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a1b      	ldr	r3, [r3, #32]
 80041d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	69db      	ldr	r3, [r3, #28]
 80041e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80041e4:	68fa      	ldr	r2, [r7, #12]
 80041e6:	4b1e      	ldr	r3, [pc, #120]	; (8004260 <TIM_OC4_SetConfig+0xa4>)
 80041e8:	4013      	ands	r3, r2
 80041ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	021b      	lsls	r3, r3, #8
 80041fa:	68fa      	ldr	r2, [r7, #12]
 80041fc:	4313      	orrs	r3, r2
 80041fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004206:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	031b      	lsls	r3, r3, #12
 800420e:	693a      	ldr	r2, [r7, #16]
 8004210:	4313      	orrs	r3, r2
 8004212:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	4a13      	ldr	r2, [pc, #76]	; (8004264 <TIM_OC4_SetConfig+0xa8>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d003      	beq.n	8004224 <TIM_OC4_SetConfig+0x68>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	4a12      	ldr	r2, [pc, #72]	; (8004268 <TIM_OC4_SetConfig+0xac>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d109      	bne.n	8004238 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800422a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	695b      	ldr	r3, [r3, #20]
 8004230:	019b      	lsls	r3, r3, #6
 8004232:	697a      	ldr	r2, [r7, #20]
 8004234:	4313      	orrs	r3, r2
 8004236:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	697a      	ldr	r2, [r7, #20]
 800423c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	68fa      	ldr	r2, [r7, #12]
 8004242:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	685a      	ldr	r2, [r3, #4]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	693a      	ldr	r2, [r7, #16]
 8004250:	621a      	str	r2, [r3, #32]
}
 8004252:	bf00      	nop
 8004254:	371c      	adds	r7, #28
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr
 800425e:	bf00      	nop
 8004260:	feff8fff 	.word	0xfeff8fff
 8004264:	40010000 	.word	0x40010000
 8004268:	40010400 	.word	0x40010400

0800426c <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800426c:	b480      	push	{r7}
 800426e:	b087      	sub	sp, #28
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a1b      	ldr	r3, [r3, #32]
 800427a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6a1b      	ldr	r3, [r3, #32]
 8004286:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004294:	68fa      	ldr	r2, [r7, #12]
 8004296:	4b1b      	ldr	r3, [pc, #108]	; (8004304 <TIM_OC5_SetConfig+0x98>)
 8004298:	4013      	ands	r3, r2
 800429a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	68fa      	ldr	r2, [r7, #12]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80042ac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	041b      	lsls	r3, r3, #16
 80042b4:	693a      	ldr	r2, [r7, #16]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4a12      	ldr	r2, [pc, #72]	; (8004308 <TIM_OC5_SetConfig+0x9c>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d003      	beq.n	80042ca <TIM_OC5_SetConfig+0x5e>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4a11      	ldr	r2, [pc, #68]	; (800430c <TIM_OC5_SetConfig+0xa0>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d109      	bne.n	80042de <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042d0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	695b      	ldr	r3, [r3, #20]
 80042d6:	021b      	lsls	r3, r3, #8
 80042d8:	697a      	ldr	r2, [r7, #20]
 80042da:	4313      	orrs	r3, r2
 80042dc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	697a      	ldr	r2, [r7, #20]
 80042e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	68fa      	ldr	r2, [r7, #12]
 80042e8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	685a      	ldr	r2, [r3, #4]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	693a      	ldr	r2, [r7, #16]
 80042f6:	621a      	str	r2, [r3, #32]
}
 80042f8:	bf00      	nop
 80042fa:	371c      	adds	r7, #28
 80042fc:	46bd      	mov	sp, r7
 80042fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004302:	4770      	bx	lr
 8004304:	fffeff8f 	.word	0xfffeff8f
 8004308:	40010000 	.word	0x40010000
 800430c:	40010400 	.word	0x40010400

08004310 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004310:	b480      	push	{r7}
 8004312:	b087      	sub	sp, #28
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6a1b      	ldr	r3, [r3, #32]
 800431e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6a1b      	ldr	r3, [r3, #32]
 800432a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004338:	68fa      	ldr	r2, [r7, #12]
 800433a:	4b1c      	ldr	r3, [pc, #112]	; (80043ac <TIM_OC6_SetConfig+0x9c>)
 800433c:	4013      	ands	r3, r2
 800433e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	021b      	lsls	r3, r3, #8
 8004346:	68fa      	ldr	r2, [r7, #12]
 8004348:	4313      	orrs	r3, r2
 800434a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004352:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	051b      	lsls	r3, r3, #20
 800435a:	693a      	ldr	r2, [r7, #16]
 800435c:	4313      	orrs	r3, r2
 800435e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	4a13      	ldr	r2, [pc, #76]	; (80043b0 <TIM_OC6_SetConfig+0xa0>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d003      	beq.n	8004370 <TIM_OC6_SetConfig+0x60>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4a12      	ldr	r2, [pc, #72]	; (80043b4 <TIM_OC6_SetConfig+0xa4>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d109      	bne.n	8004384 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004376:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	695b      	ldr	r3, [r3, #20]
 800437c:	029b      	lsls	r3, r3, #10
 800437e:	697a      	ldr	r2, [r7, #20]
 8004380:	4313      	orrs	r3, r2
 8004382:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	697a      	ldr	r2, [r7, #20]
 8004388:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	68fa      	ldr	r2, [r7, #12]
 800438e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	685a      	ldr	r2, [r3, #4]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	693a      	ldr	r2, [r7, #16]
 800439c:	621a      	str	r2, [r3, #32]
}
 800439e:	bf00      	nop
 80043a0:	371c      	adds	r7, #28
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr
 80043aa:	bf00      	nop
 80043ac:	feff8fff 	.word	0xfeff8fff
 80043b0:	40010000 	.word	0x40010000
 80043b4:	40010400 	.word	0x40010400

080043b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043b8:	b480      	push	{r7}
 80043ba:	b087      	sub	sp, #28
 80043bc:	af00      	add	r7, sp, #0
 80043be:	60f8      	str	r0, [r7, #12]
 80043c0:	60b9      	str	r1, [r7, #8]
 80043c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6a1b      	ldr	r3, [r3, #32]
 80043c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	6a1b      	ldr	r3, [r3, #32]
 80043ce:	f023 0201 	bic.w	r2, r3, #1
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	699b      	ldr	r3, [r3, #24]
 80043da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80043e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	011b      	lsls	r3, r3, #4
 80043e8:	693a      	ldr	r2, [r7, #16]
 80043ea:	4313      	orrs	r3, r2
 80043ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	f023 030a 	bic.w	r3, r3, #10
 80043f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80043f6:	697a      	ldr	r2, [r7, #20]
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	693a      	ldr	r2, [r7, #16]
 8004402:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	697a      	ldr	r2, [r7, #20]
 8004408:	621a      	str	r2, [r3, #32]
}
 800440a:	bf00      	nop
 800440c:	371c      	adds	r7, #28
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr

08004416 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004416:	b480      	push	{r7}
 8004418:	b087      	sub	sp, #28
 800441a:	af00      	add	r7, sp, #0
 800441c:	60f8      	str	r0, [r7, #12]
 800441e:	60b9      	str	r1, [r7, #8]
 8004420:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6a1b      	ldr	r3, [r3, #32]
 8004426:	f023 0210 	bic.w	r2, r3, #16
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	699b      	ldr	r3, [r3, #24]
 8004432:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	6a1b      	ldr	r3, [r3, #32]
 8004438:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004440:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	031b      	lsls	r3, r3, #12
 8004446:	697a      	ldr	r2, [r7, #20]
 8004448:	4313      	orrs	r3, r2
 800444a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004452:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	011b      	lsls	r3, r3, #4
 8004458:	693a      	ldr	r2, [r7, #16]
 800445a:	4313      	orrs	r3, r2
 800445c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	697a      	ldr	r2, [r7, #20]
 8004462:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	693a      	ldr	r2, [r7, #16]
 8004468:	621a      	str	r2, [r3, #32]
}
 800446a:	bf00      	nop
 800446c:	371c      	adds	r7, #28
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr

08004476 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004476:	b480      	push	{r7}
 8004478:	b085      	sub	sp, #20
 800447a:	af00      	add	r7, sp, #0
 800447c:	6078      	str	r0, [r7, #4]
 800447e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800448c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800448e:	683a      	ldr	r2, [r7, #0]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	4313      	orrs	r3, r2
 8004494:	f043 0307 	orr.w	r3, r3, #7
 8004498:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	68fa      	ldr	r2, [r7, #12]
 800449e:	609a      	str	r2, [r3, #8]
}
 80044a0:	bf00      	nop
 80044a2:	3714      	adds	r7, #20
 80044a4:	46bd      	mov	sp, r7
 80044a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044aa:	4770      	bx	lr

080044ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b087      	sub	sp, #28
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	60f8      	str	r0, [r7, #12]
 80044b4:	60b9      	str	r1, [r7, #8]
 80044b6:	607a      	str	r2, [r7, #4]
 80044b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80044c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	021a      	lsls	r2, r3, #8
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	431a      	orrs	r2, r3
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	4313      	orrs	r3, r2
 80044d4:	697a      	ldr	r2, [r7, #20]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	697a      	ldr	r2, [r7, #20]
 80044de:	609a      	str	r2, [r3, #8]
}
 80044e0:	bf00      	nop
 80044e2:	371c      	adds	r7, #28
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr

080044ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b087      	sub	sp, #28
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	60f8      	str	r0, [r7, #12]
 80044f4:	60b9      	str	r1, [r7, #8]
 80044f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	f003 031f 	and.w	r3, r3, #31
 80044fe:	2201      	movs	r2, #1
 8004500:	fa02 f303 	lsl.w	r3, r2, r3
 8004504:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	6a1a      	ldr	r2, [r3, #32]
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	43db      	mvns	r3, r3
 800450e:	401a      	ands	r2, r3
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6a1a      	ldr	r2, [r3, #32]
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	f003 031f 	and.w	r3, r3, #31
 800451e:	6879      	ldr	r1, [r7, #4]
 8004520:	fa01 f303 	lsl.w	r3, r1, r3
 8004524:	431a      	orrs	r2, r3
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	621a      	str	r2, [r3, #32]
}
 800452a:	bf00      	nop
 800452c:	371c      	adds	r7, #28
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr
	...

08004538 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004538:	b480      	push	{r7}
 800453a:	b085      	sub	sp, #20
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004548:	2b01      	cmp	r3, #1
 800454a:	d101      	bne.n	8004550 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800454c:	2302      	movs	r3, #2
 800454e:	e045      	b.n	80045dc <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2202      	movs	r2, #2
 800455c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a1c      	ldr	r2, [pc, #112]	; (80045e8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d004      	beq.n	8004584 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a1b      	ldr	r2, [pc, #108]	; (80045ec <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d108      	bne.n	8004596 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800458a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	68fa      	ldr	r2, [r7, #12]
 8004592:	4313      	orrs	r3, r2
 8004594:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800459c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	68fa      	ldr	r2, [r7, #12]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80045ae:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	68ba      	ldr	r2, [r7, #8]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	68fa      	ldr	r2, [r7, #12]
 80045c0:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	68ba      	ldr	r2, [r7, #8]
 80045c8:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2201      	movs	r2, #1
 80045ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045da:	2300      	movs	r3, #0
}
 80045dc:	4618      	mov	r0, r3
 80045de:	3714      	adds	r7, #20
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr
 80045e8:	40010000 	.word	0x40010000
 80045ec:	40010400 	.word	0x40010400

080045f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b083      	sub	sp, #12
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80045f8:	bf00      	nop
 80045fa:	370c      	adds	r7, #12
 80045fc:	46bd      	mov	sp, r7
 80045fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004602:	4770      	bx	lr

08004604 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800460c:	bf00      	nop
 800460e:	370c      	adds	r7, #12
 8004610:	46bd      	mov	sp, r7
 8004612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004616:	4770      	bx	lr

08004618 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004618:	b480      	push	{r7}
 800461a:	b083      	sub	sp, #12
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004620:	bf00      	nop
 8004622:	370c      	adds	r7, #12
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr

0800462c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b082      	sub	sp, #8
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d101      	bne.n	800463e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	e040      	b.n	80046c0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004642:	2b00      	cmp	r3, #0
 8004644:	d106      	bne.n	8004654 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f7fd fb9c 	bl	8001d8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2224      	movs	r2, #36	; 0x24
 8004658:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f022 0201 	bic.w	r2, r2, #1
 8004668:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f000 f82c 	bl	80046c8 <UART_SetConfig>
 8004670:	4603      	mov	r3, r0
 8004672:	2b01      	cmp	r3, #1
 8004674:	d101      	bne.n	800467a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e022      	b.n	80046c0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800467e:	2b00      	cmp	r3, #0
 8004680:	d002      	beq.n	8004688 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f000 fac4 	bl	8004c10 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	685a      	ldr	r2, [r3, #4]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004696:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	689a      	ldr	r2, [r3, #8]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80046a6:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f042 0201 	orr.w	r2, r2, #1
 80046b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f000 fb4b 	bl	8004d54 <UART_CheckIdleState>
 80046be:	4603      	mov	r3, r0
}
 80046c0:	4618      	mov	r0, r3
 80046c2:	3708      	adds	r7, #8
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}

080046c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b088      	sub	sp, #32
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80046d0:	2300      	movs	r3, #0
 80046d2:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80046d4:	2300      	movs	r3, #0
 80046d6:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	689a      	ldr	r2, [r3, #8]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	691b      	ldr	r3, [r3, #16]
 80046e0:	431a      	orrs	r2, r3
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	695b      	ldr	r3, [r3, #20]
 80046e6:	431a      	orrs	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	69db      	ldr	r3, [r3, #28]
 80046ec:	4313      	orrs	r3, r2
 80046ee:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	4bb1      	ldr	r3, [pc, #708]	; (80049bc <UART_SetConfig+0x2f4>)
 80046f8:	4013      	ands	r3, r2
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	6812      	ldr	r2, [r2, #0]
 80046fe:	6939      	ldr	r1, [r7, #16]
 8004700:	430b      	orrs	r3, r1
 8004702:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	68da      	ldr	r2, [r3, #12]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	430a      	orrs	r2, r1
 8004718:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	699b      	ldr	r3, [r3, #24]
 800471e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6a1b      	ldr	r3, [r3, #32]
 8004724:	693a      	ldr	r2, [r7, #16]
 8004726:	4313      	orrs	r3, r2
 8004728:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	693a      	ldr	r2, [r7, #16]
 800473a:	430a      	orrs	r2, r1
 800473c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a9f      	ldr	r2, [pc, #636]	; (80049c0 <UART_SetConfig+0x2f8>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d121      	bne.n	800478c <UART_SetConfig+0xc4>
 8004748:	4b9e      	ldr	r3, [pc, #632]	; (80049c4 <UART_SetConfig+0x2fc>)
 800474a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800474e:	f003 0303 	and.w	r3, r3, #3
 8004752:	2b03      	cmp	r3, #3
 8004754:	d816      	bhi.n	8004784 <UART_SetConfig+0xbc>
 8004756:	a201      	add	r2, pc, #4	; (adr r2, 800475c <UART_SetConfig+0x94>)
 8004758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800475c:	0800476d 	.word	0x0800476d
 8004760:	08004779 	.word	0x08004779
 8004764:	08004773 	.word	0x08004773
 8004768:	0800477f 	.word	0x0800477f
 800476c:	2301      	movs	r3, #1
 800476e:	77fb      	strb	r3, [r7, #31]
 8004770:	e151      	b.n	8004a16 <UART_SetConfig+0x34e>
 8004772:	2302      	movs	r3, #2
 8004774:	77fb      	strb	r3, [r7, #31]
 8004776:	e14e      	b.n	8004a16 <UART_SetConfig+0x34e>
 8004778:	2304      	movs	r3, #4
 800477a:	77fb      	strb	r3, [r7, #31]
 800477c:	e14b      	b.n	8004a16 <UART_SetConfig+0x34e>
 800477e:	2308      	movs	r3, #8
 8004780:	77fb      	strb	r3, [r7, #31]
 8004782:	e148      	b.n	8004a16 <UART_SetConfig+0x34e>
 8004784:	2310      	movs	r3, #16
 8004786:	77fb      	strb	r3, [r7, #31]
 8004788:	bf00      	nop
 800478a:	e144      	b.n	8004a16 <UART_SetConfig+0x34e>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a8d      	ldr	r2, [pc, #564]	; (80049c8 <UART_SetConfig+0x300>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d134      	bne.n	8004800 <UART_SetConfig+0x138>
 8004796:	4b8b      	ldr	r3, [pc, #556]	; (80049c4 <UART_SetConfig+0x2fc>)
 8004798:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800479c:	f003 030c 	and.w	r3, r3, #12
 80047a0:	2b0c      	cmp	r3, #12
 80047a2:	d829      	bhi.n	80047f8 <UART_SetConfig+0x130>
 80047a4:	a201      	add	r2, pc, #4	; (adr r2, 80047ac <UART_SetConfig+0xe4>)
 80047a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047aa:	bf00      	nop
 80047ac:	080047e1 	.word	0x080047e1
 80047b0:	080047f9 	.word	0x080047f9
 80047b4:	080047f9 	.word	0x080047f9
 80047b8:	080047f9 	.word	0x080047f9
 80047bc:	080047ed 	.word	0x080047ed
 80047c0:	080047f9 	.word	0x080047f9
 80047c4:	080047f9 	.word	0x080047f9
 80047c8:	080047f9 	.word	0x080047f9
 80047cc:	080047e7 	.word	0x080047e7
 80047d0:	080047f9 	.word	0x080047f9
 80047d4:	080047f9 	.word	0x080047f9
 80047d8:	080047f9 	.word	0x080047f9
 80047dc:	080047f3 	.word	0x080047f3
 80047e0:	2300      	movs	r3, #0
 80047e2:	77fb      	strb	r3, [r7, #31]
 80047e4:	e117      	b.n	8004a16 <UART_SetConfig+0x34e>
 80047e6:	2302      	movs	r3, #2
 80047e8:	77fb      	strb	r3, [r7, #31]
 80047ea:	e114      	b.n	8004a16 <UART_SetConfig+0x34e>
 80047ec:	2304      	movs	r3, #4
 80047ee:	77fb      	strb	r3, [r7, #31]
 80047f0:	e111      	b.n	8004a16 <UART_SetConfig+0x34e>
 80047f2:	2308      	movs	r3, #8
 80047f4:	77fb      	strb	r3, [r7, #31]
 80047f6:	e10e      	b.n	8004a16 <UART_SetConfig+0x34e>
 80047f8:	2310      	movs	r3, #16
 80047fa:	77fb      	strb	r3, [r7, #31]
 80047fc:	bf00      	nop
 80047fe:	e10a      	b.n	8004a16 <UART_SetConfig+0x34e>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a71      	ldr	r2, [pc, #452]	; (80049cc <UART_SetConfig+0x304>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d120      	bne.n	800484c <UART_SetConfig+0x184>
 800480a:	4b6e      	ldr	r3, [pc, #440]	; (80049c4 <UART_SetConfig+0x2fc>)
 800480c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004810:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004814:	2b10      	cmp	r3, #16
 8004816:	d00f      	beq.n	8004838 <UART_SetConfig+0x170>
 8004818:	2b10      	cmp	r3, #16
 800481a:	d802      	bhi.n	8004822 <UART_SetConfig+0x15a>
 800481c:	2b00      	cmp	r3, #0
 800481e:	d005      	beq.n	800482c <UART_SetConfig+0x164>
 8004820:	e010      	b.n	8004844 <UART_SetConfig+0x17c>
 8004822:	2b20      	cmp	r3, #32
 8004824:	d005      	beq.n	8004832 <UART_SetConfig+0x16a>
 8004826:	2b30      	cmp	r3, #48	; 0x30
 8004828:	d009      	beq.n	800483e <UART_SetConfig+0x176>
 800482a:	e00b      	b.n	8004844 <UART_SetConfig+0x17c>
 800482c:	2300      	movs	r3, #0
 800482e:	77fb      	strb	r3, [r7, #31]
 8004830:	e0f1      	b.n	8004a16 <UART_SetConfig+0x34e>
 8004832:	2302      	movs	r3, #2
 8004834:	77fb      	strb	r3, [r7, #31]
 8004836:	e0ee      	b.n	8004a16 <UART_SetConfig+0x34e>
 8004838:	2304      	movs	r3, #4
 800483a:	77fb      	strb	r3, [r7, #31]
 800483c:	e0eb      	b.n	8004a16 <UART_SetConfig+0x34e>
 800483e:	2308      	movs	r3, #8
 8004840:	77fb      	strb	r3, [r7, #31]
 8004842:	e0e8      	b.n	8004a16 <UART_SetConfig+0x34e>
 8004844:	2310      	movs	r3, #16
 8004846:	77fb      	strb	r3, [r7, #31]
 8004848:	bf00      	nop
 800484a:	e0e4      	b.n	8004a16 <UART_SetConfig+0x34e>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a5f      	ldr	r2, [pc, #380]	; (80049d0 <UART_SetConfig+0x308>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d120      	bne.n	8004898 <UART_SetConfig+0x1d0>
 8004856:	4b5b      	ldr	r3, [pc, #364]	; (80049c4 <UART_SetConfig+0x2fc>)
 8004858:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800485c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004860:	2b40      	cmp	r3, #64	; 0x40
 8004862:	d00f      	beq.n	8004884 <UART_SetConfig+0x1bc>
 8004864:	2b40      	cmp	r3, #64	; 0x40
 8004866:	d802      	bhi.n	800486e <UART_SetConfig+0x1a6>
 8004868:	2b00      	cmp	r3, #0
 800486a:	d005      	beq.n	8004878 <UART_SetConfig+0x1b0>
 800486c:	e010      	b.n	8004890 <UART_SetConfig+0x1c8>
 800486e:	2b80      	cmp	r3, #128	; 0x80
 8004870:	d005      	beq.n	800487e <UART_SetConfig+0x1b6>
 8004872:	2bc0      	cmp	r3, #192	; 0xc0
 8004874:	d009      	beq.n	800488a <UART_SetConfig+0x1c2>
 8004876:	e00b      	b.n	8004890 <UART_SetConfig+0x1c8>
 8004878:	2300      	movs	r3, #0
 800487a:	77fb      	strb	r3, [r7, #31]
 800487c:	e0cb      	b.n	8004a16 <UART_SetConfig+0x34e>
 800487e:	2302      	movs	r3, #2
 8004880:	77fb      	strb	r3, [r7, #31]
 8004882:	e0c8      	b.n	8004a16 <UART_SetConfig+0x34e>
 8004884:	2304      	movs	r3, #4
 8004886:	77fb      	strb	r3, [r7, #31]
 8004888:	e0c5      	b.n	8004a16 <UART_SetConfig+0x34e>
 800488a:	2308      	movs	r3, #8
 800488c:	77fb      	strb	r3, [r7, #31]
 800488e:	e0c2      	b.n	8004a16 <UART_SetConfig+0x34e>
 8004890:	2310      	movs	r3, #16
 8004892:	77fb      	strb	r3, [r7, #31]
 8004894:	bf00      	nop
 8004896:	e0be      	b.n	8004a16 <UART_SetConfig+0x34e>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a4d      	ldr	r2, [pc, #308]	; (80049d4 <UART_SetConfig+0x30c>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d124      	bne.n	80048ec <UART_SetConfig+0x224>
 80048a2:	4b48      	ldr	r3, [pc, #288]	; (80049c4 <UART_SetConfig+0x2fc>)
 80048a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048b0:	d012      	beq.n	80048d8 <UART_SetConfig+0x210>
 80048b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048b6:	d802      	bhi.n	80048be <UART_SetConfig+0x1f6>
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d007      	beq.n	80048cc <UART_SetConfig+0x204>
 80048bc:	e012      	b.n	80048e4 <UART_SetConfig+0x21c>
 80048be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048c2:	d006      	beq.n	80048d2 <UART_SetConfig+0x20a>
 80048c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80048c8:	d009      	beq.n	80048de <UART_SetConfig+0x216>
 80048ca:	e00b      	b.n	80048e4 <UART_SetConfig+0x21c>
 80048cc:	2300      	movs	r3, #0
 80048ce:	77fb      	strb	r3, [r7, #31]
 80048d0:	e0a1      	b.n	8004a16 <UART_SetConfig+0x34e>
 80048d2:	2302      	movs	r3, #2
 80048d4:	77fb      	strb	r3, [r7, #31]
 80048d6:	e09e      	b.n	8004a16 <UART_SetConfig+0x34e>
 80048d8:	2304      	movs	r3, #4
 80048da:	77fb      	strb	r3, [r7, #31]
 80048dc:	e09b      	b.n	8004a16 <UART_SetConfig+0x34e>
 80048de:	2308      	movs	r3, #8
 80048e0:	77fb      	strb	r3, [r7, #31]
 80048e2:	e098      	b.n	8004a16 <UART_SetConfig+0x34e>
 80048e4:	2310      	movs	r3, #16
 80048e6:	77fb      	strb	r3, [r7, #31]
 80048e8:	bf00      	nop
 80048ea:	e094      	b.n	8004a16 <UART_SetConfig+0x34e>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a39      	ldr	r2, [pc, #228]	; (80049d8 <UART_SetConfig+0x310>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d124      	bne.n	8004940 <UART_SetConfig+0x278>
 80048f6:	4b33      	ldr	r3, [pc, #204]	; (80049c4 <UART_SetConfig+0x2fc>)
 80048f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048fc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004900:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004904:	d012      	beq.n	800492c <UART_SetConfig+0x264>
 8004906:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800490a:	d802      	bhi.n	8004912 <UART_SetConfig+0x24a>
 800490c:	2b00      	cmp	r3, #0
 800490e:	d007      	beq.n	8004920 <UART_SetConfig+0x258>
 8004910:	e012      	b.n	8004938 <UART_SetConfig+0x270>
 8004912:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004916:	d006      	beq.n	8004926 <UART_SetConfig+0x25e>
 8004918:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800491c:	d009      	beq.n	8004932 <UART_SetConfig+0x26a>
 800491e:	e00b      	b.n	8004938 <UART_SetConfig+0x270>
 8004920:	2301      	movs	r3, #1
 8004922:	77fb      	strb	r3, [r7, #31]
 8004924:	e077      	b.n	8004a16 <UART_SetConfig+0x34e>
 8004926:	2302      	movs	r3, #2
 8004928:	77fb      	strb	r3, [r7, #31]
 800492a:	e074      	b.n	8004a16 <UART_SetConfig+0x34e>
 800492c:	2304      	movs	r3, #4
 800492e:	77fb      	strb	r3, [r7, #31]
 8004930:	e071      	b.n	8004a16 <UART_SetConfig+0x34e>
 8004932:	2308      	movs	r3, #8
 8004934:	77fb      	strb	r3, [r7, #31]
 8004936:	e06e      	b.n	8004a16 <UART_SetConfig+0x34e>
 8004938:	2310      	movs	r3, #16
 800493a:	77fb      	strb	r3, [r7, #31]
 800493c:	bf00      	nop
 800493e:	e06a      	b.n	8004a16 <UART_SetConfig+0x34e>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a25      	ldr	r2, [pc, #148]	; (80049dc <UART_SetConfig+0x314>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d124      	bne.n	8004994 <UART_SetConfig+0x2cc>
 800494a:	4b1e      	ldr	r3, [pc, #120]	; (80049c4 <UART_SetConfig+0x2fc>)
 800494c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004950:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8004954:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004958:	d012      	beq.n	8004980 <UART_SetConfig+0x2b8>
 800495a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800495e:	d802      	bhi.n	8004966 <UART_SetConfig+0x29e>
 8004960:	2b00      	cmp	r3, #0
 8004962:	d007      	beq.n	8004974 <UART_SetConfig+0x2ac>
 8004964:	e012      	b.n	800498c <UART_SetConfig+0x2c4>
 8004966:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800496a:	d006      	beq.n	800497a <UART_SetConfig+0x2b2>
 800496c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004970:	d009      	beq.n	8004986 <UART_SetConfig+0x2be>
 8004972:	e00b      	b.n	800498c <UART_SetConfig+0x2c4>
 8004974:	2300      	movs	r3, #0
 8004976:	77fb      	strb	r3, [r7, #31]
 8004978:	e04d      	b.n	8004a16 <UART_SetConfig+0x34e>
 800497a:	2302      	movs	r3, #2
 800497c:	77fb      	strb	r3, [r7, #31]
 800497e:	e04a      	b.n	8004a16 <UART_SetConfig+0x34e>
 8004980:	2304      	movs	r3, #4
 8004982:	77fb      	strb	r3, [r7, #31]
 8004984:	e047      	b.n	8004a16 <UART_SetConfig+0x34e>
 8004986:	2308      	movs	r3, #8
 8004988:	77fb      	strb	r3, [r7, #31]
 800498a:	e044      	b.n	8004a16 <UART_SetConfig+0x34e>
 800498c:	2310      	movs	r3, #16
 800498e:	77fb      	strb	r3, [r7, #31]
 8004990:	bf00      	nop
 8004992:	e040      	b.n	8004a16 <UART_SetConfig+0x34e>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a11      	ldr	r2, [pc, #68]	; (80049e0 <UART_SetConfig+0x318>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d139      	bne.n	8004a12 <UART_SetConfig+0x34a>
 800499e:	4b09      	ldr	r3, [pc, #36]	; (80049c4 <UART_SetConfig+0x2fc>)
 80049a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049a4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80049a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80049ac:	d027      	beq.n	80049fe <UART_SetConfig+0x336>
 80049ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80049b2:	d817      	bhi.n	80049e4 <UART_SetConfig+0x31c>
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d01c      	beq.n	80049f2 <UART_SetConfig+0x32a>
 80049b8:	e027      	b.n	8004a0a <UART_SetConfig+0x342>
 80049ba:	bf00      	nop
 80049bc:	efff69f3 	.word	0xefff69f3
 80049c0:	40011000 	.word	0x40011000
 80049c4:	40023800 	.word	0x40023800
 80049c8:	40004400 	.word	0x40004400
 80049cc:	40004800 	.word	0x40004800
 80049d0:	40004c00 	.word	0x40004c00
 80049d4:	40005000 	.word	0x40005000
 80049d8:	40011400 	.word	0x40011400
 80049dc:	40007800 	.word	0x40007800
 80049e0:	40007c00 	.word	0x40007c00
 80049e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049e8:	d006      	beq.n	80049f8 <UART_SetConfig+0x330>
 80049ea:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80049ee:	d009      	beq.n	8004a04 <UART_SetConfig+0x33c>
 80049f0:	e00b      	b.n	8004a0a <UART_SetConfig+0x342>
 80049f2:	2300      	movs	r3, #0
 80049f4:	77fb      	strb	r3, [r7, #31]
 80049f6:	e00e      	b.n	8004a16 <UART_SetConfig+0x34e>
 80049f8:	2302      	movs	r3, #2
 80049fa:	77fb      	strb	r3, [r7, #31]
 80049fc:	e00b      	b.n	8004a16 <UART_SetConfig+0x34e>
 80049fe:	2304      	movs	r3, #4
 8004a00:	77fb      	strb	r3, [r7, #31]
 8004a02:	e008      	b.n	8004a16 <UART_SetConfig+0x34e>
 8004a04:	2308      	movs	r3, #8
 8004a06:	77fb      	strb	r3, [r7, #31]
 8004a08:	e005      	b.n	8004a16 <UART_SetConfig+0x34e>
 8004a0a:	2310      	movs	r3, #16
 8004a0c:	77fb      	strb	r3, [r7, #31]
 8004a0e:	bf00      	nop
 8004a10:	e001      	b.n	8004a16 <UART_SetConfig+0x34e>
 8004a12:	2310      	movs	r3, #16
 8004a14:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	69db      	ldr	r3, [r3, #28]
 8004a1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a1e:	d17c      	bne.n	8004b1a <UART_SetConfig+0x452>
  {
    switch (clocksource)
 8004a20:	7ffb      	ldrb	r3, [r7, #31]
 8004a22:	2b08      	cmp	r3, #8
 8004a24:	d859      	bhi.n	8004ada <UART_SetConfig+0x412>
 8004a26:	a201      	add	r2, pc, #4	; (adr r2, 8004a2c <UART_SetConfig+0x364>)
 8004a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a2c:	08004a51 	.word	0x08004a51
 8004a30:	08004a6f 	.word	0x08004a6f
 8004a34:	08004a8d 	.word	0x08004a8d
 8004a38:	08004adb 	.word	0x08004adb
 8004a3c:	08004aa5 	.word	0x08004aa5
 8004a40:	08004adb 	.word	0x08004adb
 8004a44:	08004adb 	.word	0x08004adb
 8004a48:	08004adb 	.word	0x08004adb
 8004a4c:	08004ac3 	.word	0x08004ac3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004a50:	f7fe f962 	bl	8002d18 <HAL_RCC_GetPCLK1Freq>
 8004a54:	4603      	mov	r3, r0
 8004a56:	005a      	lsls	r2, r3, #1
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	085b      	lsrs	r3, r3, #1
 8004a5e:	441a      	add	r2, r3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	61bb      	str	r3, [r7, #24]
        break;
 8004a6c:	e038      	b.n	8004ae0 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004a6e:	f7fe f967 	bl	8002d40 <HAL_RCC_GetPCLK2Freq>
 8004a72:	4603      	mov	r3, r0
 8004a74:	005a      	lsls	r2, r3, #1
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	085b      	lsrs	r3, r3, #1
 8004a7c:	441a      	add	r2, r3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	61bb      	str	r3, [r7, #24]
        break;
 8004a8a:	e029      	b.n	8004ae0 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	085a      	lsrs	r2, r3, #1
 8004a92:	4b5d      	ldr	r3, [pc, #372]	; (8004c08 <UART_SetConfig+0x540>)
 8004a94:	4413      	add	r3, r2
 8004a96:	687a      	ldr	r2, [r7, #4]
 8004a98:	6852      	ldr	r2, [r2, #4]
 8004a9a:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	61bb      	str	r3, [r7, #24]
        break;
 8004aa2:	e01d      	b.n	8004ae0 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004aa4:	f7fe f854 	bl	8002b50 <HAL_RCC_GetSysClockFreq>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	005a      	lsls	r2, r3, #1
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	085b      	lsrs	r3, r3, #1
 8004ab2:	441a      	add	r2, r3
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004abc:	b29b      	uxth	r3, r3
 8004abe:	61bb      	str	r3, [r7, #24]
        break;
 8004ac0:	e00e      	b.n	8004ae0 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	085b      	lsrs	r3, r3, #1
 8004ac8:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	61bb      	str	r3, [r7, #24]
        break;
 8004ad8:	e002      	b.n	8004ae0 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	75fb      	strb	r3, [r7, #23]
        break;
 8004ade:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ae0:	69bb      	ldr	r3, [r7, #24]
 8004ae2:	2b0f      	cmp	r3, #15
 8004ae4:	d916      	bls.n	8004b14 <UART_SetConfig+0x44c>
 8004ae6:	69bb      	ldr	r3, [r7, #24]
 8004ae8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004aec:	d212      	bcs.n	8004b14 <UART_SetConfig+0x44c>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004aee:	69bb      	ldr	r3, [r7, #24]
 8004af0:	b29b      	uxth	r3, r3
 8004af2:	f023 030f 	bic.w	r3, r3, #15
 8004af6:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004af8:	69bb      	ldr	r3, [r7, #24]
 8004afa:	085b      	lsrs	r3, r3, #1
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	f003 0307 	and.w	r3, r3, #7
 8004b02:	b29a      	uxth	r2, r3
 8004b04:	89fb      	ldrh	r3, [r7, #14]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	89fa      	ldrh	r2, [r7, #14]
 8004b10:	60da      	str	r2, [r3, #12]
 8004b12:	e06e      	b.n	8004bf2 <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	75fb      	strb	r3, [r7, #23]
 8004b18:	e06b      	b.n	8004bf2 <UART_SetConfig+0x52a>
    }
  }
  else
  {
    switch (clocksource)
 8004b1a:	7ffb      	ldrb	r3, [r7, #31]
 8004b1c:	2b08      	cmp	r3, #8
 8004b1e:	d857      	bhi.n	8004bd0 <UART_SetConfig+0x508>
 8004b20:	a201      	add	r2, pc, #4	; (adr r2, 8004b28 <UART_SetConfig+0x460>)
 8004b22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b26:	bf00      	nop
 8004b28:	08004b4d 	.word	0x08004b4d
 8004b2c:	08004b69 	.word	0x08004b69
 8004b30:	08004b85 	.word	0x08004b85
 8004b34:	08004bd1 	.word	0x08004bd1
 8004b38:	08004b9d 	.word	0x08004b9d
 8004b3c:	08004bd1 	.word	0x08004bd1
 8004b40:	08004bd1 	.word	0x08004bd1
 8004b44:	08004bd1 	.word	0x08004bd1
 8004b48:	08004bb9 	.word	0x08004bb9
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004b4c:	f7fe f8e4 	bl	8002d18 <HAL_RCC_GetPCLK1Freq>
 8004b50:	4602      	mov	r2, r0
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	085b      	lsrs	r3, r3, #1
 8004b58:	441a      	add	r2, r3
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	61bb      	str	r3, [r7, #24]
        break;
 8004b66:	e036      	b.n	8004bd6 <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004b68:	f7fe f8ea 	bl	8002d40 <HAL_RCC_GetPCLK2Freq>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	085b      	lsrs	r3, r3, #1
 8004b74:	441a      	add	r2, r3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b7e:	b29b      	uxth	r3, r3
 8004b80:	61bb      	str	r3, [r7, #24]
        break;
 8004b82:	e028      	b.n	8004bd6 <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	085a      	lsrs	r2, r3, #1
 8004b8a:	4b20      	ldr	r3, [pc, #128]	; (8004c0c <UART_SetConfig+0x544>)
 8004b8c:	4413      	add	r3, r2
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	6852      	ldr	r2, [r2, #4]
 8004b92:	fbb3 f3f2 	udiv	r3, r3, r2
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	61bb      	str	r3, [r7, #24]
        break;
 8004b9a:	e01c      	b.n	8004bd6 <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004b9c:	f7fd ffd8 	bl	8002b50 <HAL_RCC_GetSysClockFreq>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	085b      	lsrs	r3, r3, #1
 8004ba8:	441a      	add	r2, r3
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	61bb      	str	r3, [r7, #24]
        break;
 8004bb6:	e00e      	b.n	8004bd6 <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	085b      	lsrs	r3, r3, #1
 8004bbe:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	61bb      	str	r3, [r7, #24]
        break;
 8004bce:	e002      	b.n	8004bd6 <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	75fb      	strb	r3, [r7, #23]
        break;
 8004bd4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bd6:	69bb      	ldr	r3, [r7, #24]
 8004bd8:	2b0f      	cmp	r3, #15
 8004bda:	d908      	bls.n	8004bee <UART_SetConfig+0x526>
 8004bdc:	69bb      	ldr	r3, [r7, #24]
 8004bde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004be2:	d204      	bcs.n	8004bee <UART_SetConfig+0x526>
    {
      huart->Instance->BRR = usartdiv;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	69ba      	ldr	r2, [r7, #24]
 8004bea:	60da      	str	r2, [r3, #12]
 8004bec:	e001      	b.n	8004bf2 <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8004bfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3720      	adds	r7, #32
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}
 8004c08:	01e84800 	.word	0x01e84800
 8004c0c:	00f42400 	.word	0x00f42400

08004c10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b083      	sub	sp, #12
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c1c:	f003 0301 	and.w	r3, r3, #1
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d00a      	beq.n	8004c3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	430a      	orrs	r2, r1
 8004c38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3e:	f003 0302 	and.w	r3, r3, #2
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d00a      	beq.n	8004c5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	430a      	orrs	r2, r1
 8004c5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c60:	f003 0304 	and.w	r3, r3, #4
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d00a      	beq.n	8004c7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	430a      	orrs	r2, r1
 8004c7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c82:	f003 0308 	and.w	r3, r3, #8
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d00a      	beq.n	8004ca0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	430a      	orrs	r2, r1
 8004c9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca4:	f003 0310 	and.w	r3, r3, #16
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d00a      	beq.n	8004cc2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	430a      	orrs	r2, r1
 8004cc0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc6:	f003 0320 	and.w	r3, r3, #32
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d00a      	beq.n	8004ce4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	430a      	orrs	r2, r1
 8004ce2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d01a      	beq.n	8004d26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	430a      	orrs	r2, r1
 8004d04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d0e:	d10a      	bne.n	8004d26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	430a      	orrs	r2, r1
 8004d24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d00a      	beq.n	8004d48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	430a      	orrs	r2, r1
 8004d46:	605a      	str	r2, [r3, #4]
  }
}
 8004d48:	bf00      	nop
 8004d4a:	370c      	adds	r7, #12
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr

08004d54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b086      	sub	sp, #24
 8004d58:	af02      	add	r7, sp, #8
 8004d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004d62:	f7fd f8a1 	bl	8001ea8 <HAL_GetTick>
 8004d66:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 0308 	and.w	r3, r3, #8
 8004d72:	2b08      	cmp	r3, #8
 8004d74:	d10e      	bne.n	8004d94 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d76:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004d7a:	9300      	str	r3, [sp, #0]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f000 f814 	bl	8004db2 <UART_WaitOnFlagUntilTimeout>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d001      	beq.n	8004d94 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	e00a      	b.n	8004daa <UART_CheckIdleState+0x56>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2220      	movs	r2, #32
 8004d98:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2220      	movs	r2, #32
 8004d9e:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2200      	movs	r2, #0
 8004da4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8004da8:	2300      	movs	r3, #0
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3710      	adds	r7, #16
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}

08004db2 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004db2:	b580      	push	{r7, lr}
 8004db4:	b084      	sub	sp, #16
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	60f8      	str	r0, [r7, #12]
 8004dba:	60b9      	str	r1, [r7, #8]
 8004dbc:	603b      	str	r3, [r7, #0]
 8004dbe:	4613      	mov	r3, r2
 8004dc0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dc2:	e02a      	b.n	8004e1a <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dc4:	69bb      	ldr	r3, [r7, #24]
 8004dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dca:	d026      	beq.n	8004e1a <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dcc:	f7fd f86c 	bl	8001ea8 <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	69ba      	ldr	r2, [r7, #24]
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d302      	bcc.n	8004de2 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d11b      	bne.n	8004e1a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004df0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	689a      	ldr	r2, [r3, #8]
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f022 0201 	bic.w	r2, r2, #1
 8004e00:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2220      	movs	r2, #32
 8004e06:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2220      	movs	r2, #32
 8004e0c:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2200      	movs	r2, #0
 8004e12:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	e00f      	b.n	8004e3a <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	69da      	ldr	r2, [r3, #28]
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	4013      	ands	r3, r2
 8004e24:	68ba      	ldr	r2, [r7, #8]
 8004e26:	429a      	cmp	r2, r3
 8004e28:	bf0c      	ite	eq
 8004e2a:	2301      	moveq	r3, #1
 8004e2c:	2300      	movne	r3, #0
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	461a      	mov	r2, r3
 8004e32:	79fb      	ldrb	r3, [r7, #7]
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d0c5      	beq.n	8004dc4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004e38:	2300      	movs	r3, #0
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	3710      	adds	r7, #16
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}

08004e42 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004e42:	b480      	push	{r7}
 8004e44:	b085      	sub	sp, #20
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	4603      	mov	r3, r0
 8004e4a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004e50:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004e54:	2b84      	cmp	r3, #132	; 0x84
 8004e56:	d005      	beq.n	8004e64 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004e58:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	4413      	add	r3, r2
 8004e60:	3303      	adds	r3, #3
 8004e62:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004e64:	68fb      	ldr	r3, [r7, #12]
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3714      	adds	r7, #20
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr

08004e72 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8004e72:	b480      	push	{r7}
 8004e74:	b083      	sub	sp, #12
 8004e76:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e78:	f3ef 8305 	mrs	r3, IPSR
 8004e7c:	607b      	str	r3, [r7, #4]
  return(result);
 8004e7e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	bf14      	ite	ne
 8004e84:	2301      	movne	r3, #1
 8004e86:	2300      	moveq	r3, #0
 8004e88:	b2db      	uxtb	r3, r3
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	370c      	adds	r7, #12
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e94:	4770      	bx	lr

08004e96 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004e96:	b580      	push	{r7, lr}
 8004e98:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004e9a:	f001 f927 	bl	80060ec <vTaskStartScheduler>
  
  return osOK;
 8004e9e:	2300      	movs	r3, #0
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	bd80      	pop	{r7, pc}

08004ea4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ea6:	b089      	sub	sp, #36	; 0x24
 8004ea8:	af04      	add	r7, sp, #16
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	695b      	ldr	r3, [r3, #20]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d020      	beq.n	8004ef8 <osThreadCreate+0x54>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	699b      	ldr	r3, [r3, #24]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d01c      	beq.n	8004ef8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	685c      	ldr	r4, [r3, #4]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681d      	ldr	r5, [r3, #0]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	691e      	ldr	r6, [r3, #16]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f7ff ffb6 	bl	8004e42 <makeFreeRtosPriority>
 8004ed6:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	695b      	ldr	r3, [r3, #20]
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ee0:	9202      	str	r2, [sp, #8]
 8004ee2:	9301      	str	r3, [sp, #4]
 8004ee4:	9100      	str	r1, [sp, #0]
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	4632      	mov	r2, r6
 8004eea:	4629      	mov	r1, r5
 8004eec:	4620      	mov	r0, r4
 8004eee:	f000 ff38 	bl	8005d62 <xTaskCreateStatic>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	60fb      	str	r3, [r7, #12]
 8004ef6:	e01c      	b.n	8004f32 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	685c      	ldr	r4, [r3, #4]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004f04:	b29e      	uxth	r6, r3
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f7ff ff98 	bl	8004e42 <makeFreeRtosPriority>
 8004f12:	4602      	mov	r2, r0
 8004f14:	f107 030c 	add.w	r3, r7, #12
 8004f18:	9301      	str	r3, [sp, #4]
 8004f1a:	9200      	str	r2, [sp, #0]
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	4632      	mov	r2, r6
 8004f20:	4629      	mov	r1, r5
 8004f22:	4620      	mov	r0, r4
 8004f24:	f000 ff7c 	bl	8005e20 <xTaskCreate>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d001      	beq.n	8004f32 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	e000      	b.n	8004f34 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004f32:	68fb      	ldr	r3, [r7, #12]
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	3714      	adds	r7, #20
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004f3c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b084      	sub	sp, #16
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d001      	beq.n	8004f52 <osDelay+0x16>
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	e000      	b.n	8004f54 <osDelay+0x18>
 8004f52:	2301      	movs	r3, #1
 8004f54:	4618      	mov	r0, r3
 8004f56:	f001 f893 	bl	8006080 <vTaskDelay>
  
  return osOK;
 8004f5a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	3710      	adds	r7, #16
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd80      	pop	{r7, pc}

08004f64 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b086      	sub	sp, #24
 8004f68:	af02      	add	r7, sp, #8
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d010      	beq.n	8004f98 <osSemaphoreCreate+0x34>
    if (count == 1) {
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d10b      	bne.n	8004f94 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	685a      	ldr	r2, [r3, #4]
 8004f80:	2303      	movs	r3, #3
 8004f82:	9300      	str	r3, [sp, #0]
 8004f84:	4613      	mov	r3, r2
 8004f86:	2200      	movs	r2, #0
 8004f88:	2100      	movs	r1, #0
 8004f8a:	2001      	movs	r0, #1
 8004f8c:	f000 f9c0 	bl	8005310 <xQueueGenericCreateStatic>
 8004f90:	4603      	mov	r3, r0
 8004f92:	e016      	b.n	8004fc2 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8004f94:	2300      	movs	r3, #0
 8004f96:	e014      	b.n	8004fc2 <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d110      	bne.n	8004fc0 <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 8004f9e:	2203      	movs	r2, #3
 8004fa0:	2100      	movs	r1, #0
 8004fa2:	2001      	movs	r0, #1
 8004fa4:	f000 fa30 	bl	8005408 <xQueueGenericCreate>
 8004fa8:	60f8      	str	r0, [r7, #12]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d005      	beq.n	8004fbc <osSemaphoreCreate+0x58>
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	2100      	movs	r1, #0
 8004fb6:	68f8      	ldr	r0, [r7, #12]
 8004fb8:	f000 fa84 	bl	80054c4 <xQueueGenericSend>
      return sema;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	e000      	b.n	8004fc2 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8004fc0:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	3710      	adds	r7, #16
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}
	...

08004fcc <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b084      	sub	sp, #16
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d101      	bne.n	8004fe4 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8004fe0:	2380      	movs	r3, #128	; 0x80
 8004fe2:	e03a      	b.n	800505a <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fee:	d103      	bne.n	8004ff8 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8004ff0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ff4:	60fb      	str	r3, [r7, #12]
 8004ff6:	e009      	b.n	800500c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d006      	beq.n	800500c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d101      	bne.n	800500c <osSemaphoreWait+0x40>
      ticks = 1;
 8005008:	2301      	movs	r3, #1
 800500a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800500c:	f7ff ff31 	bl	8004e72 <inHandlerMode>
 8005010:	4603      	mov	r3, r0
 8005012:	2b00      	cmp	r3, #0
 8005014:	d017      	beq.n	8005046 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8005016:	f107 0308 	add.w	r3, r7, #8
 800501a:	461a      	mov	r2, r3
 800501c:	2100      	movs	r1, #0
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f000 fcf4 	bl	8005a0c <xQueueReceiveFromISR>
 8005024:	4603      	mov	r3, r0
 8005026:	2b01      	cmp	r3, #1
 8005028:	d001      	beq.n	800502e <osSemaphoreWait+0x62>
      return osErrorOS;
 800502a:	23ff      	movs	r3, #255	; 0xff
 800502c:	e015      	b.n	800505a <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d011      	beq.n	8005058 <osSemaphoreWait+0x8c>
 8005034:	4b0b      	ldr	r3, [pc, #44]	; (8005064 <osSemaphoreWait+0x98>)
 8005036:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800503a:	601a      	str	r2, [r3, #0]
 800503c:	f3bf 8f4f 	dsb	sy
 8005040:	f3bf 8f6f 	isb	sy
 8005044:	e008      	b.n	8005058 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8005046:	68f9      	ldr	r1, [r7, #12]
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f000 fbcf 	bl	80057ec <xQueueSemaphoreTake>
 800504e:	4603      	mov	r3, r0
 8005050:	2b01      	cmp	r3, #1
 8005052:	d001      	beq.n	8005058 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8005054:	23ff      	movs	r3, #255	; 0xff
 8005056:	e000      	b.n	800505a <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8005058:	2300      	movs	r3, #0
}
 800505a:	4618      	mov	r0, r3
 800505c:	3710      	adds	r7, #16
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}
 8005062:	bf00      	nop
 8005064:	e000ed04 	.word	0xe000ed04

08005068 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8005070:	2300      	movs	r3, #0
 8005072:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8005074:	2300      	movs	r3, #0
 8005076:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8005078:	f7ff fefb 	bl	8004e72 <inHandlerMode>
 800507c:	4603      	mov	r3, r0
 800507e:	2b00      	cmp	r3, #0
 8005080:	d016      	beq.n	80050b0 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8005082:	f107 0308 	add.w	r3, r7, #8
 8005086:	4619      	mov	r1, r3
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	f000 fb1d 	bl	80056c8 <xQueueGiveFromISR>
 800508e:	4603      	mov	r3, r0
 8005090:	2b01      	cmp	r3, #1
 8005092:	d001      	beq.n	8005098 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8005094:	23ff      	movs	r3, #255	; 0xff
 8005096:	e017      	b.n	80050c8 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d013      	beq.n	80050c6 <osSemaphoreRelease+0x5e>
 800509e:	4b0c      	ldr	r3, [pc, #48]	; (80050d0 <osSemaphoreRelease+0x68>)
 80050a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050a4:	601a      	str	r2, [r3, #0]
 80050a6:	f3bf 8f4f 	dsb	sy
 80050aa:	f3bf 8f6f 	isb	sy
 80050ae:	e00a      	b.n	80050c6 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 80050b0:	2300      	movs	r3, #0
 80050b2:	2200      	movs	r2, #0
 80050b4:	2100      	movs	r1, #0
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f000 fa04 	bl	80054c4 <xQueueGenericSend>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d001      	beq.n	80050c6 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 80050c2:	23ff      	movs	r3, #255	; 0xff
 80050c4:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 80050c6:	68fb      	ldr	r3, [r7, #12]
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3710      	adds	r7, #16
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}
 80050d0:	e000ed04 	.word	0xe000ed04

080050d4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80050d4:	b480      	push	{r7}
 80050d6:	b083      	sub	sp, #12
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	f103 0208 	add.w	r2, r3, #8
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f04f 32ff 	mov.w	r2, #4294967295
 80050ec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f103 0208 	add.w	r2, r3, #8
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	f103 0208 	add.w	r2, r3, #8
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2200      	movs	r2, #0
 8005106:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005108:	bf00      	nop
 800510a:	370c      	adds	r7, #12
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr

08005114 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005122:	bf00      	nop
 8005124:	370c      	adds	r7, #12
 8005126:	46bd      	mov	sp, r7
 8005128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512c:	4770      	bx	lr

0800512e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800512e:	b480      	push	{r7}
 8005130:	b085      	sub	sp, #20
 8005132:	af00      	add	r7, sp, #0
 8005134:	6078      	str	r0, [r7, #4]
 8005136:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	68fa      	ldr	r2, [r7, #12]
 8005142:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	689a      	ldr	r2, [r3, #8]
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	683a      	ldr	r2, [r7, #0]
 8005152:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	683a      	ldr	r2, [r7, #0]
 8005158:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	1c5a      	adds	r2, r3, #1
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	601a      	str	r2, [r3, #0]
}
 800516a:	bf00      	nop
 800516c:	3714      	adds	r7, #20
 800516e:	46bd      	mov	sp, r7
 8005170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005174:	4770      	bx	lr

08005176 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005176:	b480      	push	{r7}
 8005178:	b085      	sub	sp, #20
 800517a:	af00      	add	r7, sp, #0
 800517c:	6078      	str	r0, [r7, #4]
 800517e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800518c:	d103      	bne.n	8005196 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	691b      	ldr	r3, [r3, #16]
 8005192:	60fb      	str	r3, [r7, #12]
 8005194:	e00c      	b.n	80051b0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	3308      	adds	r3, #8
 800519a:	60fb      	str	r3, [r7, #12]
 800519c:	e002      	b.n	80051a4 <vListInsert+0x2e>
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	60fb      	str	r3, [r7, #12]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	68ba      	ldr	r2, [r7, #8]
 80051ac:	429a      	cmp	r2, r3
 80051ae:	d2f6      	bcs.n	800519e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	685a      	ldr	r2, [r3, #4]
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	683a      	ldr	r2, [r7, #0]
 80051be:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	68fa      	ldr	r2, [r7, #12]
 80051c4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	683a      	ldr	r2, [r7, #0]
 80051ca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	687a      	ldr	r2, [r7, #4]
 80051d0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	1c5a      	adds	r2, r3, #1
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	601a      	str	r2, [r3, #0]
}
 80051dc:	bf00      	nop
 80051de:	3714      	adds	r7, #20
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr

080051e8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80051e8:	b480      	push	{r7}
 80051ea:	b085      	sub	sp, #20
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	691b      	ldr	r3, [r3, #16]
 80051f4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	687a      	ldr	r2, [r7, #4]
 80051fc:	6892      	ldr	r2, [r2, #8]
 80051fe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	6852      	ldr	r2, [r2, #4]
 8005208:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	429a      	cmp	r2, r3
 8005212:	d103      	bne.n	800521c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	689a      	ldr	r2, [r3, #8]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	1e5a      	subs	r2, r3, #1
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
}
 8005230:	4618      	mov	r0, r3
 8005232:	3714      	adds	r7, #20
 8005234:	46bd      	mov	sp, r7
 8005236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523a:	4770      	bx	lr

0800523c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b084      	sub	sp, #16
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
 8005244:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d10b      	bne.n	8005268 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005250:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005254:	b672      	cpsid	i
 8005256:	f383 8811 	msr	BASEPRI, r3
 800525a:	f3bf 8f6f 	isb	sy
 800525e:	f3bf 8f4f 	dsb	sy
 8005262:	b662      	cpsie	i
 8005264:	60bb      	str	r3, [r7, #8]
 8005266:	e7fe      	b.n	8005266 <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 8005268:	f001 fea6 	bl	8006fb8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005274:	68f9      	ldr	r1, [r7, #12]
 8005276:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005278:	fb01 f303 	mul.w	r3, r1, r3
 800527c:	441a      	add	r2, r3
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2200      	movs	r2, #0
 8005286:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005298:	3b01      	subs	r3, #1
 800529a:	68f9      	ldr	r1, [r7, #12]
 800529c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800529e:	fb01 f303 	mul.w	r3, r1, r3
 80052a2:	441a      	add	r2, r3
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	22ff      	movs	r2, #255	; 0xff
 80052ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	22ff      	movs	r2, #255	; 0xff
 80052b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d114      	bne.n	80052e8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	691b      	ldr	r3, [r3, #16]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d01a      	beq.n	80052fc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	3310      	adds	r3, #16
 80052ca:	4618      	mov	r0, r3
 80052cc:	f001 f95c 	bl	8006588 <xTaskRemoveFromEventList>
 80052d0:	4603      	mov	r3, r0
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d012      	beq.n	80052fc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80052d6:	4b0d      	ldr	r3, [pc, #52]	; (800530c <xQueueGenericReset+0xd0>)
 80052d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052dc:	601a      	str	r2, [r3, #0]
 80052de:	f3bf 8f4f 	dsb	sy
 80052e2:	f3bf 8f6f 	isb	sy
 80052e6:	e009      	b.n	80052fc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	3310      	adds	r3, #16
 80052ec:	4618      	mov	r0, r3
 80052ee:	f7ff fef1 	bl	80050d4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	3324      	adds	r3, #36	; 0x24
 80052f6:	4618      	mov	r0, r3
 80052f8:	f7ff feec 	bl	80050d4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80052fc:	f001 fe8e 	bl	800701c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005300:	2301      	movs	r3, #1
}
 8005302:	4618      	mov	r0, r3
 8005304:	3710      	adds	r7, #16
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}
 800530a:	bf00      	nop
 800530c:	e000ed04 	.word	0xe000ed04

08005310 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005310:	b580      	push	{r7, lr}
 8005312:	b08e      	sub	sp, #56	; 0x38
 8005314:	af02      	add	r7, sp, #8
 8005316:	60f8      	str	r0, [r7, #12]
 8005318:	60b9      	str	r1, [r7, #8]
 800531a:	607a      	str	r2, [r7, #4]
 800531c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d10b      	bne.n	800533c <xQueueGenericCreateStatic+0x2c>
 8005324:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005328:	b672      	cpsid	i
 800532a:	f383 8811 	msr	BASEPRI, r3
 800532e:	f3bf 8f6f 	isb	sy
 8005332:	f3bf 8f4f 	dsb	sy
 8005336:	b662      	cpsie	i
 8005338:	62bb      	str	r3, [r7, #40]	; 0x28
 800533a:	e7fe      	b.n	800533a <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d10b      	bne.n	800535a <xQueueGenericCreateStatic+0x4a>
 8005342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005346:	b672      	cpsid	i
 8005348:	f383 8811 	msr	BASEPRI, r3
 800534c:	f3bf 8f6f 	isb	sy
 8005350:	f3bf 8f4f 	dsb	sy
 8005354:	b662      	cpsie	i
 8005356:	627b      	str	r3, [r7, #36]	; 0x24
 8005358:	e7fe      	b.n	8005358 <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d002      	beq.n	8005366 <xQueueGenericCreateStatic+0x56>
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d001      	beq.n	800536a <xQueueGenericCreateStatic+0x5a>
 8005366:	2301      	movs	r3, #1
 8005368:	e000      	b.n	800536c <xQueueGenericCreateStatic+0x5c>
 800536a:	2300      	movs	r3, #0
 800536c:	2b00      	cmp	r3, #0
 800536e:	d10b      	bne.n	8005388 <xQueueGenericCreateStatic+0x78>
 8005370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005374:	b672      	cpsid	i
 8005376:	f383 8811 	msr	BASEPRI, r3
 800537a:	f3bf 8f6f 	isb	sy
 800537e:	f3bf 8f4f 	dsb	sy
 8005382:	b662      	cpsie	i
 8005384:	623b      	str	r3, [r7, #32]
 8005386:	e7fe      	b.n	8005386 <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d102      	bne.n	8005394 <xQueueGenericCreateStatic+0x84>
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d101      	bne.n	8005398 <xQueueGenericCreateStatic+0x88>
 8005394:	2301      	movs	r3, #1
 8005396:	e000      	b.n	800539a <xQueueGenericCreateStatic+0x8a>
 8005398:	2300      	movs	r3, #0
 800539a:	2b00      	cmp	r3, #0
 800539c:	d10b      	bne.n	80053b6 <xQueueGenericCreateStatic+0xa6>
 800539e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053a2:	b672      	cpsid	i
 80053a4:	f383 8811 	msr	BASEPRI, r3
 80053a8:	f3bf 8f6f 	isb	sy
 80053ac:	f3bf 8f4f 	dsb	sy
 80053b0:	b662      	cpsie	i
 80053b2:	61fb      	str	r3, [r7, #28]
 80053b4:	e7fe      	b.n	80053b4 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80053b6:	2348      	movs	r3, #72	; 0x48
 80053b8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	2b48      	cmp	r3, #72	; 0x48
 80053be:	d00b      	beq.n	80053d8 <xQueueGenericCreateStatic+0xc8>
 80053c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053c4:	b672      	cpsid	i
 80053c6:	f383 8811 	msr	BASEPRI, r3
 80053ca:	f3bf 8f6f 	isb	sy
 80053ce:	f3bf 8f4f 	dsb	sy
 80053d2:	b662      	cpsie	i
 80053d4:	61bb      	str	r3, [r7, #24]
 80053d6:	e7fe      	b.n	80053d6 <xQueueGenericCreateStatic+0xc6>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80053dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00d      	beq.n	80053fe <xQueueGenericCreateStatic+0xee>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80053e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053e4:	2201      	movs	r2, #1
 80053e6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80053ea:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80053ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053f0:	9300      	str	r3, [sp, #0]
 80053f2:	4613      	mov	r3, r2
 80053f4:	687a      	ldr	r2, [r7, #4]
 80053f6:	68b9      	ldr	r1, [r7, #8]
 80053f8:	68f8      	ldr	r0, [r7, #12]
 80053fa:	f000 f844 	bl	8005486 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80053fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005400:	4618      	mov	r0, r3
 8005402:	3730      	adds	r7, #48	; 0x30
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}

08005408 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005408:	b580      	push	{r7, lr}
 800540a:	b08a      	sub	sp, #40	; 0x28
 800540c:	af02      	add	r7, sp, #8
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	60b9      	str	r1, [r7, #8]
 8005412:	4613      	mov	r3, r2
 8005414:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d10b      	bne.n	8005434 <xQueueGenericCreate+0x2c>
 800541c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005420:	b672      	cpsid	i
 8005422:	f383 8811 	msr	BASEPRI, r3
 8005426:	f3bf 8f6f 	isb	sy
 800542a:	f3bf 8f4f 	dsb	sy
 800542e:	b662      	cpsie	i
 8005430:	613b      	str	r3, [r7, #16]
 8005432:	e7fe      	b.n	8005432 <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d102      	bne.n	8005440 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800543a:	2300      	movs	r3, #0
 800543c:	61fb      	str	r3, [r7, #28]
 800543e:	e004      	b.n	800544a <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	68ba      	ldr	r2, [r7, #8]
 8005444:	fb02 f303 	mul.w	r3, r2, r3
 8005448:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800544a:	69fb      	ldr	r3, [r7, #28]
 800544c:	3348      	adds	r3, #72	; 0x48
 800544e:	4618      	mov	r0, r3
 8005450:	f001 fed4 	bl	80071fc <pvPortMalloc>
 8005454:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005456:	69bb      	ldr	r3, [r7, #24]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d00f      	beq.n	800547c <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800545c:	69bb      	ldr	r3, [r7, #24]
 800545e:	3348      	adds	r3, #72	; 0x48
 8005460:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005462:	69bb      	ldr	r3, [r7, #24]
 8005464:	2200      	movs	r2, #0
 8005466:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800546a:	79fa      	ldrb	r2, [r7, #7]
 800546c:	69bb      	ldr	r3, [r7, #24]
 800546e:	9300      	str	r3, [sp, #0]
 8005470:	4613      	mov	r3, r2
 8005472:	697a      	ldr	r2, [r7, #20]
 8005474:	68b9      	ldr	r1, [r7, #8]
 8005476:	68f8      	ldr	r0, [r7, #12]
 8005478:	f000 f805 	bl	8005486 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800547c:	69bb      	ldr	r3, [r7, #24]
	}
 800547e:	4618      	mov	r0, r3
 8005480:	3720      	adds	r7, #32
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}

08005486 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005486:	b580      	push	{r7, lr}
 8005488:	b084      	sub	sp, #16
 800548a:	af00      	add	r7, sp, #0
 800548c:	60f8      	str	r0, [r7, #12]
 800548e:	60b9      	str	r1, [r7, #8]
 8005490:	607a      	str	r2, [r7, #4]
 8005492:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d103      	bne.n	80054a2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800549a:	69bb      	ldr	r3, [r7, #24]
 800549c:	69ba      	ldr	r2, [r7, #24]
 800549e:	601a      	str	r2, [r3, #0]
 80054a0:	e002      	b.n	80054a8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80054a2:	69bb      	ldr	r3, [r7, #24]
 80054a4:	687a      	ldr	r2, [r7, #4]
 80054a6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80054a8:	69bb      	ldr	r3, [r7, #24]
 80054aa:	68fa      	ldr	r2, [r7, #12]
 80054ac:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80054ae:	69bb      	ldr	r3, [r7, #24]
 80054b0:	68ba      	ldr	r2, [r7, #8]
 80054b2:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80054b4:	2101      	movs	r1, #1
 80054b6:	69b8      	ldr	r0, [r7, #24]
 80054b8:	f7ff fec0 	bl	800523c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80054bc:	bf00      	nop
 80054be:	3710      	adds	r7, #16
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b08e      	sub	sp, #56	; 0x38
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	60f8      	str	r0, [r7, #12]
 80054cc:	60b9      	str	r1, [r7, #8]
 80054ce:	607a      	str	r2, [r7, #4]
 80054d0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80054d2:	2300      	movs	r3, #0
 80054d4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80054da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d10b      	bne.n	80054f8 <xQueueGenericSend+0x34>
 80054e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054e4:	b672      	cpsid	i
 80054e6:	f383 8811 	msr	BASEPRI, r3
 80054ea:	f3bf 8f6f 	isb	sy
 80054ee:	f3bf 8f4f 	dsb	sy
 80054f2:	b662      	cpsie	i
 80054f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80054f6:	e7fe      	b.n	80054f6 <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d103      	bne.n	8005506 <xQueueGenericSend+0x42>
 80054fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005502:	2b00      	cmp	r3, #0
 8005504:	d101      	bne.n	800550a <xQueueGenericSend+0x46>
 8005506:	2301      	movs	r3, #1
 8005508:	e000      	b.n	800550c <xQueueGenericSend+0x48>
 800550a:	2300      	movs	r3, #0
 800550c:	2b00      	cmp	r3, #0
 800550e:	d10b      	bne.n	8005528 <xQueueGenericSend+0x64>
 8005510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005514:	b672      	cpsid	i
 8005516:	f383 8811 	msr	BASEPRI, r3
 800551a:	f3bf 8f6f 	isb	sy
 800551e:	f3bf 8f4f 	dsb	sy
 8005522:	b662      	cpsie	i
 8005524:	627b      	str	r3, [r7, #36]	; 0x24
 8005526:	e7fe      	b.n	8005526 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	2b02      	cmp	r3, #2
 800552c:	d103      	bne.n	8005536 <xQueueGenericSend+0x72>
 800552e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005532:	2b01      	cmp	r3, #1
 8005534:	d101      	bne.n	800553a <xQueueGenericSend+0x76>
 8005536:	2301      	movs	r3, #1
 8005538:	e000      	b.n	800553c <xQueueGenericSend+0x78>
 800553a:	2300      	movs	r3, #0
 800553c:	2b00      	cmp	r3, #0
 800553e:	d10b      	bne.n	8005558 <xQueueGenericSend+0x94>
 8005540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005544:	b672      	cpsid	i
 8005546:	f383 8811 	msr	BASEPRI, r3
 800554a:	f3bf 8f6f 	isb	sy
 800554e:	f3bf 8f4f 	dsb	sy
 8005552:	b662      	cpsie	i
 8005554:	623b      	str	r3, [r7, #32]
 8005556:	e7fe      	b.n	8005556 <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005558:	f001 f9da 	bl	8006910 <xTaskGetSchedulerState>
 800555c:	4603      	mov	r3, r0
 800555e:	2b00      	cmp	r3, #0
 8005560:	d102      	bne.n	8005568 <xQueueGenericSend+0xa4>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d101      	bne.n	800556c <xQueueGenericSend+0xa8>
 8005568:	2301      	movs	r3, #1
 800556a:	e000      	b.n	800556e <xQueueGenericSend+0xaa>
 800556c:	2300      	movs	r3, #0
 800556e:	2b00      	cmp	r3, #0
 8005570:	d10b      	bne.n	800558a <xQueueGenericSend+0xc6>
 8005572:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005576:	b672      	cpsid	i
 8005578:	f383 8811 	msr	BASEPRI, r3
 800557c:	f3bf 8f6f 	isb	sy
 8005580:	f3bf 8f4f 	dsb	sy
 8005584:	b662      	cpsie	i
 8005586:	61fb      	str	r3, [r7, #28]
 8005588:	e7fe      	b.n	8005588 <xQueueGenericSend+0xc4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800558a:	f001 fd15 	bl	8006fb8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800558e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005590:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005594:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005596:	429a      	cmp	r2, r3
 8005598:	d302      	bcc.n	80055a0 <xQueueGenericSend+0xdc>
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	2b02      	cmp	r3, #2
 800559e:	d129      	bne.n	80055f4 <xQueueGenericSend+0x130>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80055a0:	683a      	ldr	r2, [r7, #0]
 80055a2:	68b9      	ldr	r1, [r7, #8]
 80055a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80055a6:	f000 facc 	bl	8005b42 <prvCopyDataToQueue>
 80055aa:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80055ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d010      	beq.n	80055d6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80055b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055b6:	3324      	adds	r3, #36	; 0x24
 80055b8:	4618      	mov	r0, r3
 80055ba:	f000 ffe5 	bl	8006588 <xTaskRemoveFromEventList>
 80055be:	4603      	mov	r3, r0
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d013      	beq.n	80055ec <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80055c4:	4b3f      	ldr	r3, [pc, #252]	; (80056c4 <xQueueGenericSend+0x200>)
 80055c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055ca:	601a      	str	r2, [r3, #0]
 80055cc:	f3bf 8f4f 	dsb	sy
 80055d0:	f3bf 8f6f 	isb	sy
 80055d4:	e00a      	b.n	80055ec <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80055d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d007      	beq.n	80055ec <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80055dc:	4b39      	ldr	r3, [pc, #228]	; (80056c4 <xQueueGenericSend+0x200>)
 80055de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055e2:	601a      	str	r2, [r3, #0]
 80055e4:	f3bf 8f4f 	dsb	sy
 80055e8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80055ec:	f001 fd16 	bl	800701c <vPortExitCritical>
				return pdPASS;
 80055f0:	2301      	movs	r3, #1
 80055f2:	e063      	b.n	80056bc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d103      	bne.n	8005602 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80055fa:	f001 fd0f 	bl	800701c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80055fe:	2300      	movs	r3, #0
 8005600:	e05c      	b.n	80056bc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005602:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005604:	2b00      	cmp	r3, #0
 8005606:	d106      	bne.n	8005616 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005608:	f107 0314 	add.w	r3, r7, #20
 800560c:	4618      	mov	r0, r3
 800560e:	f001 f81f 	bl	8006650 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005612:	2301      	movs	r3, #1
 8005614:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005616:	f001 fd01 	bl	800701c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800561a:	f000 fdc9 	bl	80061b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800561e:	f001 fccb 	bl	8006fb8 <vPortEnterCritical>
 8005622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005624:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005628:	b25b      	sxtb	r3, r3
 800562a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800562e:	d103      	bne.n	8005638 <xQueueGenericSend+0x174>
 8005630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005632:	2200      	movs	r2, #0
 8005634:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800563a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800563e:	b25b      	sxtb	r3, r3
 8005640:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005644:	d103      	bne.n	800564e <xQueueGenericSend+0x18a>
 8005646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005648:	2200      	movs	r2, #0
 800564a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800564e:	f001 fce5 	bl	800701c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005652:	1d3a      	adds	r2, r7, #4
 8005654:	f107 0314 	add.w	r3, r7, #20
 8005658:	4611      	mov	r1, r2
 800565a:	4618      	mov	r0, r3
 800565c:	f001 f80e 	bl	800667c <xTaskCheckForTimeOut>
 8005660:	4603      	mov	r3, r0
 8005662:	2b00      	cmp	r3, #0
 8005664:	d124      	bne.n	80056b0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005666:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005668:	f000 fb63 	bl	8005d32 <prvIsQueueFull>
 800566c:	4603      	mov	r3, r0
 800566e:	2b00      	cmp	r3, #0
 8005670:	d018      	beq.n	80056a4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005674:	3310      	adds	r3, #16
 8005676:	687a      	ldr	r2, [r7, #4]
 8005678:	4611      	mov	r1, r2
 800567a:	4618      	mov	r0, r3
 800567c:	f000 ff5e 	bl	800653c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005680:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005682:	f000 faee 	bl	8005c62 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005686:	f000 fda1 	bl	80061cc <xTaskResumeAll>
 800568a:	4603      	mov	r3, r0
 800568c:	2b00      	cmp	r3, #0
 800568e:	f47f af7c 	bne.w	800558a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005692:	4b0c      	ldr	r3, [pc, #48]	; (80056c4 <xQueueGenericSend+0x200>)
 8005694:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005698:	601a      	str	r2, [r3, #0]
 800569a:	f3bf 8f4f 	dsb	sy
 800569e:	f3bf 8f6f 	isb	sy
 80056a2:	e772      	b.n	800558a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80056a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80056a6:	f000 fadc 	bl	8005c62 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80056aa:	f000 fd8f 	bl	80061cc <xTaskResumeAll>
 80056ae:	e76c      	b.n	800558a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80056b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80056b2:	f000 fad6 	bl	8005c62 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80056b6:	f000 fd89 	bl	80061cc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80056ba:	2300      	movs	r3, #0
		}
	}
}
 80056bc:	4618      	mov	r0, r3
 80056be:	3738      	adds	r7, #56	; 0x38
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}
 80056c4:	e000ed04 	.word	0xe000ed04

080056c8 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b08e      	sub	sp, #56	; 0x38
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
 80056d0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80056d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d10b      	bne.n	80056f4 <xQueueGiveFromISR+0x2c>
 80056dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056e0:	b672      	cpsid	i
 80056e2:	f383 8811 	msr	BASEPRI, r3
 80056e6:	f3bf 8f6f 	isb	sy
 80056ea:	f3bf 8f4f 	dsb	sy
 80056ee:	b662      	cpsie	i
 80056f0:	623b      	str	r3, [r7, #32]
 80056f2:	e7fe      	b.n	80056f2 <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80056f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d00b      	beq.n	8005714 <xQueueGiveFromISR+0x4c>
 80056fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005700:	b672      	cpsid	i
 8005702:	f383 8811 	msr	BASEPRI, r3
 8005706:	f3bf 8f6f 	isb	sy
 800570a:	f3bf 8f4f 	dsb	sy
 800570e:	b662      	cpsie	i
 8005710:	61fb      	str	r3, [r7, #28]
 8005712:	e7fe      	b.n	8005712 <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8005714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d103      	bne.n	8005724 <xQueueGiveFromISR+0x5c>
 800571c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d101      	bne.n	8005728 <xQueueGiveFromISR+0x60>
 8005724:	2301      	movs	r3, #1
 8005726:	e000      	b.n	800572a <xQueueGiveFromISR+0x62>
 8005728:	2300      	movs	r3, #0
 800572a:	2b00      	cmp	r3, #0
 800572c:	d10b      	bne.n	8005746 <xQueueGiveFromISR+0x7e>
 800572e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005732:	b672      	cpsid	i
 8005734:	f383 8811 	msr	BASEPRI, r3
 8005738:	f3bf 8f6f 	isb	sy
 800573c:	f3bf 8f4f 	dsb	sy
 8005740:	b662      	cpsie	i
 8005742:	61bb      	str	r3, [r7, #24]
 8005744:	e7fe      	b.n	8005744 <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005746:	f001 fd17 	bl	8007178 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800574a:	f3ef 8211 	mrs	r2, BASEPRI
 800574e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005752:	b672      	cpsid	i
 8005754:	f383 8811 	msr	BASEPRI, r3
 8005758:	f3bf 8f6f 	isb	sy
 800575c:	f3bf 8f4f 	dsb	sy
 8005760:	b662      	cpsie	i
 8005762:	617a      	str	r2, [r7, #20]
 8005764:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005766:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005768:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800576a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800576c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800576e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005774:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005776:	429a      	cmp	r2, r3
 8005778:	d22b      	bcs.n	80057d2 <xQueueGiveFromISR+0x10a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800577a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800577c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005780:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005786:	1c5a      	adds	r2, r3, #1
 8005788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800578a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800578c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005794:	d112      	bne.n	80057bc <xQueueGiveFromISR+0xf4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800579a:	2b00      	cmp	r3, #0
 800579c:	d016      	beq.n	80057cc <xQueueGiveFromISR+0x104>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800579e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057a0:	3324      	adds	r3, #36	; 0x24
 80057a2:	4618      	mov	r0, r3
 80057a4:	f000 fef0 	bl	8006588 <xTaskRemoveFromEventList>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d00e      	beq.n	80057cc <xQueueGiveFromISR+0x104>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d00b      	beq.n	80057cc <xQueueGiveFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	2201      	movs	r2, #1
 80057b8:	601a      	str	r2, [r3, #0]
 80057ba:	e007      	b.n	80057cc <xQueueGiveFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80057bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80057c0:	3301      	adds	r3, #1
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	b25a      	sxtb	r2, r3
 80057c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80057cc:	2301      	movs	r3, #1
 80057ce:	637b      	str	r3, [r7, #52]	; 0x34
 80057d0:	e001      	b.n	80057d6 <xQueueGiveFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80057d2:	2300      	movs	r3, #0
 80057d4:	637b      	str	r3, [r7, #52]	; 0x34
 80057d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057d8:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80057e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3738      	adds	r7, #56	; 0x38
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}
	...

080057ec <xQueueSemaphoreTake>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b08e      	sub	sp, #56	; 0x38
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
 80057f4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80057f6:	2300      	movs	r3, #0
 80057f8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80057fe:	2300      	movs	r3, #0
 8005800:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005804:	2b00      	cmp	r3, #0
 8005806:	d10b      	bne.n	8005820 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800580c:	b672      	cpsid	i
 800580e:	f383 8811 	msr	BASEPRI, r3
 8005812:	f3bf 8f6f 	isb	sy
 8005816:	f3bf 8f4f 	dsb	sy
 800581a:	b662      	cpsie	i
 800581c:	623b      	str	r3, [r7, #32]
 800581e:	e7fe      	b.n	800581e <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005824:	2b00      	cmp	r3, #0
 8005826:	d00b      	beq.n	8005840 <xQueueSemaphoreTake+0x54>
 8005828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800582c:	b672      	cpsid	i
 800582e:	f383 8811 	msr	BASEPRI, r3
 8005832:	f3bf 8f6f 	isb	sy
 8005836:	f3bf 8f4f 	dsb	sy
 800583a:	b662      	cpsie	i
 800583c:	61fb      	str	r3, [r7, #28]
 800583e:	e7fe      	b.n	800583e <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005840:	f001 f866 	bl	8006910 <xTaskGetSchedulerState>
 8005844:	4603      	mov	r3, r0
 8005846:	2b00      	cmp	r3, #0
 8005848:	d102      	bne.n	8005850 <xQueueSemaphoreTake+0x64>
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d101      	bne.n	8005854 <xQueueSemaphoreTake+0x68>
 8005850:	2301      	movs	r3, #1
 8005852:	e000      	b.n	8005856 <xQueueSemaphoreTake+0x6a>
 8005854:	2300      	movs	r3, #0
 8005856:	2b00      	cmp	r3, #0
 8005858:	d10b      	bne.n	8005872 <xQueueSemaphoreTake+0x86>
 800585a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800585e:	b672      	cpsid	i
 8005860:	f383 8811 	msr	BASEPRI, r3
 8005864:	f3bf 8f6f 	isb	sy
 8005868:	f3bf 8f4f 	dsb	sy
 800586c:	b662      	cpsie	i
 800586e:	61bb      	str	r3, [r7, #24]
 8005870:	e7fe      	b.n	8005870 <xQueueSemaphoreTake+0x84>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8005872:	f001 fba1 	bl	8006fb8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800587a:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800587c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800587e:	2b00      	cmp	r3, #0
 8005880:	d024      	beq.n	80058cc <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005884:	1e5a      	subs	r2, r3, #1
 8005886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005888:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800588a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d104      	bne.n	800589c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8005892:	f001 fa0b 	bl	8006cac <pvTaskIncrementMutexHeldCount>
 8005896:	4602      	mov	r2, r0
 8005898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800589a:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800589c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800589e:	691b      	ldr	r3, [r3, #16]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d00f      	beq.n	80058c4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80058a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058a6:	3310      	adds	r3, #16
 80058a8:	4618      	mov	r0, r3
 80058aa:	f000 fe6d 	bl	8006588 <xTaskRemoveFromEventList>
 80058ae:	4603      	mov	r3, r0
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d007      	beq.n	80058c4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80058b4:	4b54      	ldr	r3, [pc, #336]	; (8005a08 <xQueueSemaphoreTake+0x21c>)
 80058b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80058ba:	601a      	str	r2, [r3, #0]
 80058bc:	f3bf 8f4f 	dsb	sy
 80058c0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80058c4:	f001 fbaa 	bl	800701c <vPortExitCritical>
				return pdPASS;
 80058c8:	2301      	movs	r3, #1
 80058ca:	e098      	b.n	80059fe <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d112      	bne.n	80058f8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80058d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d00b      	beq.n	80058f0 <xQueueSemaphoreTake+0x104>
 80058d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058dc:	b672      	cpsid	i
 80058de:	f383 8811 	msr	BASEPRI, r3
 80058e2:	f3bf 8f6f 	isb	sy
 80058e6:	f3bf 8f4f 	dsb	sy
 80058ea:	b662      	cpsie	i
 80058ec:	617b      	str	r3, [r7, #20]
 80058ee:	e7fe      	b.n	80058ee <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80058f0:	f001 fb94 	bl	800701c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80058f4:	2300      	movs	r3, #0
 80058f6:	e082      	b.n	80059fe <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80058f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d106      	bne.n	800590c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80058fe:	f107 030c 	add.w	r3, r7, #12
 8005902:	4618      	mov	r0, r3
 8005904:	f000 fea4 	bl	8006650 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005908:	2301      	movs	r3, #1
 800590a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800590c:	f001 fb86 	bl	800701c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005910:	f000 fc4e 	bl	80061b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005914:	f001 fb50 	bl	8006fb8 <vPortEnterCritical>
 8005918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800591a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800591e:	b25b      	sxtb	r3, r3
 8005920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005924:	d103      	bne.n	800592e <xQueueSemaphoreTake+0x142>
 8005926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005928:	2200      	movs	r2, #0
 800592a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800592e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005930:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005934:	b25b      	sxtb	r3, r3
 8005936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800593a:	d103      	bne.n	8005944 <xQueueSemaphoreTake+0x158>
 800593c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800593e:	2200      	movs	r2, #0
 8005940:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005944:	f001 fb6a 	bl	800701c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005948:	463a      	mov	r2, r7
 800594a:	f107 030c 	add.w	r3, r7, #12
 800594e:	4611      	mov	r1, r2
 8005950:	4618      	mov	r0, r3
 8005952:	f000 fe93 	bl	800667c <xTaskCheckForTimeOut>
 8005956:	4603      	mov	r3, r0
 8005958:	2b00      	cmp	r3, #0
 800595a:	d132      	bne.n	80059c2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800595c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800595e:	f000 f9d2 	bl	8005d06 <prvIsQueueEmpty>
 8005962:	4603      	mov	r3, r0
 8005964:	2b00      	cmp	r3, #0
 8005966:	d026      	beq.n	80059b6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d109      	bne.n	8005984 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005970:	f001 fb22 	bl	8006fb8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8005974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	4618      	mov	r0, r3
 800597a:	f000 ffe7 	bl	800694c <xTaskPriorityInherit>
 800597e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8005980:	f001 fb4c 	bl	800701c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005986:	3324      	adds	r3, #36	; 0x24
 8005988:	683a      	ldr	r2, [r7, #0]
 800598a:	4611      	mov	r1, r2
 800598c:	4618      	mov	r0, r3
 800598e:	f000 fdd5 	bl	800653c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005992:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005994:	f000 f965 	bl	8005c62 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005998:	f000 fc18 	bl	80061cc <xTaskResumeAll>
 800599c:	4603      	mov	r3, r0
 800599e:	2b00      	cmp	r3, #0
 80059a0:	f47f af67 	bne.w	8005872 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80059a4:	4b18      	ldr	r3, [pc, #96]	; (8005a08 <xQueueSemaphoreTake+0x21c>)
 80059a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059aa:	601a      	str	r2, [r3, #0]
 80059ac:	f3bf 8f4f 	dsb	sy
 80059b0:	f3bf 8f6f 	isb	sy
 80059b4:	e75d      	b.n	8005872 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80059b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80059b8:	f000 f953 	bl	8005c62 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80059bc:	f000 fc06 	bl	80061cc <xTaskResumeAll>
 80059c0:	e757      	b.n	8005872 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80059c2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80059c4:	f000 f94d 	bl	8005c62 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80059c8:	f000 fc00 	bl	80061cc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80059cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80059ce:	f000 f99a 	bl	8005d06 <prvIsQueueEmpty>
 80059d2:	4603      	mov	r3, r0
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	f43f af4c 	beq.w	8005872 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80059da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d00d      	beq.n	80059fc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80059e0:	f001 faea 	bl	8006fb8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80059e4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80059e6:	f000 f894 	bl	8005b12 <prvGetDisinheritPriorityAfterTimeout>
 80059ea:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 80059ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80059f2:	4618      	mov	r0, r3
 80059f4:	f001 f8b8 	bl	8006b68 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80059f8:	f001 fb10 	bl	800701c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80059fc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3738      	adds	r7, #56	; 0x38
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
 8005a06:	bf00      	nop
 8005a08:	e000ed04 	.word	0xe000ed04

08005a0c <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b08e      	sub	sp, #56	; 0x38
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	60f8      	str	r0, [r7, #12]
 8005a14:	60b9      	str	r1, [r7, #8]
 8005a16:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d10b      	bne.n	8005a3a <xQueueReceiveFromISR+0x2e>
 8005a22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a26:	b672      	cpsid	i
 8005a28:	f383 8811 	msr	BASEPRI, r3
 8005a2c:	f3bf 8f6f 	isb	sy
 8005a30:	f3bf 8f4f 	dsb	sy
 8005a34:	b662      	cpsie	i
 8005a36:	623b      	str	r3, [r7, #32]
 8005a38:	e7fe      	b.n	8005a38 <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d103      	bne.n	8005a48 <xQueueReceiveFromISR+0x3c>
 8005a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d101      	bne.n	8005a4c <xQueueReceiveFromISR+0x40>
 8005a48:	2301      	movs	r3, #1
 8005a4a:	e000      	b.n	8005a4e <xQueueReceiveFromISR+0x42>
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d10b      	bne.n	8005a6a <xQueueReceiveFromISR+0x5e>
 8005a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a56:	b672      	cpsid	i
 8005a58:	f383 8811 	msr	BASEPRI, r3
 8005a5c:	f3bf 8f6f 	isb	sy
 8005a60:	f3bf 8f4f 	dsb	sy
 8005a64:	b662      	cpsie	i
 8005a66:	61fb      	str	r3, [r7, #28]
 8005a68:	e7fe      	b.n	8005a68 <xQueueReceiveFromISR+0x5c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005a6a:	f001 fb85 	bl	8007178 <vPortValidateInterruptPriority>
	__asm volatile
 8005a6e:	f3ef 8211 	mrs	r2, BASEPRI
 8005a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a76:	b672      	cpsid	i
 8005a78:	f383 8811 	msr	BASEPRI, r3
 8005a7c:	f3bf 8f6f 	isb	sy
 8005a80:	f3bf 8f4f 	dsb	sy
 8005a84:	b662      	cpsie	i
 8005a86:	61ba      	str	r2, [r7, #24]
 8005a88:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005a8a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a92:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d02f      	beq.n	8005afa <xQueueReceiveFromISR+0xee>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a9c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005aa0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005aa4:	68b9      	ldr	r1, [r7, #8]
 8005aa6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005aa8:	f000 f8b5 	bl	8005c16 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aae:	1e5a      	subs	r2, r3, #1
 8005ab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ab2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005ab4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005abc:	d112      	bne.n	8005ae4 <xQueueReceiveFromISR+0xd8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005abe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ac0:	691b      	ldr	r3, [r3, #16]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d016      	beq.n	8005af4 <xQueueReceiveFromISR+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ac8:	3310      	adds	r3, #16
 8005aca:	4618      	mov	r0, r3
 8005acc:	f000 fd5c 	bl	8006588 <xTaskRemoveFromEventList>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d00e      	beq.n	8005af4 <xQueueReceiveFromISR+0xe8>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d00b      	beq.n	8005af4 <xQueueReceiveFromISR+0xe8>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	601a      	str	r2, [r3, #0]
 8005ae2:	e007      	b.n	8005af4 <xQueueReceiveFromISR+0xe8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005ae4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005ae8:	3301      	adds	r3, #1
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	b25a      	sxtb	r2, r3
 8005aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005af0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8005af4:	2301      	movs	r3, #1
 8005af6:	637b      	str	r3, [r7, #52]	; 0x34
 8005af8:	e001      	b.n	8005afe <xQueueReceiveFromISR+0xf2>
		}
		else
		{
			xReturn = pdFAIL;
 8005afa:	2300      	movs	r3, #0
 8005afc:	637b      	str	r3, [r7, #52]	; 0x34
 8005afe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b00:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005b08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	3738      	adds	r7, #56	; 0x38
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bd80      	pop	{r7, pc}

08005b12 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005b12:	b480      	push	{r7}
 8005b14:	b085      	sub	sp, #20
 8005b16:	af00      	add	r7, sp, #0
 8005b18:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d006      	beq.n	8005b30 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f1c3 0307 	rsb	r3, r3, #7
 8005b2c:	60fb      	str	r3, [r7, #12]
 8005b2e:	e001      	b.n	8005b34 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005b30:	2300      	movs	r3, #0
 8005b32:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005b34:	68fb      	ldr	r3, [r7, #12]
	}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3714      	adds	r7, #20
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b40:	4770      	bx	lr

08005b42 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005b42:	b580      	push	{r7, lr}
 8005b44:	b086      	sub	sp, #24
 8005b46:	af00      	add	r7, sp, #0
 8005b48:	60f8      	str	r0, [r7, #12]
 8005b4a:	60b9      	str	r1, [r7, #8]
 8005b4c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b56:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d10d      	bne.n	8005b7c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d14d      	bne.n	8005c04 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f000 ff73 	bl	8006a58 <xTaskPriorityDisinherit>
 8005b72:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2200      	movs	r2, #0
 8005b78:	605a      	str	r2, [r3, #4]
 8005b7a:	e043      	b.n	8005c04 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d119      	bne.n	8005bb6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	6898      	ldr	r0, [r3, #8]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b8a:	461a      	mov	r2, r3
 8005b8c:	68b9      	ldr	r1, [r7, #8]
 8005b8e:	f001 fd39 	bl	8007604 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	689a      	ldr	r2, [r3, #8]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b9a:	441a      	add	r2, r3
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	689a      	ldr	r2, [r3, #8]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d32b      	bcc.n	8005c04 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	609a      	str	r2, [r3, #8]
 8005bb4:	e026      	b.n	8005c04 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	68d8      	ldr	r0, [r3, #12]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	68b9      	ldr	r1, [r7, #8]
 8005bc2:	f001 fd1f 	bl	8007604 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	68da      	ldr	r2, [r3, #12]
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bce:	425b      	negs	r3, r3
 8005bd0:	441a      	add	r2, r3
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	68da      	ldr	r2, [r3, #12]
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	429a      	cmp	r2, r3
 8005be0:	d207      	bcs.n	8005bf2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	685a      	ldr	r2, [r3, #4]
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bea:	425b      	negs	r3, r3
 8005bec:	441a      	add	r2, r3
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2b02      	cmp	r3, #2
 8005bf6:	d105      	bne.n	8005c04 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d002      	beq.n	8005c04 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	3b01      	subs	r3, #1
 8005c02:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005c04:	693b      	ldr	r3, [r7, #16]
 8005c06:	1c5a      	adds	r2, r3, #1
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005c0c:	697b      	ldr	r3, [r7, #20]
}
 8005c0e:	4618      	mov	r0, r3
 8005c10:	3718      	adds	r7, #24
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}

08005c16 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005c16:	b580      	push	{r7, lr}
 8005c18:	b082      	sub	sp, #8
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	6078      	str	r0, [r7, #4]
 8005c1e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d018      	beq.n	8005c5a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	68da      	ldr	r2, [r3, #12]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c30:	441a      	add	r2, r3
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	68da      	ldr	r2, [r3, #12]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	429a      	cmp	r2, r3
 8005c40:	d303      	bcc.n	8005c4a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	68d9      	ldr	r1, [r3, #12]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c52:	461a      	mov	r2, r3
 8005c54:	6838      	ldr	r0, [r7, #0]
 8005c56:	f001 fcd5 	bl	8007604 <memcpy>
	}
}
 8005c5a:	bf00      	nop
 8005c5c:	3708      	adds	r7, #8
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}

08005c62 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005c62:	b580      	push	{r7, lr}
 8005c64:	b084      	sub	sp, #16
 8005c66:	af00      	add	r7, sp, #0
 8005c68:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005c6a:	f001 f9a5 	bl	8006fb8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005c74:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005c76:	e011      	b.n	8005c9c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d012      	beq.n	8005ca6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	3324      	adds	r3, #36	; 0x24
 8005c84:	4618      	mov	r0, r3
 8005c86:	f000 fc7f 	bl	8006588 <xTaskRemoveFromEventList>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d001      	beq.n	8005c94 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005c90:	f000 fd58 	bl	8006744 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005c94:	7bfb      	ldrb	r3, [r7, #15]
 8005c96:	3b01      	subs	r3, #1
 8005c98:	b2db      	uxtb	r3, r3
 8005c9a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005c9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	dce9      	bgt.n	8005c78 <prvUnlockQueue+0x16>
 8005ca4:	e000      	b.n	8005ca8 <prvUnlockQueue+0x46>
					break;
 8005ca6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	22ff      	movs	r2, #255	; 0xff
 8005cac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005cb0:	f001 f9b4 	bl	800701c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005cb4:	f001 f980 	bl	8006fb8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005cbe:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005cc0:	e011      	b.n	8005ce6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	691b      	ldr	r3, [r3, #16]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d012      	beq.n	8005cf0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	3310      	adds	r3, #16
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f000 fc5a 	bl	8006588 <xTaskRemoveFromEventList>
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d001      	beq.n	8005cde <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005cda:	f000 fd33 	bl	8006744 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005cde:	7bbb      	ldrb	r3, [r7, #14]
 8005ce0:	3b01      	subs	r3, #1
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005ce6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	dce9      	bgt.n	8005cc2 <prvUnlockQueue+0x60>
 8005cee:	e000      	b.n	8005cf2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005cf0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	22ff      	movs	r2, #255	; 0xff
 8005cf6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005cfa:	f001 f98f 	bl	800701c <vPortExitCritical>
}
 8005cfe:	bf00      	nop
 8005d00:	3710      	adds	r7, #16
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}

08005d06 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005d06:	b580      	push	{r7, lr}
 8005d08:	b084      	sub	sp, #16
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005d0e:	f001 f953 	bl	8006fb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d102      	bne.n	8005d20 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	60fb      	str	r3, [r7, #12]
 8005d1e:	e001      	b.n	8005d24 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005d20:	2300      	movs	r3, #0
 8005d22:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005d24:	f001 f97a 	bl	800701c <vPortExitCritical>

	return xReturn;
 8005d28:	68fb      	ldr	r3, [r7, #12]
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3710      	adds	r7, #16
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}

08005d32 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005d32:	b580      	push	{r7, lr}
 8005d34:	b084      	sub	sp, #16
 8005d36:	af00      	add	r7, sp, #0
 8005d38:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005d3a:	f001 f93d 	bl	8006fb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d46:	429a      	cmp	r2, r3
 8005d48:	d102      	bne.n	8005d50 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	60fb      	str	r3, [r7, #12]
 8005d4e:	e001      	b.n	8005d54 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005d50:	2300      	movs	r3, #0
 8005d52:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005d54:	f001 f962 	bl	800701c <vPortExitCritical>

	return xReturn;
 8005d58:	68fb      	ldr	r3, [r7, #12]
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	3710      	adds	r7, #16
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}

08005d62 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005d62:	b580      	push	{r7, lr}
 8005d64:	b08e      	sub	sp, #56	; 0x38
 8005d66:	af04      	add	r7, sp, #16
 8005d68:	60f8      	str	r0, [r7, #12]
 8005d6a:	60b9      	str	r1, [r7, #8]
 8005d6c:	607a      	str	r2, [r7, #4]
 8005d6e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005d70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d10b      	bne.n	8005d8e <xTaskCreateStatic+0x2c>
	__asm volatile
 8005d76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d7a:	b672      	cpsid	i
 8005d7c:	f383 8811 	msr	BASEPRI, r3
 8005d80:	f3bf 8f6f 	isb	sy
 8005d84:	f3bf 8f4f 	dsb	sy
 8005d88:	b662      	cpsie	i
 8005d8a:	623b      	str	r3, [r7, #32]
 8005d8c:	e7fe      	b.n	8005d8c <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 8005d8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d10b      	bne.n	8005dac <xTaskCreateStatic+0x4a>
 8005d94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d98:	b672      	cpsid	i
 8005d9a:	f383 8811 	msr	BASEPRI, r3
 8005d9e:	f3bf 8f6f 	isb	sy
 8005da2:	f3bf 8f4f 	dsb	sy
 8005da6:	b662      	cpsie	i
 8005da8:	61fb      	str	r3, [r7, #28]
 8005daa:	e7fe      	b.n	8005daa <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005dac:	2354      	movs	r3, #84	; 0x54
 8005dae:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	2b54      	cmp	r3, #84	; 0x54
 8005db4:	d00b      	beq.n	8005dce <xTaskCreateStatic+0x6c>
 8005db6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dba:	b672      	cpsid	i
 8005dbc:	f383 8811 	msr	BASEPRI, r3
 8005dc0:	f3bf 8f6f 	isb	sy
 8005dc4:	f3bf 8f4f 	dsb	sy
 8005dc8:	b662      	cpsie	i
 8005dca:	61bb      	str	r3, [r7, #24]
 8005dcc:	e7fe      	b.n	8005dcc <xTaskCreateStatic+0x6a>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005dce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d01e      	beq.n	8005e12 <xTaskCreateStatic+0xb0>
 8005dd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d01b      	beq.n	8005e12 <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005dda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ddc:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005de2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de6:	2202      	movs	r2, #2
 8005de8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005dec:	2300      	movs	r3, #0
 8005dee:	9303      	str	r3, [sp, #12]
 8005df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005df2:	9302      	str	r3, [sp, #8]
 8005df4:	f107 0314 	add.w	r3, r7, #20
 8005df8:	9301      	str	r3, [sp, #4]
 8005dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dfc:	9300      	str	r3, [sp, #0]
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	68b9      	ldr	r1, [r7, #8]
 8005e04:	68f8      	ldr	r0, [r7, #12]
 8005e06:	f000 f850 	bl	8005eaa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e0a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005e0c:	f000 f8ce 	bl	8005fac <prvAddNewTaskToReadyList>
 8005e10:	e001      	b.n	8005e16 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 8005e12:	2300      	movs	r3, #0
 8005e14:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005e16:	697b      	ldr	r3, [r7, #20]
	}
 8005e18:	4618      	mov	r0, r3
 8005e1a:	3728      	adds	r7, #40	; 0x28
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bd80      	pop	{r7, pc}

08005e20 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b08c      	sub	sp, #48	; 0x30
 8005e24:	af04      	add	r7, sp, #16
 8005e26:	60f8      	str	r0, [r7, #12]
 8005e28:	60b9      	str	r1, [r7, #8]
 8005e2a:	603b      	str	r3, [r7, #0]
 8005e2c:	4613      	mov	r3, r2
 8005e2e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e30:	88fb      	ldrh	r3, [r7, #6]
 8005e32:	009b      	lsls	r3, r3, #2
 8005e34:	4618      	mov	r0, r3
 8005e36:	f001 f9e1 	bl	80071fc <pvPortMalloc>
 8005e3a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d00e      	beq.n	8005e60 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005e42:	2054      	movs	r0, #84	; 0x54
 8005e44:	f001 f9da 	bl	80071fc <pvPortMalloc>
 8005e48:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005e4a:	69fb      	ldr	r3, [r7, #28]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d003      	beq.n	8005e58 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005e50:	69fb      	ldr	r3, [r7, #28]
 8005e52:	697a      	ldr	r2, [r7, #20]
 8005e54:	631a      	str	r2, [r3, #48]	; 0x30
 8005e56:	e005      	b.n	8005e64 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005e58:	6978      	ldr	r0, [r7, #20]
 8005e5a:	f001 fa97 	bl	800738c <vPortFree>
 8005e5e:	e001      	b.n	8005e64 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005e60:	2300      	movs	r3, #0
 8005e62:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005e64:	69fb      	ldr	r3, [r7, #28]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d017      	beq.n	8005e9a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005e6a:	69fb      	ldr	r3, [r7, #28]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005e72:	88fa      	ldrh	r2, [r7, #6]
 8005e74:	2300      	movs	r3, #0
 8005e76:	9303      	str	r3, [sp, #12]
 8005e78:	69fb      	ldr	r3, [r7, #28]
 8005e7a:	9302      	str	r3, [sp, #8]
 8005e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e7e:	9301      	str	r3, [sp, #4]
 8005e80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e82:	9300      	str	r3, [sp, #0]
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	68b9      	ldr	r1, [r7, #8]
 8005e88:	68f8      	ldr	r0, [r7, #12]
 8005e8a:	f000 f80e 	bl	8005eaa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e8e:	69f8      	ldr	r0, [r7, #28]
 8005e90:	f000 f88c 	bl	8005fac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005e94:	2301      	movs	r3, #1
 8005e96:	61bb      	str	r3, [r7, #24]
 8005e98:	e002      	b.n	8005ea0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8005e9e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005ea0:	69bb      	ldr	r3, [r7, #24]
	}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3720      	adds	r7, #32
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}

08005eaa <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005eaa:	b580      	push	{r7, lr}
 8005eac:	b088      	sub	sp, #32
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	60f8      	str	r0, [r7, #12]
 8005eb2:	60b9      	str	r1, [r7, #8]
 8005eb4:	607a      	str	r2, [r7, #4]
 8005eb6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005eb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ebc:	6879      	ldr	r1, [r7, #4]
 8005ebe:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8005ec2:	440b      	add	r3, r1
 8005ec4:	009b      	lsls	r3, r3, #2
 8005ec6:	4413      	add	r3, r2
 8005ec8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	f023 0307 	bic.w	r3, r3, #7
 8005ed0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	f003 0307 	and.w	r3, r3, #7
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d00b      	beq.n	8005ef4 <prvInitialiseNewTask+0x4a>
 8005edc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ee0:	b672      	cpsid	i
 8005ee2:	f383 8811 	msr	BASEPRI, r3
 8005ee6:	f3bf 8f6f 	isb	sy
 8005eea:	f3bf 8f4f 	dsb	sy
 8005eee:	b662      	cpsie	i
 8005ef0:	617b      	str	r3, [r7, #20]
 8005ef2:	e7fe      	b.n	8005ef2 <prvInitialiseNewTask+0x48>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	61fb      	str	r3, [r7, #28]
 8005ef8:	e012      	b.n	8005f20 <prvInitialiseNewTask+0x76>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005efa:	68ba      	ldr	r2, [r7, #8]
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	4413      	add	r3, r2
 8005f00:	7819      	ldrb	r1, [r3, #0]
 8005f02:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f04:	69fb      	ldr	r3, [r7, #28]
 8005f06:	4413      	add	r3, r2
 8005f08:	3334      	adds	r3, #52	; 0x34
 8005f0a:	460a      	mov	r2, r1
 8005f0c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005f0e:	68ba      	ldr	r2, [r7, #8]
 8005f10:	69fb      	ldr	r3, [r7, #28]
 8005f12:	4413      	add	r3, r2
 8005f14:	781b      	ldrb	r3, [r3, #0]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d006      	beq.n	8005f28 <prvInitialiseNewTask+0x7e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f1a:	69fb      	ldr	r3, [r7, #28]
 8005f1c:	3301      	adds	r3, #1
 8005f1e:	61fb      	str	r3, [r7, #28]
 8005f20:	69fb      	ldr	r3, [r7, #28]
 8005f22:	2b0f      	cmp	r3, #15
 8005f24:	d9e9      	bls.n	8005efa <prvInitialiseNewTask+0x50>
 8005f26:	e000      	b.n	8005f2a <prvInitialiseNewTask+0x80>
		{
			break;
 8005f28:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f34:	2b06      	cmp	r3, #6
 8005f36:	d901      	bls.n	8005f3c <prvInitialiseNewTask+0x92>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005f38:	2306      	movs	r3, #6
 8005f3a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005f3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f40:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f46:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f50:	3304      	adds	r3, #4
 8005f52:	4618      	mov	r0, r3
 8005f54:	f7ff f8de 	bl	8005114 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005f58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f5a:	3318      	adds	r3, #24
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f7ff f8d9 	bl	8005114 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005f62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f66:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f6a:	f1c3 0207 	rsb	r2, r3, #7
 8005f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f70:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005f72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f76:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005f78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f80:	2200      	movs	r2, #0
 8005f82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005f86:	683a      	ldr	r2, [r7, #0]
 8005f88:	68f9      	ldr	r1, [r7, #12]
 8005f8a:	69b8      	ldr	r0, [r7, #24]
 8005f8c:	f000 ff08 	bl	8006da0 <pxPortInitialiseStack>
 8005f90:	4602      	mov	r2, r0
 8005f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f94:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005f96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d002      	beq.n	8005fa2 <prvInitialiseNewTask+0xf8>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fa0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005fa2:	bf00      	nop
 8005fa4:	3720      	adds	r7, #32
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bd80      	pop	{r7, pc}
	...

08005fac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b082      	sub	sp, #8
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005fb4:	f001 f800 	bl	8006fb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005fb8:	4b2a      	ldr	r3, [pc, #168]	; (8006064 <prvAddNewTaskToReadyList+0xb8>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	3301      	adds	r3, #1
 8005fbe:	4a29      	ldr	r2, [pc, #164]	; (8006064 <prvAddNewTaskToReadyList+0xb8>)
 8005fc0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005fc2:	4b29      	ldr	r3, [pc, #164]	; (8006068 <prvAddNewTaskToReadyList+0xbc>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d109      	bne.n	8005fde <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005fca:	4a27      	ldr	r2, [pc, #156]	; (8006068 <prvAddNewTaskToReadyList+0xbc>)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005fd0:	4b24      	ldr	r3, [pc, #144]	; (8006064 <prvAddNewTaskToReadyList+0xb8>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d110      	bne.n	8005ffa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005fd8:	f000 fbd8 	bl	800678c <prvInitialiseTaskLists>
 8005fdc:	e00d      	b.n	8005ffa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005fde:	4b23      	ldr	r3, [pc, #140]	; (800606c <prvAddNewTaskToReadyList+0xc0>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d109      	bne.n	8005ffa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005fe6:	4b20      	ldr	r3, [pc, #128]	; (8006068 <prvAddNewTaskToReadyList+0xbc>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d802      	bhi.n	8005ffa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005ff4:	4a1c      	ldr	r2, [pc, #112]	; (8006068 <prvAddNewTaskToReadyList+0xbc>)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005ffa:	4b1d      	ldr	r3, [pc, #116]	; (8006070 <prvAddNewTaskToReadyList+0xc4>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	3301      	adds	r3, #1
 8006000:	4a1b      	ldr	r2, [pc, #108]	; (8006070 <prvAddNewTaskToReadyList+0xc4>)
 8006002:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006008:	2201      	movs	r2, #1
 800600a:	409a      	lsls	r2, r3
 800600c:	4b19      	ldr	r3, [pc, #100]	; (8006074 <prvAddNewTaskToReadyList+0xc8>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4313      	orrs	r3, r2
 8006012:	4a18      	ldr	r2, [pc, #96]	; (8006074 <prvAddNewTaskToReadyList+0xc8>)
 8006014:	6013      	str	r3, [r2, #0]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800601a:	4613      	mov	r3, r2
 800601c:	009b      	lsls	r3, r3, #2
 800601e:	4413      	add	r3, r2
 8006020:	009b      	lsls	r3, r3, #2
 8006022:	4a15      	ldr	r2, [pc, #84]	; (8006078 <prvAddNewTaskToReadyList+0xcc>)
 8006024:	441a      	add	r2, r3
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	3304      	adds	r3, #4
 800602a:	4619      	mov	r1, r3
 800602c:	4610      	mov	r0, r2
 800602e:	f7ff f87e 	bl	800512e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006032:	f000 fff3 	bl	800701c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006036:	4b0d      	ldr	r3, [pc, #52]	; (800606c <prvAddNewTaskToReadyList+0xc0>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d00e      	beq.n	800605c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800603e:	4b0a      	ldr	r3, [pc, #40]	; (8006068 <prvAddNewTaskToReadyList+0xbc>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006048:	429a      	cmp	r2, r3
 800604a:	d207      	bcs.n	800605c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800604c:	4b0b      	ldr	r3, [pc, #44]	; (800607c <prvAddNewTaskToReadyList+0xd0>)
 800604e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006052:	601a      	str	r2, [r3, #0]
 8006054:	f3bf 8f4f 	dsb	sy
 8006058:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800605c:	bf00      	nop
 800605e:	3708      	adds	r7, #8
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}
 8006064:	200003a4 	.word	0x200003a4
 8006068:	200002a4 	.word	0x200002a4
 800606c:	200003b0 	.word	0x200003b0
 8006070:	200003c0 	.word	0x200003c0
 8006074:	200003ac 	.word	0x200003ac
 8006078:	200002a8 	.word	0x200002a8
 800607c:	e000ed04 	.word	0xe000ed04

08006080 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006080:	b580      	push	{r7, lr}
 8006082:	b084      	sub	sp, #16
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006088:	2300      	movs	r3, #0
 800608a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d018      	beq.n	80060c4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006092:	4b14      	ldr	r3, [pc, #80]	; (80060e4 <vTaskDelay+0x64>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d00b      	beq.n	80060b2 <vTaskDelay+0x32>
 800609a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800609e:	b672      	cpsid	i
 80060a0:	f383 8811 	msr	BASEPRI, r3
 80060a4:	f3bf 8f6f 	isb	sy
 80060a8:	f3bf 8f4f 	dsb	sy
 80060ac:	b662      	cpsie	i
 80060ae:	60bb      	str	r3, [r7, #8]
 80060b0:	e7fe      	b.n	80060b0 <vTaskDelay+0x30>
			vTaskSuspendAll();
 80060b2:	f000 f87d 	bl	80061b0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80060b6:	2100      	movs	r1, #0
 80060b8:	6878      	ldr	r0, [r7, #4]
 80060ba:	f000 fe0b 	bl	8006cd4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80060be:	f000 f885 	bl	80061cc <xTaskResumeAll>
 80060c2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d107      	bne.n	80060da <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80060ca:	4b07      	ldr	r3, [pc, #28]	; (80060e8 <vTaskDelay+0x68>)
 80060cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060d0:	601a      	str	r2, [r3, #0]
 80060d2:	f3bf 8f4f 	dsb	sy
 80060d6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80060da:	bf00      	nop
 80060dc:	3710      	adds	r7, #16
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}
 80060e2:	bf00      	nop
 80060e4:	200003cc 	.word	0x200003cc
 80060e8:	e000ed04 	.word	0xe000ed04

080060ec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b08a      	sub	sp, #40	; 0x28
 80060f0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80060f2:	2300      	movs	r3, #0
 80060f4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80060f6:	2300      	movs	r3, #0
 80060f8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80060fa:	463a      	mov	r2, r7
 80060fc:	1d39      	adds	r1, r7, #4
 80060fe:	f107 0308 	add.w	r3, r7, #8
 8006102:	4618      	mov	r0, r3
 8006104:	f7fa fa04 	bl	8000510 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006108:	6839      	ldr	r1, [r7, #0]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	68ba      	ldr	r2, [r7, #8]
 800610e:	9202      	str	r2, [sp, #8]
 8006110:	9301      	str	r3, [sp, #4]
 8006112:	2300      	movs	r3, #0
 8006114:	9300      	str	r3, [sp, #0]
 8006116:	2300      	movs	r3, #0
 8006118:	460a      	mov	r2, r1
 800611a:	491f      	ldr	r1, [pc, #124]	; (8006198 <vTaskStartScheduler+0xac>)
 800611c:	481f      	ldr	r0, [pc, #124]	; (800619c <vTaskStartScheduler+0xb0>)
 800611e:	f7ff fe20 	bl	8005d62 <xTaskCreateStatic>
 8006122:	4602      	mov	r2, r0
 8006124:	4b1e      	ldr	r3, [pc, #120]	; (80061a0 <vTaskStartScheduler+0xb4>)
 8006126:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006128:	4b1d      	ldr	r3, [pc, #116]	; (80061a0 <vTaskStartScheduler+0xb4>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d002      	beq.n	8006136 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006130:	2301      	movs	r3, #1
 8006132:	617b      	str	r3, [r7, #20]
 8006134:	e001      	b.n	800613a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006136:	2300      	movs	r3, #0
 8006138:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	2b01      	cmp	r3, #1
 800613e:	d117      	bne.n	8006170 <vTaskStartScheduler+0x84>
 8006140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006144:	b672      	cpsid	i
 8006146:	f383 8811 	msr	BASEPRI, r3
 800614a:	f3bf 8f6f 	isb	sy
 800614e:	f3bf 8f4f 	dsb	sy
 8006152:	b662      	cpsie	i
 8006154:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006156:	4b13      	ldr	r3, [pc, #76]	; (80061a4 <vTaskStartScheduler+0xb8>)
 8006158:	f04f 32ff 	mov.w	r2, #4294967295
 800615c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800615e:	4b12      	ldr	r3, [pc, #72]	; (80061a8 <vTaskStartScheduler+0xbc>)
 8006160:	2201      	movs	r2, #1
 8006162:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8006164:	4b11      	ldr	r3, [pc, #68]	; (80061ac <vTaskStartScheduler+0xc0>)
 8006166:	2200      	movs	r2, #0
 8006168:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800616a:	f000 fea9 	bl	8006ec0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800616e:	e00f      	b.n	8006190 <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006176:	d10b      	bne.n	8006190 <vTaskStartScheduler+0xa4>
 8006178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800617c:	b672      	cpsid	i
 800617e:	f383 8811 	msr	BASEPRI, r3
 8006182:	f3bf 8f6f 	isb	sy
 8006186:	f3bf 8f4f 	dsb	sy
 800618a:	b662      	cpsie	i
 800618c:	60fb      	str	r3, [r7, #12]
 800618e:	e7fe      	b.n	800618e <vTaskStartScheduler+0xa2>
}
 8006190:	bf00      	nop
 8006192:	3718      	adds	r7, #24
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}
 8006198:	080076dc 	.word	0x080076dc
 800619c:	0800675d 	.word	0x0800675d
 80061a0:	200003c8 	.word	0x200003c8
 80061a4:	200003c4 	.word	0x200003c4
 80061a8:	200003b0 	.word	0x200003b0
 80061ac:	200003a8 	.word	0x200003a8

080061b0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80061b0:	b480      	push	{r7}
 80061b2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80061b4:	4b04      	ldr	r3, [pc, #16]	; (80061c8 <vTaskSuspendAll+0x18>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	3301      	adds	r3, #1
 80061ba:	4a03      	ldr	r2, [pc, #12]	; (80061c8 <vTaskSuspendAll+0x18>)
 80061bc:	6013      	str	r3, [r2, #0]
}
 80061be:	bf00      	nop
 80061c0:	46bd      	mov	sp, r7
 80061c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c6:	4770      	bx	lr
 80061c8:	200003cc 	.word	0x200003cc

080061cc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b084      	sub	sp, #16
 80061d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80061d2:	2300      	movs	r3, #0
 80061d4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80061d6:	2300      	movs	r3, #0
 80061d8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80061da:	4b42      	ldr	r3, [pc, #264]	; (80062e4 <xTaskResumeAll+0x118>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d10b      	bne.n	80061fa <xTaskResumeAll+0x2e>
 80061e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061e6:	b672      	cpsid	i
 80061e8:	f383 8811 	msr	BASEPRI, r3
 80061ec:	f3bf 8f6f 	isb	sy
 80061f0:	f3bf 8f4f 	dsb	sy
 80061f4:	b662      	cpsie	i
 80061f6:	603b      	str	r3, [r7, #0]
 80061f8:	e7fe      	b.n	80061f8 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80061fa:	f000 fedd 	bl	8006fb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80061fe:	4b39      	ldr	r3, [pc, #228]	; (80062e4 <xTaskResumeAll+0x118>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	3b01      	subs	r3, #1
 8006204:	4a37      	ldr	r2, [pc, #220]	; (80062e4 <xTaskResumeAll+0x118>)
 8006206:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006208:	4b36      	ldr	r3, [pc, #216]	; (80062e4 <xTaskResumeAll+0x118>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d161      	bne.n	80062d4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006210:	4b35      	ldr	r3, [pc, #212]	; (80062e8 <xTaskResumeAll+0x11c>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d05d      	beq.n	80062d4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006218:	e02e      	b.n	8006278 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800621a:	4b34      	ldr	r3, [pc, #208]	; (80062ec <xTaskResumeAll+0x120>)
 800621c:	68db      	ldr	r3, [r3, #12]
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	3318      	adds	r3, #24
 8006226:	4618      	mov	r0, r3
 8006228:	f7fe ffde 	bl	80051e8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	3304      	adds	r3, #4
 8006230:	4618      	mov	r0, r3
 8006232:	f7fe ffd9 	bl	80051e8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800623a:	2201      	movs	r2, #1
 800623c:	409a      	lsls	r2, r3
 800623e:	4b2c      	ldr	r3, [pc, #176]	; (80062f0 <xTaskResumeAll+0x124>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4313      	orrs	r3, r2
 8006244:	4a2a      	ldr	r2, [pc, #168]	; (80062f0 <xTaskResumeAll+0x124>)
 8006246:	6013      	str	r3, [r2, #0]
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800624c:	4613      	mov	r3, r2
 800624e:	009b      	lsls	r3, r3, #2
 8006250:	4413      	add	r3, r2
 8006252:	009b      	lsls	r3, r3, #2
 8006254:	4a27      	ldr	r2, [pc, #156]	; (80062f4 <xTaskResumeAll+0x128>)
 8006256:	441a      	add	r2, r3
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	3304      	adds	r3, #4
 800625c:	4619      	mov	r1, r3
 800625e:	4610      	mov	r0, r2
 8006260:	f7fe ff65 	bl	800512e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006268:	4b23      	ldr	r3, [pc, #140]	; (80062f8 <xTaskResumeAll+0x12c>)
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800626e:	429a      	cmp	r2, r3
 8006270:	d302      	bcc.n	8006278 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006272:	4b22      	ldr	r3, [pc, #136]	; (80062fc <xTaskResumeAll+0x130>)
 8006274:	2201      	movs	r2, #1
 8006276:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006278:	4b1c      	ldr	r3, [pc, #112]	; (80062ec <xTaskResumeAll+0x120>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d1cc      	bne.n	800621a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d001      	beq.n	800628a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006286:	f000 fb1d 	bl	80068c4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800628a:	4b1d      	ldr	r3, [pc, #116]	; (8006300 <xTaskResumeAll+0x134>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d010      	beq.n	80062b8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006296:	f000 f837 	bl	8006308 <xTaskIncrementTick>
 800629a:	4603      	mov	r3, r0
 800629c:	2b00      	cmp	r3, #0
 800629e:	d002      	beq.n	80062a6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80062a0:	4b16      	ldr	r3, [pc, #88]	; (80062fc <xTaskResumeAll+0x130>)
 80062a2:	2201      	movs	r2, #1
 80062a4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	3b01      	subs	r3, #1
 80062aa:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d1f1      	bne.n	8006296 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 80062b2:	4b13      	ldr	r3, [pc, #76]	; (8006300 <xTaskResumeAll+0x134>)
 80062b4:	2200      	movs	r2, #0
 80062b6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80062b8:	4b10      	ldr	r3, [pc, #64]	; (80062fc <xTaskResumeAll+0x130>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d009      	beq.n	80062d4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80062c0:	2301      	movs	r3, #1
 80062c2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80062c4:	4b0f      	ldr	r3, [pc, #60]	; (8006304 <xTaskResumeAll+0x138>)
 80062c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062ca:	601a      	str	r2, [r3, #0]
 80062cc:	f3bf 8f4f 	dsb	sy
 80062d0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80062d4:	f000 fea2 	bl	800701c <vPortExitCritical>

	return xAlreadyYielded;
 80062d8:	68bb      	ldr	r3, [r7, #8]
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3710      	adds	r7, #16
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}
 80062e2:	bf00      	nop
 80062e4:	200003cc 	.word	0x200003cc
 80062e8:	200003a4 	.word	0x200003a4
 80062ec:	20000364 	.word	0x20000364
 80062f0:	200003ac 	.word	0x200003ac
 80062f4:	200002a8 	.word	0x200002a8
 80062f8:	200002a4 	.word	0x200002a4
 80062fc:	200003b8 	.word	0x200003b8
 8006300:	200003b4 	.word	0x200003b4
 8006304:	e000ed04 	.word	0xe000ed04

08006308 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b086      	sub	sp, #24
 800630c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800630e:	2300      	movs	r3, #0
 8006310:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006312:	4b51      	ldr	r3, [pc, #324]	; (8006458 <xTaskIncrementTick+0x150>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	2b00      	cmp	r3, #0
 8006318:	f040 808e 	bne.w	8006438 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800631c:	4b4f      	ldr	r3, [pc, #316]	; (800645c <xTaskIncrementTick+0x154>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	3301      	adds	r3, #1
 8006322:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006324:	4a4d      	ldr	r2, [pc, #308]	; (800645c <xTaskIncrementTick+0x154>)
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d121      	bne.n	8006374 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006330:	4b4b      	ldr	r3, [pc, #300]	; (8006460 <xTaskIncrementTick+0x158>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d00b      	beq.n	8006352 <xTaskIncrementTick+0x4a>
 800633a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800633e:	b672      	cpsid	i
 8006340:	f383 8811 	msr	BASEPRI, r3
 8006344:	f3bf 8f6f 	isb	sy
 8006348:	f3bf 8f4f 	dsb	sy
 800634c:	b662      	cpsie	i
 800634e:	603b      	str	r3, [r7, #0]
 8006350:	e7fe      	b.n	8006350 <xTaskIncrementTick+0x48>
 8006352:	4b43      	ldr	r3, [pc, #268]	; (8006460 <xTaskIncrementTick+0x158>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	60fb      	str	r3, [r7, #12]
 8006358:	4b42      	ldr	r3, [pc, #264]	; (8006464 <xTaskIncrementTick+0x15c>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4a40      	ldr	r2, [pc, #256]	; (8006460 <xTaskIncrementTick+0x158>)
 800635e:	6013      	str	r3, [r2, #0]
 8006360:	4a40      	ldr	r2, [pc, #256]	; (8006464 <xTaskIncrementTick+0x15c>)
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	6013      	str	r3, [r2, #0]
 8006366:	4b40      	ldr	r3, [pc, #256]	; (8006468 <xTaskIncrementTick+0x160>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	3301      	adds	r3, #1
 800636c:	4a3e      	ldr	r2, [pc, #248]	; (8006468 <xTaskIncrementTick+0x160>)
 800636e:	6013      	str	r3, [r2, #0]
 8006370:	f000 faa8 	bl	80068c4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006374:	4b3d      	ldr	r3, [pc, #244]	; (800646c <xTaskIncrementTick+0x164>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	693a      	ldr	r2, [r7, #16]
 800637a:	429a      	cmp	r2, r3
 800637c:	d34d      	bcc.n	800641a <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800637e:	4b38      	ldr	r3, [pc, #224]	; (8006460 <xTaskIncrementTick+0x158>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d101      	bne.n	800638c <xTaskIncrementTick+0x84>
 8006388:	2301      	movs	r3, #1
 800638a:	e000      	b.n	800638e <xTaskIncrementTick+0x86>
 800638c:	2300      	movs	r3, #0
 800638e:	2b00      	cmp	r3, #0
 8006390:	d004      	beq.n	800639c <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006392:	4b36      	ldr	r3, [pc, #216]	; (800646c <xTaskIncrementTick+0x164>)
 8006394:	f04f 32ff 	mov.w	r2, #4294967295
 8006398:	601a      	str	r2, [r3, #0]
					break;
 800639a:	e03e      	b.n	800641a <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800639c:	4b30      	ldr	r3, [pc, #192]	; (8006460 <xTaskIncrementTick+0x158>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	68db      	ldr	r3, [r3, #12]
 80063a2:	68db      	ldr	r3, [r3, #12]
 80063a4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80063ac:	693a      	ldr	r2, [r7, #16]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d203      	bcs.n	80063bc <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80063b4:	4a2d      	ldr	r2, [pc, #180]	; (800646c <xTaskIncrementTick+0x164>)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6013      	str	r3, [r2, #0]
						break;
 80063ba:	e02e      	b.n	800641a <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	3304      	adds	r3, #4
 80063c0:	4618      	mov	r0, r3
 80063c2:	f7fe ff11 	bl	80051e8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d004      	beq.n	80063d8 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	3318      	adds	r3, #24
 80063d2:	4618      	mov	r0, r3
 80063d4:	f7fe ff08 	bl	80051e8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063dc:	2201      	movs	r2, #1
 80063de:	409a      	lsls	r2, r3
 80063e0:	4b23      	ldr	r3, [pc, #140]	; (8006470 <xTaskIncrementTick+0x168>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4313      	orrs	r3, r2
 80063e6:	4a22      	ldr	r2, [pc, #136]	; (8006470 <xTaskIncrementTick+0x168>)
 80063e8:	6013      	str	r3, [r2, #0]
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063ee:	4613      	mov	r3, r2
 80063f0:	009b      	lsls	r3, r3, #2
 80063f2:	4413      	add	r3, r2
 80063f4:	009b      	lsls	r3, r3, #2
 80063f6:	4a1f      	ldr	r2, [pc, #124]	; (8006474 <xTaskIncrementTick+0x16c>)
 80063f8:	441a      	add	r2, r3
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	3304      	adds	r3, #4
 80063fe:	4619      	mov	r1, r3
 8006400:	4610      	mov	r0, r2
 8006402:	f7fe fe94 	bl	800512e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800640a:	4b1b      	ldr	r3, [pc, #108]	; (8006478 <xTaskIncrementTick+0x170>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006410:	429a      	cmp	r2, r3
 8006412:	d3b4      	bcc.n	800637e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006414:	2301      	movs	r3, #1
 8006416:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006418:	e7b1      	b.n	800637e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800641a:	4b17      	ldr	r3, [pc, #92]	; (8006478 <xTaskIncrementTick+0x170>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006420:	4914      	ldr	r1, [pc, #80]	; (8006474 <xTaskIncrementTick+0x16c>)
 8006422:	4613      	mov	r3, r2
 8006424:	009b      	lsls	r3, r3, #2
 8006426:	4413      	add	r3, r2
 8006428:	009b      	lsls	r3, r3, #2
 800642a:	440b      	add	r3, r1
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	2b01      	cmp	r3, #1
 8006430:	d907      	bls.n	8006442 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8006432:	2301      	movs	r3, #1
 8006434:	617b      	str	r3, [r7, #20]
 8006436:	e004      	b.n	8006442 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006438:	4b10      	ldr	r3, [pc, #64]	; (800647c <xTaskIncrementTick+0x174>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	3301      	adds	r3, #1
 800643e:	4a0f      	ldr	r2, [pc, #60]	; (800647c <xTaskIncrementTick+0x174>)
 8006440:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006442:	4b0f      	ldr	r3, [pc, #60]	; (8006480 <xTaskIncrementTick+0x178>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d001      	beq.n	800644e <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 800644a:	2301      	movs	r3, #1
 800644c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800644e:	697b      	ldr	r3, [r7, #20]
}
 8006450:	4618      	mov	r0, r3
 8006452:	3718      	adds	r7, #24
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}
 8006458:	200003cc 	.word	0x200003cc
 800645c:	200003a8 	.word	0x200003a8
 8006460:	2000035c 	.word	0x2000035c
 8006464:	20000360 	.word	0x20000360
 8006468:	200003bc 	.word	0x200003bc
 800646c:	200003c4 	.word	0x200003c4
 8006470:	200003ac 	.word	0x200003ac
 8006474:	200002a8 	.word	0x200002a8
 8006478:	200002a4 	.word	0x200002a4
 800647c:	200003b4 	.word	0x200003b4
 8006480:	200003b8 	.word	0x200003b8

08006484 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006484:	b480      	push	{r7}
 8006486:	b087      	sub	sp, #28
 8006488:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800648a:	4b27      	ldr	r3, [pc, #156]	; (8006528 <vTaskSwitchContext+0xa4>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d003      	beq.n	800649a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006492:	4b26      	ldr	r3, [pc, #152]	; (800652c <vTaskSwitchContext+0xa8>)
 8006494:	2201      	movs	r2, #1
 8006496:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006498:	e040      	b.n	800651c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800649a:	4b24      	ldr	r3, [pc, #144]	; (800652c <vTaskSwitchContext+0xa8>)
 800649c:	2200      	movs	r2, #0
 800649e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80064a0:	4b23      	ldr	r3, [pc, #140]	; (8006530 <vTaskSwitchContext+0xac>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	fab3 f383 	clz	r3, r3
 80064ac:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80064ae:	7afb      	ldrb	r3, [r7, #11]
 80064b0:	f1c3 031f 	rsb	r3, r3, #31
 80064b4:	617b      	str	r3, [r7, #20]
 80064b6:	491f      	ldr	r1, [pc, #124]	; (8006534 <vTaskSwitchContext+0xb0>)
 80064b8:	697a      	ldr	r2, [r7, #20]
 80064ba:	4613      	mov	r3, r2
 80064bc:	009b      	lsls	r3, r3, #2
 80064be:	4413      	add	r3, r2
 80064c0:	009b      	lsls	r3, r3, #2
 80064c2:	440b      	add	r3, r1
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d10b      	bne.n	80064e2 <vTaskSwitchContext+0x5e>
	__asm volatile
 80064ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ce:	b672      	cpsid	i
 80064d0:	f383 8811 	msr	BASEPRI, r3
 80064d4:	f3bf 8f6f 	isb	sy
 80064d8:	f3bf 8f4f 	dsb	sy
 80064dc:	b662      	cpsie	i
 80064de:	607b      	str	r3, [r7, #4]
 80064e0:	e7fe      	b.n	80064e0 <vTaskSwitchContext+0x5c>
 80064e2:	697a      	ldr	r2, [r7, #20]
 80064e4:	4613      	mov	r3, r2
 80064e6:	009b      	lsls	r3, r3, #2
 80064e8:	4413      	add	r3, r2
 80064ea:	009b      	lsls	r3, r3, #2
 80064ec:	4a11      	ldr	r2, [pc, #68]	; (8006534 <vTaskSwitchContext+0xb0>)
 80064ee:	4413      	add	r3, r2
 80064f0:	613b      	str	r3, [r7, #16]
 80064f2:	693b      	ldr	r3, [r7, #16]
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	685a      	ldr	r2, [r3, #4]
 80064f8:	693b      	ldr	r3, [r7, #16]
 80064fa:	605a      	str	r2, [r3, #4]
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	685a      	ldr	r2, [r3, #4]
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	3308      	adds	r3, #8
 8006504:	429a      	cmp	r2, r3
 8006506:	d104      	bne.n	8006512 <vTaskSwitchContext+0x8e>
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	685a      	ldr	r2, [r3, #4]
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	605a      	str	r2, [r3, #4]
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	68db      	ldr	r3, [r3, #12]
 8006518:	4a07      	ldr	r2, [pc, #28]	; (8006538 <vTaskSwitchContext+0xb4>)
 800651a:	6013      	str	r3, [r2, #0]
}
 800651c:	bf00      	nop
 800651e:	371c      	adds	r7, #28
 8006520:	46bd      	mov	sp, r7
 8006522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006526:	4770      	bx	lr
 8006528:	200003cc 	.word	0x200003cc
 800652c:	200003b8 	.word	0x200003b8
 8006530:	200003ac 	.word	0x200003ac
 8006534:	200002a8 	.word	0x200002a8
 8006538:	200002a4 	.word	0x200002a4

0800653c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b084      	sub	sp, #16
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
 8006544:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d10b      	bne.n	8006564 <vTaskPlaceOnEventList+0x28>
 800654c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006550:	b672      	cpsid	i
 8006552:	f383 8811 	msr	BASEPRI, r3
 8006556:	f3bf 8f6f 	isb	sy
 800655a:	f3bf 8f4f 	dsb	sy
 800655e:	b662      	cpsie	i
 8006560:	60fb      	str	r3, [r7, #12]
 8006562:	e7fe      	b.n	8006562 <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006564:	4b07      	ldr	r3, [pc, #28]	; (8006584 <vTaskPlaceOnEventList+0x48>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	3318      	adds	r3, #24
 800656a:	4619      	mov	r1, r3
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f7fe fe02 	bl	8005176 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006572:	2101      	movs	r1, #1
 8006574:	6838      	ldr	r0, [r7, #0]
 8006576:	f000 fbad 	bl	8006cd4 <prvAddCurrentTaskToDelayedList>
}
 800657a:	bf00      	nop
 800657c:	3710      	adds	r7, #16
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}
 8006582:	bf00      	nop
 8006584:	200002a4 	.word	0x200002a4

08006588 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b086      	sub	sp, #24
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	68db      	ldr	r3, [r3, #12]
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d10b      	bne.n	80065b6 <xTaskRemoveFromEventList+0x2e>
 800659e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065a2:	b672      	cpsid	i
 80065a4:	f383 8811 	msr	BASEPRI, r3
 80065a8:	f3bf 8f6f 	isb	sy
 80065ac:	f3bf 8f4f 	dsb	sy
 80065b0:	b662      	cpsie	i
 80065b2:	60fb      	str	r3, [r7, #12]
 80065b4:	e7fe      	b.n	80065b4 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	3318      	adds	r3, #24
 80065ba:	4618      	mov	r0, r3
 80065bc:	f7fe fe14 	bl	80051e8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80065c0:	4b1d      	ldr	r3, [pc, #116]	; (8006638 <xTaskRemoveFromEventList+0xb0>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d11c      	bne.n	8006602 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	3304      	adds	r3, #4
 80065cc:	4618      	mov	r0, r3
 80065ce:	f7fe fe0b 	bl	80051e8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065d6:	2201      	movs	r2, #1
 80065d8:	409a      	lsls	r2, r3
 80065da:	4b18      	ldr	r3, [pc, #96]	; (800663c <xTaskRemoveFromEventList+0xb4>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4313      	orrs	r3, r2
 80065e0:	4a16      	ldr	r2, [pc, #88]	; (800663c <xTaskRemoveFromEventList+0xb4>)
 80065e2:	6013      	str	r3, [r2, #0]
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065e8:	4613      	mov	r3, r2
 80065ea:	009b      	lsls	r3, r3, #2
 80065ec:	4413      	add	r3, r2
 80065ee:	009b      	lsls	r3, r3, #2
 80065f0:	4a13      	ldr	r2, [pc, #76]	; (8006640 <xTaskRemoveFromEventList+0xb8>)
 80065f2:	441a      	add	r2, r3
 80065f4:	693b      	ldr	r3, [r7, #16]
 80065f6:	3304      	adds	r3, #4
 80065f8:	4619      	mov	r1, r3
 80065fa:	4610      	mov	r0, r2
 80065fc:	f7fe fd97 	bl	800512e <vListInsertEnd>
 8006600:	e005      	b.n	800660e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006602:	693b      	ldr	r3, [r7, #16]
 8006604:	3318      	adds	r3, #24
 8006606:	4619      	mov	r1, r3
 8006608:	480e      	ldr	r0, [pc, #56]	; (8006644 <xTaskRemoveFromEventList+0xbc>)
 800660a:	f7fe fd90 	bl	800512e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800660e:	693b      	ldr	r3, [r7, #16]
 8006610:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006612:	4b0d      	ldr	r3, [pc, #52]	; (8006648 <xTaskRemoveFromEventList+0xc0>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006618:	429a      	cmp	r2, r3
 800661a:	d905      	bls.n	8006628 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800661c:	2301      	movs	r3, #1
 800661e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006620:	4b0a      	ldr	r3, [pc, #40]	; (800664c <xTaskRemoveFromEventList+0xc4>)
 8006622:	2201      	movs	r2, #1
 8006624:	601a      	str	r2, [r3, #0]
 8006626:	e001      	b.n	800662c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006628:	2300      	movs	r3, #0
 800662a:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800662c:	697b      	ldr	r3, [r7, #20]
}
 800662e:	4618      	mov	r0, r3
 8006630:	3718      	adds	r7, #24
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}
 8006636:	bf00      	nop
 8006638:	200003cc 	.word	0x200003cc
 800663c:	200003ac 	.word	0x200003ac
 8006640:	200002a8 	.word	0x200002a8
 8006644:	20000364 	.word	0x20000364
 8006648:	200002a4 	.word	0x200002a4
 800664c:	200003b8 	.word	0x200003b8

08006650 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006650:	b480      	push	{r7}
 8006652:	b083      	sub	sp, #12
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006658:	4b06      	ldr	r3, [pc, #24]	; (8006674 <vTaskInternalSetTimeOutState+0x24>)
 800665a:	681a      	ldr	r2, [r3, #0]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006660:	4b05      	ldr	r3, [pc, #20]	; (8006678 <vTaskInternalSetTimeOutState+0x28>)
 8006662:	681a      	ldr	r2, [r3, #0]
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	605a      	str	r2, [r3, #4]
}
 8006668:	bf00      	nop
 800666a:	370c      	adds	r7, #12
 800666c:	46bd      	mov	sp, r7
 800666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006672:	4770      	bx	lr
 8006674:	200003bc 	.word	0x200003bc
 8006678:	200003a8 	.word	0x200003a8

0800667c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b088      	sub	sp, #32
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d10b      	bne.n	80066a4 <xTaskCheckForTimeOut+0x28>
 800668c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006690:	b672      	cpsid	i
 8006692:	f383 8811 	msr	BASEPRI, r3
 8006696:	f3bf 8f6f 	isb	sy
 800669a:	f3bf 8f4f 	dsb	sy
 800669e:	b662      	cpsie	i
 80066a0:	613b      	str	r3, [r7, #16]
 80066a2:	e7fe      	b.n	80066a2 <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d10b      	bne.n	80066c2 <xTaskCheckForTimeOut+0x46>
 80066aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066ae:	b672      	cpsid	i
 80066b0:	f383 8811 	msr	BASEPRI, r3
 80066b4:	f3bf 8f6f 	isb	sy
 80066b8:	f3bf 8f4f 	dsb	sy
 80066bc:	b662      	cpsie	i
 80066be:	60fb      	str	r3, [r7, #12]
 80066c0:	e7fe      	b.n	80066c0 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 80066c2:	f000 fc79 	bl	8006fb8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80066c6:	4b1d      	ldr	r3, [pc, #116]	; (800673c <xTaskCheckForTimeOut+0xc0>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	69ba      	ldr	r2, [r7, #24]
 80066d2:	1ad3      	subs	r3, r2, r3
 80066d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066de:	d102      	bne.n	80066e6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80066e0:	2300      	movs	r3, #0
 80066e2:	61fb      	str	r3, [r7, #28]
 80066e4:	e023      	b.n	800672e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681a      	ldr	r2, [r3, #0]
 80066ea:	4b15      	ldr	r3, [pc, #84]	; (8006740 <xTaskCheckForTimeOut+0xc4>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d007      	beq.n	8006702 <xTaskCheckForTimeOut+0x86>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	69ba      	ldr	r2, [r7, #24]
 80066f8:	429a      	cmp	r2, r3
 80066fa:	d302      	bcc.n	8006702 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80066fc:	2301      	movs	r3, #1
 80066fe:	61fb      	str	r3, [r7, #28]
 8006700:	e015      	b.n	800672e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	697a      	ldr	r2, [r7, #20]
 8006708:	429a      	cmp	r2, r3
 800670a:	d20b      	bcs.n	8006724 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	681a      	ldr	r2, [r3, #0]
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	1ad2      	subs	r2, r2, r3
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	f7ff ff99 	bl	8006650 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800671e:	2300      	movs	r3, #0
 8006720:	61fb      	str	r3, [r7, #28]
 8006722:	e004      	b.n	800672e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	2200      	movs	r2, #0
 8006728:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800672a:	2301      	movs	r3, #1
 800672c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800672e:	f000 fc75 	bl	800701c <vPortExitCritical>

	return xReturn;
 8006732:	69fb      	ldr	r3, [r7, #28]
}
 8006734:	4618      	mov	r0, r3
 8006736:	3720      	adds	r7, #32
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}
 800673c:	200003a8 	.word	0x200003a8
 8006740:	200003bc 	.word	0x200003bc

08006744 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006744:	b480      	push	{r7}
 8006746:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006748:	4b03      	ldr	r3, [pc, #12]	; (8006758 <vTaskMissedYield+0x14>)
 800674a:	2201      	movs	r2, #1
 800674c:	601a      	str	r2, [r3, #0]
}
 800674e:	bf00      	nop
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr
 8006758:	200003b8 	.word	0x200003b8

0800675c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b082      	sub	sp, #8
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006764:	f000 f852 	bl	800680c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006768:	4b06      	ldr	r3, [pc, #24]	; (8006784 <prvIdleTask+0x28>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2b01      	cmp	r3, #1
 800676e:	d9f9      	bls.n	8006764 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006770:	4b05      	ldr	r3, [pc, #20]	; (8006788 <prvIdleTask+0x2c>)
 8006772:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006776:	601a      	str	r2, [r3, #0]
 8006778:	f3bf 8f4f 	dsb	sy
 800677c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006780:	e7f0      	b.n	8006764 <prvIdleTask+0x8>
 8006782:	bf00      	nop
 8006784:	200002a8 	.word	0x200002a8
 8006788:	e000ed04 	.word	0xe000ed04

0800678c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b082      	sub	sp, #8
 8006790:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006792:	2300      	movs	r3, #0
 8006794:	607b      	str	r3, [r7, #4]
 8006796:	e00c      	b.n	80067b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006798:	687a      	ldr	r2, [r7, #4]
 800679a:	4613      	mov	r3, r2
 800679c:	009b      	lsls	r3, r3, #2
 800679e:	4413      	add	r3, r2
 80067a0:	009b      	lsls	r3, r3, #2
 80067a2:	4a12      	ldr	r2, [pc, #72]	; (80067ec <prvInitialiseTaskLists+0x60>)
 80067a4:	4413      	add	r3, r2
 80067a6:	4618      	mov	r0, r3
 80067a8:	f7fe fc94 	bl	80050d4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	3301      	adds	r3, #1
 80067b0:	607b      	str	r3, [r7, #4]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2b06      	cmp	r3, #6
 80067b6:	d9ef      	bls.n	8006798 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80067b8:	480d      	ldr	r0, [pc, #52]	; (80067f0 <prvInitialiseTaskLists+0x64>)
 80067ba:	f7fe fc8b 	bl	80050d4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80067be:	480d      	ldr	r0, [pc, #52]	; (80067f4 <prvInitialiseTaskLists+0x68>)
 80067c0:	f7fe fc88 	bl	80050d4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80067c4:	480c      	ldr	r0, [pc, #48]	; (80067f8 <prvInitialiseTaskLists+0x6c>)
 80067c6:	f7fe fc85 	bl	80050d4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80067ca:	480c      	ldr	r0, [pc, #48]	; (80067fc <prvInitialiseTaskLists+0x70>)
 80067cc:	f7fe fc82 	bl	80050d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80067d0:	480b      	ldr	r0, [pc, #44]	; (8006800 <prvInitialiseTaskLists+0x74>)
 80067d2:	f7fe fc7f 	bl	80050d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80067d6:	4b0b      	ldr	r3, [pc, #44]	; (8006804 <prvInitialiseTaskLists+0x78>)
 80067d8:	4a05      	ldr	r2, [pc, #20]	; (80067f0 <prvInitialiseTaskLists+0x64>)
 80067da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80067dc:	4b0a      	ldr	r3, [pc, #40]	; (8006808 <prvInitialiseTaskLists+0x7c>)
 80067de:	4a05      	ldr	r2, [pc, #20]	; (80067f4 <prvInitialiseTaskLists+0x68>)
 80067e0:	601a      	str	r2, [r3, #0]
}
 80067e2:	bf00      	nop
 80067e4:	3708      	adds	r7, #8
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}
 80067ea:	bf00      	nop
 80067ec:	200002a8 	.word	0x200002a8
 80067f0:	20000334 	.word	0x20000334
 80067f4:	20000348 	.word	0x20000348
 80067f8:	20000364 	.word	0x20000364
 80067fc:	20000378 	.word	0x20000378
 8006800:	20000390 	.word	0x20000390
 8006804:	2000035c 	.word	0x2000035c
 8006808:	20000360 	.word	0x20000360

0800680c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b082      	sub	sp, #8
 8006810:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006812:	e019      	b.n	8006848 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006814:	f000 fbd0 	bl	8006fb8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006818:	4b0f      	ldr	r3, [pc, #60]	; (8006858 <prvCheckTasksWaitingTermination+0x4c>)
 800681a:	68db      	ldr	r3, [r3, #12]
 800681c:	68db      	ldr	r3, [r3, #12]
 800681e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	3304      	adds	r3, #4
 8006824:	4618      	mov	r0, r3
 8006826:	f7fe fcdf 	bl	80051e8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800682a:	4b0c      	ldr	r3, [pc, #48]	; (800685c <prvCheckTasksWaitingTermination+0x50>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	3b01      	subs	r3, #1
 8006830:	4a0a      	ldr	r2, [pc, #40]	; (800685c <prvCheckTasksWaitingTermination+0x50>)
 8006832:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006834:	4b0a      	ldr	r3, [pc, #40]	; (8006860 <prvCheckTasksWaitingTermination+0x54>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	3b01      	subs	r3, #1
 800683a:	4a09      	ldr	r2, [pc, #36]	; (8006860 <prvCheckTasksWaitingTermination+0x54>)
 800683c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800683e:	f000 fbed 	bl	800701c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f000 f80e 	bl	8006864 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006848:	4b05      	ldr	r3, [pc, #20]	; (8006860 <prvCheckTasksWaitingTermination+0x54>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d1e1      	bne.n	8006814 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006850:	bf00      	nop
 8006852:	3708      	adds	r7, #8
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}
 8006858:	20000378 	.word	0x20000378
 800685c:	200003a4 	.word	0x200003a4
 8006860:	2000038c 	.word	0x2000038c

08006864 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006864:	b580      	push	{r7, lr}
 8006866:	b084      	sub	sp, #16
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006872:	2b00      	cmp	r3, #0
 8006874:	d108      	bne.n	8006888 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800687a:	4618      	mov	r0, r3
 800687c:	f000 fd86 	bl	800738c <vPortFree>
				vPortFree( pxTCB );
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f000 fd83 	bl	800738c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006886:	e019      	b.n	80068bc <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800688e:	2b01      	cmp	r3, #1
 8006890:	d103      	bne.n	800689a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f000 fd7a 	bl	800738c <vPortFree>
	}
 8006898:	e010      	b.n	80068bc <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80068a0:	2b02      	cmp	r3, #2
 80068a2:	d00b      	beq.n	80068bc <prvDeleteTCB+0x58>
 80068a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068a8:	b672      	cpsid	i
 80068aa:	f383 8811 	msr	BASEPRI, r3
 80068ae:	f3bf 8f6f 	isb	sy
 80068b2:	f3bf 8f4f 	dsb	sy
 80068b6:	b662      	cpsie	i
 80068b8:	60fb      	str	r3, [r7, #12]
 80068ba:	e7fe      	b.n	80068ba <prvDeleteTCB+0x56>
	}
 80068bc:	bf00      	nop
 80068be:	3710      	adds	r7, #16
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}

080068c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80068c4:	b480      	push	{r7}
 80068c6:	b083      	sub	sp, #12
 80068c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80068ca:	4b0f      	ldr	r3, [pc, #60]	; (8006908 <prvResetNextTaskUnblockTime+0x44>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d101      	bne.n	80068d8 <prvResetNextTaskUnblockTime+0x14>
 80068d4:	2301      	movs	r3, #1
 80068d6:	e000      	b.n	80068da <prvResetNextTaskUnblockTime+0x16>
 80068d8:	2300      	movs	r3, #0
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d004      	beq.n	80068e8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80068de:	4b0b      	ldr	r3, [pc, #44]	; (800690c <prvResetNextTaskUnblockTime+0x48>)
 80068e0:	f04f 32ff 	mov.w	r2, #4294967295
 80068e4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80068e6:	e008      	b.n	80068fa <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80068e8:	4b07      	ldr	r3, [pc, #28]	; (8006908 <prvResetNextTaskUnblockTime+0x44>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	68db      	ldr	r3, [r3, #12]
 80068ee:	68db      	ldr	r3, [r3, #12]
 80068f0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	4a05      	ldr	r2, [pc, #20]	; (800690c <prvResetNextTaskUnblockTime+0x48>)
 80068f8:	6013      	str	r3, [r2, #0]
}
 80068fa:	bf00      	nop
 80068fc:	370c      	adds	r7, #12
 80068fe:	46bd      	mov	sp, r7
 8006900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006904:	4770      	bx	lr
 8006906:	bf00      	nop
 8006908:	2000035c 	.word	0x2000035c
 800690c:	200003c4 	.word	0x200003c4

08006910 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006910:	b480      	push	{r7}
 8006912:	b083      	sub	sp, #12
 8006914:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006916:	4b0b      	ldr	r3, [pc, #44]	; (8006944 <xTaskGetSchedulerState+0x34>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d102      	bne.n	8006924 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800691e:	2301      	movs	r3, #1
 8006920:	607b      	str	r3, [r7, #4]
 8006922:	e008      	b.n	8006936 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006924:	4b08      	ldr	r3, [pc, #32]	; (8006948 <xTaskGetSchedulerState+0x38>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d102      	bne.n	8006932 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800692c:	2302      	movs	r3, #2
 800692e:	607b      	str	r3, [r7, #4]
 8006930:	e001      	b.n	8006936 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006932:	2300      	movs	r3, #0
 8006934:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006936:	687b      	ldr	r3, [r7, #4]
	}
 8006938:	4618      	mov	r0, r3
 800693a:	370c      	adds	r7, #12
 800693c:	46bd      	mov	sp, r7
 800693e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006942:	4770      	bx	lr
 8006944:	200003b0 	.word	0x200003b0
 8006948:	200003cc 	.word	0x200003cc

0800694c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800694c:	b580      	push	{r7, lr}
 800694e:	b084      	sub	sp, #16
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006958:	2300      	movs	r3, #0
 800695a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d06e      	beq.n	8006a40 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006966:	4b39      	ldr	r3, [pc, #228]	; (8006a4c <xTaskPriorityInherit+0x100>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800696c:	429a      	cmp	r2, r3
 800696e:	d25e      	bcs.n	8006a2e <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	699b      	ldr	r3, [r3, #24]
 8006974:	2b00      	cmp	r3, #0
 8006976:	db06      	blt.n	8006986 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006978:	4b34      	ldr	r3, [pc, #208]	; (8006a4c <xTaskPriorityInherit+0x100>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800697e:	f1c3 0207 	rsb	r2, r3, #7
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	6959      	ldr	r1, [r3, #20]
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800698e:	4613      	mov	r3, r2
 8006990:	009b      	lsls	r3, r3, #2
 8006992:	4413      	add	r3, r2
 8006994:	009b      	lsls	r3, r3, #2
 8006996:	4a2e      	ldr	r2, [pc, #184]	; (8006a50 <xTaskPriorityInherit+0x104>)
 8006998:	4413      	add	r3, r2
 800699a:	4299      	cmp	r1, r3
 800699c:	d101      	bne.n	80069a2 <xTaskPriorityInherit+0x56>
 800699e:	2301      	movs	r3, #1
 80069a0:	e000      	b.n	80069a4 <xTaskPriorityInherit+0x58>
 80069a2:	2300      	movs	r3, #0
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d03a      	beq.n	8006a1e <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	3304      	adds	r3, #4
 80069ac:	4618      	mov	r0, r3
 80069ae:	f7fe fc1b 	bl	80051e8 <uxListRemove>
 80069b2:	4603      	mov	r3, r0
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d115      	bne.n	80069e4 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069bc:	4924      	ldr	r1, [pc, #144]	; (8006a50 <xTaskPriorityInherit+0x104>)
 80069be:	4613      	mov	r3, r2
 80069c0:	009b      	lsls	r3, r3, #2
 80069c2:	4413      	add	r3, r2
 80069c4:	009b      	lsls	r3, r3, #2
 80069c6:	440b      	add	r3, r1
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d10a      	bne.n	80069e4 <xTaskPriorityInherit+0x98>
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069d2:	2201      	movs	r2, #1
 80069d4:	fa02 f303 	lsl.w	r3, r2, r3
 80069d8:	43da      	mvns	r2, r3
 80069da:	4b1e      	ldr	r3, [pc, #120]	; (8006a54 <xTaskPriorityInherit+0x108>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4013      	ands	r3, r2
 80069e0:	4a1c      	ldr	r2, [pc, #112]	; (8006a54 <xTaskPriorityInherit+0x108>)
 80069e2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80069e4:	4b19      	ldr	r3, [pc, #100]	; (8006a4c <xTaskPriorityInherit+0x100>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069f2:	2201      	movs	r2, #1
 80069f4:	409a      	lsls	r2, r3
 80069f6:	4b17      	ldr	r3, [pc, #92]	; (8006a54 <xTaskPriorityInherit+0x108>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4313      	orrs	r3, r2
 80069fc:	4a15      	ldr	r2, [pc, #84]	; (8006a54 <xTaskPriorityInherit+0x108>)
 80069fe:	6013      	str	r3, [r2, #0]
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a04:	4613      	mov	r3, r2
 8006a06:	009b      	lsls	r3, r3, #2
 8006a08:	4413      	add	r3, r2
 8006a0a:	009b      	lsls	r3, r3, #2
 8006a0c:	4a10      	ldr	r2, [pc, #64]	; (8006a50 <xTaskPriorityInherit+0x104>)
 8006a0e:	441a      	add	r2, r3
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	3304      	adds	r3, #4
 8006a14:	4619      	mov	r1, r3
 8006a16:	4610      	mov	r0, r2
 8006a18:	f7fe fb89 	bl	800512e <vListInsertEnd>
 8006a1c:	e004      	b.n	8006a28 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006a1e:	4b0b      	ldr	r3, [pc, #44]	; (8006a4c <xTaskPriorityInherit+0x100>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006a28:	2301      	movs	r3, #1
 8006a2a:	60fb      	str	r3, [r7, #12]
 8006a2c:	e008      	b.n	8006a40 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006a32:	4b06      	ldr	r3, [pc, #24]	; (8006a4c <xTaskPriorityInherit+0x100>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a38:	429a      	cmp	r2, r3
 8006a3a:	d201      	bcs.n	8006a40 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006a40:	68fb      	ldr	r3, [r7, #12]
	}
 8006a42:	4618      	mov	r0, r3
 8006a44:	3710      	adds	r7, #16
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}
 8006a4a:	bf00      	nop
 8006a4c:	200002a4 	.word	0x200002a4
 8006a50:	200002a8 	.word	0x200002a8
 8006a54:	200003ac 	.word	0x200003ac

08006a58 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b086      	sub	sp, #24
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006a64:	2300      	movs	r3, #0
 8006a66:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d070      	beq.n	8006b50 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006a6e:	4b3b      	ldr	r3, [pc, #236]	; (8006b5c <xTaskPriorityDisinherit+0x104>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	693a      	ldr	r2, [r7, #16]
 8006a74:	429a      	cmp	r2, r3
 8006a76:	d00b      	beq.n	8006a90 <xTaskPriorityDisinherit+0x38>
 8006a78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a7c:	b672      	cpsid	i
 8006a7e:	f383 8811 	msr	BASEPRI, r3
 8006a82:	f3bf 8f6f 	isb	sy
 8006a86:	f3bf 8f4f 	dsb	sy
 8006a8a:	b662      	cpsie	i
 8006a8c:	60fb      	str	r3, [r7, #12]
 8006a8e:	e7fe      	b.n	8006a8e <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 8006a90:	693b      	ldr	r3, [r7, #16]
 8006a92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d10b      	bne.n	8006ab0 <xTaskPriorityDisinherit+0x58>
 8006a98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a9c:	b672      	cpsid	i
 8006a9e:	f383 8811 	msr	BASEPRI, r3
 8006aa2:	f3bf 8f6f 	isb	sy
 8006aa6:	f3bf 8f4f 	dsb	sy
 8006aaa:	b662      	cpsie	i
 8006aac:	60bb      	str	r3, [r7, #8]
 8006aae:	e7fe      	b.n	8006aae <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ab4:	1e5a      	subs	r2, r3, #1
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006aba:	693b      	ldr	r3, [r7, #16]
 8006abc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d044      	beq.n	8006b50 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d140      	bne.n	8006b50 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	3304      	adds	r3, #4
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f7fe fb88 	bl	80051e8 <uxListRemove>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d115      	bne.n	8006b0a <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ae2:	491f      	ldr	r1, [pc, #124]	; (8006b60 <xTaskPriorityDisinherit+0x108>)
 8006ae4:	4613      	mov	r3, r2
 8006ae6:	009b      	lsls	r3, r3, #2
 8006ae8:	4413      	add	r3, r2
 8006aea:	009b      	lsls	r3, r3, #2
 8006aec:	440b      	add	r3, r1
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d10a      	bne.n	8006b0a <xTaskPriorityDisinherit+0xb2>
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006af8:	2201      	movs	r2, #1
 8006afa:	fa02 f303 	lsl.w	r3, r2, r3
 8006afe:	43da      	mvns	r2, r3
 8006b00:	4b18      	ldr	r3, [pc, #96]	; (8006b64 <xTaskPriorityDisinherit+0x10c>)
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4013      	ands	r3, r2
 8006b06:	4a17      	ldr	r2, [pc, #92]	; (8006b64 <xTaskPriorityDisinherit+0x10c>)
 8006b08:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b0e:	693b      	ldr	r3, [r7, #16]
 8006b10:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b12:	693b      	ldr	r3, [r7, #16]
 8006b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b16:	f1c3 0207 	rsb	r2, r3, #7
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006b1e:	693b      	ldr	r3, [r7, #16]
 8006b20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b22:	2201      	movs	r2, #1
 8006b24:	409a      	lsls	r2, r3
 8006b26:	4b0f      	ldr	r3, [pc, #60]	; (8006b64 <xTaskPriorityDisinherit+0x10c>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	4a0d      	ldr	r2, [pc, #52]	; (8006b64 <xTaskPriorityDisinherit+0x10c>)
 8006b2e:	6013      	str	r3, [r2, #0]
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b34:	4613      	mov	r3, r2
 8006b36:	009b      	lsls	r3, r3, #2
 8006b38:	4413      	add	r3, r2
 8006b3a:	009b      	lsls	r3, r3, #2
 8006b3c:	4a08      	ldr	r2, [pc, #32]	; (8006b60 <xTaskPriorityDisinherit+0x108>)
 8006b3e:	441a      	add	r2, r3
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	3304      	adds	r3, #4
 8006b44:	4619      	mov	r1, r3
 8006b46:	4610      	mov	r0, r2
 8006b48:	f7fe faf1 	bl	800512e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006b50:	697b      	ldr	r3, [r7, #20]
	}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3718      	adds	r7, #24
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop
 8006b5c:	200002a4 	.word	0x200002a4
 8006b60:	200002a8 	.word	0x200002a8
 8006b64:	200003ac 	.word	0x200003ac

08006b68 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b088      	sub	sp, #32
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006b76:	2301      	movs	r3, #1
 8006b78:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	f000 808a 	beq.w	8006c96 <vTaskPriorityDisinheritAfterTimeout+0x12e>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006b82:	69bb      	ldr	r3, [r7, #24]
 8006b84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d10b      	bne.n	8006ba2 <vTaskPriorityDisinheritAfterTimeout+0x3a>
 8006b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b8e:	b672      	cpsid	i
 8006b90:	f383 8811 	msr	BASEPRI, r3
 8006b94:	f3bf 8f6f 	isb	sy
 8006b98:	f3bf 8f4f 	dsb	sy
 8006b9c:	b662      	cpsie	i
 8006b9e:	60fb      	str	r3, [r7, #12]
 8006ba0:	e7fe      	b.n	8006ba0 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006ba2:	69bb      	ldr	r3, [r7, #24]
 8006ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ba6:	683a      	ldr	r2, [r7, #0]
 8006ba8:	429a      	cmp	r2, r3
 8006baa:	d902      	bls.n	8006bb2 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	61fb      	str	r3, [r7, #28]
 8006bb0:	e002      	b.n	8006bb8 <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006bb2:	69bb      	ldr	r3, [r7, #24]
 8006bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bb6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006bb8:	69bb      	ldr	r3, [r7, #24]
 8006bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bbc:	69fa      	ldr	r2, [r7, #28]
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d069      	beq.n	8006c96 <vTaskPriorityDisinheritAfterTimeout+0x12e>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006bc2:	69bb      	ldr	r3, [r7, #24]
 8006bc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bc6:	697a      	ldr	r2, [r7, #20]
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	d164      	bne.n	8006c96 <vTaskPriorityDisinheritAfterTimeout+0x12e>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006bcc:	4b34      	ldr	r3, [pc, #208]	; (8006ca0 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	69ba      	ldr	r2, [r7, #24]
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d10b      	bne.n	8006bee <vTaskPriorityDisinheritAfterTimeout+0x86>
 8006bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bda:	b672      	cpsid	i
 8006bdc:	f383 8811 	msr	BASEPRI, r3
 8006be0:	f3bf 8f6f 	isb	sy
 8006be4:	f3bf 8f4f 	dsb	sy
 8006be8:	b662      	cpsie	i
 8006bea:	60bb      	str	r3, [r7, #8]
 8006bec:	e7fe      	b.n	8006bec <vTaskPriorityDisinheritAfterTimeout+0x84>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006bee:	69bb      	ldr	r3, [r7, #24]
 8006bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bf2:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006bf4:	69bb      	ldr	r3, [r7, #24]
 8006bf6:	69fa      	ldr	r2, [r7, #28]
 8006bf8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006bfa:	69bb      	ldr	r3, [r7, #24]
 8006bfc:	699b      	ldr	r3, [r3, #24]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	db04      	blt.n	8006c0c <vTaskPriorityDisinheritAfterTimeout+0xa4>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c02:	69fb      	ldr	r3, [r7, #28]
 8006c04:	f1c3 0207 	rsb	r2, r3, #7
 8006c08:	69bb      	ldr	r3, [r7, #24]
 8006c0a:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006c0c:	69bb      	ldr	r3, [r7, #24]
 8006c0e:	6959      	ldr	r1, [r3, #20]
 8006c10:	693a      	ldr	r2, [r7, #16]
 8006c12:	4613      	mov	r3, r2
 8006c14:	009b      	lsls	r3, r3, #2
 8006c16:	4413      	add	r3, r2
 8006c18:	009b      	lsls	r3, r3, #2
 8006c1a:	4a22      	ldr	r2, [pc, #136]	; (8006ca4 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8006c1c:	4413      	add	r3, r2
 8006c1e:	4299      	cmp	r1, r3
 8006c20:	d101      	bne.n	8006c26 <vTaskPriorityDisinheritAfterTimeout+0xbe>
 8006c22:	2301      	movs	r3, #1
 8006c24:	e000      	b.n	8006c28 <vTaskPriorityDisinheritAfterTimeout+0xc0>
 8006c26:	2300      	movs	r3, #0
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d034      	beq.n	8006c96 <vTaskPriorityDisinheritAfterTimeout+0x12e>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006c2c:	69bb      	ldr	r3, [r7, #24]
 8006c2e:	3304      	adds	r3, #4
 8006c30:	4618      	mov	r0, r3
 8006c32:	f7fe fad9 	bl	80051e8 <uxListRemove>
 8006c36:	4603      	mov	r3, r0
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d115      	bne.n	8006c68 <vTaskPriorityDisinheritAfterTimeout+0x100>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006c3c:	69bb      	ldr	r3, [r7, #24]
 8006c3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c40:	4918      	ldr	r1, [pc, #96]	; (8006ca4 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8006c42:	4613      	mov	r3, r2
 8006c44:	009b      	lsls	r3, r3, #2
 8006c46:	4413      	add	r3, r2
 8006c48:	009b      	lsls	r3, r3, #2
 8006c4a:	440b      	add	r3, r1
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d10a      	bne.n	8006c68 <vTaskPriorityDisinheritAfterTimeout+0x100>
 8006c52:	69bb      	ldr	r3, [r7, #24]
 8006c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c56:	2201      	movs	r2, #1
 8006c58:	fa02 f303 	lsl.w	r3, r2, r3
 8006c5c:	43da      	mvns	r2, r3
 8006c5e:	4b12      	ldr	r3, [pc, #72]	; (8006ca8 <vTaskPriorityDisinheritAfterTimeout+0x140>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4013      	ands	r3, r2
 8006c64:	4a10      	ldr	r2, [pc, #64]	; (8006ca8 <vTaskPriorityDisinheritAfterTimeout+0x140>)
 8006c66:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006c68:	69bb      	ldr	r3, [r7, #24]
 8006c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c6c:	2201      	movs	r2, #1
 8006c6e:	409a      	lsls	r2, r3
 8006c70:	4b0d      	ldr	r3, [pc, #52]	; (8006ca8 <vTaskPriorityDisinheritAfterTimeout+0x140>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4313      	orrs	r3, r2
 8006c76:	4a0c      	ldr	r2, [pc, #48]	; (8006ca8 <vTaskPriorityDisinheritAfterTimeout+0x140>)
 8006c78:	6013      	str	r3, [r2, #0]
 8006c7a:	69bb      	ldr	r3, [r7, #24]
 8006c7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c7e:	4613      	mov	r3, r2
 8006c80:	009b      	lsls	r3, r3, #2
 8006c82:	4413      	add	r3, r2
 8006c84:	009b      	lsls	r3, r3, #2
 8006c86:	4a07      	ldr	r2, [pc, #28]	; (8006ca4 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8006c88:	441a      	add	r2, r3
 8006c8a:	69bb      	ldr	r3, [r7, #24]
 8006c8c:	3304      	adds	r3, #4
 8006c8e:	4619      	mov	r1, r3
 8006c90:	4610      	mov	r0, r2
 8006c92:	f7fe fa4c 	bl	800512e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006c96:	bf00      	nop
 8006c98:	3720      	adds	r7, #32
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bd80      	pop	{r7, pc}
 8006c9e:	bf00      	nop
 8006ca0:	200002a4 	.word	0x200002a4
 8006ca4:	200002a8 	.word	0x200002a8
 8006ca8:	200003ac 	.word	0x200003ac

08006cac <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8006cac:	b480      	push	{r7}
 8006cae:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006cb0:	4b07      	ldr	r3, [pc, #28]	; (8006cd0 <pvTaskIncrementMutexHeldCount+0x24>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d004      	beq.n	8006cc2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006cb8:	4b05      	ldr	r3, [pc, #20]	; (8006cd0 <pvTaskIncrementMutexHeldCount+0x24>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006cbe:	3201      	adds	r2, #1
 8006cc0:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8006cc2:	4b03      	ldr	r3, [pc, #12]	; (8006cd0 <pvTaskIncrementMutexHeldCount+0x24>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
	}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cce:	4770      	bx	lr
 8006cd0:	200002a4 	.word	0x200002a4

08006cd4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b084      	sub	sp, #16
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
 8006cdc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006cde:	4b29      	ldr	r3, [pc, #164]	; (8006d84 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ce4:	4b28      	ldr	r3, [pc, #160]	; (8006d88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	3304      	adds	r3, #4
 8006cea:	4618      	mov	r0, r3
 8006cec:	f7fe fa7c 	bl	80051e8 <uxListRemove>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d10b      	bne.n	8006d0e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8006cf6:	4b24      	ldr	r3, [pc, #144]	; (8006d88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cfc:	2201      	movs	r2, #1
 8006cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8006d02:	43da      	mvns	r2, r3
 8006d04:	4b21      	ldr	r3, [pc, #132]	; (8006d8c <prvAddCurrentTaskToDelayedList+0xb8>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4013      	ands	r3, r2
 8006d0a:	4a20      	ldr	r2, [pc, #128]	; (8006d8c <prvAddCurrentTaskToDelayedList+0xb8>)
 8006d0c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d14:	d10a      	bne.n	8006d2c <prvAddCurrentTaskToDelayedList+0x58>
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d007      	beq.n	8006d2c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d1c:	4b1a      	ldr	r3, [pc, #104]	; (8006d88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	3304      	adds	r3, #4
 8006d22:	4619      	mov	r1, r3
 8006d24:	481a      	ldr	r0, [pc, #104]	; (8006d90 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006d26:	f7fe fa02 	bl	800512e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006d2a:	e026      	b.n	8006d7a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006d2c:	68fa      	ldr	r2, [r7, #12]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	4413      	add	r3, r2
 8006d32:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006d34:	4b14      	ldr	r3, [pc, #80]	; (8006d88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	68ba      	ldr	r2, [r7, #8]
 8006d3a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006d3c:	68ba      	ldr	r2, [r7, #8]
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d209      	bcs.n	8006d58 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d44:	4b13      	ldr	r3, [pc, #76]	; (8006d94 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006d46:	681a      	ldr	r2, [r3, #0]
 8006d48:	4b0f      	ldr	r3, [pc, #60]	; (8006d88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	3304      	adds	r3, #4
 8006d4e:	4619      	mov	r1, r3
 8006d50:	4610      	mov	r0, r2
 8006d52:	f7fe fa10 	bl	8005176 <vListInsert>
}
 8006d56:	e010      	b.n	8006d7a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d58:	4b0f      	ldr	r3, [pc, #60]	; (8006d98 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006d5a:	681a      	ldr	r2, [r3, #0]
 8006d5c:	4b0a      	ldr	r3, [pc, #40]	; (8006d88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	3304      	adds	r3, #4
 8006d62:	4619      	mov	r1, r3
 8006d64:	4610      	mov	r0, r2
 8006d66:	f7fe fa06 	bl	8005176 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006d6a:	4b0c      	ldr	r3, [pc, #48]	; (8006d9c <prvAddCurrentTaskToDelayedList+0xc8>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	68ba      	ldr	r2, [r7, #8]
 8006d70:	429a      	cmp	r2, r3
 8006d72:	d202      	bcs.n	8006d7a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006d74:	4a09      	ldr	r2, [pc, #36]	; (8006d9c <prvAddCurrentTaskToDelayedList+0xc8>)
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	6013      	str	r3, [r2, #0]
}
 8006d7a:	bf00      	nop
 8006d7c:	3710      	adds	r7, #16
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bd80      	pop	{r7, pc}
 8006d82:	bf00      	nop
 8006d84:	200003a8 	.word	0x200003a8
 8006d88:	200002a4 	.word	0x200002a4
 8006d8c:	200003ac 	.word	0x200003ac
 8006d90:	20000390 	.word	0x20000390
 8006d94:	20000360 	.word	0x20000360
 8006d98:	2000035c 	.word	0x2000035c
 8006d9c:	200003c4 	.word	0x200003c4

08006da0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006da0:	b480      	push	{r7}
 8006da2:	b085      	sub	sp, #20
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	60f8      	str	r0, [r7, #12]
 8006da8:	60b9      	str	r1, [r7, #8]
 8006daa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	3b04      	subs	r3, #4
 8006db0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006db8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	3b04      	subs	r3, #4
 8006dbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	f023 0201 	bic.w	r2, r3, #1
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	3b04      	subs	r3, #4
 8006dce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006dd0:	4a0c      	ldr	r2, [pc, #48]	; (8006e04 <pxPortInitialiseStack+0x64>)
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	3b14      	subs	r3, #20
 8006dda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006ddc:	687a      	ldr	r2, [r7, #4]
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	3b04      	subs	r3, #4
 8006de6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f06f 0202 	mvn.w	r2, #2
 8006dee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	3b20      	subs	r3, #32
 8006df4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006df6:	68fb      	ldr	r3, [r7, #12]
}
 8006df8:	4618      	mov	r0, r3
 8006dfa:	3714      	adds	r7, #20
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr
 8006e04:	08006e09 	.word	0x08006e09

08006e08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b085      	sub	sp, #20
 8006e0c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006e12:	4b13      	ldr	r3, [pc, #76]	; (8006e60 <prvTaskExitError+0x58>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e1a:	d00b      	beq.n	8006e34 <prvTaskExitError+0x2c>
 8006e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e20:	b672      	cpsid	i
 8006e22:	f383 8811 	msr	BASEPRI, r3
 8006e26:	f3bf 8f6f 	isb	sy
 8006e2a:	f3bf 8f4f 	dsb	sy
 8006e2e:	b662      	cpsie	i
 8006e30:	60fb      	str	r3, [r7, #12]
 8006e32:	e7fe      	b.n	8006e32 <prvTaskExitError+0x2a>
 8006e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e38:	b672      	cpsid	i
 8006e3a:	f383 8811 	msr	BASEPRI, r3
 8006e3e:	f3bf 8f6f 	isb	sy
 8006e42:	f3bf 8f4f 	dsb	sy
 8006e46:	b662      	cpsie	i
 8006e48:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006e4a:	bf00      	nop
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d0fc      	beq.n	8006e4c <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006e52:	bf00      	nop
 8006e54:	3714      	adds	r7, #20
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr
 8006e5e:	bf00      	nop
 8006e60:	20000008 	.word	0x20000008
	...

08006e70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006e70:	4b07      	ldr	r3, [pc, #28]	; (8006e90 <pxCurrentTCBConst2>)
 8006e72:	6819      	ldr	r1, [r3, #0]
 8006e74:	6808      	ldr	r0, [r1, #0]
 8006e76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e7a:	f380 8809 	msr	PSP, r0
 8006e7e:	f3bf 8f6f 	isb	sy
 8006e82:	f04f 0000 	mov.w	r0, #0
 8006e86:	f380 8811 	msr	BASEPRI, r0
 8006e8a:	4770      	bx	lr
 8006e8c:	f3af 8000 	nop.w

08006e90 <pxCurrentTCBConst2>:
 8006e90:	200002a4 	.word	0x200002a4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006e94:	bf00      	nop
 8006e96:	bf00      	nop

08006e98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006e98:	4808      	ldr	r0, [pc, #32]	; (8006ebc <prvPortStartFirstTask+0x24>)
 8006e9a:	6800      	ldr	r0, [r0, #0]
 8006e9c:	6800      	ldr	r0, [r0, #0]
 8006e9e:	f380 8808 	msr	MSP, r0
 8006ea2:	f04f 0000 	mov.w	r0, #0
 8006ea6:	f380 8814 	msr	CONTROL, r0
 8006eaa:	b662      	cpsie	i
 8006eac:	b661      	cpsie	f
 8006eae:	f3bf 8f4f 	dsb	sy
 8006eb2:	f3bf 8f6f 	isb	sy
 8006eb6:	df00      	svc	0
 8006eb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006eba:	bf00      	nop
 8006ebc:	e000ed08 	.word	0xe000ed08

08006ec0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b084      	sub	sp, #16
 8006ec4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006ec6:	4b36      	ldr	r3, [pc, #216]	; (8006fa0 <xPortStartScheduler+0xe0>)
 8006ec8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	781b      	ldrb	r3, [r3, #0]
 8006ece:	b2db      	uxtb	r3, r3
 8006ed0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	22ff      	movs	r2, #255	; 0xff
 8006ed6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	781b      	ldrb	r3, [r3, #0]
 8006edc:	b2db      	uxtb	r3, r3
 8006ede:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006ee0:	78fb      	ldrb	r3, [r7, #3]
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006ee8:	b2da      	uxtb	r2, r3
 8006eea:	4b2e      	ldr	r3, [pc, #184]	; (8006fa4 <xPortStartScheduler+0xe4>)
 8006eec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006eee:	4b2e      	ldr	r3, [pc, #184]	; (8006fa8 <xPortStartScheduler+0xe8>)
 8006ef0:	2207      	movs	r2, #7
 8006ef2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ef4:	e009      	b.n	8006f0a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006ef6:	4b2c      	ldr	r3, [pc, #176]	; (8006fa8 <xPortStartScheduler+0xe8>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	3b01      	subs	r3, #1
 8006efc:	4a2a      	ldr	r2, [pc, #168]	; (8006fa8 <xPortStartScheduler+0xe8>)
 8006efe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006f00:	78fb      	ldrb	r3, [r7, #3]
 8006f02:	b2db      	uxtb	r3, r3
 8006f04:	005b      	lsls	r3, r3, #1
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006f0a:	78fb      	ldrb	r3, [r7, #3]
 8006f0c:	b2db      	uxtb	r3, r3
 8006f0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f12:	2b80      	cmp	r3, #128	; 0x80
 8006f14:	d0ef      	beq.n	8006ef6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006f16:	4b24      	ldr	r3, [pc, #144]	; (8006fa8 <xPortStartScheduler+0xe8>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f1c3 0307 	rsb	r3, r3, #7
 8006f1e:	2b04      	cmp	r3, #4
 8006f20:	d00b      	beq.n	8006f3a <xPortStartScheduler+0x7a>
 8006f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f26:	b672      	cpsid	i
 8006f28:	f383 8811 	msr	BASEPRI, r3
 8006f2c:	f3bf 8f6f 	isb	sy
 8006f30:	f3bf 8f4f 	dsb	sy
 8006f34:	b662      	cpsie	i
 8006f36:	60bb      	str	r3, [r7, #8]
 8006f38:	e7fe      	b.n	8006f38 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006f3a:	4b1b      	ldr	r3, [pc, #108]	; (8006fa8 <xPortStartScheduler+0xe8>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	021b      	lsls	r3, r3, #8
 8006f40:	4a19      	ldr	r2, [pc, #100]	; (8006fa8 <xPortStartScheduler+0xe8>)
 8006f42:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006f44:	4b18      	ldr	r3, [pc, #96]	; (8006fa8 <xPortStartScheduler+0xe8>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006f4c:	4a16      	ldr	r2, [pc, #88]	; (8006fa8 <xPortStartScheduler+0xe8>)
 8006f4e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	b2da      	uxtb	r2, r3
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006f58:	4b14      	ldr	r3, [pc, #80]	; (8006fac <xPortStartScheduler+0xec>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a13      	ldr	r2, [pc, #76]	; (8006fac <xPortStartScheduler+0xec>)
 8006f5e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006f62:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006f64:	4b11      	ldr	r3, [pc, #68]	; (8006fac <xPortStartScheduler+0xec>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	4a10      	ldr	r2, [pc, #64]	; (8006fac <xPortStartScheduler+0xec>)
 8006f6a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006f6e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006f70:	f000 f8d4 	bl	800711c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006f74:	4b0e      	ldr	r3, [pc, #56]	; (8006fb0 <xPortStartScheduler+0xf0>)
 8006f76:	2200      	movs	r2, #0
 8006f78:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006f7a:	f000 f8f3 	bl	8007164 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006f7e:	4b0d      	ldr	r3, [pc, #52]	; (8006fb4 <xPortStartScheduler+0xf4>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a0c      	ldr	r2, [pc, #48]	; (8006fb4 <xPortStartScheduler+0xf4>)
 8006f84:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006f88:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006f8a:	f7ff ff85 	bl	8006e98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006f8e:	f7ff fa79 	bl	8006484 <vTaskSwitchContext>
	prvTaskExitError();
 8006f92:	f7ff ff39 	bl	8006e08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006f96:	2300      	movs	r3, #0
}
 8006f98:	4618      	mov	r0, r3
 8006f9a:	3710      	adds	r7, #16
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bd80      	pop	{r7, pc}
 8006fa0:	e000e400 	.word	0xe000e400
 8006fa4:	200003d0 	.word	0x200003d0
 8006fa8:	200003d4 	.word	0x200003d4
 8006fac:	e000ed20 	.word	0xe000ed20
 8006fb0:	20000008 	.word	0x20000008
 8006fb4:	e000ef34 	.word	0xe000ef34

08006fb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b083      	sub	sp, #12
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fc2:	b672      	cpsid	i
 8006fc4:	f383 8811 	msr	BASEPRI, r3
 8006fc8:	f3bf 8f6f 	isb	sy
 8006fcc:	f3bf 8f4f 	dsb	sy
 8006fd0:	b662      	cpsie	i
 8006fd2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006fd4:	4b0f      	ldr	r3, [pc, #60]	; (8007014 <vPortEnterCritical+0x5c>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	3301      	adds	r3, #1
 8006fda:	4a0e      	ldr	r2, [pc, #56]	; (8007014 <vPortEnterCritical+0x5c>)
 8006fdc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006fde:	4b0d      	ldr	r3, [pc, #52]	; (8007014 <vPortEnterCritical+0x5c>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	2b01      	cmp	r3, #1
 8006fe4:	d110      	bne.n	8007008 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006fe6:	4b0c      	ldr	r3, [pc, #48]	; (8007018 <vPortEnterCritical+0x60>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	b2db      	uxtb	r3, r3
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d00b      	beq.n	8007008 <vPortEnterCritical+0x50>
 8006ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ff4:	b672      	cpsid	i
 8006ff6:	f383 8811 	msr	BASEPRI, r3
 8006ffa:	f3bf 8f6f 	isb	sy
 8006ffe:	f3bf 8f4f 	dsb	sy
 8007002:	b662      	cpsie	i
 8007004:	603b      	str	r3, [r7, #0]
 8007006:	e7fe      	b.n	8007006 <vPortEnterCritical+0x4e>
	}
}
 8007008:	bf00      	nop
 800700a:	370c      	adds	r7, #12
 800700c:	46bd      	mov	sp, r7
 800700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007012:	4770      	bx	lr
 8007014:	20000008 	.word	0x20000008
 8007018:	e000ed04 	.word	0xe000ed04

0800701c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800701c:	b480      	push	{r7}
 800701e:	b083      	sub	sp, #12
 8007020:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007022:	4b12      	ldr	r3, [pc, #72]	; (800706c <vPortExitCritical+0x50>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d10b      	bne.n	8007042 <vPortExitCritical+0x26>
 800702a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800702e:	b672      	cpsid	i
 8007030:	f383 8811 	msr	BASEPRI, r3
 8007034:	f3bf 8f6f 	isb	sy
 8007038:	f3bf 8f4f 	dsb	sy
 800703c:	b662      	cpsie	i
 800703e:	607b      	str	r3, [r7, #4]
 8007040:	e7fe      	b.n	8007040 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 8007042:	4b0a      	ldr	r3, [pc, #40]	; (800706c <vPortExitCritical+0x50>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	3b01      	subs	r3, #1
 8007048:	4a08      	ldr	r2, [pc, #32]	; (800706c <vPortExitCritical+0x50>)
 800704a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800704c:	4b07      	ldr	r3, [pc, #28]	; (800706c <vPortExitCritical+0x50>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d104      	bne.n	800705e <vPortExitCritical+0x42>
 8007054:	2300      	movs	r3, #0
 8007056:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800705e:	bf00      	nop
 8007060:	370c      	adds	r7, #12
 8007062:	46bd      	mov	sp, r7
 8007064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007068:	4770      	bx	lr
 800706a:	bf00      	nop
 800706c:	20000008 	.word	0x20000008

08007070 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007070:	f3ef 8009 	mrs	r0, PSP
 8007074:	f3bf 8f6f 	isb	sy
 8007078:	4b15      	ldr	r3, [pc, #84]	; (80070d0 <pxCurrentTCBConst>)
 800707a:	681a      	ldr	r2, [r3, #0]
 800707c:	f01e 0f10 	tst.w	lr, #16
 8007080:	bf08      	it	eq
 8007082:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007086:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800708a:	6010      	str	r0, [r2, #0]
 800708c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007090:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007094:	b672      	cpsid	i
 8007096:	f380 8811 	msr	BASEPRI, r0
 800709a:	f3bf 8f4f 	dsb	sy
 800709e:	f3bf 8f6f 	isb	sy
 80070a2:	b662      	cpsie	i
 80070a4:	f7ff f9ee 	bl	8006484 <vTaskSwitchContext>
 80070a8:	f04f 0000 	mov.w	r0, #0
 80070ac:	f380 8811 	msr	BASEPRI, r0
 80070b0:	bc09      	pop	{r0, r3}
 80070b2:	6819      	ldr	r1, [r3, #0]
 80070b4:	6808      	ldr	r0, [r1, #0]
 80070b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ba:	f01e 0f10 	tst.w	lr, #16
 80070be:	bf08      	it	eq
 80070c0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80070c4:	f380 8809 	msr	PSP, r0
 80070c8:	f3bf 8f6f 	isb	sy
 80070cc:	4770      	bx	lr
 80070ce:	bf00      	nop

080070d0 <pxCurrentTCBConst>:
 80070d0:	200002a4 	.word	0x200002a4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80070d4:	bf00      	nop
 80070d6:	bf00      	nop

080070d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b082      	sub	sp, #8
 80070dc:	af00      	add	r7, sp, #0
	__asm volatile
 80070de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070e2:	b672      	cpsid	i
 80070e4:	f383 8811 	msr	BASEPRI, r3
 80070e8:	f3bf 8f6f 	isb	sy
 80070ec:	f3bf 8f4f 	dsb	sy
 80070f0:	b662      	cpsie	i
 80070f2:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80070f4:	f7ff f908 	bl	8006308 <xTaskIncrementTick>
 80070f8:	4603      	mov	r3, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d003      	beq.n	8007106 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80070fe:	4b06      	ldr	r3, [pc, #24]	; (8007118 <SysTick_Handler+0x40>)
 8007100:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007104:	601a      	str	r2, [r3, #0]
 8007106:	2300      	movs	r3, #0
 8007108:	603b      	str	r3, [r7, #0]
	__asm volatile
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8007110:	bf00      	nop
 8007112:	3708      	adds	r7, #8
 8007114:	46bd      	mov	sp, r7
 8007116:	bd80      	pop	{r7, pc}
 8007118:	e000ed04 	.word	0xe000ed04

0800711c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800711c:	b480      	push	{r7}
 800711e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007120:	4b0b      	ldr	r3, [pc, #44]	; (8007150 <vPortSetupTimerInterrupt+0x34>)
 8007122:	2200      	movs	r2, #0
 8007124:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007126:	4b0b      	ldr	r3, [pc, #44]	; (8007154 <vPortSetupTimerInterrupt+0x38>)
 8007128:	2200      	movs	r2, #0
 800712a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800712c:	4b0a      	ldr	r3, [pc, #40]	; (8007158 <vPortSetupTimerInterrupt+0x3c>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a0a      	ldr	r2, [pc, #40]	; (800715c <vPortSetupTimerInterrupt+0x40>)
 8007132:	fba2 2303 	umull	r2, r3, r2, r3
 8007136:	099b      	lsrs	r3, r3, #6
 8007138:	4a09      	ldr	r2, [pc, #36]	; (8007160 <vPortSetupTimerInterrupt+0x44>)
 800713a:	3b01      	subs	r3, #1
 800713c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800713e:	4b04      	ldr	r3, [pc, #16]	; (8007150 <vPortSetupTimerInterrupt+0x34>)
 8007140:	2207      	movs	r2, #7
 8007142:	601a      	str	r2, [r3, #0]
}
 8007144:	bf00      	nop
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr
 800714e:	bf00      	nop
 8007150:	e000e010 	.word	0xe000e010
 8007154:	e000e018 	.word	0xe000e018
 8007158:	20000000 	.word	0x20000000
 800715c:	10624dd3 	.word	0x10624dd3
 8007160:	e000e014 	.word	0xe000e014

08007164 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007164:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007174 <vPortEnableVFP+0x10>
 8007168:	6801      	ldr	r1, [r0, #0]
 800716a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800716e:	6001      	str	r1, [r0, #0]
 8007170:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007172:	bf00      	nop
 8007174:	e000ed88 	.word	0xe000ed88

08007178 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007178:	b480      	push	{r7}
 800717a:	b085      	sub	sp, #20
 800717c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800717e:	f3ef 8305 	mrs	r3, IPSR
 8007182:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2b0f      	cmp	r3, #15
 8007188:	d915      	bls.n	80071b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800718a:	4a18      	ldr	r2, [pc, #96]	; (80071ec <vPortValidateInterruptPriority+0x74>)
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	4413      	add	r3, r2
 8007190:	781b      	ldrb	r3, [r3, #0]
 8007192:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007194:	4b16      	ldr	r3, [pc, #88]	; (80071f0 <vPortValidateInterruptPriority+0x78>)
 8007196:	781b      	ldrb	r3, [r3, #0]
 8007198:	7afa      	ldrb	r2, [r7, #11]
 800719a:	429a      	cmp	r2, r3
 800719c:	d20b      	bcs.n	80071b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800719e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071a2:	b672      	cpsid	i
 80071a4:	f383 8811 	msr	BASEPRI, r3
 80071a8:	f3bf 8f6f 	isb	sy
 80071ac:	f3bf 8f4f 	dsb	sy
 80071b0:	b662      	cpsie	i
 80071b2:	607b      	str	r3, [r7, #4]
 80071b4:	e7fe      	b.n	80071b4 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80071b6:	4b0f      	ldr	r3, [pc, #60]	; (80071f4 <vPortValidateInterruptPriority+0x7c>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80071be:	4b0e      	ldr	r3, [pc, #56]	; (80071f8 <vPortValidateInterruptPriority+0x80>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	429a      	cmp	r2, r3
 80071c4:	d90b      	bls.n	80071de <vPortValidateInterruptPriority+0x66>
 80071c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ca:	b672      	cpsid	i
 80071cc:	f383 8811 	msr	BASEPRI, r3
 80071d0:	f3bf 8f6f 	isb	sy
 80071d4:	f3bf 8f4f 	dsb	sy
 80071d8:	b662      	cpsie	i
 80071da:	603b      	str	r3, [r7, #0]
 80071dc:	e7fe      	b.n	80071dc <vPortValidateInterruptPriority+0x64>
	}
 80071de:	bf00      	nop
 80071e0:	3714      	adds	r7, #20
 80071e2:	46bd      	mov	sp, r7
 80071e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e8:	4770      	bx	lr
 80071ea:	bf00      	nop
 80071ec:	e000e3f0 	.word	0xe000e3f0
 80071f0:	200003d0 	.word	0x200003d0
 80071f4:	e000ed0c 	.word	0xe000ed0c
 80071f8:	200003d4 	.word	0x200003d4

080071fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b08a      	sub	sp, #40	; 0x28
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007204:	2300      	movs	r3, #0
 8007206:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007208:	f7fe ffd2 	bl	80061b0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800720c:	4b5a      	ldr	r3, [pc, #360]	; (8007378 <pvPortMalloc+0x17c>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d101      	bne.n	8007218 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007214:	f000 f916 	bl	8007444 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007218:	4b58      	ldr	r3, [pc, #352]	; (800737c <pvPortMalloc+0x180>)
 800721a:	681a      	ldr	r2, [r3, #0]
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	4013      	ands	r3, r2
 8007220:	2b00      	cmp	r3, #0
 8007222:	f040 8090 	bne.w	8007346 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d01e      	beq.n	800726a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800722c:	2208      	movs	r2, #8
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	4413      	add	r3, r2
 8007232:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f003 0307 	and.w	r3, r3, #7
 800723a:	2b00      	cmp	r3, #0
 800723c:	d015      	beq.n	800726a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f023 0307 	bic.w	r3, r3, #7
 8007244:	3308      	adds	r3, #8
 8007246:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	f003 0307 	and.w	r3, r3, #7
 800724e:	2b00      	cmp	r3, #0
 8007250:	d00b      	beq.n	800726a <pvPortMalloc+0x6e>
 8007252:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007256:	b672      	cpsid	i
 8007258:	f383 8811 	msr	BASEPRI, r3
 800725c:	f3bf 8f6f 	isb	sy
 8007260:	f3bf 8f4f 	dsb	sy
 8007264:	b662      	cpsie	i
 8007266:	617b      	str	r3, [r7, #20]
 8007268:	e7fe      	b.n	8007268 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d06a      	beq.n	8007346 <pvPortMalloc+0x14a>
 8007270:	4b43      	ldr	r3, [pc, #268]	; (8007380 <pvPortMalloc+0x184>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	687a      	ldr	r2, [r7, #4]
 8007276:	429a      	cmp	r2, r3
 8007278:	d865      	bhi.n	8007346 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800727a:	4b42      	ldr	r3, [pc, #264]	; (8007384 <pvPortMalloc+0x188>)
 800727c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800727e:	4b41      	ldr	r3, [pc, #260]	; (8007384 <pvPortMalloc+0x188>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007284:	e004      	b.n	8007290 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007288:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800728a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007292:	685b      	ldr	r3, [r3, #4]
 8007294:	687a      	ldr	r2, [r7, #4]
 8007296:	429a      	cmp	r2, r3
 8007298:	d903      	bls.n	80072a2 <pvPortMalloc+0xa6>
 800729a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d1f1      	bne.n	8007286 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80072a2:	4b35      	ldr	r3, [pc, #212]	; (8007378 <pvPortMalloc+0x17c>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072a8:	429a      	cmp	r2, r3
 80072aa:	d04c      	beq.n	8007346 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80072ac:	6a3b      	ldr	r3, [r7, #32]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	2208      	movs	r2, #8
 80072b2:	4413      	add	r3, r2
 80072b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80072b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b8:	681a      	ldr	r2, [r3, #0]
 80072ba:	6a3b      	ldr	r3, [r7, #32]
 80072bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80072be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c0:	685a      	ldr	r2, [r3, #4]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	1ad2      	subs	r2, r2, r3
 80072c6:	2308      	movs	r3, #8
 80072c8:	005b      	lsls	r3, r3, #1
 80072ca:	429a      	cmp	r2, r3
 80072cc:	d920      	bls.n	8007310 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80072ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	4413      	add	r3, r2
 80072d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80072d6:	69bb      	ldr	r3, [r7, #24]
 80072d8:	f003 0307 	and.w	r3, r3, #7
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d00b      	beq.n	80072f8 <pvPortMalloc+0xfc>
 80072e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072e4:	b672      	cpsid	i
 80072e6:	f383 8811 	msr	BASEPRI, r3
 80072ea:	f3bf 8f6f 	isb	sy
 80072ee:	f3bf 8f4f 	dsb	sy
 80072f2:	b662      	cpsie	i
 80072f4:	613b      	str	r3, [r7, #16]
 80072f6:	e7fe      	b.n	80072f6 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80072f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072fa:	685a      	ldr	r2, [r3, #4]
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	1ad2      	subs	r2, r2, r3
 8007300:	69bb      	ldr	r3, [r7, #24]
 8007302:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007306:	687a      	ldr	r2, [r7, #4]
 8007308:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800730a:	69b8      	ldr	r0, [r7, #24]
 800730c:	f000 f8fc 	bl	8007508 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007310:	4b1b      	ldr	r3, [pc, #108]	; (8007380 <pvPortMalloc+0x184>)
 8007312:	681a      	ldr	r2, [r3, #0]
 8007314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	1ad3      	subs	r3, r2, r3
 800731a:	4a19      	ldr	r2, [pc, #100]	; (8007380 <pvPortMalloc+0x184>)
 800731c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800731e:	4b18      	ldr	r3, [pc, #96]	; (8007380 <pvPortMalloc+0x184>)
 8007320:	681a      	ldr	r2, [r3, #0]
 8007322:	4b19      	ldr	r3, [pc, #100]	; (8007388 <pvPortMalloc+0x18c>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	429a      	cmp	r2, r3
 8007328:	d203      	bcs.n	8007332 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800732a:	4b15      	ldr	r3, [pc, #84]	; (8007380 <pvPortMalloc+0x184>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	4a16      	ldr	r2, [pc, #88]	; (8007388 <pvPortMalloc+0x18c>)
 8007330:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007334:	685a      	ldr	r2, [r3, #4]
 8007336:	4b11      	ldr	r3, [pc, #68]	; (800737c <pvPortMalloc+0x180>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	431a      	orrs	r2, r3
 800733c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800733e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007342:	2200      	movs	r2, #0
 8007344:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007346:	f7fe ff41 	bl	80061cc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800734a:	69fb      	ldr	r3, [r7, #28]
 800734c:	f003 0307 	and.w	r3, r3, #7
 8007350:	2b00      	cmp	r3, #0
 8007352:	d00b      	beq.n	800736c <pvPortMalloc+0x170>
 8007354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007358:	b672      	cpsid	i
 800735a:	f383 8811 	msr	BASEPRI, r3
 800735e:	f3bf 8f6f 	isb	sy
 8007362:	f3bf 8f4f 	dsb	sy
 8007366:	b662      	cpsie	i
 8007368:	60fb      	str	r3, [r7, #12]
 800736a:	e7fe      	b.n	800736a <pvPortMalloc+0x16e>
	return pvReturn;
 800736c:	69fb      	ldr	r3, [r7, #28]
}
 800736e:	4618      	mov	r0, r3
 8007370:	3728      	adds	r7, #40	; 0x28
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}
 8007376:	bf00      	nop
 8007378:	20003fe0 	.word	0x20003fe0
 800737c:	20003fec 	.word	0x20003fec
 8007380:	20003fe4 	.word	0x20003fe4
 8007384:	20003fd8 	.word	0x20003fd8
 8007388:	20003fe8 	.word	0x20003fe8

0800738c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b086      	sub	sp, #24
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d04a      	beq.n	8007434 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800739e:	2308      	movs	r3, #8
 80073a0:	425b      	negs	r3, r3
 80073a2:	697a      	ldr	r2, [r7, #20]
 80073a4:	4413      	add	r3, r2
 80073a6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80073ac:	693b      	ldr	r3, [r7, #16]
 80073ae:	685a      	ldr	r2, [r3, #4]
 80073b0:	4b22      	ldr	r3, [pc, #136]	; (800743c <vPortFree+0xb0>)
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4013      	ands	r3, r2
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d10b      	bne.n	80073d2 <vPortFree+0x46>
 80073ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073be:	b672      	cpsid	i
 80073c0:	f383 8811 	msr	BASEPRI, r3
 80073c4:	f3bf 8f6f 	isb	sy
 80073c8:	f3bf 8f4f 	dsb	sy
 80073cc:	b662      	cpsie	i
 80073ce:	60fb      	str	r3, [r7, #12]
 80073d0:	e7fe      	b.n	80073d0 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d00b      	beq.n	80073f2 <vPortFree+0x66>
 80073da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073de:	b672      	cpsid	i
 80073e0:	f383 8811 	msr	BASEPRI, r3
 80073e4:	f3bf 8f6f 	isb	sy
 80073e8:	f3bf 8f4f 	dsb	sy
 80073ec:	b662      	cpsie	i
 80073ee:	60bb      	str	r3, [r7, #8]
 80073f0:	e7fe      	b.n	80073f0 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	685a      	ldr	r2, [r3, #4]
 80073f6:	4b11      	ldr	r3, [pc, #68]	; (800743c <vPortFree+0xb0>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4013      	ands	r3, r2
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d019      	beq.n	8007434 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007400:	693b      	ldr	r3, [r7, #16]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d115      	bne.n	8007434 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007408:	693b      	ldr	r3, [r7, #16]
 800740a:	685a      	ldr	r2, [r3, #4]
 800740c:	4b0b      	ldr	r3, [pc, #44]	; (800743c <vPortFree+0xb0>)
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	43db      	mvns	r3, r3
 8007412:	401a      	ands	r2, r3
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007418:	f7fe feca 	bl	80061b0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	685a      	ldr	r2, [r3, #4]
 8007420:	4b07      	ldr	r3, [pc, #28]	; (8007440 <vPortFree+0xb4>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4413      	add	r3, r2
 8007426:	4a06      	ldr	r2, [pc, #24]	; (8007440 <vPortFree+0xb4>)
 8007428:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800742a:	6938      	ldr	r0, [r7, #16]
 800742c:	f000 f86c 	bl	8007508 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007430:	f7fe fecc 	bl	80061cc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007434:	bf00      	nop
 8007436:	3718      	adds	r7, #24
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}
 800743c:	20003fec 	.word	0x20003fec
 8007440:	20003fe4 	.word	0x20003fe4

08007444 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007444:	b480      	push	{r7}
 8007446:	b085      	sub	sp, #20
 8007448:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800744a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800744e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007450:	4b27      	ldr	r3, [pc, #156]	; (80074f0 <prvHeapInit+0xac>)
 8007452:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	f003 0307 	and.w	r3, r3, #7
 800745a:	2b00      	cmp	r3, #0
 800745c:	d00c      	beq.n	8007478 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	3307      	adds	r3, #7
 8007462:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	f023 0307 	bic.w	r3, r3, #7
 800746a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800746c:	68ba      	ldr	r2, [r7, #8]
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	1ad3      	subs	r3, r2, r3
 8007472:	4a1f      	ldr	r2, [pc, #124]	; (80074f0 <prvHeapInit+0xac>)
 8007474:	4413      	add	r3, r2
 8007476:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800747c:	4a1d      	ldr	r2, [pc, #116]	; (80074f4 <prvHeapInit+0xb0>)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007482:	4b1c      	ldr	r3, [pc, #112]	; (80074f4 <prvHeapInit+0xb0>)
 8007484:	2200      	movs	r2, #0
 8007486:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	68ba      	ldr	r2, [r7, #8]
 800748c:	4413      	add	r3, r2
 800748e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007490:	2208      	movs	r2, #8
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	1a9b      	subs	r3, r3, r2
 8007496:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	f023 0307 	bic.w	r3, r3, #7
 800749e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	4a15      	ldr	r2, [pc, #84]	; (80074f8 <prvHeapInit+0xb4>)
 80074a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80074a6:	4b14      	ldr	r3, [pc, #80]	; (80074f8 <prvHeapInit+0xb4>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	2200      	movs	r2, #0
 80074ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80074ae:	4b12      	ldr	r3, [pc, #72]	; (80074f8 <prvHeapInit+0xb4>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	2200      	movs	r2, #0
 80074b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	68fa      	ldr	r2, [r7, #12]
 80074be:	1ad2      	subs	r2, r2, r3
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80074c4:	4b0c      	ldr	r3, [pc, #48]	; (80074f8 <prvHeapInit+0xb4>)
 80074c6:	681a      	ldr	r2, [r3, #0]
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	4a0a      	ldr	r2, [pc, #40]	; (80074fc <prvHeapInit+0xb8>)
 80074d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	4a09      	ldr	r2, [pc, #36]	; (8007500 <prvHeapInit+0xbc>)
 80074da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80074dc:	4b09      	ldr	r3, [pc, #36]	; (8007504 <prvHeapInit+0xc0>)
 80074de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80074e2:	601a      	str	r2, [r3, #0]
}
 80074e4:	bf00      	nop
 80074e6:	3714      	adds	r7, #20
 80074e8:	46bd      	mov	sp, r7
 80074ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ee:	4770      	bx	lr
 80074f0:	200003d8 	.word	0x200003d8
 80074f4:	20003fd8 	.word	0x20003fd8
 80074f8:	20003fe0 	.word	0x20003fe0
 80074fc:	20003fe8 	.word	0x20003fe8
 8007500:	20003fe4 	.word	0x20003fe4
 8007504:	20003fec 	.word	0x20003fec

08007508 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007508:	b480      	push	{r7}
 800750a:	b085      	sub	sp, #20
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007510:	4b28      	ldr	r3, [pc, #160]	; (80075b4 <prvInsertBlockIntoFreeList+0xac>)
 8007512:	60fb      	str	r3, [r7, #12]
 8007514:	e002      	b.n	800751c <prvInsertBlockIntoFreeList+0x14>
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	60fb      	str	r3, [r7, #12]
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	687a      	ldr	r2, [r7, #4]
 8007522:	429a      	cmp	r2, r3
 8007524:	d8f7      	bhi.n	8007516 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	685b      	ldr	r3, [r3, #4]
 800752e:	68ba      	ldr	r2, [r7, #8]
 8007530:	4413      	add	r3, r2
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	429a      	cmp	r2, r3
 8007536:	d108      	bne.n	800754a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	685a      	ldr	r2, [r3, #4]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	685b      	ldr	r3, [r3, #4]
 8007540:	441a      	add	r2, r3
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	68ba      	ldr	r2, [r7, #8]
 8007554:	441a      	add	r2, r3
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	429a      	cmp	r2, r3
 800755c:	d118      	bne.n	8007590 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	4b15      	ldr	r3, [pc, #84]	; (80075b8 <prvInsertBlockIntoFreeList+0xb0>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	429a      	cmp	r2, r3
 8007568:	d00d      	beq.n	8007586 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	685a      	ldr	r2, [r3, #4]
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	441a      	add	r2, r3
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	681a      	ldr	r2, [r3, #0]
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	601a      	str	r2, [r3, #0]
 8007584:	e008      	b.n	8007598 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007586:	4b0c      	ldr	r3, [pc, #48]	; (80075b8 <prvInsertBlockIntoFreeList+0xb0>)
 8007588:	681a      	ldr	r2, [r3, #0]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	601a      	str	r2, [r3, #0]
 800758e:	e003      	b.n	8007598 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681a      	ldr	r2, [r3, #0]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007598:	68fa      	ldr	r2, [r7, #12]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	429a      	cmp	r2, r3
 800759e:	d002      	beq.n	80075a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	687a      	ldr	r2, [r7, #4]
 80075a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80075a6:	bf00      	nop
 80075a8:	3714      	adds	r7, #20
 80075aa:	46bd      	mov	sp, r7
 80075ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b0:	4770      	bx	lr
 80075b2:	bf00      	nop
 80075b4:	20003fd8 	.word	0x20003fd8
 80075b8:	20003fe0 	.word	0x20003fe0

080075bc <__libc_init_array>:
 80075bc:	b570      	push	{r4, r5, r6, lr}
 80075be:	4e0d      	ldr	r6, [pc, #52]	; (80075f4 <__libc_init_array+0x38>)
 80075c0:	4c0d      	ldr	r4, [pc, #52]	; (80075f8 <__libc_init_array+0x3c>)
 80075c2:	1ba4      	subs	r4, r4, r6
 80075c4:	10a4      	asrs	r4, r4, #2
 80075c6:	2500      	movs	r5, #0
 80075c8:	42a5      	cmp	r5, r4
 80075ca:	d109      	bne.n	80075e0 <__libc_init_array+0x24>
 80075cc:	4e0b      	ldr	r6, [pc, #44]	; (80075fc <__libc_init_array+0x40>)
 80075ce:	4c0c      	ldr	r4, [pc, #48]	; (8007600 <__libc_init_array+0x44>)
 80075d0:	f000 f82c 	bl	800762c <_init>
 80075d4:	1ba4      	subs	r4, r4, r6
 80075d6:	10a4      	asrs	r4, r4, #2
 80075d8:	2500      	movs	r5, #0
 80075da:	42a5      	cmp	r5, r4
 80075dc:	d105      	bne.n	80075ea <__libc_init_array+0x2e>
 80075de:	bd70      	pop	{r4, r5, r6, pc}
 80075e0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80075e4:	4798      	blx	r3
 80075e6:	3501      	adds	r5, #1
 80075e8:	e7ee      	b.n	80075c8 <__libc_init_array+0xc>
 80075ea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80075ee:	4798      	blx	r3
 80075f0:	3501      	adds	r5, #1
 80075f2:	e7f2      	b.n	80075da <__libc_init_array+0x1e>
 80075f4:	08007704 	.word	0x08007704
 80075f8:	08007704 	.word	0x08007704
 80075fc:	08007704 	.word	0x08007704
 8007600:	08007708 	.word	0x08007708

08007604 <memcpy>:
 8007604:	b510      	push	{r4, lr}
 8007606:	1e43      	subs	r3, r0, #1
 8007608:	440a      	add	r2, r1
 800760a:	4291      	cmp	r1, r2
 800760c:	d100      	bne.n	8007610 <memcpy+0xc>
 800760e:	bd10      	pop	{r4, pc}
 8007610:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007614:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007618:	e7f7      	b.n	800760a <memcpy+0x6>

0800761a <memset>:
 800761a:	4402      	add	r2, r0
 800761c:	4603      	mov	r3, r0
 800761e:	4293      	cmp	r3, r2
 8007620:	d100      	bne.n	8007624 <memset+0xa>
 8007622:	4770      	bx	lr
 8007624:	f803 1b01 	strb.w	r1, [r3], #1
 8007628:	e7f9      	b.n	800761e <memset+0x4>
	...

0800762c <_init>:
 800762c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800762e:	bf00      	nop
 8007630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007632:	bc08      	pop	{r3}
 8007634:	469e      	mov	lr, r3
 8007636:	4770      	bx	lr

08007638 <_fini>:
 8007638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800763a:	bf00      	nop
 800763c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800763e:	bc08      	pop	{r3}
 8007640:	469e      	mov	lr, r3
 8007642:	4770      	bx	lr
