{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 24 09:51:13 2012 " "Info: Processing started: Tue Apr 24 09:51:13 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp6 -c exp6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp6 -c exp6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_10kHz " "Info: Assuming node \"clk_10kHz\" is an undefined clock" {  } { { "exp6.bdf" "" { Schematic "D:/数字钟(异步进位)/exp6.bdf" { { 32 32 200 48 "clk_10kHz" "" } } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_10kHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "all_clock:inst\|Clk_1KHz " "Info: Detected ripple clock \"all_clock:inst\|Clk_1KHz\" as buffer" {  } { { "all_clock.vhd" "" { Text "D:/数字钟(异步进位)/all_clock.vhd" 16 -1 0 } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "all_clock:inst\|Clk_1KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_10kHz register all_clock:inst\|Clk_Count1Hz\[10\] register all_clock:inst\|Clk_Count1Hz\[6\] 167.98 MHz 5.953 ns Internal " "Info: Clock \"clk_10kHz\" has Internal fmax of 167.98 MHz between source register \"all_clock:inst\|Clk_Count1Hz\[10\]\" and destination register \"all_clock:inst\|Clk_Count1Hz\[6\]\" (period= 5.953 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.692 ns + Longest register register " "Info: + Longest register to register delay is 5.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns all_clock:inst\|Clk_Count1Hz\[10\] 1 REG LC_X25_Y10_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y10_N3; Fanout = 4; REG Node = 'all_clock:inst\|Clk_Count1Hz\[10\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { all_clock:inst|Clk_Count1Hz[10] } "NODE_NAME" } } { "all_clock.vhd" "" { Text "D:/数字钟(异步进位)/all_clock.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.442 ns) 1.682 ns all_clock:inst\|LessThan1~1 2 COMB LC_X25_Y11_N2 2 " "Info: 2: + IC(1.240 ns) + CELL(0.442 ns) = 1.682 ns; Loc. = LC_X25_Y11_N2; Fanout = 2; COMB Node = 'all_clock:inst\|LessThan1~1'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { all_clock:inst|Clk_Count1Hz[10] all_clock:inst|LessThan1~1 } "NODE_NAME" } } { "all_clock.vhd" "" { Text "D:/数字钟(异步进位)/all_clock.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.114 ns) 3.011 ns all_clock:inst\|LessThan0~2 3 COMB LC_X25_Y10_N8 1 " "Info: 3: + IC(1.215 ns) + CELL(0.114 ns) = 3.011 ns; Loc. = LC_X25_Y10_N8; Fanout = 1; COMB Node = 'all_clock:inst\|LessThan0~2'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { all_clock:inst|LessThan1~1 all_clock:inst|LessThan0~2 } "NODE_NAME" } } { "all_clock.vhd" "" { Text "D:/数字钟(异步进位)/all_clock.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.307 ns all_clock:inst\|LessThan0~3 4 COMB LC_X25_Y10_N9 14 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 3.307 ns; Loc. = LC_X25_Y10_N9; Fanout = 14; COMB Node = 'all_clock:inst\|LessThan0~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { all_clock:inst|LessThan0~2 all_clock:inst|LessThan0~3 } "NODE_NAME" } } { "all_clock.vhd" "" { Text "D:/数字钟(异步进位)/all_clock.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(1.112 ns) 5.692 ns all_clock:inst\|Clk_Count1Hz\[6\] 5 REG LC_X25_Y11_N9 4 " "Info: 5: + IC(1.273 ns) + CELL(1.112 ns) = 5.692 ns; Loc. = LC_X25_Y11_N9; Fanout = 4; REG Node = 'all_clock:inst\|Clk_Count1Hz\[6\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { all_clock:inst|LessThan0~3 all_clock:inst|Clk_Count1Hz[6] } "NODE_NAME" } } { "all_clock.vhd" "" { Text "D:/数字钟(异步进位)/all_clock.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.782 ns ( 31.31 % ) " "Info: Total cell delay = 1.782 ns ( 31.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.910 ns ( 68.69 % ) " "Info: Total interconnect delay = 3.910 ns ( 68.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.692 ns" { all_clock:inst|Clk_Count1Hz[10] all_clock:inst|LessThan1~1 all_clock:inst|LessThan0~2 all_clock:inst|LessThan0~3 all_clock:inst|Clk_Count1Hz[6] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.692 ns" { all_clock:inst|Clk_Count1Hz[10] {} all_clock:inst|LessThan1~1 {} all_clock:inst|LessThan0~2 {} all_clock:inst|LessThan0~3 {} all_clock:inst|Clk_Count1Hz[6] {} } { 0.000ns 1.240ns 1.215ns 0.182ns 1.273ns } { 0.000ns 0.442ns 0.114ns 0.114ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_10kHz destination 2.942 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_10kHz\" to destination register is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_10kHz 1 CLK PIN_28 65 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 65; CLK Node = 'clk_10kHz'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_10kHz } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "D:/数字钟(异步进位)/exp6.bdf" { { 32 32 200 48 "clk_10kHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.711 ns) 2.942 ns all_clock:inst\|Clk_Count1Hz\[6\] 2 REG LC_X25_Y11_N9 4 " "Info: 2: + IC(0.762 ns) + CELL(0.711 ns) = 2.942 ns; Loc. = LC_X25_Y11_N9; Fanout = 4; REG Node = 'all_clock:inst\|Clk_Count1Hz\[6\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { clk_10kHz all_clock:inst|Clk_Count1Hz[6] } "NODE_NAME" } } { "all_clock.vhd" "" { Text "D:/数字钟(异步进位)/all_clock.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.10 % ) " "Info: Total cell delay = 2.180 ns ( 74.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.90 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { clk_10kHz all_clock:inst|Clk_Count1Hz[6] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { clk_10kHz {} clk_10kHz~out0 {} all_clock:inst|Clk_Count1Hz[6] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_10kHz source 2.942 ns - Longest register " "Info: - Longest clock path from clock \"clk_10kHz\" to source register is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_10kHz 1 CLK PIN_28 65 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 65; CLK Node = 'clk_10kHz'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_10kHz } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "D:/数字钟(异步进位)/exp6.bdf" { { 32 32 200 48 "clk_10kHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.711 ns) 2.942 ns all_clock:inst\|Clk_Count1Hz\[10\] 2 REG LC_X25_Y10_N3 4 " "Info: 2: + IC(0.762 ns) + CELL(0.711 ns) = 2.942 ns; Loc. = LC_X25_Y10_N3; Fanout = 4; REG Node = 'all_clock:inst\|Clk_Count1Hz\[10\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { clk_10kHz all_clock:inst|Clk_Count1Hz[10] } "NODE_NAME" } } { "all_clock.vhd" "" { Text "D:/数字钟(异步进位)/all_clock.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.10 % ) " "Info: Total cell delay = 2.180 ns ( 74.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.90 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { clk_10kHz all_clock:inst|Clk_Count1Hz[10] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { clk_10kHz {} clk_10kHz~out0 {} all_clock:inst|Clk_Count1Hz[10] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { clk_10kHz all_clock:inst|Clk_Count1Hz[6] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { clk_10kHz {} clk_10kHz~out0 {} all_clock:inst|Clk_Count1Hz[6] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { clk_10kHz all_clock:inst|Clk_Count1Hz[10] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { clk_10kHz {} clk_10kHz~out0 {} all_clock:inst|Clk_Count1Hz[10] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "all_clock.vhd" "" { Text "D:/数字钟(异步进位)/all_clock.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "all_clock.vhd" "" { Text "D:/数字钟(异步进位)/all_clock.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.692 ns" { all_clock:inst|Clk_Count1Hz[10] all_clock:inst|LessThan1~1 all_clock:inst|LessThan0~2 all_clock:inst|LessThan0~3 all_clock:inst|Clk_Count1Hz[6] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.692 ns" { all_clock:inst|Clk_Count1Hz[10] {} all_clock:inst|LessThan1~1 {} all_clock:inst|LessThan0~2 {} all_clock:inst|LessThan0~3 {} all_clock:inst|Clk_Count1Hz[6] {} } { 0.000ns 1.240ns 1.215ns 0.182ns 1.273ns } { 0.000ns 0.442ns 0.114ns 0.114ns 1.112ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { clk_10kHz all_clock:inst|Clk_Count1Hz[6] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { clk_10kHz {} clk_10kHz~out0 {} all_clock:inst|Clk_Count1Hz[6] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { clk_10kHz all_clock:inst|Clk_Count1Hz[10] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { clk_10kHz {} clk_10kHz~out0 {} all_clock:inst|Clk_Count1Hz[10] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "count24:inst3\|temp_clk set_hour clk_10kHz 7.371 ns register " "Info: tsu for register \"count24:inst3\|temp_clk\" (data pin = \"set_hour\", clock pin = \"clk_10kHz\") is 7.371 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.243 ns + Longest pin register " "Info: + Longest pin to register delay is 10.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns set_hour 1 PIN PIN_66 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_66; Fanout = 1; PIN Node = 'set_hour'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_hour } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "D:/数字钟(异步进位)/exp6.bdf" { { 448 8 176 464 "set_hour" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.161 ns) + CELL(0.607 ns) 10.243 ns count24:inst3\|temp_clk 2 REG LC_X30_Y9_N9 2 " "Info: 2: + IC(8.161 ns) + CELL(0.607 ns) = 10.243 ns; Loc. = LC_X30_Y9_N9; Fanout = 2; REG Node = 'count24:inst3\|temp_clk'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.768 ns" { set_hour count24:inst3|temp_clk } "NODE_NAME" } } { "count24.vhd" "" { Text "D:/数字钟(异步进位)/count24.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.082 ns ( 20.33 % ) " "Info: Total cell delay = 2.082 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.161 ns ( 79.67 % ) " "Info: Total interconnect delay = 8.161 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.243 ns" { set_hour count24:inst3|temp_clk } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.243 ns" { set_hour {} set_hour~out0 {} count24:inst3|temp_clk {} } { 0.000ns 0.000ns 8.161ns } { 0.000ns 1.475ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "count24.vhd" "" { Text "D:/数字钟(异步进位)/count24.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_10kHz destination 2.909 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_10kHz\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_10kHz 1 CLK PIN_28 65 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 65; CLK Node = 'clk_10kHz'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_10kHz } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "D:/数字钟(异步进位)/exp6.bdf" { { 32 32 200 48 "clk_10kHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns count24:inst3\|temp_clk 2 REG LC_X30_Y9_N9 2 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X30_Y9_N9; Fanout = 2; REG Node = 'count24:inst3\|temp_clk'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { clk_10kHz count24:inst3|temp_clk } "NODE_NAME" } } { "count24.vhd" "" { Text "D:/数字钟(异步进位)/count24.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk_10kHz count24:inst3|temp_clk } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk_10kHz {} clk_10kHz~out0 {} count24:inst3|temp_clk {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.243 ns" { set_hour count24:inst3|temp_clk } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.243 ns" { set_hour {} set_hour~out0 {} count24:inst3|temp_clk {} } { 0.000ns 0.000ns 8.161ns } { 0.000ns 1.475ns 0.607ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk_10kHz count24:inst3|temp_clk } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk_10kHz {} clk_10kHz~out0 {} count24:inst3|temp_clk {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_10kHz legag\[6\] sel_time:inst5\|SEG_SEL\[2\] 26.715 ns register " "Info: tco from clock \"clk_10kHz\" to destination pin \"legag\[6\]\" through register \"sel_time:inst5\|SEG_SEL\[2\]\" is 26.715 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_10kHz source 7.408 ns + Longest register " "Info: + Longest clock path from clock \"clk_10kHz\" to source register is 7.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_10kHz 1 CLK PIN_28 65 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 65; CLK Node = 'clk_10kHz'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_10kHz } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "D:/数字钟(异步进位)/exp6.bdf" { { 32 32 200 48 "clk_10kHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns all_clock:inst\|Clk_1KHz 2 REG LC_X8_Y10_N4 3 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N4; Fanout = 3; REG Node = 'all_clock:inst\|Clk_1KHz'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { clk_10kHz all_clock:inst|Clk_1KHz } "NODE_NAME" } } { "all_clock.vhd" "" { Text "D:/数字钟(异步进位)/all_clock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.548 ns) + CELL(0.711 ns) 7.408 ns sel_time:inst5\|SEG_SEL\[2\] 3 REG LC_X30_Y14_N7 13 " "Info: 3: + IC(3.548 ns) + CELL(0.711 ns) = 7.408 ns; Loc. = LC_X30_Y14_N7; Fanout = 13; REG Node = 'sel_time:inst5\|SEG_SEL\[2\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.259 ns" { all_clock:inst|Clk_1KHz sel_time:inst5|SEG_SEL[2] } "NODE_NAME" } } { "sel_time.vhd" "" { Text "D:/数字钟(异步进位)/sel_time.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.05 % ) " "Info: Total cell delay = 3.115 ns ( 42.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.293 ns ( 57.95 % ) " "Info: Total interconnect delay = 4.293 ns ( 57.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.408 ns" { clk_10kHz all_clock:inst|Clk_1KHz sel_time:inst5|SEG_SEL[2] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.408 ns" { clk_10kHz {} clk_10kHz~out0 {} all_clock:inst|Clk_1KHz {} sel_time:inst5|SEG_SEL[2] {} } { 0.000ns 0.000ns 0.745ns 3.548ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "sel_time.vhd" "" { Text "D:/数字钟(异步进位)/sel_time.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.083 ns + Longest register pin " "Info: + Longest register to pin delay is 19.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sel_time:inst5\|SEG_SEL\[2\] 1 REG LC_X30_Y14_N7 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X30_Y14_N7; Fanout = 13; REG Node = 'sel_time:inst5\|SEG_SEL\[2\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel_time:inst5|SEG_SEL[2] } "NODE_NAME" } } { "sel_time.vhd" "" { Text "D:/数字钟(异步进位)/sel_time.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.676 ns) + CELL(0.442 ns) 3.118 ns sel_time:inst5\|BCD_OUT\[0\]~7 2 COMB LC_X25_Y9_N0 1 " "Info: 2: + IC(2.676 ns) + CELL(0.442 ns) = 3.118 ns; Loc. = LC_X25_Y9_N0; Fanout = 1; COMB Node = 'sel_time:inst5\|BCD_OUT\[0\]~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { sel_time:inst5|SEG_SEL[2] sel_time:inst5|BCD_OUT[0]~7 } "NODE_NAME" } } { "sel_time.vhd" "" { Text "D:/数字钟(异步进位)/sel_time.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.997 ns) + CELL(0.590 ns) 5.705 ns sel_time:inst5\|BCD_OUT\[0\]~10 3 COMB LC_X25_Y9_N5 1 " "Info: 3: + IC(1.997 ns) + CELL(0.590 ns) = 5.705 ns; Loc. = LC_X25_Y9_N5; Fanout = 1; COMB Node = 'sel_time:inst5\|BCD_OUT\[0\]~10'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.587 ns" { sel_time:inst5|BCD_OUT[0]~7 sel_time:inst5|BCD_OUT[0]~10 } "NODE_NAME" } } { "sel_time.vhd" "" { Text "D:/数字钟(异步进位)/sel_time.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.442 ns) 7.564 ns sel_time:inst5\|BCD_OUT\[0\]~11 4 COMB LC_X30_Y9_N1 1 " "Info: 4: + IC(1.417 ns) + CELL(0.442 ns) = 7.564 ns; Loc. = LC_X30_Y9_N1; Fanout = 1; COMB Node = 'sel_time:inst5\|BCD_OUT\[0\]~11'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { sel_time:inst5|BCD_OUT[0]~10 sel_time:inst5|BCD_OUT[0]~11 } "NODE_NAME" } } { "sel_time.vhd" "" { Text "D:/数字钟(异步进位)/sel_time.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.114 ns) 8.888 ns sel_time:inst5\|BCD_OUT\[0\]~13 5 COMB LC_X30_Y13_N0 9 " "Info: 5: + IC(1.210 ns) + CELL(0.114 ns) = 8.888 ns; Loc. = LC_X30_Y13_N0; Fanout = 9; COMB Node = 'sel_time:inst5\|BCD_OUT\[0\]~13'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { sel_time:inst5|BCD_OUT[0]~11 sel_time:inst5|BCD_OUT[0]~13 } "NODE_NAME" } } { "sel_time.vhd" "" { Text "D:/数字钟(异步进位)/sel_time.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.442 ns) 10.700 ns deled:inst6\|Mux0~0 6 COMB LC_X30_Y15_N1 1 " "Info: 6: + IC(1.370 ns) + CELL(0.442 ns) = 10.700 ns; Loc. = LC_X30_Y15_N1; Fanout = 1; COMB Node = 'deled:inst6\|Mux0~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { sel_time:inst5|BCD_OUT[0]~13 deled:inst6|Mux0~0 } "NODE_NAME" } } { "deled.vhd" "" { Text "D:/数字钟(异步进位)/deled.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.442 ns) 12.280 ns deled:inst6\|Mux0~1 7 COMB LC_X31_Y14_N0 1 " "Info: 7: + IC(1.138 ns) + CELL(0.442 ns) = 12.280 ns; Loc. = LC_X31_Y14_N0; Fanout = 1; COMB Node = 'deled:inst6\|Mux0~1'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { deled:inst6|Mux0~0 deled:inst6|Mux0~1 } "NODE_NAME" } } { "deled.vhd" "" { Text "D:/数字钟(异步进位)/deled.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.679 ns) + CELL(2.124 ns) 19.083 ns legag\[6\] 8 PIN PIN_41 0 " "Info: 8: + IC(4.679 ns) + CELL(2.124 ns) = 19.083 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'legag\[6\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { deled:inst6|Mux0~1 legag[6] } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "D:/数字钟(异步进位)/exp6.bdf" { { 344 696 872 360 "legag\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.596 ns ( 24.08 % ) " "Info: Total cell delay = 4.596 ns ( 24.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.487 ns ( 75.92 % ) " "Info: Total interconnect delay = 14.487 ns ( 75.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "19.083 ns" { sel_time:inst5|SEG_SEL[2] sel_time:inst5|BCD_OUT[0]~7 sel_time:inst5|BCD_OUT[0]~10 sel_time:inst5|BCD_OUT[0]~11 sel_time:inst5|BCD_OUT[0]~13 deled:inst6|Mux0~0 deled:inst6|Mux0~1 legag[6] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "19.083 ns" { sel_time:inst5|SEG_SEL[2] {} sel_time:inst5|BCD_OUT[0]~7 {} sel_time:inst5|BCD_OUT[0]~10 {} sel_time:inst5|BCD_OUT[0]~11 {} sel_time:inst5|BCD_OUT[0]~13 {} deled:inst6|Mux0~0 {} deled:inst6|Mux0~1 {} legag[6] {} } { 0.000ns 2.676ns 1.997ns 1.417ns 1.210ns 1.370ns 1.138ns 4.679ns } { 0.000ns 0.442ns 0.590ns 0.442ns 0.114ns 0.442ns 0.442ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.408 ns" { clk_10kHz all_clock:inst|Clk_1KHz sel_time:inst5|SEG_SEL[2] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.408 ns" { clk_10kHz {} clk_10kHz~out0 {} all_clock:inst|Clk_1KHz {} sel_time:inst5|SEG_SEL[2] {} } { 0.000ns 0.000ns 0.745ns 3.548ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "19.083 ns" { sel_time:inst5|SEG_SEL[2] sel_time:inst5|BCD_OUT[0]~7 sel_time:inst5|BCD_OUT[0]~10 sel_time:inst5|BCD_OUT[0]~11 sel_time:inst5|BCD_OUT[0]~13 deled:inst6|Mux0~0 deled:inst6|Mux0~1 legag[6] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "19.083 ns" { sel_time:inst5|SEG_SEL[2] {} sel_time:inst5|BCD_OUT[0]~7 {} sel_time:inst5|BCD_OUT[0]~10 {} sel_time:inst5|BCD_OUT[0]~11 {} sel_time:inst5|BCD_OUT[0]~13 {} deled:inst6|Mux0~0 {} deled:inst6|Mux0~1 {} legag[6] {} } { 0.000ns 2.676ns 1.997ns 1.417ns 1.210ns 1.370ns 1.138ns 4.679ns } { 0.000ns 0.442ns 0.590ns 0.442ns 0.114ns 0.442ns 0.442ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset legag\[6\] 21.377 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"legag\[6\]\" is 21.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns reset 1 PIN PIN_240 34 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 34; PIN Node = 'reset'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "D:/数字钟(异步进位)/exp6.bdf" { { 64 32 200 80 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.946 ns) + CELL(0.590 ns) 11.011 ns sel_time:inst5\|Mux1~2 2 COMB LC_X30_Y13_N1 9 " "Info: 2: + IC(8.946 ns) + CELL(0.590 ns) = 11.011 ns; Loc. = LC_X30_Y13_N1; Fanout = 9; COMB Node = 'sel_time:inst5\|Mux1~2'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.536 ns" { reset sel_time:inst5|Mux1~2 } "NODE_NAME" } } { "sel_time.vhd" "" { Text "D:/数字钟(异步进位)/sel_time.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.590 ns) 12.994 ns deled:inst6\|Mux0~0 3 COMB LC_X30_Y15_N1 1 " "Info: 3: + IC(1.393 ns) + CELL(0.590 ns) = 12.994 ns; Loc. = LC_X30_Y15_N1; Fanout = 1; COMB Node = 'deled:inst6\|Mux0~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { sel_time:inst5|Mux1~2 deled:inst6|Mux0~0 } "NODE_NAME" } } { "deled.vhd" "" { Text "D:/数字钟(异步进位)/deled.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.442 ns) 14.574 ns deled:inst6\|Mux0~1 4 COMB LC_X31_Y14_N0 1 " "Info: 4: + IC(1.138 ns) + CELL(0.442 ns) = 14.574 ns; Loc. = LC_X31_Y14_N0; Fanout = 1; COMB Node = 'deled:inst6\|Mux0~1'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { deled:inst6|Mux0~0 deled:inst6|Mux0~1 } "NODE_NAME" } } { "deled.vhd" "" { Text "D:/数字钟(异步进位)/deled.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.679 ns) + CELL(2.124 ns) 21.377 ns legag\[6\] 5 PIN PIN_41 0 " "Info: 5: + IC(4.679 ns) + CELL(2.124 ns) = 21.377 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'legag\[6\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { deled:inst6|Mux0~1 legag[6] } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "D:/数字钟(异步进位)/exp6.bdf" { { 344 696 872 360 "legag\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.221 ns ( 24.42 % ) " "Info: Total cell delay = 5.221 ns ( 24.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.156 ns ( 75.58 % ) " "Info: Total interconnect delay = 16.156 ns ( 75.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.377 ns" { reset sel_time:inst5|Mux1~2 deled:inst6|Mux0~0 deled:inst6|Mux0~1 legag[6] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "21.377 ns" { reset {} reset~out0 {} sel_time:inst5|Mux1~2 {} deled:inst6|Mux0~0 {} deled:inst6|Mux0~1 {} legag[6] {} } { 0.000ns 0.000ns 8.946ns 1.393ns 1.138ns 4.679ns } { 0.000ns 1.475ns 0.590ns 0.590ns 0.442ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "count60:inst2\|temp_clk set_min clk_10kHz -5.857 ns register " "Info: th for register \"count60:inst2\|temp_clk\" (data pin = \"set_min\", clock pin = \"clk_10kHz\") is -5.857 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_10kHz destination 2.909 ns + Longest register " "Info: + Longest clock path from clock \"clk_10kHz\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_10kHz 1 CLK PIN_28 65 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 65; CLK Node = 'clk_10kHz'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_10kHz } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "D:/数字钟(异步进位)/exp6.bdf" { { 32 32 200 48 "clk_10kHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns count60:inst2\|temp_clk 2 REG LC_X23_Y4_N9 2 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X23_Y4_N9; Fanout = 2; REG Node = 'count60:inst2\|temp_clk'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { clk_10kHz count60:inst2|temp_clk } "NODE_NAME" } } { "count60.vhd" "" { Text "D:/数字钟(异步进位)/count60.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk_10kHz count60:inst2|temp_clk } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk_10kHz {} clk_10kHz~out0 {} count60:inst2|temp_clk {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "count60.vhd" "" { Text "D:/数字钟(异步进位)/count60.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.781 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns set_min 1 PIN PIN_65 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_65; Fanout = 1; PIN Node = 'set_min'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_min } "NODE_NAME" } } { "exp6.bdf" "" { Schematic "D:/数字钟(异步进位)/exp6.bdf" { { 304 16 184 320 "set_min" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.828 ns) + CELL(0.478 ns) 8.781 ns count60:inst2\|temp_clk 2 REG LC_X23_Y4_N9 2 " "Info: 2: + IC(6.828 ns) + CELL(0.478 ns) = 8.781 ns; Loc. = LC_X23_Y4_N9; Fanout = 2; REG Node = 'count60:inst2\|temp_clk'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.306 ns" { set_min count60:inst2|temp_clk } "NODE_NAME" } } { "count60.vhd" "" { Text "D:/数字钟(异步进位)/count60.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.953 ns ( 22.24 % ) " "Info: Total cell delay = 1.953 ns ( 22.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.828 ns ( 77.76 % ) " "Info: Total interconnect delay = 6.828 ns ( 77.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.781 ns" { set_min count60:inst2|temp_clk } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.781 ns" { set_min {} set_min~out0 {} count60:inst2|temp_clk {} } { 0.000ns 0.000ns 6.828ns } { 0.000ns 1.475ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk_10kHz count60:inst2|temp_clk } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk_10kHz {} clk_10kHz~out0 {} count60:inst2|temp_clk {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.781 ns" { set_min count60:inst2|temp_clk } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.781 ns" { set_min {} set_min~out0 {} count60:inst2|temp_clk {} } { 0.000ns 0.000ns 6.828ns } { 0.000ns 1.475ns 0.478ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 24 09:51:15 2012 " "Info: Processing ended: Tue Apr 24 09:51:15 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
