#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 10 14:29:58 2023
# Process ID: 13196
# Current directory: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7872 C:\Users\marcs\OneDrive\Bureau\Desktop\FPGA\Project_FPGA\Project_FPGA.xpr
# Log file: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA/vivado.log
# Journal file: C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA/Project_FPGA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/ip_repo/SS_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/ip_repo/DCC_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1017.125 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/bd/DCC/DCC.bd}
Reading block design file <C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/bd/DCC/DCC.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - sw_btn
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - led
Adding component instance block -- xilinx.com:user:SS:1.0 - SS_0
Adding component instance block -- xilinx.com:user:DCC:1.0 - DCC_0
Successfully read diagram <DCC> from block design file <C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/bd/DCC/DCC.bd>
open_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1046.453 ; gain = 29.328
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 10 14:35:24 2023...
