# 32-bit-5-stage-pipelined-High-performance-MIPS-based-RISC-Core-based-on-Harvard-Architecture