<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_D_U_U_7d460b27</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_D_U_U_7d460b27'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_D_U_U_7d460b27')">rsnoc_z_H_R_T_D_U_U_7d460b27</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.81</td>
<td class="s7 cl rt"><a href="mod213.html#Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod213.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod213.html#Toggle" >  6.23</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod213.html#Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod213.html#inst_tag_43786"  onclick="showContent('inst_tag_43786')">config_ss_tb.DUT.flexnoc.Switch4_main.Demux_Switch5</a></td>
<td class="s4 cl rt"> 47.81</td>
<td class="s7 cl rt"><a href="mod213.html#Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod213.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod213.html#Toggle" >  6.23</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod213.html#Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_T_D_U_U_7d460b27'>
<hr>
<a name="inst_tag_43786"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_43786" >config_ss_tb.DUT.flexnoc.Switch4_main.Demux_Switch5</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.81</td>
<td class="s7 cl rt"><a href="mod213.html#Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod213.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod213.html#Toggle" >  6.23</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod213.html#Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.82</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  6.28</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  5.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod182.html#inst_tag_29886" >Switch4_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod913.html#inst_tag_298364" id="tag_urg_inst_298364">ur</a></td>
<td class="s1 cl rt"> 14.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_215963" id="tag_urg_inst_215963">usl</a></td>
<td class="s2 cl rt"> 20.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod468.html#inst_tag_159683" id="tag_urg_inst_159683">uud7cdb31b</a></td>
<td class="s0 cl rt">  4.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_D_U_U_7d460b27'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod213.html" >rsnoc_z_H_R_T_D_U_U_7d460b27</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>34265</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
34264                   		|		{ 108 { Sel [4] }  } &amp; Int_4_Data
34265      1/1          		|		{ 108 { Sel [5] }  } &amp; Int_5_Data;
34266      1/1          endmodule
34267      1/1          
34268      <font color = "red">0/1     ==>  `timescale 1ps/1ps</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod213.html" >rsnoc_z_H_R_T_D_U_U_7d460b27</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       34247
 EXPRESSION (Int_Head ? TblSel : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod213.html" >rsnoc_z_H_R_T_D_U_U_7d460b27</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">115</td>
<td class="rt">9</td>
<td class="rt">7.83  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">4256</td>
<td class="rt">265</td>
<td class="rt">6.23  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2128</td>
<td class="rt">251</td>
<td class="rt">11.80 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2128</td>
<td class="rt">14</td>
<td class="rt">0.66  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1796</td>
<td class="rt">97</td>
<td class="rt">5.40  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">898</td>
<td class="rt">90</td>
<td class="rt">10.02 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">898</td>
<td class="rt">7</td>
<td class="rt">0.78  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">65</td>
<td class="rt">4</td>
<td class="rt">6.15  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2460</td>
<td class="rt">168</td>
<td class="rt">6.83  </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1230</td>
<td class="rt">161</td>
<td class="rt">13.09 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1230</td>
<td class="rt">7</td>
<td class="rt">0.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[94:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[16:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[28:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[34:33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[40:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[42:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[50:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[56:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[58:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[67:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[72:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[76:75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[77]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[79:78]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[82:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[89:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[94:91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[98:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Data[106:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[17:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[22:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[24:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[30:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[32:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[40:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[43:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[51:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[57:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[61:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[64:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[67:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[71:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[76:75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[78:77]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[89:81]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[94:91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[96:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[101:97]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Data[106:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Head</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1740[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1740[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1740[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1740[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1740[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1740[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1740[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d0f[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_3d0f[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d0f[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_3d0f[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d0f[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_3d0f[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4649[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_4649[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4649[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_4649[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4649[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_4649[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6942[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6942[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6942[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70a0[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70a0[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_70a0[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70a0[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_70a0[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70a0[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_70a0[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_79da[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_79da[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_79da[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_79da[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_79da[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_79da[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_79da[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_82dc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_82dc[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_82dc[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_82dc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_82dc[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_82dc[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9550[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9550[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e8a[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9e8a[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e8a[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9e8a[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e8a[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9e8a[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a04f[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a04f[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a989[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a989[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a989[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a989[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ab1f[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_ab1f[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b2c3[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b2c3[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2c3[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b2c3[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[56:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[60:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Hdr[68:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[94:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[98:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Data[106:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PortSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PortSel[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PortSel[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PortSel[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PortSel[6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[94:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[98:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Data[106:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TblSel[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TblSel[6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TblSel1[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TblSel1[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[16:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[28:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[34:33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[40:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[42:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[50:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[56:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[58:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[67:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[72:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[76:75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[77]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[79:78]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[82:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[89:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[94:91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[98:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Data[106:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_5_Data[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_5_Data[17:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[22:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_5_Data[24:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[30:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_5_Data[32:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_5_Data[34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_5_Data[40:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[43:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_5_Data[51:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_5_Data[57:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_5_Data[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[61:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_5_Data[64:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[67:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_5_Data[71:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_5_Data[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_5_Data[76:75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[78:77]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_5_Data[79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_5_Data[89:81]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_5_Data[94:91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[96:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_5_Data[101:97]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_5_Data[106:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Head</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod213.html" >rsnoc_z_H_R_T_D_U_U_7d460b27</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">34247</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">34265</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34247      			,	Int_5_Vld & Int_5_Head
           			 	                      
34248      			}
           			 
34249      		)
           		 
34250      	,	.O( IntReq )
           	 	            
34251      	);
           	  
34252      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
34253      		if ( ! Sys_Clk_RstN )
           		                     
34254      			Lock <= #1.0 ( 1'b0 );
           			                      
34255      		else if ( Tx_Vld & Tx_Head )
           		                            
34256      			Lock <= #1.0 ( LockSel );
           			                         
34257      	assign Sys_Pwr_Idle = PwrPipe_0_Idle & PwrPipe_1_Idle & PwrPipe_2_Idle & PwrPipe_3_Idle & PwrPipe_4_Idle & PwrPipe_5_Idle;
           	                                                                                                                          
34258      	assign Sys_Pwr_WakeUp = PwrPipe_0_WakeUp | PwrPipe_1_WakeUp | PwrPipe_2_WakeUp | PwrPipe_3_WakeUp | PwrPipe_4_WakeUp | PwrPipe_5_WakeUp;
           	                                                                                                                                        
34259      	assign Tx_Data =
           	                
34260      				{ 108 { Sel [0] }  } & Int_0_Data
           				                                 
34261      		|		{ 108 { Sel [1] }  } & Int_1_Data
           		 		                                 
34262      		|		{ 108 { Sel [2] }  } & Int_2_Data
           		 		                                 
34263      		|		{ 108 { Sel [3] }  } & Int_3_Data
           		 		                                 
34264      		|		{ 108 { Sel [4] }  } & Int_4_Data
           		 		                                 
34265      		|		{ 108 { Sel [5] }  } & Int_5_Data;
           		 		                                  
34266      endmodule
                    
34267      
           
34268      `timescale 1ps/1ps
                             
34269      module rsnoc_z_H_R_T_M_U_U_0718428c (
                                                
34270      	Rx_0_Data
           	         
34271      ,	Rx_0_Head
            	         
34272      ,	Rx_0_Rdy
            	        
34273      ,	Rx_0_Tail
            	         
34274      ,	Rx_0_Vld
            	        
34275      ,	Rx_1_Data
            	         
34276      ,	Rx_1_Head
            	         
34277      ,	Rx_1_Rdy
            	        
34278      ,	Rx_1_Tail
            	         
34279      ,	Rx_1_Vld
            	        
34280      ,	Rx_2_Data
            	         
34281      ,	Rx_2_Head
            	         
34282      ,	Rx_2_Rdy
            	        
34283      ,	Rx_2_Tail
            	         
34284      ,	Rx_2_Vld
            	        
34285      ,	Rx_3_Data
            	         
34286      ,	Rx_3_Head
            	         
34287      ,	Rx_3_Rdy
            	        
34288      ,	Rx_3_Tail
            	         
34289      ,	Rx_3_Vld
            	        
34290      ,	Rx_4_Data
            	         
34291      ,	Rx_4_Head
            	         
34292      ,	Rx_4_Rdy
            	        
34293      ,	Rx_4_Tail
            	         
34294      ,	Rx_4_Vld
            	        
34295      ,	Rx_5_Data
            	         
34296      ,	Rx_5_Head
            	         
34297      ,	Rx_5_Rdy
            	        
34298      ,	Rx_5_Tail
            	         
34299      ,	Rx_5_Vld
            	        
34300      ,	Sys_Clk
            	       
34301      ,	Sys_Clk_ClkS
            	            
34302      ,	Sys_Clk_En
            	          
34303      ,	Sys_Clk_EnS
            	           
34304      ,	Sys_Clk_RetRstN
            	               
34305      ,	Sys_Clk_RstN
            	            
34306      ,	Sys_Clk_Tm
            	          
34307      ,	Sys_Pwr_Idle
            	            
34308      ,	Sys_Pwr_WakeUp
            	              
34309      ,	Tx_Data
            	       
34310      ,	Tx_Head
            	       
34311      ,	Tx_Rdy
            	      
34312      ,	Tx_Tail
            	       
34313      ,	Tx_Vld
            	      
34314      ,	WakeUp_Rx_0
            	           
34315      ,	WakeUp_Rx_1
            	           
34316      ,	WakeUp_Rx_2
            	           
34317      ,	WakeUp_Rx_3
            	           
34318      ,	WakeUp_Rx_4
            	           
34319      ,	WakeUp_Rx_5
            	           
34320      );
             
34321      	input  [107:0] Rx_0_Data       ;
           	                                
34322      	input          Rx_0_Head       ;
           	                                
34323      	output         Rx_0_Rdy        ;
           	                                
34324      	input          Rx_0_Tail       ;
           	                                
34325      	input          Rx_0_Vld        ;
           	                                
34326      	input  [107:0] Rx_1_Data       ;
           	                                
34327      	input          Rx_1_Head       ;
           	                                
34328      	output         Rx_1_Rdy        ;
           	                                
34329      	input          Rx_1_Tail       ;
           	                                
34330      	input          Rx_1_Vld        ;
           	                                
34331      	input  [107:0] Rx_2_Data       ;
           	                                
34332      	input          Rx_2_Head       ;
           	                                
34333      	output         Rx_2_Rdy        ;
           	                                
34334      	input          Rx_2_Tail       ;
           	                                
34335      	input          Rx_2_Vld        ;
           	                                
34336      	input  [107:0] Rx_3_Data       ;
           	                                
34337      	input          Rx_3_Head       ;
           	                                
34338      	output         Rx_3_Rdy        ;
           	                                
34339      	input          Rx_3_Tail       ;
           	                                
34340      	input          Rx_3_Vld        ;
           	                                
34341      	input  [107:0] Rx_4_Data       ;
           	                                
34342      	input          Rx_4_Head       ;
           	                                
34343      	output         Rx_4_Rdy        ;
           	                                
34344      	input          Rx_4_Tail       ;
           	                                
34345      	input          Rx_4_Vld        ;
           	                                
34346      	input  [107:0] Rx_5_Data       ;
           	                                
34347      	input          Rx_5_Head       ;
           	                                
34348      	output         Rx_5_Rdy        ;
           	                                
34349      	input          Rx_5_Tail       ;
           	                                
34350      	input          Rx_5_Vld        ;
           	                                
34351      	input          Sys_Clk         ;
           	                                
34352      	input          Sys_Clk_ClkS    ;
           	                                
34353      	input          Sys_Clk_En      ;
           	                                
34354      	input          Sys_Clk_EnS     ;
           	                                
34355      	input          Sys_Clk_RetRstN ;
           	                                
34356      	input          Sys_Clk_RstN    ;
           	                                
34357      	input          Sys_Clk_Tm      ;
           	                                
34358      	output         Sys_Pwr_Idle    ;
           	                                
34359      	output         Sys_Pwr_WakeUp  ;
           	                                
34360      	output [107:0] Tx_Data         ;
           	                                
34361      	output         Tx_Head         ;
           	                                
34362      	input          Tx_Rdy          ;
           	                                
34363      	output         Tx_Tail         ;
           	                                
34364      	output         Tx_Vld          ;
           	                                
34365      	output         WakeUp_Rx_0     ;
           	                                
34366      	output         WakeUp_Rx_1     ;
           	                                
34367      	output         WakeUp_Rx_2     ;
           	                                
34368      	output         WakeUp_Rx_3     ;
           	                                
34369      	output         WakeUp_Rx_4     ;
           	                                
34370      	output         WakeUp_Rx_5     ;
           	                                
34371      	wire         CrtPwr_Idle   ;
           	                            
34372      	wire         CrtPwr_WakeUp ;
           	                            
34373      	wire [5:0]   Gnt           ;
           	                            
34374      	wire         LocPwr_WakeUp ;
           	                            
34375      	wire         MuxPwr_Idle   ;
           	                            
34376      	wire         MuxPwr_WakeUp ;
           	                            
34377      	wire         Rdy           ;
           	                            
34378      	wire [5:0]   Req           ;
           	                            
34379      	wire [5:0]   Req1          ;
           	                            
34380      	wire [5:0]   ReqArbIn      ;
           	                            
34381      	wire [107:0] Rx1_0_Data    ;
           	                            
34382      	wire         Rx1_0_Head    ;
           	                            
34383      	wire         Rx1_0_Rdy     ;
           	                            
34384      	wire         Rx1_0_Tail    ;
           	                            
34385      	wire         Rx1_0_Vld     ;
           	                            
34386      	wire [107:0] Rx1_1_Data    ;
           	                            
34387      	wire         Rx1_1_Head    ;
           	                            
34388      	wire         Rx1_1_Rdy     ;
           	                            
34389      	wire         Rx1_1_Tail    ;
           	                            
34390      	wire         Rx1_1_Vld     ;
           	                            
34391      	wire [107:0] Rx1_2_Data    ;
           	                            
34392      	wire         Rx1_2_Head    ;
           	                            
34393      	wire         Rx1_2_Rdy     ;
           	                            
34394      	wire         Rx1_2_Tail    ;
           	                            
34395      	wire         Rx1_2_Vld     ;
           	                            
34396      	wire [107:0] Rx1_3_Data    ;
           	                            
34397      	wire         Rx1_3_Head    ;
           	                            
34398      	wire         Rx1_3_Rdy     ;
           	                            
34399      	wire         Rx1_3_Tail    ;
           	                            
34400      	wire         Rx1_3_Vld     ;
           	                            
34401      	wire [107:0] Rx1_4_Data    ;
           	                            
34402      	wire         Rx1_4_Head    ;
           	                            
34403      	wire         Rx1_4_Rdy     ;
           	                            
34404      	wire         Rx1_4_Tail    ;
           	                            
34405      	wire         Rx1_4_Vld     ;
           	                            
34406      	wire [107:0] Rx1_5_Data    ;
           	                            
34407      	wire         Rx1_5_Head    ;
           	                            
34408      	wire         Rx1_5_Rdy     ;
           	                            
34409      	wire         Rx1_5_Tail    ;
           	                            
34410      	wire         Rx1_5_Vld     ;
           	                            
34411      	wire [5:0]   RxLock        ;
           	                            
34412      	wire         SelPwr_Idle   ;
           	                            
34413      	wire         SelPwr_WakeUp ;
           	                            
34414      	wire [107:0] Tx1_Data      ;
           	                            
34415      	wire         Tx1_Head      ;
           	                            
34416      	wire         Tx1_Rdy       ;
           	                            
34417      	wire         Tx1_Tail      ;
           	                            
34418      	wire         Tx1_Vld       ;
           	                            
34419      	wire         Vld           ;
           	                            
34420      	rsnoc_z_H_R_U_A_Mc_R6c0 umc(
           	                            
34421      		.ReqIn( Req )
           		             
34422      	,	.ReqOut( Req1 )
           	 	               
34423      	,	.Sys_Clk( Sys_Clk )
           	 	                   
34424      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
34425      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
34426      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
34427      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
34428      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
34429      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
34430      	,	.Sys_Pwr_Idle( CrtPwr_Idle )
           	 	                            
34431      	,	.Sys_Pwr_WakeUp( CrtPwr_WakeUp )
           	 	                                
34432      	);
           	  
34433      	rsnoc_z_H_R_U_A_S_5205c437_R6 us5205c437(
           	                                         
34434      		.Gnt( Gnt )
           		           
34435      	,	.Rdy( Rdy )
           	 	           
34436      	,	.Req( Req1 )
           	 	            
34437      	,	.ReqArbIn( ReqArbIn )
           	 	                     
34438      	,	.Sys_Clk( Sys_Clk )
           	 	                   
34439      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
34440      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
34441      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
34442      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
34443      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
34444      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
34445      	,	.Sys_Pwr_Idle( SelPwr_Idle )
           	 	                            
34446      	,	.Sys_Pwr_WakeUp( SelPwr_WakeUp )
           	 	                                
34447      	,	.Vld( Vld )
           	 	           
34448      	);
           	  
34449      	assign Rx1_0_Data = Rx_0_Data;
           	                              
34450      	assign Rx1_0_Head = Rx_0_Head;
           	                              
34451      	assign Rx1_0_Tail = Rx_0_Tail;
           	                              
34452      	assign Rx1_0_Vld = Rx_0_Vld;
           	                            
34453      	assign Rx1_1_Data = Rx_1_Data;
           	                              
34454      	assign Rx1_1_Head = Rx_1_Head;
           	                              
34455      	assign Rx1_1_Tail = Rx_1_Tail;
           	                              
34456      	assign Rx1_1_Vld = Rx_1_Vld;
           	                            
34457      	assign Rx1_2_Data = Rx_2_Data;
           	                              
34458      	assign Rx1_2_Head = Rx_2_Head;
           	                              
34459      	assign Rx1_2_Tail = Rx_2_Tail;
           	                              
34460      	assign Rx1_2_Vld = Rx_2_Vld;
           	                            
34461      	assign Rx1_3_Data = Rx_3_Data;
           	                              
34462      	assign Rx1_3_Head = Rx_3_Head;
           	                              
34463      	assign Rx1_3_Tail = Rx_3_Tail;
           	                              
34464      	assign Rx1_3_Vld = Rx_3_Vld;
           	                            
34465      	assign Rx1_4_Data = Rx_4_Data;
           	                              
34466      	assign Rx1_4_Head = Rx_4_Head;
           	                              
34467      	assign Rx1_4_Tail = Rx_4_Tail;
           	                              
34468      	assign Rx1_4_Vld = Rx_4_Vld;
           	                            
34469      	assign Rx1_5_Data = Rx_5_Data;
           	                              
34470      	assign Rx1_5_Head = Rx_5_Head;
           	                              
34471      	assign Rx1_5_Tail = Rx_5_Tail;
           	                              
34472      	assign Rx1_5_Vld = Rx_5_Vld;
           	                            
34473      	assign RxLock =
           	               
34474      		{	Rx1_5_Head & Rx1_5_Data [107]
           		 	                             
34475      		,	Rx1_4_Head & Rx1_4_Data [107]
           		 	                             
34476      		,	Rx1_3_Head & Rx1_3_Data [107]
           		 	                             
34477      		,	Rx1_2_Head & Rx1_2_Data [107]
           		 	                             
34478      		,	Rx1_1_Head & Rx1_1_Data [107]
           		 	                             
34479      		,	Rx1_0_Head & Rx1_0_Data [107]
           		 	                             
34480      		};
           		  
34481      	assign Tx1_Rdy = Tx_Rdy;
           	                        
34482      	rsnoc_z_H_R_U_A_M_860cfcee_D108e0p0 Am(
           	                                       
34483      		.Gnt( Gnt )
           		           
34484      	,	.Rdy( Rdy )
           	 	           
34485      	,	.Req( Req )
           	 	           
34486      	,	.ReqArbIn( ReqArbIn )
           	 	                     
34487      	,	.Rx_0_Data( Rx1_0_Data )
           	 	                        
34488      	,	.Rx_0_Head( Rx1_0_Head )
           	 	                        
34489      	,	.Rx_0_Rdy( Rx1_0_Rdy )
           	 	                      
34490      	,	.Rx_0_Tail( Rx1_0_Tail )
           	 	                        
34491      	,	.Rx_0_Vld( Rx1_0_Vld )
           	 	                      
34492      	,	.Rx_1_Data( Rx1_1_Data )
           	 	                        
34493      	,	.Rx_1_Head( Rx1_1_Head )
           	 	                        
34494      	,	.Rx_1_Rdy( Rx1_1_Rdy )
           	 	                      
34495      	,	.Rx_1_Tail( Rx1_1_Tail )
           	 	                        
34496      	,	.Rx_1_Vld( Rx1_1_Vld )
           	 	                      
34497      	,	.Rx_2_Data( Rx1_2_Data )
           	 	                        
34498      	,	.Rx_2_Head( Rx1_2_Head )
           	 	                        
34499      	,	.Rx_2_Rdy( Rx1_2_Rdy )
           	 	                      
34500      	,	.Rx_2_Tail( Rx1_2_Tail )
           	 	                        
34501      	,	.Rx_2_Vld( Rx1_2_Vld )
           	 	                      
34502      	,	.Rx_3_Data( Rx1_3_Data )
           	 	                        
34503      	,	.Rx_3_Head( Rx1_3_Head )
           	 	                        
34504      	,	.Rx_3_Rdy( Rx1_3_Rdy )
           	 	                      
34505      	,	.Rx_3_Tail( Rx1_3_Tail )
           	 	                        
34506      	,	.Rx_3_Vld( Rx1_3_Vld )
           	 	                      
34507      	,	.Rx_4_Data( Rx1_4_Data )
           	 	                        
34508      	,	.Rx_4_Head( Rx1_4_Head )
           	 	                        
34509      	,	.Rx_4_Rdy( Rx1_4_Rdy )
           	 	                      
34510      	,	.Rx_4_Tail( Rx1_4_Tail )
           	 	                        
34511      	,	.Rx_4_Vld( Rx1_4_Vld )
           	 	                      
34512      	,	.Rx_5_Data( Rx1_5_Data )
           	 	                        
34513      	,	.Rx_5_Head( Rx1_5_Head )
           	 	                        
34514      	,	.Rx_5_Rdy( Rx1_5_Rdy )
           	 	                      
34515      	,	.Rx_5_Tail( Rx1_5_Tail )
           	 	                        
34516      	,	.Rx_5_Vld( Rx1_5_Vld )
           	 	                      
34517      	,	.RxLock( RxLock )
           	 	                 
34518      	,	.Sys_Clk( Sys_Clk )
           	 	                   
34519      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
34520      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
34521      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
34522      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
34523      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
34524      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
34525      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
34526      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
34527      	,	.Tx_Data( Tx1_Data )
           	 	                    
34528      	,	.Tx_Head( Tx1_Head )
           	 	                    
34529      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
34530      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
34531      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
34532      	,	.Vld( Vld )
           	 	           
34533      	);
           	  
34534      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
34535      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
34536      	assign Rx_2_Rdy = Rx1_2_Rdy;
           	                            
34537      	assign Rx_3_Rdy = Rx1_3_Rdy;
           	                            
34538      	assign Rx_4_Rdy = Rx1_4_Rdy;
           	                            
34539      	assign Rx_5_Rdy = Rx1_5_Rdy;
           	                            
34540      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
34541      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld | Rx_2_Vld | Rx_3_Vld | Rx_4_Vld | Rx_5_Vld;
           	                                                                                       
34542      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
34543      	assign Tx_Data = { Tx1_Data [107:38] , Tx1_Data [37:0] };
           	                                                         
34544      	assign Tx_Head = Tx1_Head;
           	                          
34545      	assign Tx_Tail = Tx1_Tail;
           	                          
34546      	assign Tx_Vld = Tx1_Vld;
           	                        
34547      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
34548      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
34549      	assign WakeUp_Rx_2 = Rx_2_Vld;
           	                              
34550      	assign WakeUp_Rx_3 = Rx_3_Vld;
           	                              
34551      	assign WakeUp_Rx_4 = Rx_4_Vld;
           	                              
34552      	assign WakeUp_Rx_5 = Rx_5_Vld;
           	                              
34553      endmodule
                    
34554      
           
34555      
           
34556      
           
34557      // FlexNoC version    : 4.7.0
                                        
34558      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
34559      // Exported Structure : /Specification.Architecture.Structure
                                                                        
34560      // ExportOption       : /verilog
                                           
34561      
           
34562      `timescale 1ps/1ps
                             
34563      module rsnoc_z_T_C_S_C_L_R_R_5 ( I , O );
                                                    
34564      	input  [4:0] I ;
           	                
34565      	output [4:0] O ;
           	                
34566      	wire  u_0   ;
           	             
34567      	wire  u_1   ;
           	             
34568      	wire  u_2   ;
           	             
34569      	wire  u_3   ;
           	             
34570      	wire  u_4   ;
           	             
34571      	wire  u_0_0 ;
           	             
34572      	wire  u_0_1 ;
           	             
34573      	wire  u_0_2 ;
           	             
34574      	wire  u_0_3 ;
           	             
34575      	wire  u_0_4 ;
           	             
34576      	assign u_0 = I [0];
           	                   
34577      	assign u_0_4 = u_0;
           	                   
34578      	assign u_1 = I [1];
           	                   
34579      	assign u_0_3 = u_1;
           	                   
34580      	assign u_2 = I [2];
           	                   
34581      	assign u_0_2 = u_2;
           	                   
34582      	assign u_3 = I [3];
           	                   
34583      	assign u_0_1 = u_3;
           	                   
34584      	assign u_4 = I [4];
           	                   
34585      	assign u_0_0 = u_4;
           	                   
34586      	assign O = { u_0_4 , u_0_3 , u_0_2 , u_0_1 , u_0_0 };
           	                                                     
34587      endmodule
                    
34588      
           
34589      `timescale 1ps/1ps
                             
34590      module rsnoc_z_T_C_S_C_L_R_S_L_5 ( I , O );
                                                      
34591      	input  [4:0] I ;
           	                
34592      	output [4:0] O ;
           	                
34593      	wire  u_2    ;
           	              
34594      	wire  u_214c ;
           	              
34595      	wire  u_d73  ;
           	              
34596      	wire  u_ddb1 ;
           	              
34597      	wire  u_ff71 ;
           	              
34598      	assign u_d73 = I [0];
           	                     
34599      	assign u_214c = u_d73 | I [1];
           	                              
34600      	assign u_ddb1 = I [2];
           	                      
34601      	assign u_ff71 = u_214c | u_ddb1 | I [3];
           	                                        
34602      	assign u_2 = ~ u_214c;
           	                      
34603      	assign O =
           	          
34604      		{		~ u_ff71 & I [4]
           		 		                
34605      		,		u_2 & ~ u_ddb1 & I [3]
           		 		                      
34606      		,	u_2 & I [2]
           		 	           
34607      		,		~ u_d73 & I [1]
           		 		               
34608      		,	I [0]
           		 	     
34609      		};
           		  
34610      endmodule
                    
34611      
           
34612      `timescale 1ps/1ps
                             
34613      module rsnoc_z_H_R_N_T_U_Hb_U_fc797594 (
                                                   
34614      	Hdr
           	   
34615      ,	Rx_Data
            	       
34616      ,	Rx_Head
            	       
34617      ,	Rx_Rdy
            	      
34618      ,	Rx_Tail
            	       
34619      ,	Rx_Vld
            	      
34620      ,	Sys_Clk
            	       
34621      ,	Sys_Clk_ClkS
            	            
34622      ,	Sys_Clk_En
            	          
34623      ,	Sys_Clk_EnS
            	           
34624      ,	Sys_Clk_RetRstN
            	               
34625      ,	Sys_Clk_RstN
            	            
34626      ,	Sys_Clk_Tm
            	          
34627      ,	Sys_Pwr_Idle
            	            
34628      ,	Sys_Pwr_WakeUp
            	              
34629      ,	Tx_Data
            	       
34630      ,	Tx_Head
            	       
34631      ,	Tx_Rdy
            	      
34632      ,	Tx_Tail
            	       
34633      ,	Tx_Vld
            	      
34634      );
             
34635      	output [69:0]  Hdr             ;
           	                                
34636      	input  [107:0] Rx_Data         ;
           	                                
34637      	input          Rx_Head         ;
           	                                
34638      	output         Rx_Rdy          ;
           	                                
34639      	input          Rx_Tail         ;
           	                                
34640      	input          Rx_Vld          ;
           	                                
34641      	input          Sys_Clk         ;
           	                                
34642      	input          Sys_Clk_ClkS    ;
           	                                
34643      	input          Sys_Clk_En      ;
           	                                
34644      	input          Sys_Clk_EnS     ;
           	                                
34645      	input          Sys_Clk_RetRstN ;
           	                                
34646      	input          Sys_Clk_RstN    ;
           	                                
34647      	input          Sys_Clk_Tm      ;
           	                                
34648      	output         Sys_Pwr_Idle    ;
           	                                
34649      	output         Sys_Pwr_WakeUp  ;
           	                                
34650      	output [107:0] Tx_Data         ;
           	                                
34651      	output         Tx_Head         ;
           	                                
34652      	input          Tx_Rdy          ;
           	                                
34653      	output         Tx_Tail         ;
           	                                
34654      	output         Tx_Vld          ;
           	                                
34655      	assign Tx_Data = Rx_Data;
           	                         
34656      	assign Hdr = Tx_Data [107:38];
           	                              
34657      	assign Rx_Rdy = Tx_Rdy;
           	                       
34658      	assign Sys_Pwr_Idle = 1'b1;
           	                           
34659      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
34660      	assign Tx_Head = Rx_Head;
           	                         
34661      	assign Tx_Tail = Rx_Tail;
           	                         
34662      	assign Tx_Vld = Rx_Vld;
           	                       
34663      endmodule
                    
34664      
           
34665      `timescale 1ps/1ps
                             
34666      module rsnoc_z_H_R_T_D_U_U_9ddee57a (
                                                
34667      	Rx_Data
           	       
34668      ,	Rx_Head
            	       
34669      ,	Rx_Rdy
            	      
34670      ,	Rx_Tail
            	       
34671      ,	Rx_Vld
            	      
34672      ,	Sys_Clk
            	       
34673      ,	Sys_Clk_ClkS
            	            
34674      ,	Sys_Clk_En
            	          
34675      ,	Sys_Clk_EnS
            	           
34676      ,	Sys_Clk_RetRstN
            	               
34677      ,	Sys_Clk_RstN
            	            
34678      ,	Sys_Clk_Tm
            	          
34679      ,	Sys_Pwr_Idle
            	            
34680      ,	Sys_Pwr_WakeUp
            	              
34681      ,	Tx_0_Data
            	         
34682      ,	Tx_0_Head
            	         
34683      ,	Tx_0_Rdy
            	        
34684      ,	Tx_0_Tail
            	         
34685      ,	Tx_0_Vld
            	        
34686      ,	Tx_1_Data
            	         
34687      ,	Tx_1_Head
            	         
34688      ,	Tx_1_Rdy
            	        
34689      ,	Tx_1_Tail
            	         
34690      ,	Tx_1_Vld
            	        
34691      ,	Tx_2_Data
            	         
34692      ,	Tx_2_Head
            	         
34693      ,	Tx_2_Rdy
            	        
34694      ,	Tx_2_Tail
            	         
34695      ,	Tx_2_Vld
            	        
34696      ,	Tx_3_Data
            	         
34697      ,	Tx_3_Head
            	         
34698      ,	Tx_3_Rdy
            	        
34699      ,	Tx_3_Tail
            	         
34700      ,	Tx_3_Vld
            	        
34701      ,	Tx_4_Data
            	         
34702      ,	Tx_4_Head
            	         
34703      ,	Tx_4_Rdy
            	        
34704      ,	Tx_4_Tail
            	         
34705      ,	Tx_4_Vld
            	        
34706      ,	WakeUp_Rx
            	         
34707      );
             
34708      	input  [107:0] Rx_Data         ;
           	                                
34709      	input          Rx_Head         ;
           	                                
34710      	output         Rx_Rdy          ;
           	                                
34711      	input          Rx_Tail         ;
           	                                
34712      	input          Rx_Vld          ;
           	                                
34713      	input          Sys_Clk         ;
           	                                
34714      	input          Sys_Clk_ClkS    ;
           	                                
34715      	input          Sys_Clk_En      ;
           	                                
34716      	input          Sys_Clk_EnS     ;
           	                                
34717      	input          Sys_Clk_RetRstN ;
           	                                
34718      	input          Sys_Clk_RstN    ;
           	                                
34719      	input          Sys_Clk_Tm      ;
           	                                
34720      	output         Sys_Pwr_Idle    ;
           	                                
34721      	output         Sys_Pwr_WakeUp  ;
           	                                
34722      	output [107:0] Tx_0_Data       ;
           	                                
34723      	output         Tx_0_Head       ;
           	                                
34724      	input          Tx_0_Rdy        ;
           	                                
34725      	output         Tx_0_Tail       ;
           	                                
34726      	output         Tx_0_Vld        ;
           	                                
34727      	output [107:0] Tx_1_Data       ;
           	                                
34728      	output         Tx_1_Head       ;
           	                                
34729      	input          Tx_1_Rdy        ;
           	                                
34730      	output         Tx_1_Tail       ;
           	                                
34731      	output         Tx_1_Vld        ;
           	                                
34732      	output [107:0] Tx_2_Data       ;
           	                                
34733      	output         Tx_2_Head       ;
           	                                
34734      	input          Tx_2_Rdy        ;
           	                                
34735      	output         Tx_2_Tail       ;
           	                                
34736      	output         Tx_2_Vld        ;
           	                                
34737      	output [107:0] Tx_3_Data       ;
           	                                
34738      	output         Tx_3_Head       ;
           	                                
34739      	input          Tx_3_Rdy        ;
           	                                
34740      	output         Tx_3_Tail       ;
           	                                
34741      	output         Tx_3_Vld        ;
           	                                
34742      	output [107:0] Tx_4_Data       ;
           	                                
34743      	output         Tx_4_Head       ;
           	                                
34744      	input          Tx_4_Rdy        ;
           	                                
34745      	output         Tx_4_Tail       ;
           	                                
34746      	output         Tx_4_Vld        ;
           	                                
34747      	output         WakeUp_Rx       ;
           	                                
34748      	wire [8:0]   u_34e6        ;
           	                            
34749      	wire [13:0]  u_39a2        ;
           	                            
34750      	wire [13:0]  u_67c4        ;
           	                            
34751      	wire [13:0]  u_70fe        ;
           	                            
34752      	reg  [4:0]   u_7c15        ;
           	                            
34753      	wire [13:0]  u_8495        ;
           	                            
34754      	wire [8:0]   u_8e3c        ;
           	                            
34755      	wire [8:0]   u_9776        ;
           	                            
34756      	wire [8:0]   u_a9ea        ;
           	                            
34757      	wire [4:0]   u_ab1f        ;
           	                            
34758      	wire [69:0]  Hdr           ;
           	                            
34759      	wire         HdrPwr_Idle   ;
           	                            
34760      	wire         HdrPwr_WakeUp ;
           	                            
34761      	wire [107:0] Int_Data      ;
           	                            
34762      	wire         Int_Head      ;
           	                            
34763      	wire         Int_Rdy       ;
           	                            
34764      	wire         Int_Tail      ;
           	                            
34765      	wire         Int_Vld       ;
           	                            
34766      	wire [4:0]   PortSel       ;
           	                            
34767      	wire [107:0] Rx1_Data      ;
           	                            
34768      	wire         Rx1_Head      ;
           	                            
34769      	wire         Rx1_Rdy       ;
           	                            
34770      	wire         Rx1_Tail      ;
           	                            
34771      	wire         Rx1_Vld       ;
           	                            
34772      	wire [4:0]   TblSel        ;
           	                            
34773      	wire [3:0]   TblSel1       ;
           	                            
34774      	wire [107:0] Tx1_0_Data    ;
           	                            
34775      	wire         Tx1_0_Head    ;
           	                            
34776      	wire         Tx1_0_Rdy     ;
           	                            
34777      	wire         Tx1_0_Tail    ;
           	                            
34778      	wire         Tx1_0_Vld     ;
           	                            
34779      	wire [107:0] Tx1_1_Data    ;
           	                            
34780      	wire         Tx1_1_Head    ;
           	                            
34781      	wire         Tx1_1_Rdy     ;
           	                            
34782      	wire         Tx1_1_Tail    ;
           	                            
34783      	wire         Tx1_1_Vld     ;
           	                            
34784      	wire [107:0] Tx1_2_Data    ;
           	                            
34785      	wire         Tx1_2_Head    ;
           	                            
34786      	wire         Tx1_2_Rdy     ;
           	                            
34787      	wire         Tx1_2_Tail    ;
           	                            
34788      	wire         Tx1_2_Vld     ;
           	                            
34789      	wire [107:0] Tx1_3_Data    ;
           	                            
34790      	wire         Tx1_3_Head    ;
           	                            
34791      	wire         Tx1_3_Rdy     ;
           	                            
34792      	wire         Tx1_3_Tail    ;
           	                            
34793      	wire         Tx1_3_Vld     ;
           	                            
34794      	wire [107:0] Tx1_4_Data    ;
           	                            
34795      	wire         Tx1_4_Head    ;
           	                            
34796      	wire         Tx1_4_Rdy     ;
           	                            
34797      	wire         Tx1_4_Tail    ;
           	                            
34798      	wire         Tx1_4_Vld     ;
           	                            
34799      	assign Rx1_Data = Rx_Data;
           	                          
34800      	assign Rx1_Head = Rx_Head;
           	                          
34801      	assign Rx1_Tail = Rx_Tail;
           	                          
34802      	assign Rx1_Vld = Rx_Vld;
           	                        
34803      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
34804      	assign u_8495 = Hdr [68:55];
           	                            
34805      	assign u_34e6 = u_8495 [13:5];
           	                              
34806      	assign u_70fe = Hdr [68:55];
           	                            
34807      	assign u_9776 = u_70fe [13:5];
           	                              
34808      	assign u_67c4 = Hdr [68:55];
           	                            
34809      	assign u_8e3c = u_67c4 [13:5];
           	                              
34810      	assign u_39a2 = Hdr [68:55];
           	                            
34811      	assign u_a9ea = u_39a2 [13:5];
           	                              
34812      	assign TblSel1 =
           	                
34813      		{		( u_34e6 & 9'b000000011 ) == 9'b000000001
           		 		                                         
34814      		,		( u_9776 & 9'b000000011 ) == 9'b000000010
           		 		                                         
34815      		,		( u_8e3c & 9'b000001011 ) == 9'b000000000
           		 		                                         
34816      		,		( u_a9ea & 9'b000000011 ) == 9'b000000011
           		 		                                         
34817      		};
           		  
34818      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34265      		|		{ 108 { Sel [5] }  } & Int_5_Data;
           		<font color = "green">-1-</font> 		                                  
34266      endmodule
           <font color = "green">==></font>
34267      
           <font color = "red">-2-</font>
34268      `timescale 1ps/1ps
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_43786">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_D_U_U_7d460b27">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
