library ieee;
use ieee.std_logic_1164.all;

entity adder is 
port (X,Y : in std_logic_vector(3 downto 0) ;
		S :  out std_logic_vector(4 downto 0) ; 
		led1 , led2 : out std_logic_vector(6 downto 0) ); 
end adder ;


architecture arch of adder is 
begin 
	S <= X+Y;
end arch ;	