{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1494495794389 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EPM570T100C5 " "Selected device EPM570T100C5 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1494495794393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494495794451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494495794451 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1494495794525 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1494495794536 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494495794601 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494495794601 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494495794601 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494495794601 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494495794601 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1494495794601 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 63 " "No exact pin location assignment(s) for 32 pins of 63 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1494495794623 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1494495794670 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1494495794671 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1494495794683 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1494495794683 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1494495794683 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1494495794683 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1494495794683 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 my_uart_rx:my_uart_rx\|rx_enable_reg " "   1.000 my_uart_rx:my_uart_rx\|rx_enable_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1494495794683 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 my_uart_tx:my_uart_tx\|tx_complete_reg " "   1.000 my_uart_tx:my_uart_tx\|tx_complete_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1494495794683 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pwm_capture:pwm_capture_instance\|captuer_tx:captuer_tx_instance\|tx_start " "   1.000 pwm_capture:pwm_capture_instance\|captuer_tx:captuer_tx_instance\|tx_start" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1494495794683 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     rs232_rx " "   1.000     rs232_rx" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1494495794683 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 speed_select:speed_select\|buad_clk_rx_reg " "   1.000 speed_select:speed_select\|buad_clk_rx_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1494495794683 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 speed_select:speed_select\|buad_clk_tx_reg " "   1.000 speed_select:speed_select\|buad_clk_tx_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1494495794683 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1494495794683 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494495794691 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494495794691 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1494495794701 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 7 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1494495794725 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "speed_select:speed_select\|buad_clk_rx_reg Global clock " "Automatically promoted signal \"speed_select:speed_select\|buad_clk_rx_reg\" to use Global clock" {  } { { "speed_select.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/speed_select.v" 85 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1494495794726 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "speed_select:speed_select\|buad_clk_tx_reg Global clock " "Automatically promoted signal \"speed_select:speed_select\|buad_clk_tx_reg\" to use Global clock" {  } { { "speed_select.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/speed_select.v" 110 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1494495794726 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "my_uart_tx:my_uart_tx\|tx_complete_reg Global clock " "Automatically promoted some destinations of signal \"my_uart_tx:my_uart_tx\|tx_complete_reg\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "my_uart_tx:my_uart_tx\|tx_complete_reg " "Destination \"my_uart_tx:my_uart_tx\|tx_complete_reg\" may be non-global or may not use global clock" {  } { { "uart_tx.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/uart_tx.v" 41 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1494495794726 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "my_uart_tx:my_uart_tx\|tx_enable_reg~0 " "Destination \"my_uart_tx:my_uart_tx\|tx_enable_reg~0\" may be non-global or may not use global clock" {  } { { "uart_tx.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/uart_tx.v" 24 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1494495794726 ""}  } { { "uart_tx.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/uart_tx.v" 41 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1494495794726 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1494495794727 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1494495794735 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1494495794788 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1494495794863 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1494495794864 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1494495794865 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1494495794865 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 0 0 32 " "Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 32 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1494495794870 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1494495794870 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1494495794870 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 22 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1494495794871 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 17 23 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1494495794871 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1494495794871 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1494495794871 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494495794906 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1494495794917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1494495795016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494495795507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1494495795513 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1494495797030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494495797031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1494495797092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "37 " "Router estimated average interconnect usage is 37% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1494495797556 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1494495797556 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1494495799029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494495800481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1494495800481 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1494495800498 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494495800504 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "40 " "Following 40 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[3\] a permanently disabled " "Pin BusA\[3\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[3] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 13 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 692 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[4\] a permanently disabled " "Pin BusA\[4\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[4] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 13 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 693 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[5\] a permanently disabled " "Pin BusA\[5\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[5] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 13 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 694 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[6\] a permanently disabled " "Pin BusA\[6\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[6] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 13 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 695 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[9\] a permanently disabled " "Pin BusA\[9\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[9] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 13 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 696 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[10\] a permanently disabled " "Pin BusA\[10\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[10] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 13 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 697 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[11\] a permanently disabled " "Pin BusA\[11\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[11] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 13 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 698 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[12\] a permanently disabled " "Pin BusA\[12\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[12] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 13 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 699 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[13\] a permanently disabled " "Pin BusA\[13\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[13] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 13 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 700 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[14\] a permanently disabled " "Pin BusA\[14\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[14] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 13 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 701 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[55\] a permanently disabled " "Pin BusC\[55\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[55] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 704 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[59\] a permanently disabled " "Pin BusC\[59\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[59] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 707 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[60\] a permanently disabled " "Pin BusC\[60\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[60] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 708 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[63\] a permanently disabled " "Pin BusC\[63\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[63] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 709 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[64\] a permanently disabled " "Pin BusC\[64\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[64] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[64] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 710 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[65\] a permanently disabled " "Pin BusC\[65\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[65] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[65] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 711 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[66\] a permanently disabled " "Pin BusC\[66\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[66] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[66] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 712 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[68\] a permanently disabled " "Pin BusC\[68\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[68] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[68] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 714 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[69\] a permanently disabled " "Pin BusC\[69\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[69] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[69] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 715 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[70\] a permanently disabled " "Pin BusC\[70\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[70] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[70] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 716 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[72\] a permanently disabled " "Pin BusC\[72\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[72] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[72] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 717 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[73\] a permanently disabled " "Pin BusC\[73\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[73] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[73] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 718 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[74\] a permanently disabled " "Pin BusC\[74\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[74] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[74] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 719 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[75\] a permanently disabled " "Pin BusC\[75\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[75] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[75] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 720 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[77\] a permanently disabled " "Pin BusC\[77\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[77] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[77] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 721 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[78\] a permanently disabled " "Pin BusC\[78\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[78] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[78] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 722 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[79\] a permanently disabled " "Pin BusC\[79\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[79] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[79] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 723 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[80\] a permanently disabled " "Pin BusC\[80\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[80] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[80] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 724 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[82\] a permanently disabled " "Pin BusC\[82\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[82] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[82] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 726 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[88\] a permanently disabled " "Pin BusC\[88\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[88] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[88] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 727 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[89\] a permanently disabled " "Pin BusC\[89\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[89] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[89] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 728 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[90\] a permanently disabled " "Pin BusC\[90\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[90] } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[90] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 729 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[2\] a permanently disabled " "Pin BusA\[2\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[2] } } } { "d:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BusA\[2\]" } } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 13 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 691 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[16\] a permanently disabled " "Pin BusA\[16\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[16] } } } { "d:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BusA\[16\]" } } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 13 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 702 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusB\[42\] a permanently disabled " "Pin BusB\[42\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusB[42] } } } { "d:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BusB\[42\]" } } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 14 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusB[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 703 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[54\] a permanently enabled " "Pin BusC\[54\] has a permanently enabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[54] } } } { "d:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BusC\[54\]" } } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 624 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[57\] a permanently disabled " "Pin BusC\[57\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[57] } } } { "d:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BusC\[57\]" } } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 705 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[58\] a permanently disabled " "Pin BusC\[58\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[58] } } } { "d:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BusC\[58\]" } } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 706 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[67\] a permanently disabled " "Pin BusC\[67\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[67] } } } { "d:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BusC\[67\]" } } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[67] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 713 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[81\] a permanently disabled " "Pin BusC\[81\] has a permanently disabled output enable" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[81] } } } { "d:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BusC\[81\]" } } } } { "top.v" "" { Text "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.v" 15 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[81] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/" { { 0 { 0 ""} 0 725 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1494495800552 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1494495800552 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.fit.smsg " "Generated suppressed messages file D:/code/CPLD/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_qn908xdk_stress_test/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1494495800635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "787 " "Peak virtual memory: 787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494495800718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 17:43:20 2017 " "Processing ended: Thu May 11 17:43:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494495800718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494495800718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494495800718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1494495800718 ""}
