# compile vhdl design source files
vhdl xil_defaultlib  "../../../FinalProject.srcs/sources_1/new/pwm.vhd"
vhdl xil_defaultlib  "../../../FinalProject.srcs/sim_1/imports/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sim_1/new/TB_pwm.vhd"

# Do not sort compile order
nosort
