{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578869761272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578869761277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 13 01:56:01 2020 " "Processing started: Mon Jan 13 01:56:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578869761277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869761277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Cyc1000 -c UART_Cyc1000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Cyc1000 -c UART_Cyc1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869761277 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578869761766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578869761766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bme280.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bme280.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_leds-Behavioral " "Found design unit 1: i2c_leds-Behavioral" {  } { { "bme280.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/bme280.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578869773339 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_leds " "Found entity 1: i2c_leds" {  } { { "bme280.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/bme280.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578869773339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/i2c_master.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578869773342 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/i2c_master.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578869773342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-rtl " "Found design unit 1: fifo-rtl" {  } { { "fifo.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578869773346 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/fifo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578869773346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc motor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dc motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dc_motor-Behavioral " "Found design unit 1: dc_motor-Behavioral" {  } { { "dc motor.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/dc motor.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578869773349 ""} { "Info" "ISGN_ENTITY_NAME" "1 dc_motor " "Found entity 1: dc_motor" {  } { { "dc motor.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/dc motor.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578869773349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-Behavioral " "Found design unit 1: uart_tx-Behavioral" {  } { { "uart_tx.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/uart_tx.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578869773353 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/uart_tx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578869773353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-Behavioral " "Found design unit 1: uart_rx-Behavioral" {  } { { "uart_rx.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/uart_rx.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578869773357 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/uart_rx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578869773357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-Behavioral " "Found design unit 1: main-Behavioral" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578869773362 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578869773362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773362 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578869773405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_data main.vhd(130) " "Verilog HDL or VHDL warning at main.vhd(130): object \"r_data\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578869773407 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_tx_data main.vhd(132) " "Verilog HDL or VHDL warning at main.vhd(132): object \"r_tx_data\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578869773407 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_FULL main.vhd(140) " "Verilog HDL or VHDL warning at main.vhd(140): object \"w_FULL\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578869773407 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_EMPTY main.vhd(143) " "Verilog HDL or VHDL warning at main.vhd(143): object \"w_EMPTY\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578869773407 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "config main.vhd(148) " "VHDL Signal Declaration warning at main.vhd(148): used implicit default value for signal \"config\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 148 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1578869773407 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temperature main.vhd(157) " "Verilog HDL or VHDL warning at main.vhd(157): object \"temperature\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578869773408 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_ack_err main.vhd(159) " "Verilog HDL or VHDL warning at main.vhd(159): object \"i2c_ack_err\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578869773408 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable main.vhd(168) " "Verilog HDL or VHDL warning at main.vhd(168): object \"enable\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578869773408 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output1 main.vhd(169) " "Verilog HDL or VHDL warning at main.vhd(169): object \"output1\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578869773408 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output2 main.vhd(170) " "Verilog HDL or VHDL warning at main.vhd(170): object \"output2\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578869773408 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable2 main.vhd(171) " "Verilog HDL or VHDL warning at main.vhd(171): object \"enable2\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578869773408 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_clk main.vhd(266) " "VHDL Process Statement warning at main.vhd(266): signal \"in_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578869773409 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_clk main.vhd(398) " "VHDL Process Statement warning at main.vhd(398): signal \"in_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578869773411 "|main"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "i2c_data_wr\[0\] main.vhd(391) " "Netlist error at main.vhd(391): can't infer register for i2c_data_wr\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 391 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1578869773416 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data_wr\[0\] main.vhd(387) " "Inferred latch for \"i2c_data_wr\[0\]\" at main.vhd(387)" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773416 "|main"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "i2c_data_wr\[1\] main.vhd(391) " "Netlist error at main.vhd(391): can't infer register for i2c_data_wr\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 391 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1578869773416 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data_wr\[1\] main.vhd(387) " "Inferred latch for \"i2c_data_wr\[1\]\" at main.vhd(387)" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773416 "|main"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "i2c_data_wr\[2\] main.vhd(391) " "Netlist error at main.vhd(391): can't infer register for i2c_data_wr\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 391 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1578869773416 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data_wr\[2\] main.vhd(387) " "Inferred latch for \"i2c_data_wr\[2\]\" at main.vhd(387)" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773416 "|main"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "i2c_data_wr\[3\] main.vhd(391) " "Netlist error at main.vhd(391): can't infer register for i2c_data_wr\[3\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 391 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1578869773417 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data_wr\[3\] main.vhd(387) " "Inferred latch for \"i2c_data_wr\[3\]\" at main.vhd(387)" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773417 "|main"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "i2c_data_wr\[4\] main.vhd(391) " "Netlist error at main.vhd(391): can't infer register for i2c_data_wr\[4\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 391 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1578869773417 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data_wr\[4\] main.vhd(387) " "Inferred latch for \"i2c_data_wr\[4\]\" at main.vhd(387)" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773417 "|main"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "i2c_data_wr\[5\] main.vhd(391) " "Netlist error at main.vhd(391): can't infer register for i2c_data_wr\[5\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 391 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1578869773417 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data_wr\[5\] main.vhd(387) " "Inferred latch for \"i2c_data_wr\[5\]\" at main.vhd(387)" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773417 "|main"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "i2c_data_wr\[6\] main.vhd(391) " "Netlist error at main.vhd(391): can't infer register for i2c_data_wr\[6\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 391 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1578869773417 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data_wr\[6\] main.vhd(387) " "Inferred latch for \"i2c_data_wr\[6\]\" at main.vhd(387)" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773417 "|main"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "i2c_data_wr\[7\] main.vhd(391) " "Netlist error at main.vhd(391): can't infer register for i2c_data_wr\[7\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 391 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1578869773417 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data_wr\[7\] main.vhd(387) " "Inferred latch for \"i2c_data_wr\[7\]\" at main.vhd(387)" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773417 "|main"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "i2c_rw main.vhd(391) " "Netlist error at main.vhd(391): can't infer register for i2c_rw because its behavior depends on the edges of multiple distinct clocks" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 391 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1578869773417 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_rw main.vhd(387) " "Inferred latch for \"i2c_rw\" at main.vhd(387)" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773417 "|main"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "i2c_address\[0\] main.vhd(391) " "Netlist error at main.vhd(391): can't infer register for i2c_address\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 391 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1578869773417 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_address\[0\] main.vhd(387) " "Inferred latch for \"i2c_address\[0\]\" at main.vhd(387)" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773417 "|main"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "i2c_address\[1\] main.vhd(391) " "Netlist error at main.vhd(391): can't infer register for i2c_address\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 391 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1578869773417 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_address\[1\] main.vhd(387) " "Inferred latch for \"i2c_address\[1\]\" at main.vhd(387)" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773417 "|main"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "i2c_address\[2\] main.vhd(391) " "Netlist error at main.vhd(391): can't infer register for i2c_address\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 391 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1578869773417 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_address\[2\] main.vhd(387) " "Inferred latch for \"i2c_address\[2\]\" at main.vhd(387)" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773417 "|main"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "i2c_address\[3\] main.vhd(391) " "Netlist error at main.vhd(391): can't infer register for i2c_address\[3\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 391 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1578869773417 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_address\[3\] main.vhd(387) " "Inferred latch for \"i2c_address\[3\]\" at main.vhd(387)" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773418 "|main"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "i2c_address\[4\] main.vhd(391) " "Netlist error at main.vhd(391): can't infer register for i2c_address\[4\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 391 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1578869773418 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_address\[4\] main.vhd(387) " "Inferred latch for \"i2c_address\[4\]\" at main.vhd(387)" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773418 "|main"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "i2c_address\[5\] main.vhd(391) " "Netlist error at main.vhd(391): can't infer register for i2c_address\[5\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 391 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1578869773418 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_address\[5\] main.vhd(387) " "Inferred latch for \"i2c_address\[5\]\" at main.vhd(387)" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773418 "|main"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "i2c_address\[6\] main.vhd(391) " "Netlist error at main.vhd(391): can't infer register for i2c_address\[6\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 391 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1578869773418 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_address\[6\] main.vhd(387) " "Inferred latch for \"i2c_address\[6\]\" at main.vhd(387)" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773418 "|main"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "busy_prev main.vhd(391) " "Netlist error at main.vhd(391): can't infer register for busy_prev because its behavior depends on the edges of multiple distinct clocks" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 391 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1578869773418 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_prev main.vhd(387) " "Inferred latch for \"busy_prev\" at main.vhd(387)" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773418 "|main"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "state.output_result main.vhd(391) " "Netlist error at main.vhd(391): can't infer register for state.output_result because its behavior depends on the edges of multiple distinct clocks" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 391 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1578869773418 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.output_result main.vhd(387) " "Inferred latch for \"state.output_result\" at main.vhd(387)" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773418 "|main"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "state.read_data main.vhd(391) " "Netlist error at main.vhd(391): can't infer register for state.read_data because its behavior depends on the edges of multiple distinct clocks" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 391 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1578869773418 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.read_data main.vhd(387) " "Inferred latch for \"state.read_data\" at main.vhd(387)" {  } { { "main.vhd" "" { Text "C:/Users/ADMIN/Desktop/FPGAONTHECAR/main.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773418 "|main"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578869773427 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578869773552 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 13 01:56:13 2020 " "Processing ended: Mon Jan 13 01:56:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578869773552 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578869773552 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578869773552 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869773552 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578869774183 ""}
