Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[18:17:57.046570] Configured Lic search path (21.01-s002): 5280@bwrcflex-1.eecs.berkeley.edu:5280@bwrcflex-2.eecs.berkeley.edu

Version: 22.12-s082_1, built Sat May 06 18:39:19 PDT 2023
Options: -files /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/syn.tcl -no_gui 
Date:    Sun Nov 26 18:17:57 2023
Host:    bwrcix-2.eecs.berkeley.edu (x86_64 w/Linux 3.10.0-1160.90.1.el7.x86_64) (32cores*128cpus*2physical cpus*Intel(R) Xeon(R) Gold 6338 CPU @ 2.00GHz 49152KB) (1650821376KB)
PID:     109714
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis
[18:17:57.089666] Periodic Lic check successful
[18:17:57.089681] Feature usage summary:
[18:17:57.089682] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (0 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (13 seconds elapsed).

#@ Processing -files option
@genus 1> source /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/syn.tcl
#@ Begin verbose source /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/syn.tcl
@file(syn.tcl) 8: puts "set_db hdl_error_on_blackbox true" 
set_db hdl_error_on_blackbox true
@file(syn.tcl) 9: set_db hdl_error_on_blackbox true
  Setting attribute of root '/': 'hdl_error_on_blackbox' = true
@file(syn.tcl) 10: puts "set_db max_cpus_per_server 1" 
set_db max_cpus_per_server 1
@file(syn.tcl) 11: set_db max_cpus_per_server 1
  Setting attribute of root '/': 'max_cpus_per_server' = 1
@file(syn.tcl) 12: puts "set_db lp_clock_gating_infer_enable  true" 
set_db lp_clock_gating_infer_enable  true
@file(syn.tcl) 13: set_db lp_clock_gating_infer_enable  true
  Setting attribute of root '/': 'lp_clock_gating_infer_enable' = true
@file(syn.tcl) 14: puts "set_db lp_clock_gating_prefix  {CLKGATE}" 
set_db lp_clock_gating_prefix  {CLKGATE}
@file(syn.tcl) 15: set_db lp_clock_gating_prefix  {CLKGATE}
  Setting attribute of root '/': 'lp_clock_gating_prefix' = CLKGATE
@file(syn.tcl) 16: puts "set_db lp_insert_clock_gating  true" 
set_db lp_insert_clock_gating  true
@file(syn.tcl) 17: set_db lp_insert_clock_gating  true
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(syn.tcl) 18: puts "set_db lp_clock_gating_register_aware true" 
set_db lp_clock_gating_register_aware true
@file(syn.tcl) 19: set_db lp_clock_gating_register_aware true
  Setting attribute of root '/': 'lp_clock_gating_register_aware' = true
@file(syn.tcl) 20: puts "read_mmmc /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/mmmc.tcl" 
read_mmmc /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/mmmc.tcl
@file(syn.tcl) 21: read_mmmc /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/mmmc.tcl
  Setting attribute of root '/': 'is_read_mmmc_flow' = true
Sourcing '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/mmmc.tcl' (Sun Nov 26 18:18:10 PST 2023)...
#@ Begin verbose source /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/mmmc.tcl
@file(mmmc.tcl) 8: puts "create_constraint_mode -name my_constraint_mode -sdc_files [list /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/clock_constraints_fragment.sdc /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc] " 
create_constraint_mode -name my_constraint_mode -sdc_files /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/clock_constraints_fragment.sdc /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc 
@file(mmmc.tcl) 9: create_constraint_mode -name my_constraint_mode -sdc_files [list /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/clock_constraints_fragment.sdc /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc] 
@file(mmmc.tcl) 10: puts "create_library_set -name PVT_0P63V_100C.setup_set -timing [list /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P63V_100C.lib]" 
create_library_set -name PVT_0P63V_100C.setup_set -timing /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P63V_100C.lib
@file(mmmc.tcl) 11: create_library_set -name PVT_0P63V_100C.setup_set -timing [list /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P63V_100C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P63V_100C.lib]
@file(mmmc.tcl) 12: puts "create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets [list PVT_0P63V_100C.setup_set]" 
create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets PVT_0P63V_100C.setup_set
@file(mmmc.tcl) 13: create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets [list PVT_0P63V_100C.setup_set]
@file(mmmc.tcl) 14: puts "create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06" 
create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
@file(mmmc.tcl) 15: create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
@file(mmmc.tcl) 16: puts "create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc" 
create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc
@file(mmmc.tcl) 17: create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc
@file(mmmc.tcl) 18: puts "create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode" 
create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 19: create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 20: puts "create_library_set -name PVT_0P77V_0C.hold_set -timing [list /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P77V_0C.lib]" 
create_library_set -name PVT_0P77V_0C.hold_set -timing /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P77V_0C.lib
@file(mmmc.tcl) 21: create_library_set -name PVT_0P77V_0C.hold_set -timing [list /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib.gz /tools/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib.gz /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P77V_0C.lib /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P77V_0C.lib]
@file(mmmc.tcl) 22: puts "create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets [list PVT_0P77V_0C.hold_set]" 
create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets PVT_0P77V_0C.hold_set
@file(mmmc.tcl) 23: create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets [list PVT_0P77V_0C.hold_set]
@file(mmmc.tcl) 24: puts "create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06" 
create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
@file(mmmc.tcl) 25: create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
@file(mmmc.tcl) 26: puts "create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc" 
create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc
@file(mmmc.tcl) 27: create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc
@file(mmmc.tcl) 28: puts "create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode" 
create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 29: create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 30: puts "set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view  }" 
set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view  }
@file(mmmc.tcl) 31: set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view  }
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW1024x16'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW1024x17'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW1024x32'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW1024x37'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW1024x38'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW1024x44'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW1024x64'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW1024x8'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW2048x8'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x12'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x14'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x22'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x40'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x46'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x48'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x64'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x8'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x128'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x32'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P63V_100C.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x46'. This may cause potential problems with results of downstream tools (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P63V_100C.lib)
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-526'.

  Message Summary for Library all 77 libraries:
  *********************************************
  Missing sequential block in the sequential cell. [LBR-526]: 57
  Missing threshold parameters. [LBR-519]: 57
  Missing library level attribute. [LBR-516]: 513
  *********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib.gz'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_AO_RVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_AO_LVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_OA_RVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_OA_LVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib.gz'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.630000, 100.000000) in library 'asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib.gz'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-412'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x16_PVT_0P63V_100C/SRAM1RW1024x16'.
        : Specify a valid area value for the libcell.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x17_PVT_0P63V_100C/SRAM1RW1024x17'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x32_PVT_0P63V_100C/SRAM1RW1024x32'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x37_PVT_0P63V_100C/SRAM1RW1024x37'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x38_PVT_0P63V_100C/SRAM1RW1024x38'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x44_PVT_0P63V_100C/SRAM1RW1024x44'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x64_PVT_0P63V_100C/SRAM1RW1024x64'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW1024x8_PVT_0P63V_100C/SRAM1RW1024x8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x12_PVT_0P63V_100C/SRAM1RW128x12'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x14_PVT_0P63V_100C/SRAM1RW128x14'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x22_PVT_0P63V_100C/SRAM1RW128x22'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x40_PVT_0P63V_100C/SRAM1RW128x40'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x46_PVT_0P63V_100C/SRAM1RW128x46'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x48_PVT_0P63V_100C/SRAM1RW128x48'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x64_PVT_0P63V_100C/SRAM1RW128x64'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW128x8_PVT_0P63V_100C/SRAM1RW128x8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW2048x8_PVT_0P63V_100C/SRAM1RW2048x8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW256x128_PVT_0P63V_100C/SRAM1RW256x128'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW256x32_PVT_0P63V_100C/SRAM1RW256x32'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'SRAM1RW256x46_PVT_0P63V_100C/SRAM1RW256x46'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-43'.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:PVT_0P63V_100C.setup_cond'.
#@ End verbose source /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/mmmc.tcl
@file(syn.tcl) 22: puts "read_physical -lef { /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x17_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x37_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x38_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x44_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW2048x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x12_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x14_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x22_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x40_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x20_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x21_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x22_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x33_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x24_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef }" 
read_physical -lef { /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x17_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x37_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x38_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x44_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW2048x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x12_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x14_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x22_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x40_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x20_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x21_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x22_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x33_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x24_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef }
@file(syn.tcl) 23: read_physical -lef { /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef /tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x17_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x37_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x38_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x44_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW2048x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x12_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x14_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x22_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x40_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x64_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x20_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x21_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x22_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x33_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x24_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef }
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA9Pad' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA89' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA78' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA67' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA56' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA45' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA34' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA23' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12' has no resistance value.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'asap7sc7p5t' read already, this site in file '/tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'asap7sc7p5t' read already, this site in file '/tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'asap7sc7p5t' read already, this site in file '/tools/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M1' [line 100 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
        : Check the wire parameter in LEF technology files.
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M2' [line 165 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M3' [line 216 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M4' [line 296 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M5' [line 381 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M6' [line 462 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M7' [line 538 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M8' [line 566 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M9' [line 593 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'Pad' [line 617 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M1' [line 100 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M2' [line 165 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M3' [line 216 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M4' [line 296 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M5' [line 381 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M6' [line 462 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M7' [line 538 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M8' [line 566 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M9' [line 593 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'Pad' [line 617 in file /tools/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef]
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-15'.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.012, 0.16) of 'OFFSET' for layers 'M4' and 'Pad' is too large.
        : Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.
Warning : The value of the wire parameter is too small. [PHYS-14]
        : The 'OFFSET: 0.012' of layer 'M4' is much less than others.
        : Check the consistency of the specified wire parameter.
Warning : The value of the wire parameter is too small. [PHYS-14]
        : The 'OFFSET: 0.012' of layer 'M4' is much less than others.
Warning : The value of the wire parameter is too small. [PHYS-14]
        : The 'OFFSET: 0.012' of layer 'M4' is much less than others.
Warning : The value of the wire parameter is too small. [PHYS-14]
        : The 'OFFSET: 0.012' of layer 'M4' is much less than others.
Warning : The value of the wire parameter is too small. [PHYS-14]
        : The 'OFFSET: 0.012' of layer 'M4' is much less than others.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.072, 8) of 'MINSPACING' for layers 'M1' and 'Pad' is too large.
Warning : The value of the wire parameter is too big. [PHYS-13]
        : The 'MINSPACING: 8' of layer 'Pad' is much bigger than others.
        : Check the consistency of the specified wire parameter.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx10_ASAP7_75t_R cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx1_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx2_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx2b_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx4_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx6_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILLER_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILLERxp5_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell TAPCELL_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell TAPCELL_WITH_FILLER_ASAP7_75t_R cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx10_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx1_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx2_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx2b_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx4_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DECAPx6_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILLER_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILLERxp5_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell TAPCELL_ASAP7_75t_L cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell TAPCELL_WITH_FILLER_ASAP7_75t_L cannot be found in library.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-279'.
Info : Found 0 N2 inbound cells.
@file(syn.tcl) 24: puts "set_db qrc_tech_file { /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 }" 
set_db qrc_tech_file { /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 }
@file(syn.tcl) 25: set_db qrc_tech_file { /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 }

  According to qrc_tech_file, there are total 10 routing layers [ V(5) / H(5) ]

Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M1' in lef is '0.072', minimum width of layer 'LISD' in technology file is '0.1'.
        : Compare the layer MinWidth of the cap_table_file with the MinWidth (WIDTH) of the corresponding layer in LEF. Set the attribute 'shrink_factor' to adjust the MinWidth layer value in the captable file
Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M4' in lef is '0.096', minimum width of layer 'M3' in technology file is '0.072'.
Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M6' in lef is '0.128', minimum width of layer 'M5' in technology file is '0.096'.
Warning : Minimum width of layer in LEF does not match minimum width of layer in cap table. [PHYS-25]
        : After applying shrink factor, minimum width of layer 'M8' in lef is '0.16', minimum width of layer 'M7' in technology file is '0.128'.
  Setting attribute of root '/': 'qrc_tech_file' = /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
@file(syn.tcl) 26: puts "read_hdl -sv { /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ALUdec.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ALU.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Memory151.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Riscv151.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/riscv_arbiter.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/riscv_top.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/BranchComp.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/BranchControl.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Cache.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/CSR.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ImmDec.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ImmGen.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/mux_21.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/mux_41.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/PCGen.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Regfile.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvControl.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/BranchControl.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/HazardDetect.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataFetch.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataDX.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataMW.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ALUop.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ImmCode.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/const.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/LoadOp.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Opcode.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/StoreOp.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/util.vh }" 
read_hdl -sv { /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ALUdec.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ALU.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Memory151.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Riscv151.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/riscv_arbiter.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/riscv_top.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/BranchComp.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/BranchControl.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Cache.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/CSR.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ImmDec.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ImmGen.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/mux_21.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/mux_41.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/PCGen.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Regfile.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvControl.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/BranchControl.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/HazardDetect.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataFetch.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataDX.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataMW.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ALUop.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ImmCode.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/const.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/LoadOp.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Opcode.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/StoreOp.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/util.vh }
@file(syn.tcl) 27: read_hdl -sv { /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ALUdec.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ALU.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Memory151.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Riscv151.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/riscv_arbiter.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/riscv_top.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/BranchComp.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/BranchControl.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Cache.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/CSR.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ImmDec.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ImmGen.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/mux_21.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/mux_41.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/PCGen.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Regfile.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvControl.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/BranchControl.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/HazardDetect.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataFetch.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataDX.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataMW.v /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ALUop.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ImmCode.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/const.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/LoadOp.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Opcode.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/StoreOp.vh /bwrcq/scratch/caderichard/hammer_work/src-asic-lab/util.vh }
    .pc_sel(dx_branch_taken ? 1'b1 : dx_PCSel),
                                     |
Warning : Suspicious implicit wire declaration. [VLOGPT-21]
        : Operand 'dx_PCSel' declared as a 1-bit wire in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Riscv151.v' on line 60, column 38.
        : An implicit wire is declared for an undeclared symbol occurring within a module instance or within the target of an assign statement.  If an undeclared symbol occurs within a subexpression in one of these contexts, it may be a coding error.
initial data_out = 32'b0;
      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/CSR.v' on line 14, column 7.
        : For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
module BranchControl (
                   |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'BranchControl' with Verilog module in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/BranchControl.v' on line 3, column 20.
        : A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog descriptions are:
       module
       macromodule
       configuration
    SystemVerilog adds the following descriptions:
       interface
       program
       package.
initial begin
      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/HazardDetect.v' on line 40, column 7.
    always @(*) #(1) f_inst_out = f_inst;
                   |
Warning : Ignoring unsynthesizable delay specifier (#<n>) mentioned in verilog file. These delay numbers are for simulation purpose only. [VLOGPT-35]
        : in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataFetch.v' on line 37, column 20.
        : All delay numbers assigned or used in behavioral code are for simulation purposes only and are not synthesizable. These values are ignored during synthesis. This warning is issued only once per module.
@file(syn.tcl) 28: puts "elaborate riscv_top" 
elaborate riscv_top
@file(syn.tcl) 29: elaborate riscv_top
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'riscv_top' from file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/riscv_top.v'.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'sram_cpu_web_1' in module 'cache' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Cache.v' on line 331.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ALUdec' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/ALUdec.v' on line 22.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'dx_store_mask' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataDX.v' on line 26.
        : The type associated with the two declarations of a port should be identical.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'dcache_dout' connected to output port 'dcache_dout' of module 'RiscvDataDX' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Riscv151.v' on line 88.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'mw_rf_out_B' in module 'RiscvDataMW' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataMW.v' on line 58.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_req_data_bits' in module 'cache' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Cache.v' on line 29, column 42, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mem_req_data_mask' in module 'cache' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Cache.v' on line 31, column 42, hid = 0.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'cpu_req_data' of instance 'icache' of module 'cache' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Memory151.v' on line 85, column 14, hid = 0.
        : Run check_design to check 'Undriven Port(s)/Pin(s)' section for all unconnected instance input ports. It is better to double confirm with designer these unconnected instance input port are expected. During syn_gen the unconnected instance input ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'mem_req_data_ready' of instance 'icache' of module 'cache' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Memory151.v' on line 85, column 14, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'BrEq' of instance 'FETCH_CTRL' of module 'RiscvControl' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataFetch.v' on line 40, column 29, hid = 0.
        : Run check_design to check 'Undriven Port(s)/Pin(s)' section for all undriven module input ports. It is better to double confirm with designer if these undriven ports are expected. During syn_gen the undriven ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'BrLt' of instance 'FETCH_CTRL' of module 'RiscvControl' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataFetch.v' on line 40, column 29, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'write_addr' in module 'CSR' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/CSR.v' on line 11, column 29, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'BrEq' of instance 'MW_CTRL' of module 'RiscvControl' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataMW.v' on line 84, column 24, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'BrLt' of instance 'MW_CTRL' of module 'RiscvControl' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataMW.v' on line 84, column 24, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'rs1_val' of instance 'RISCV_CSR' of module 'CSR' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataMW.v' on line 194, column 17, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'mw_stall' in module 'RiscvDataMW' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/RiscvDataMW.v' on line 15, column 22, hid = 0.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'f_inst' of instance 'DATA_HAZARD' of module 'HazardDetect' in file '/bwrcq/scratch/caderichard/hammer_work/src-asic-lab/Riscv151.v' on line 168, column 26, hid = 0.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'memory_rw_ctr[0]' in module 'cache'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'memory_rw_ctr[1]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'dirty_bits[0]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'dirty_bits[1]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'dirty_bits[2]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'dirty_bits[3]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'dirty_bits[4]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'dirty_bits[5]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'dirty_bits[6]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'dirty_bits[7]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'valid_bits[0]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'valid_bits[1]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'valid_bits[2]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'valid_bits[3]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'valid_bits[4]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'valid_bits[5]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'valid_bits[6]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'valid_bits[7]' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'cpu_req_ready' in module 'cache'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'cpu_resp_valid' in module 'cache'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG2G-622'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'riscv_top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
| ume_merge         |       0 |       0 |         1.00 | 
| ume_ssm           |       0 |       0 |         0.00 | 
| ume_cse           |       1 |       0 |        16.00 | 
| ume_shrink        |       0 |       0 |         1.00 | 
| ume_sweep         |       0 |       0 |         0.00 | 
| ume_constant_bmux |       0 |       0 |         0.00 | 
| ume_merge         |       0 |       0 |         0.00 | 
| ume_ssm           |       0 |       0 |         1.00 | 
| ume_cse           |       0 |       0 |         8.00 | 
| ume_shrink        |       0 |       0 |         1.00 | 
| ume_sweep         |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: riscv_top, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: riscv_top, recur: true)
Completed clip mux common data inputs (accepts: 1, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: riscv_top, recur: true)
Completed clip the non-user hierarchies (accepts: 2, rejects: 0, runtime: 0.027s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: riscv_top, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_elab
---------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |         1.00 | 
| hlo_clip_mux_input             |       1 |       0 |         1.00 | 
| hlo_clip                       |       2 |       0 |        27.00 | 
| hlo_cleanup                    |       0 |       0 |         1.00 | 
---------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(syn.tcl) 30: puts "init_design -top riscv_top" 
init_design -top riscv_top
@file(syn.tcl) 31: init_design -top riscv_top
Started checking and loading power intent for design riscv_top...
=================================================================
No power intent for design 'riscv_top'.
Completed checking and loading power intent for design riscv_top (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
======================================================================================================================
#
# Reading SDC /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/clock_constraints_fragment.sdc for view:PVT_0P63V_100C.setup_view (constraint_mode:my_constraint_mode)
#
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      1 , failed      0 (runtime  0.00)
 "set_clock_groups"         - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
#
# Reading SDC /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc for view:PVT_0P63V_100C.setup_view (constraint_mode:my_constraint_mode)
#
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '10' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc'  cannot find any ports named 'operands_bits_A'
        : Use get_* commands to find the objects along with a wild card entry in the name of the object to check if the object is existing with different naming style.
Error   : Invalid SDC command option combination. [SDC-204] [set_io_delay]
        : The set_io_delay command does not accept empty ports lists
        : This option is not valid for the indicated SDC command. Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '10' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc': set_input_delay 1000.0 -clock clk [get_port operands_bits_A].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '11' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc'  cannot find any ports named 'operands_bits_B'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '11' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc': set_input_delay 1000.0 -clock clk [get_port operands_bits_B].
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '12' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc'  cannot find any ports named 'operands_val'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '12' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc': set_input_delay 1000.0 -clock clk [get_port operands_val].
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '13' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc'  cannot find any ports named 'operands_rdy'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '13' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc': set_output_delay 1000.0 -clock clk [get_port operands_rdy].
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '14' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc'  cannot find any ports named 'result_bits_data'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '14' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc': set_output_delay 1000.0 -clock clk [get_port result_bits_data].
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '15' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc'  cannot find any ports named 'result_val'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '15' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc': set_output_delay 1000.0 -clock clk [get_port result_val].
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '16' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc'  cannot find any ports named 'result_rdy'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '16' of the SDC file '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/pin_constraints_fragment.sdc': set_input_delay 1000.0 -clock clk [get_port result_rdy].
Statistics for commands executed by read_sdc:
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "get_port"                 - successful      1 , failed      7 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      4 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      0 , failed      3 (runtime  0.00)
Warning : Total failed commands during read_sdc are 14
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
read_sdc completed in 00:00:00 (hh:mm:ss)

  According to qrc_tech_file, there are total 10 routing layers [ V(5) / H(5) ]


  According to qrc_tech_file, there are total 10 routing layers [ V(5) / H(5) ]

  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(syn.tcl) 32: puts "read_power_intent -cpf /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/power_spec.cpf" 
read_power_intent -cpf /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/power_spec.cpf
@file(syn.tcl) 33: read_power_intent -cpf /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/power_spec.cpf
Checking out license: Genus_Low_Power_Opt
[18:18:29.312706] Periodic Lic check successful
[18:18:29.312729] Feature usage summary:
[18:18:29.312730] Genus_Synthesis
[18:18:29.312731] Genus_Low_Power_Opt

Started reading power intent file(s) '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/power_spec.cpf'...
==================================================================================================================================
Checking file(s) '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/power_spec.cpf' with CPF linter (version: 18.10-d331 dated:10.09.2018).
Completed lint check of files (runtime 0.00).
Completed reading power intent file(s) '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/power_spec.cpf' (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=======================================================================================================================================================================================
Started loading library commands in CPF file(s)...
==================================================
Completed loading library commands in CPF file(s) (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=======================================================================================================
@file(syn.tcl) 34: puts "apply_power_intent -summary" 
apply_power_intent -summary
@file(syn.tcl) 35: apply_power_intent -summary
Started checking and loading power intent for design riscv_top...
=================================================================
Checking and loading file : /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/power_spec.cpf
Completed checking and loading power intent for design riscv_top (runtime:1.00s memory_usage:0.00M peak_memory:0.00M).
======================================================================================================================
Started applying power intent constraints on design 'design:riscv_top'...
=========================================================================
Completed applying power intent constraints on design 'design:riscv_top' (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
==============================================================================================================================
Started analyzing power domain boundaries...
============================================
Completed analyzing power domain boundaries (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=================================================================================================
Tagging rules on existing low power cells...
===========================================
Completed tagging rules on low power cells (runtime  0.00).
==============================================================
Started setting up virtual pg network...
========================================
Completed setting up virtual pg network (runtime:2.00s memory_usage:0.00M peak_memory:0.00M).
=============================================================================================
Started identifying always on net segments...
=============================================
Completed identifying always on net segments (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
==================================================================================================
Power Intent
=================================================================================================
Format : CPF                                                                                     
File   : /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/power_spec.cpf
=================================================================================================
Summary
===================================
Number of Power Domains         : 1
Number of Isolation Rules       : 0
Number of Level Shifter Rules   : 0
Number of State Retention Rules : 0
Number of Power Modes           : 1
===================================
@file(syn.tcl) 36: puts "commit_power_intent" 
commit_power_intent
@file(syn.tcl) 37: commit_power_intent
Started inserting low power cells...
====================================
Info    : No isolation rules defined. [CPI-502]
        : Design: 'design:riscv_top'.
==========================================
Started inserting isolation cell on zero pin SRPG instances...
====================================
Completed inserting 0 isolation cell(s) on Zero-Pin-SRPG cells.
=================================================
Info    : No level shifter rules defined. [CPI-503]
        : Design: 'design:riscv_top'.
Info    : Completed isolation cell insertion. [CPI-517]
        : 0 isolation cells inserted.
Info    : Completed level shifter insertion. [CPI-518]
        : 0 level shifter cells inserted.
Merge cell summary: 0
  ls_followed_by_iso_merge 0
  iso_followed_by_ls_merge 0
Completed inserting low power cells (runtime  0.00).
====================================================
@file(syn.tcl) 38: puts "set_db root: .auto_ungroup none" 
set_db root: .auto_ungroup none
@file(syn.tcl) 39: set_db root: .auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(syn.tcl) 40: puts "set_db phys_flow_effort medium" 
set_db phys_flow_effort medium
@file(syn.tcl) 41: set_db phys_flow_effort medium
  Setting attribute of root '/': 'phys_flow_effort' = medium
@file(syn.tcl) 43: puts "set_dont_use \[get_db lib_cells */ICGx*DC*\]"
set_dont_use [get_db lib_cells */ICGx*DC*]
@file(syn.tcl) 44: if { [get_db lib_cells */ICGx*DC*] ne "" } {
    set_dont_use [get_db lib_cells */ICGx*DC*]
} else {
    puts "WARNING: cell */ICGx*DC* was not found for set_dont_use"
}
@file(syn.tcl) 51: puts "set_dont_use \[get_db lib_cells */AND4x1*\]"
set_dont_use [get_db lib_cells */AND4x1*]
@file(syn.tcl) 52: if { [get_db lib_cells */AND4x1*] ne "" } {
    set_dont_use [get_db lib_cells */AND4x1*]
} else {
    puts "WARNING: cell */AND4x1* was not found for set_dont_use"
}
@file(syn.tcl) 59: puts "set_dont_use \[get_db lib_cells */SDFLx2*\]"
set_dont_use [get_db lib_cells */SDFLx2*]
@file(syn.tcl) 60: if { [get_db lib_cells */SDFLx2*] ne "" } {
    set_dont_use [get_db lib_cells */SDFLx2*]
} else {
    puts "WARNING: cell */SDFLx2* was not found for set_dont_use"
}
@file(syn.tcl) 67: puts "set_dont_use \[get_db lib_cells */AO21x1*\]"
set_dont_use [get_db lib_cells */AO21x1*]
@file(syn.tcl) 68: if { [get_db lib_cells */AO21x1*] ne "" } {
    set_dont_use [get_db lib_cells */AO21x1*]
} else {
    puts "WARNING: cell */AO21x1* was not found for set_dont_use"
}
@file(syn.tcl) 75: puts "set_dont_use \[get_db lib_cells */XOR2x2*\]"
set_dont_use [get_db lib_cells */XOR2x2*]
@file(syn.tcl) 76: if { [get_db lib_cells */XOR2x2*] ne "" } {
    set_dont_use [get_db lib_cells */XOR2x2*]
} else {
    puts "WARNING: cell */XOR2x2* was not found for set_dont_use"
}
@file(syn.tcl) 83: puts "set_dont_use \[get_db lib_cells */OAI31xp33*\]"
set_dont_use [get_db lib_cells */OAI31xp33*]
@file(syn.tcl) 84: if { [get_db lib_cells */OAI31xp33*] ne "" } {
    set_dont_use [get_db lib_cells */OAI31xp33*]
} else {
    puts "WARNING: cell */OAI31xp33* was not found for set_dont_use"
}
@file(syn.tcl) 91: puts "set_dont_use \[get_db lib_cells */OAI221xp5*\]"
set_dont_use [get_db lib_cells */OAI221xp5*]
@file(syn.tcl) 92: if { [get_db lib_cells */OAI221xp5*] ne "" } {
    set_dont_use [get_db lib_cells */OAI221xp5*]
} else {
    puts "WARNING: cell */OAI221xp5* was not found for set_dont_use"
}
@file(syn.tcl) 99: puts "set_dont_use \[get_db lib_cells */SDFLx3*\]"
set_dont_use [get_db lib_cells */SDFLx3*]
@file(syn.tcl) 100: if { [get_db lib_cells */SDFLx3*] ne "" } {
    set_dont_use [get_db lib_cells */SDFLx3*]
} else {
    puts "WARNING: cell */SDFLx3* was not found for set_dont_use"
}
@file(syn.tcl) 107: puts "set_dont_use \[get_db lib_cells */SDFLx1*\]"
set_dont_use [get_db lib_cells */SDFLx1*]
@file(syn.tcl) 108: if { [get_db lib_cells */SDFLx1*] ne "" } {
    set_dont_use [get_db lib_cells */SDFLx1*]
} else {
    puts "WARNING: cell */SDFLx1* was not found for set_dont_use"
}
@file(syn.tcl) 115: puts "set_dont_use \[get_db lib_cells */AOI211xp5*\]"
set_dont_use [get_db lib_cells */AOI211xp5*]
@file(syn.tcl) 116: if { [get_db lib_cells */AOI211xp5*] ne "" } {
    set_dont_use [get_db lib_cells */AOI211xp5*]
} else {
    puts "WARNING: cell */AOI211xp5* was not found for set_dont_use"
}
@file(syn.tcl) 123: puts "set_dont_use \[get_db lib_cells */OAI322xp33*\]"
set_dont_use [get_db lib_cells */OAI322xp33*]
@file(syn.tcl) 124: if { [get_db lib_cells */OAI322xp33*] ne "" } {
    set_dont_use [get_db lib_cells */OAI322xp33*]
} else {
    puts "WARNING: cell */OAI322xp33* was not found for set_dont_use"
}
@file(syn.tcl) 131: puts "set_dont_use \[get_db lib_cells */OR2x6*\]"
set_dont_use [get_db lib_cells */OR2x6*]
@file(syn.tcl) 132: if { [get_db lib_cells */OR2x6*] ne "" } {
    set_dont_use [get_db lib_cells */OR2x6*]
} else {
    puts "WARNING: cell */OR2x6* was not found for set_dont_use"
}
@file(syn.tcl) 139: puts "set_dont_use \[get_db lib_cells */A2O1A1O1Ixp25*\]"
set_dont_use [get_db lib_cells */A2O1A1O1Ixp25*]
@file(syn.tcl) 140: if { [get_db lib_cells */A2O1A1O1Ixp25*] ne "" } {
    set_dont_use [get_db lib_cells */A2O1A1O1Ixp25*]
} else {
    puts "WARNING: cell */A2O1A1O1Ixp25* was not found for set_dont_use"
}
@file(syn.tcl) 147: puts "set_dont_use \[get_db lib_cells */XNOR2x1*\]"
set_dont_use [get_db lib_cells */XNOR2x1*]
@file(syn.tcl) 148: if { [get_db lib_cells */XNOR2x1*] ne "" } {
    set_dont_use [get_db lib_cells */XNOR2x1*]
} else {
    puts "WARNING: cell */XNOR2x1* was not found for set_dont_use"
}
@file(syn.tcl) 155: puts "set_dont_use \[get_db lib_cells */OAI32xp33*\]"
set_dont_use [get_db lib_cells */OAI32xp33*]
@file(syn.tcl) 156: if { [get_db lib_cells */OAI32xp33*] ne "" } {
    set_dont_use [get_db lib_cells */OAI32xp33*]
} else {
    puts "WARNING: cell */OAI32xp33* was not found for set_dont_use"
}
@file(syn.tcl) 163: puts "set_dont_use \[get_db lib_cells */FAx1*\]"
set_dont_use [get_db lib_cells */FAx1*]
@file(syn.tcl) 164: if { [get_db lib_cells */FAx1*] ne "" } {
    set_dont_use [get_db lib_cells */FAx1*]
} else {
    puts "WARNING: cell */FAx1* was not found for set_dont_use"
}
@file(syn.tcl) 171: puts "set_dont_use \[get_db lib_cells */OAI21x1*\]"
set_dont_use [get_db lib_cells */OAI21x1*]
@file(syn.tcl) 172: if { [get_db lib_cells */OAI21x1*] ne "" } {
    set_dont_use [get_db lib_cells */OAI21x1*]
} else {
    puts "WARNING: cell */OAI21x1* was not found for set_dont_use"
}
@file(syn.tcl) 179: puts "set_dont_use \[get_db lib_cells */OAI31xp67*\]"
set_dont_use [get_db lib_cells */OAI31xp67*]
@file(syn.tcl) 180: if { [get_db lib_cells */OAI31xp67*] ne "" } {
    set_dont_use [get_db lib_cells */OAI31xp67*]
} else {
    puts "WARNING: cell */OAI31xp67* was not found for set_dont_use"
}
@file(syn.tcl) 187: puts "set_dont_use \[get_db lib_cells */OAI33xp33*\]"
set_dont_use [get_db lib_cells */OAI33xp33*]
@file(syn.tcl) 188: if { [get_db lib_cells */OAI33xp33*] ne "" } {
    set_dont_use [get_db lib_cells */OAI33xp33*]
} else {
    puts "WARNING: cell */OAI33xp33* was not found for set_dont_use"
}
@file(syn.tcl) 195: puts "set_dont_use \[get_db lib_cells */AO21x2*\]"
set_dont_use [get_db lib_cells */AO21x2*]
@file(syn.tcl) 196: if { [get_db lib_cells */AO21x2*] ne "" } {
    set_dont_use [get_db lib_cells */AO21x2*]
} else {
    puts "WARNING: cell */AO21x2* was not found for set_dont_use"
}
@file(syn.tcl) 203: puts "set_dont_use \[get_db lib_cells */AOI32xp33*\]"
set_dont_use [get_db lib_cells */AOI32xp33*]
@file(syn.tcl) 204: if { [get_db lib_cells */AOI32xp33*] ne "" } {
    set_dont_use [get_db lib_cells */AOI32xp33*]
} else {
    puts "WARNING: cell */AOI32xp33* was not found for set_dont_use"
}
@file(syn.tcl) 210: puts "write_db -to_file pre_syn_generic" 
write_db -to_file pre_syn_generic
@file(syn.tcl) 211: write_db -to_file pre_syn_generic
  Libraries have 600 usable logic and 80 usable sequential lib-cells.
Finished exporting design database to file 'pre_syn_generic' for 'riscv_top' (command execution time mm:ss cpu = 00:01, real = 00:02).
@file(syn.tcl) 212: puts "create_floorplan -core_size { 350.0 400.0 0.0 0.0 350.0 400.0 }" 
create_floorplan -core_size { 350.0 400.0 0.0 0.0 350.0 400.0 }
@file(syn.tcl) 213: create_floorplan -core_size { 350.0 400.0 0.0 0.0 350.0 400.0 }
Checking out license: Genus_Physical_Opt
[18:18:34.221801] Periodic Lic check successful
[18:18:34.221824] Feature usage summary:
[18:18:34.221825] Genus_Synthesis
[18:18:34.221825] Genus_Physical_Opt
[18:18:34.221826] Genus_Low_Power_Opt

INFO:  Setting default techsite as 'asap7sc7p5t'
INFO:  populated Genus DB with 370 newly created rows on sites 'asap7sc7p5t'.

TRACKS X 2080 DO 1943 STEP 1440 LAYER  Pad ;  
TRACKS Y 2176 DO 2082 STEP 1536 LAYER  Pad ;  
TRACKS Y 2176 DO 2082 STEP 1536 LAYER  M9 ;  
TRACKS X 2080 DO 1943 STEP 1440 LAYER  M9 ;  
TRACKS X 1664 DO 2430 STEP 1152 LAYER  M8 ;  
TRACKS Y 2176 DO 2082 STEP 1536 LAYER  M8 ;  
TRACKS Y 1664 DO 2777 STEP 1152 LAYER  M7 ;  
TRACKS X 1664 DO 2430 STEP 1152 LAYER  M7 ;  
TRACKS X 864 DO 3240 STEP 864 LAYER  M6 ;  
TRACKS Y 1664 DO 2777 STEP 1152 LAYER  M6 ;  
TRACKS Y 816 DO 4166 STEP 768 LAYER  M5 ;  
TRACKS X 864 DO 3240 STEP 864 LAYER  M5 ;  
TRACKS X 576 DO 4861 STEP 576 LAYER  M4 ;  
TRACKS Y 816 DO 4166 STEP 768 LAYER  M4 ;  
TRACKS Y 576 DO 5555 STEP 576 LAYER  M3 ;  
TRACKS X 576 DO 4861 STEP 576 LAYER  M3 ;  
TRACKS X 576 DO 4861 STEP 576 LAYER  M2 ;  
TRACKS Y 576 DO 5555 STEP 576 LAYER  M2 ;  
TRACKS Y 576 DO 5555 STEP 576 LAYER  M1 ;  
TRACKS X 576 DO 4861 STEP 576 LAYER  M1 ;  
The above data based on Genus DBU, might be scaled in DEF
@file(syn.tcl) 214: puts "syn_generic -physical" 
syn_generic -physical
@file(syn.tcl) 215: syn_generic -physical

=============================================================================
  Generated by: Cadence Genus(TM) Synthesis Solution 22.12-s082_1
  Generated on: Nov 26 2023 18:18:34
  Module:       riscv_top
=============================================================================

=========================
  check_floorplan SUMMARY
=========================
--------------------------------------------------------------------------------------------------------------
        Floorplan Object  |  Status  | #Violations |   #Total    |    ID     |  Violation Reason 
--------------------------------------------------------------------------------------------------------------
Core/Die Box              |   PASS   |          0  |          1  |           |                                                             
ROW Definitions           |   PASS   |          0  |          1  |           |                                                             
ROW Site References       |   PASS   |          0  |        370  |           |                                                             
Primary Port Placement    |   WARN   |        350  |        350  | FPLN-3    | not pre-placed and fixed                                    
Hard Macro Placement      |   ERROR  |         18  |         18  | FPLN-5    | not pre-placed and fixed                                    
Sites With No Rows        |   PASS   |          0  |          1  |           |                                                             
--------------------------------------------------------------------------------------------------------------

The checking finds issues of the following type(s):  error: 1 warn: 1

Done checking floorplan - Elapsed time 0s, CPU time: 0.00s

Checking routing resources.

Done checking routing resources.
Info    : Undriven module output port. [ELABUTL-128]
        : Assuming a logic '0' value for undriven bits of output port 'mem_req_data_bits' in module 'cache'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven output port.
Info    : Undriven module output port. [ELABUTL-128]
        : Assuming a logic '0' value for undriven bits of output port 'mem_req_data_mask' in module 'cache'.
Info    : Unconnected instance input port detected. [ELABUTL-129]
        : Assuming a  logic '0' value for unconnected input port 'cpu_req_data' of instance 'icache' of module 'cache'.
        : The 'hdl_unconnected_value' attribute controls treatment of unconnected input port.
Info    : Unconnected instance input port detected. [ELABUTL-129]
        : Assuming a  logic '0' value for unconnected input port 'mem_req_data_ready' of instance 'icache' of module 'cache'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'BrEq' of instance 'FETCH_CTRL' of module 'RiscvControl'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven input port.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'BrLt' of instance 'FETCH_CTRL' of module 'RiscvControl'.
Info    : Undriven module output port. [ELABUTL-128]
        : Assuming a logic '0' value for undriven bits of output port 'write_addr' in module 'CSR'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'BrEq' of instance 'MW_CTRL' of module 'RiscvControl'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'BrLt' of instance 'MW_CTRL' of module 'RiscvControl'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'rs1_val' of instance 'RISCV_CSR' of module 'CSR'.
Info    : Undriven module output port. [ELABUTL-128]
        : Assuming a logic '0' value for undriven bits of output port 'mw_stall' in module 'RiscvDataMW'.
Info    : Unconnected instance input port detected. [ELABUTL-129]
        : Assuming a  logic '0' value for unconnected input port 'f_inst' of instance 'DATA_HAZARD' of module 'HazardDetect'.

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
Mapping ChipWare ICG instances in riscv_top
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
EarlyCg insertion, version 4
[Clock Gating] Propagating constants ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/valid_bits_reg[7]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/valid_bits_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/valid_bits_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/valid_bits_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/valid_bits_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/valid_bits_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/valid_bits_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/valid_bits_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/dirty_bits_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/dirty_bits_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/dirty_bits_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/dirty_bits_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/dirty_bits_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/dirty_bits_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/dirty_bits_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/dirty_bits_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/memory_rw_ctr_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/memory_rw_ctr_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/cpu_resp_valid_reg'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/dcache/cpu_req_ready_reg'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/cpu_req_ready_reg'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/cpu_resp_valid_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/memory_rw_ctr_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/memory_rw_ctr_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/dirty_bits_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/dirty_bits_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/dirty_bits_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/dirty_bits_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/dirty_bits_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/dirty_bits_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/dirty_bits_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/dirty_bits_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/valid_bits_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/valid_bits_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/valid_bits_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/valid_bits_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/valid_bits_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/valid_bits_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/valid_bits_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/dcache/valid_bits_reg[7]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'mem/dcache/mem_req_rw_reg'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/dcache/sram_cpu_web_0_reg'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'mem/dcache/memory_rw_ctr_reg[0]306'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'mem/dcache/memory_rw_ctr_reg[1]307'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/dcache/valid_bits_reg[0]316'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/dcache/valid_bits_reg[1]317'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/dcache/valid_bits_reg[2]318'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/dcache/valid_bits_reg[3]319'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/dcache/valid_bits_reg[4]320'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/dcache/valid_bits_reg[5]321'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/dcache/valid_bits_reg[6]322'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/dcache/valid_bits_reg[7]323'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-45'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/cpu_req_ready_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/cpu_resp_valid_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/memory_rw_ctr_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/memory_rw_ctr_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/dirty_bits_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/dirty_bits_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/dirty_bits_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/dirty_bits_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/dirty_bits_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/dirty_bits_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/dirty_bits_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/dirty_bits_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/valid_bits_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/valid_bits_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/valid_bits_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/valid_bits_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/valid_bits_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/valid_bits_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/valid_bits_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/valid_bits_reg[7]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'mem/icache/mem_req_rw_reg'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/icache/sram_cpu_web_0_reg'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'mem/icache/memory_rw_ctr_reg[0]306'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'mem/icache/memory_rw_ctr_reg[1]307'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/icache/valid_bits_reg[0]316'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/icache/valid_bits_reg[1]317'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/icache/valid_bits_reg[2]318'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/icache/valid_bits_reg[3]319'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/icache/valid_bits_reg[4]320'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/icache/valid_bits_reg[5]321'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/icache/valid_bits_reg[6]322'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'mem/icache/valid_bits_reg[7]323'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 112 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 44 hierarchical instances.
[Clock Gating] Propagating constants done. (2 s.)
[Clock Gating] Reordering datapath muxes ...
[Clock Gating] Reordering datapath muxes done. (0 s.)
[Clock Gating] Decloning datapath insts ...
[Clock Gating] Decloning datapath insts done. (0 s.)
[Clock Gating] Removing redundant muxes pre insertion ...
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances.
[Clock Gating] Removing redundant muxes pre insertion done. (1 s.)
  Setting attribute of root '/': 'basic_opto_skip_datapath' = true
[Clock Gating] Clock gating design ...
  Inserting clock-gating logic in netlist from 'design:riscv_top'
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        1088		 83%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            4		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      218		 17%
  Timing exception in enable logic      0		  0%
  Register bank width too small         2		  0%
Total flip-flops                        1312		100%
Total CG Modules                        34
[Clock Gating] Clock gating design done. (0 s.)
  Resetting attribute of root '/': 'basic_opto_skip_datapath' = false
[Clock Gating] Dissolving small equality operators ...
[Clock Gating] Dissolving small equality operators done. (0 s.)
##Generic Timing Info for library domain: PVT_0P63V_100C.setup_cond typical gate delay: 22.7 ps std_slew: 5.5 ps std_load: 0.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: riscv_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         2.00 | 
------------------------------------------------------
Running DP early constant propagation (netlist riscv_top)...
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'mem/icache/cpu_resp_valid_reg305'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'cpu/stall_next_reg'.
        : To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_branch_PCSel_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_inst_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_inst_reg[19]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_MW/MW_CTRL/CSRSel_reg'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_MW/MW_CTRL/load_sel_reg[0]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_MW/MW_CTRL/load_sel_reg[1]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_MW/MW_CTRL/load_unsigned_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/RISCV_CSR/data_out_reg[31]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_DX/DX_CTRL/store_mask_reg[0]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_DX/DX_CTRL/store_mask_reg[1]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_DX/DX_CTRL/store_mask_reg[2]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_DX/DX_CTRL/store_mask_reg[3]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_DX/DX_CTRL/store_sel_reg[0]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_DX/DX_CTRL/store_sel_reg[1]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'cpu/DATA_DX/DX_CTRL/ALU_DEC/ALUop_reg[0]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'cpu/DATA_DX/DX_CTRL/ALU_DEC/ALUop_reg[1]'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-15'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'cpu/DATA_DX/DX_CTRL/IMM_DEC/ImmSel_reg[0]'.
        : The value used to replace the latch can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'cpu/DATA_DX/DX_CTRL/IMM_DEC/ImmSel_reg[1]'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'cpu/DATA_DX/DX_CTRL/IMM_DEC/ImmSel_reg[2]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_DX/Data_ALU/Out_reg[0]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_DX/Data_ALU/Out_reg[1]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cpu/DATA_DX/Data_ALU/Out_reg[2]'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-14'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/PC_GEN/next_pc_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_DX/dx_pc_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_pc_reg[31]'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/dcache/dirty_bits_reg[1]309'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/dcache/dirty_bits_reg[2]310'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/dcache/dirty_bits_reg[3]311'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/dcache/dirty_bits_reg[4]312'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/dcache/dirty_bits_reg[5]313'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/dcache/dirty_bits_reg[6]314'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/dcache/dirty_bits_reg[7]315'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu/DATA_MW/mw_ALU_out_reg[31]'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/icache/dirty_bits_reg[1]309'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/icache/dirty_bits_reg[2]310'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/icache/dirty_bits_reg[3]311'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/icache/dirty_bits_reg[4]312'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/icache/dirty_bits_reg[5]313'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/icache/dirty_bits_reg[6]314'.
Info    : Replacing a blocking latch with a logic constant 0. [GLO-17]
        : The instance is 'mem/icache/dirty_bits_reg[7]315'.
...done running DP early constant propagation (netlist riscv_top).
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1425 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 77 hierarchical instances.
Current PLE settings:

Aspect ratio        : 1.143
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.189
Via Resistance      : 10.000 ohm (from qrc_tech_file)
Site size           : 1.224 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
LISD            V         0.00        0.000041  
M1              H         1.00        0.000054  
M2              V         1.00        0.000051  
M3              H         1.00        0.000050  
M4              V         1.00        0.000053  
M5              H         1.00        0.000052  
M6              V         1.00        0.000053  
M7              H         1.00        0.000052  
M8              V         1.00        0.000054  
M9              H         1.00        0.000052  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
LISD            V         0.00        10.000000  
M1              H         1.00        20.516222  
M2              V         1.00        20.516222  
M3              H         1.00        18.163444  
M4              V         1.00        13.057917  
M5              H         1.00        11.752125  
M6              V         1.00         8.496469  
M7              H         1.00         8.496469  
M8              V         1.00         6.189150  
M9              H         1.00         6.189150  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              V         0.00         0.072000  
M2              H         1.00         0.072000  
M3              V         1.00         0.072000  
M4              H         1.00         0.096000  
M5              V         1.00         0.096000  
M6              H         1.00         0.128000  
M7              V         1.00         0.128000  
M8              H         1.00         0.160000  
M9              V         1.00         0.160000  
Pad             H         1.00         0.160000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'riscv_top' to generic gates using 'medium' effort.
Running Synthesis Turbo Flow Version 2.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:40 (Nov26) |  730.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Processing pre-genopt PAS flow...
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: riscv_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: riscv_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.143
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.189
Via Resistance      : 10.000 ohm (from qrc_tech_file)
Site size           : 1.224 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
LISD            V         0.00        0.000041  
M1              H         1.00        0.000054  
M2              V         1.00        0.000051  
M3              H         1.00        0.000050  
M4              V         1.00        0.000053  
M5              H         1.00        0.000052  
M6              V         1.00        0.000053  
M7              H         1.00        0.000052  
M8              V         1.00        0.000054  
M9              H         1.00        0.000052  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
LISD            V         0.00        10.000000  
M1              H         1.00        20.516222  
M2              V         1.00        20.516222  
M3              H         1.00        18.163444  
M4              V         1.00        13.057917  
M5              H         1.00        11.752125  
M6              V         1.00         8.496469  
M7              H         1.00         8.496469  
M8              V         1.00         6.189150  
M9              H         1.00         6.189150  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              V         0.00         0.072000  
M2              H         1.00         0.072000  
M3              V         1.00         0.072000  
M4              H         1.00         0.096000  
M5              V         1.00         0.096000  
M6              H         1.00         0.128000  
M7              V         1.00         0.128000  
M8              H         1.00         0.160000  
M9              V         1.00         0.160000  
Pad             H         1.00         0.160000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
------------------------------------------------
| Trick     | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
| ume_ssm   |       0 |       0 |         0.00 | 
| ume_sweep |       0 |       0 |         0.00 | 
| ume_share |       0 |       0 |         0.00 | 
------------------------------------------------
Begin SDR optimization 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside Memory151 = 0
#Special hiers formed inside PCGen = 0
#Special hiers formed inside Regfile = 0
#Special hiers formed inside Riscv151 = 0
#Special hiers formed inside RiscvDataDX = 0
#Special hiers formed inside RiscvDataMW = 0
#Special hiers formed inside cache = 0
#Special hiers formed inside cache_1 = 0
#Special hiers formed inside riscv_arbiter = 0
#Special hiers formed inside riscv_top = 0
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
No special hier is found 
End SDR optimization 
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 20, runtime: 0.003s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.003s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed word-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.017s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed clip mux common data inputs (accepts: 2, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: riscv_top, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
------------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------------------
| hlo_recase_casebox          |       0 |       0 |         0.00 | 
| hlo_infer_macro             |       0 |      20 |         3.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |         0.00 | 
| hlo_mux_decode              |       0 |       0 |         0.00 | 
| hlo_chop_mux                |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |         0.00 | 
| hlo_mux_consolidation       |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt        |       0 |       0 |         0.00 | 
| hlo_inequality_transform    |       0 |       0 |         3.00 | 
| hlo_reconv_opt              |       0 |       0 |         0.00 | 
| hlo_restructure             |       0 |       0 |         2.00 | 
| hlo_identity_transform      |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |         1.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |         0.00 | 
| hlo_mux_consolidation       |       0 |       0 |         0.00 | 
| hlo_optimize_datapath       |       0 |       0 |         0.00 | 
| hlo_datapath_recast         |       0 |       0 |         0.00 | 
| hlo_redundancy_removal_word |       0 |       0 |        17.00 | 
| hlo_clip_mux_input          |       2 |       0 |         1.00 | 
| hlo_clip                    |       0 |       0 |         0.00 | 
| hlo_cleanup                 |       0 |       0 |         0.00 | 
------------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 12
g219 g220 g229 g230 g244 mux_cpu_req_ready_295_11 mux_dirty_bits_295_11 mux_mem_req_valid_295_11 mux_sram_mem_web_0_295_11 mux_sram_mem_web_1_295_11 mux_tag_cpu_web_295_11 mux_nextstate_389_463 
SOP DEBUG : Module= cache, Cluster= ctl_state_295_11, ctl= 2, Non-ctl= 12
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_state_295_11.
Number of non-ctl's : 19
g219 g220 g225 g226 g229 g230 g244 g257 g452 g453 g454 mux_cpu_req_ready_295_11 mux_dirty_bits_295_11 mux_mem_req_data_valid_295_11 mux_mem_req_valid_295_11 mux_sram_mem_web_0_295_11 mux_sram_mem_web_1_295_11 mux_tag_cpu_web_295_11 mux_nextstate_389_466 
SOP DEBUG : Module= cache_1, Cluster= ctl_state_295_11, ctl= 2, Non-ctl= 19
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_state_295_11.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'riscv_top':
          live_trim(4) sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'riscv_top'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_7_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
CDN_DP_region_7_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_7_0_c0 in cache_1: area: 43788872 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_7_0_c1 in cache_1: area: 32841654 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_7_0_c2 in cache_1: area: 32841654 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_7_0_c3 in cache_1: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_7_0_c4 in cache_1: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_7_0_c5 in cache_1: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_7_0_c6 in cache_1: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_7_0_c7 in cache_1: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_7_0_c7 in cache_1: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 32841654.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_7_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area         43788872           32841654           32841654           32841654           32841654           32841654           32841654           32841654  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_7_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START               43788872 (       )    214748364.70 (        )          0 (        )                    0 (       )              
##> rewrite                        START               98524962 (+125.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,ar) Expr0_from --> Expr0_to
##>                                  END              218944360 (+122.22)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               43788872 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               43788872 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               43788872 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               43788872 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               43788872 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 ( +75.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               76630526 ( +75.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START               32841654 ( -57.14)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_7_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_7_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_6_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_6_0 level = 0 loads = 0 drivers = 0
MaxCSA: Successfully built Maximal CSA Expression Expr1
CDN_DP_region_6_0_c0 in cache: area: 43788872 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_6_0_c1 in cache: area: 32841654 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_6_0_c2 in cache: area: 32841654 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_6_0_c3 in cache: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_6_0_c4 in cache: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_6_0_c5 in cache: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_6_0_c6 in cache: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_6_0_c7 in cache: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_6_0_c7 in cache: area: 32841654 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 32841654.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_6_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area         43788872           32841654           32841654           32841654           32841654           32841654           32841654           32841654  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_6_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START               43788872 (       )    214748364.70 (        )          0 (        )                    0 (       )              
##> rewrite                        START               98524962 (+125.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,ar) Expr1_from --> Expr1_to
##>                                  END              218944360 (+122.22)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               43788872 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               43788872 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               43788872 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               43788872 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               43788872 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 ( +75.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               76630526 ( +75.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               76630526 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START               32841654 ( -57.14)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               32841654 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_6_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_6_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'riscv_top'.
Number of big hc bmuxes after = 0
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: riscv_top, recur: true)
Completed bit-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.015s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: riscv_top, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: riscv_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_rtlopt
-----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (ms) | 
-----------------------------------------------------------------
| hlo_redundancy_removal_bit |       0 |       0 |        15.00 | 
| hlo_logic_reduction        |       0 |       0 |         0.00 | 
| hlo_mux_reorder            |       0 |       0 |         1.00 | 
-----------------------------------------------------------------
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'mem/icache/nextstate_reg[0]'.
        : This optimization replaces a latch with a feedthrough.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'mem/icache/nextstate_reg[1]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'mem/icache/nextstate_reg[2]'.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: riscv_top, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.051s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        51.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id     |  Sev  |Count|                                                                  Message Text                                                                  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|CDFG-237   |Warning|    1|Port redeclared with different type or size.                                                                                                    |
|           |       |     |The type associated with the two declarations of a port should be identical.                                                                    |
|CDFG-250   |Info   |    7|Processing multi-dimensional arrays.                                                                                                            |
|CDFG-372   |Info   |   42|Bitwidth mismatch in assignment.                                                                                                                |
|           |       |     |Review and make sure the mismatch is intentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL    |
|           |       |     | as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly     |
|           |       |     | assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.             |
|CDFG-373   |Info   |    9|Sign mismatch in assignment.                                                                                                                    |
|CDFG-472   |Warning|    1|Unreachable statements for case item.                                                                                                           |
|CDFG-500   |Info   |   12|Unused module input port.                                                                                                                       |
|           |       |     |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statement|
|           |       |     | s.                                                                                                                                             |
|CDFG-508   |Warning|    2|Removing unused register.                                                                                                                       |
|           |       |     |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the                     |
|           |       |     | hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.                                                                    |
|CDFG-562   |Warning|    1|Input port connected to output instance port.                                                                                                   |
|CDFG-738   |Info   |   24|Common subexpression eliminated.                                                                                                                |
|CDFG-739   |Info   |   24|Common subexpression kept.                                                                                                                      |
|CDFG-769   |Info   |    3|Identified sum-of-products logic to be optimized during syn_generic.                                                                            |
|CDFG-771   |Info   |    1|Replaced logic with a constant value.                                                                                                           |
|CDFG2G-616 |Info   |   25|Latch inferred. Check and revisit your RTL if this is not the intended behavior.                                                                |
|           |       |     |Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)                                       |
|           |       |     | to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI)                              |
|           |       |     | or 'set_db hdl_latch_keep_feedback true'(CUI)                                                                                                  |
|           |       |     | to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.                                          |
|CDFG2G-622 |Warning|   52|Signal or variable has multiple drivers.                                                                                                        |
|           |       |     |This may cause simulation mismatches between the original and synthesized designs.                                                              |
|CPI-502    |Info   |    1|No isolation rules defined.                                                                                                                     |
|CPI-503    |Info   |    1|No level shifter rules defined.                                                                                                                 |
|CPI-517    |Info   |    1|Completed isolation cell insertion.                                                                                                             |
|CPI-518    |Info   |    1|Completed level shifter insertion.                                                                                                              |
|CWD-19     |Info   |   61|An implementation was inferred.                                                                                                                 |
|DPOPT-1    |Info   |    1|Optimizing datapath logic.                                                                                                                      |
|DPOPT-2    |Info   |    1|Done optimizing datapath logic.                                                                                                                 |
|DPOPT-3    |Info   |    2|Implementing datapath configurations.                                                                                                           |
|DPOPT-4    |Info   |    2|Done implementing datapath configurations.                                                                                                      |
|DPOPT-6    |Info   |    1|Pre-processed datapath logic.                                                                                                                   |
|ELAB-1     |Info   |    1|Elaborating Design.                                                                                                                             |
|ELAB-2     |Info   |   20|Elaborating Subdesign.                                                                                                                          |
|ELAB-3     |Info   |    1|Done Elaborating Design.                                                                                                                        |
|ELABUTL-123|Warning|    4|Undriven module output port.                                                                                                                    |
|ELABUTL-124|Warning|    3|Unconnected instance input port detected.                                                                                                       |
|           |       |     |Run check_design to check 'Undriven Port(s)/Pin(s)                                                                                              |
|           |       |     | ' section for all unconnected instance input ports. It is better to double confirm with designer these unconnected instance input port are     |
|           |       |     | expected. During syn_gen the unconnected instance input ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.     |
|ELABUTL-127|Warning|    5|Undriven module input port.                                                                                                                     |
|           |       |     |Run check_design to check 'Undriven Port(s)/Pin(s)                                                                                              |
|           |       |     | ' section for all undriven module input ports. It is better to double confirm with designer if these undriven ports are expected. During       |
|           |       |     | syn_gen the undriven ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.                                        |
|ELABUTL-128|Info   |    4|Undriven module output port.                                                                                                                    |
|           |       |     |The 'hdl_unconnected_value' attribute controls treatment of undriven output port.                                                               |
|ELABUTL-129|Info   |    3|Unconnected instance input port detected.                                                                                                       |
|           |       |     |The 'hdl_unconnected_value' attribute controls treatment of unconnected input port.                                                             |
|ELABUTL-131|Info   |    5|Undriven module input port.                                                                                                                     |
|           |       |     |The 'hdl_unconnected_value' attribute controls treatment of undriven input port.                                                                |
|ELABUTL-132|Info   |   10|Unused instance port.                                                                                                                           |
|           |       |     |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                                    |
|GLO-12     |Info   |  250|Replacing a flip-flop with a logic constant 0.                                                                                                  |
|           |       |     |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to  |
|           |       |     | 'false'. You can also see the complete list of deleted sequential with command 'report sequential -deleted' (on Reason 'constant0').           |
|GLO-13     |Info   |    1|Replacing a flip-flop with a logic constant 1.                                                                                                  |
|           |       |     |To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to  |
|           |       |     | 'false'.                                                                                                                                       |
|GLO-14     |Info   |  108|Replacing a latch with a logic constant 0.                                                                                                      |
|           |       |     |This optimization was enabled by the root attribute 'optimize_constant_latches'.                                                                |
|GLO-15     |Info   |   22|Replacing a latch with a logic constant 1.                                                                                                      |
|           |       |     |This optimization was enabled by the root attribute 'optimize_constant_latches'.                                                                |
|GLO-16     |Info   |    3|Deleting a transparent latch.                                                                                                                   |
|           |       |     |This optimization replaces a latch with a feedthrough.                                                                                          |
|GLO-17     |Info   |   17|Replacing a blocking latch with a logic constant 0.                                                                                             |
|           |       |     |The value used to replace the latch can be set by the root attribute 'optimize_seq_x_to'.                                                       |
|GLO-34     |Info   |    6|Deleting instances not driving any primary outputs.                                                                                             |
|           |       |     |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any     |
|           |       |     | primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message|
|           |       |     | is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the                     |
|           |       |     | 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                        |
|GLO-40     |Info   |    6|Combinational hierarchical blocks with identical inputs have been merged.                                                                       |
|           |       |     |This optimization usually reduces design area. To prevent merging of combinational hierarchical blocks, set the                                 |
|           |       |     | 'merge_combinational_hier_instances' root attribute to 'false' or the 'merge_combinational_hier_instance' instance attribute to 'false'.       |
|GLO-45     |Info   |   41|Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                                       |
|           |       |     |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute                           |
|           |       |     | 'optimize_constant_feedback_seq' controls this optimization.                                                                                   |
|LBR-41     |Info   | 2131|An output library pin lacks a function attribute.                                                                                               |
|           |       |     |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                                 |
|           |       |     | (because one of its outputs does not have a valid function.                                                                                    |
|LBR-43     |Warning|   57|Libcell has no area attribute.  Defaulting to 0 area.                                                                                           |
|           |       |     |Specify a valid area value for the libcell.                                                                                                     |
|LBR-109    |Info   |    1|Set default library domain.                                                                                                                     |
|LBR-155    |Info   |   28|Mismatch in unateness between 'timing_sense' attribute and the function.                                                                        |
|           |       |     |The 'timing_sense' attribute will be respected.                                                                                                 |
|LBR-161    |Info   |    1|Setting the maximum print count of this message to 10 if information_level is less than 9.                                                      |
|LBR-162    |Info   |   68|Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                         |
|           |       |     |Setting the 'timing_sense' to non_unate.                                                                                                        |
|LBR-412    |Info   |   77|Created nominal operating condition.                                                                                                            |
|           |       |     |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                                |
|           |       |     | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                    |
|LBR-516    |Info   |  513|Missing library level attribute.                                                                                                                |
|LBR-519    |Info   |   57|Missing threshold parameters.                                                                                                                   |
|LBR-526    |Warning|   57|Missing sequential block in the sequential cell.                                                                                                |
|PHYS-12    |Warning|    2|The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers,|
|           |       |     | etc.                                                                                                                                           |
|           |       |     |Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.       |
|PHYS-13    |Warning|    1|The value of the wire parameter is too big.                                                                                                     |
|           |       |     |Check the consistency of the specified wire parameter.                                                                                          |
|PHYS-14    |Warning|    5|The value of the wire parameter is too small.                                                                                                   |
|           |       |     |Check the consistency of the specified wire parameter.                                                                                          |
|PHYS-15    |Warning|   30|Missing wire parameter.                                                                                                                         |
|           |       |     |Check the wire parameter in LEF technology files.                                                                                               |
|PHYS-25    |Warning|    4|Minimum width of layer in LEF does not match minimum width of layer in cap table.                                                               |
|           |       |     |Compare the layer MinWidth of the cap_table_file with the MinWidth (WIDTH)                                                                      |
|           |       |     | of the corresponding layer in LEF. Set the attribute 'shrink_factor' to adjust the MinWidth layer value in the captable file                   |
|PHYS-106   |Warning|    3|Site already defined before, duplicated site will be ignored.                                                                                   |
|PHYS-129   |Info   |    9|Via with no resistance will have a value of '0.0' assigned for resistance value.                                                                |
|           |       |     |If this is the expected behavior, this message can be ignored.                                                                                  |
|PHYS-279   |Warning|   40|Physical cell not defined in library.                                                                                                           |
|           |       |     |Ensure that the proper library files are available and have been imported.                                                                      |
|PHYS-752   |Info   |    1|Partition Based Synthesis execution skipped.                                                                                                    |
|POPT-12    |Info   |    1|Could not find any user created clock-gating module.                                                                                            |
|           |       |     |Looking for Integrated clock-gating cell in library.                                                                                            |
|POPT-96    |Info   |    1|One or more cost groups were automatically created for clock gate enable paths.                                                                 |
|           |       |     |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                                                 |
|SDC-202    |Error  |    7|Could not interpret SDC command.                                                                                                                |
|           |       |     |The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable        |
|           |       |     | $::dc::sdc_failed_commands.                                                                                                                    |
|SDC-204    |Error  |    1|Invalid SDC command option combination.                                                                                                         |
|           |       |     |This option is not valid for the indicated SDC command. Check the SDC command and contact Cadence customer support if you believe this option   |
|           |       |     | combination should be supported.                                                                                                               |
|SDC-208    |Warning|    7|Could not find requested search value.                                                                                                          |
|           |       |     |Use get_* commands to find the objects along with a wild card entry in the name of the object to check if the object is existing with different |
|           |       |     | naming style.                                                                                                                                  |
|SDC-209    |Warning|    1|One or more commands failed when these constraints were applied.                                                                                |
|           |       |     |You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.                             |
|SYNTH-1    |Info   |    1|Synthesizing.                                                                                                                                   |
|TIM-1000   |Info   |    1|Multimode clock gating check is disabled.                                                                                                       |
|VLOGPT-6   |Warning|    1|Replacing previously read Verilog description.                                                                                                  |
|           |       |     |A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog descriptions are:
        |
|           |       |     | module
       macromodule
       configuration
    SystemVerilog adds the following descriptions:
       interface
       program
             |
|           |       |     | package.                                                                                                                                       |
|VLOGPT-21  |Warning|    1|Suspicious implicit wire declaration.                                                                                                           |
|           |       |     |An implicit wire is declared for an undeclared symbol occurring within a module instance or within the target of an assign statement.  If an    |
|           |       |     | undeclared symbol occurs within a subexpression in one of these contexts, it may be a coding error.                                            |
|VLOGPT-35  |Warning|    1|Ignoring unsynthesizable delay specifier (#<n>) mentioned in verilog file. These delay numbers are for simulation purpose only.                 |
|           |       |     |All delay numbers assigned or used in behavioral code are for simulation purposes only and are not synthesizable. These values are ignored      |
|           |       |     | during synthesis. This warning is issued only once per module.                                                                                 |
|VLOGPT-37  |Warning|    2|Ignoring unsynthesizable construct.                                                                                                             |
|           |       |     |For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    -     |
|           |       |     | sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial      |
|           |       |     | value
    - specify block.                                                                                                                     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing post-genopt PAS flow...

=============================================================================
  Generated by: Cadence Genus(TM) Synthesis Solution 22.12-s082_1
  Generated on: Nov 26 2023 18:18:44
  Module:       riscv_top
=============================================================================

=========================
  check_floorplan SUMMARY
=========================
--------------------------------------------------------------------------------------------------------------
        Floorplan Object  |  Status  | #Violations |   #Total    |    ID     |  Violation Reason 
--------------------------------------------------------------------------------------------------------------
Core/Die Box              |   PASS   |          0  |          1  |           |                                                             
ROW Definitions           |   PASS   |          0  |          1  |           |                                                             
ROW Site References       |   PASS   |          0  |        370  |           |                                                             
Primary Port Placement    |   WARN   |        350  |        350  | FPLN-3    | not pre-placed and fixed                                    
Hard Macro Placement      |   ERROR  |         18  |         18  | FPLN-5    | not pre-placed and fixed                                    
Abnormal Utilization      |   PASS   |          0  |          1  |           |                                                             
Excessive Utilization     |   PASS   |          0  |          1  |           |                                                             
Sites With No Rows        |   PASS   |          0  |          1  |           |                                                             
--------------------------------------------------------------------------------------------------------------

The checking finds issues of the following type(s):  error: 1 warn: 1

Done checking floorplan - Elapsed time 2s, CPU time: 1.84s
Warning : The floorplan checker finds some violations which may impact quality of physical aware mapping or structuring. [MAP-36]
        : The design is riscv_top.
        : Use 'check_floorplan -detailed' command to list the violation details and fix them if necessary.
Ultra global mapping function is enabled as part of physical-aware mapping/structuring.
Current PLE settings:

Aspect ratio        : 1.143
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.189
Via Resistance      : 10.000 ohm (from qrc_tech_file)
Site size           : 1.224 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
LISD            V         0.00        0.000041  
M1              H         1.00        0.000054  
M2              V         1.00        0.000051  
M3              H         1.00        0.000050  
M4              V         1.00        0.000053  
M5              H         1.00        0.000052  
M6              V         1.00        0.000053  
M7              H         1.00        0.000052  
M8              V         1.00        0.000054  
M9              H         1.00        0.000052  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
LISD            V         0.00        10.000000  
M1              H         1.00        20.516222  
M2              V         1.00        20.516222  
M3              H         1.00        18.163444  
M4              V         1.00        13.057917  
M5              H         1.00        11.752125  
M6              V         1.00         8.496469  
M7              H         1.00         8.496469  
M8              V         1.00         6.189150  
M9              H         1.00         6.189150  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              V         0.00         0.072000  
M2              H         1.00         0.072000  
M3              V         1.00         0.072000  
M4              H         1.00         0.096000  
M5              V         1.00         0.096000  
M6              H         1.00         0.128000  
M7              V         1.00         0.128000  
M8              H         1.00         0.160000  
M9              V         1.00         0.160000  
Pad             H         1.00         0.160000  

Mapper: Libraries have:
	domain PVT_0P63V_100C.setup_cond: 600 combo usable cells and 80 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'mem/icache/state_reg[2]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem/icache/state_reg[2]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'mem/icache/dirty_bits_reg[0]308'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        33		 45%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            4		  5%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      35		 47%
  Timing exception in enable logic      0		  0%
  Register bank width too small         2		  3%
Total flip-flops                        74		100%
Total CG Modules                        2
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Id   |  Sev  |Count|                                                                    Message Text                                                                    |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|GB-6   |Info   |    2|A datapath component has been ungrouped.                                                                                                            |
|GLO-12 |Info   |    1|Replacing a flip-flop with a logic constant 0.                                                                                                      |
|       |       |     |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to      |
|       |       |     | 'false'. You can also see the complete list of deleted sequential with command 'report sequential -deleted' (on Reason 'constant0').               |
|GLO-14 |Info   |    1|Replacing a latch with a logic constant 0.                                                                                                          |
|       |       |     |This optimization was enabled by the root attribute 'optimize_constant_latches'.                                                                    |
|GLO-34 |Info   |    1|Deleting instances not driving any primary outputs.                                                                                                 |
|       |       |     |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary |
|       |       |     | outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is         |
|       |       |     | truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts'    |
|       |       |     | root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                    |
|GLO-45 |Info   |    1|Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                                           |
|       |       |     |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute                               |
|       |       |     | 'optimize_constant_feedback_seq' controls this optimization.                                                                                       |
|LBR-155|Info   |   16|Mismatch in unateness between 'timing_sense' attribute and the function.                                                                            |
|       |       |     |The 'timing_sense' attribute will be respected.                                                                                                     |
|MAP-36 |Warning|    1|The floorplan checker finds some violations which may impact quality of physical aware mapping or structuring.                                      |
|       |       |     |Use 'check_floorplan -detailed' command to list the violation details and fix them if necessary.                                                    |
|POPT-96|Info   |    1|One or more cost groups were automatically created for clock gate enable paths.                                                                     |
|       |       |     |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                                                     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info : Initializing 2-D Early Global router engine...
Info : Installing 2-D Early Global router...
Info : Early Global router engine is using 1 thread.
Info : 2-D Early Global router initialization complete.
Info : 2-D Early Global router installation complete.
Info : Installing 3-D Early Global router...
Info : 3-D Early Global router installation complete.
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    68 ps
Target path end-point (Pin: mem/dcache/cpu_resp_data_reg[31]/d)

Cost Group 'cg_enable_group_clk' target slack:   115 ps
Target path end-point (Pin: cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/ENA (ICGx1_ASAP7_75t_R/ENA))

clockgate: AllowExtraInstancesInCgHierarchyRAII
Info    : Removed a clock-gating instance. [CG-400]
        : Removed clock-gating instance 'hinst:riscv_top/cpu/PC_GEN/CLKGATE_RC_CG_HIER_INST0'.

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                    74       48        100.0
Excluded from State Retention      74       48        100.0
    - Will not convert             74       48        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded      74       48        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

Info : Deleting 2-D Early Global router data...
Info : 2-D Early Global router data deletion complete.
Info : Initializing 2-D Early Global router engine...
Info : Installing 2-D Early Global router...
Info : Early Global router engine is using 1 thread.
Info : 2-D Early Global router initialization complete.
Info : 2-D Early Global router installation complete.
Info : Installing 3-D Early Global router...
Info : 3-D Early Global router installation complete.
  Eliminate succeeded.
Warning : Automatic CG test connection in generic has been forced on. [POPT-701]
        : Running automatic CG test connection in generic.
        : This feature has been deprecated. It will fully uniquify the design which may impact runtime. This feature will be removed in the next release.
Warning : CG test connection is running on a generic netlist. [POPT-702]
        : This will fully uniquify the design which may impact runtime. Consider moving test connection to post-map.
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design riscv_top, as 'lp_clock_gating_test_signal' is not set.
        : Indicate which test signal to use by setting the attribute 'lp_clock_gating_test_signal'.
PBS_Generic_Opt-Post - Elapsed_Time 8, CPU_Time 7.999904000000001
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:40 (Nov26) |  730.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:07(00:00:08) | 100.0(100.0) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:40 (Nov26) |  730.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:07(00:00:08) | 100.0(100.0) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Skipping gbf_eliminate ...
NP info: starts enhanced cluster placement for def 'riscv_top' in netlist 'riscv_top'
NP info: ple wire load mode: cluster
NP info:  configuring NP to use 1 threads
Info : Deleting 2-D Early Global router data...
Info : 2-D Early Global router data deletion complete.
Info : Initializing 2-D Early Global router engine...
Info : Installing 2-D Early Global router...
Info : Early Global router engine is using 1 thread.
Info : 2-D Early Global router initialization complete.
Info : 2-D Early Global router installation complete.
Info : Installing 3-D Early Global router...
Info : 3-D Early Global router installation complete.
NP info: #insts: 0
NP info: instances: 193  util: 0.5%
NP info: #iterations: 10
NP info: iteration #1 overlap: 0.947  net_length: 1.6073e+00
NP info: iteration #2 overlap: 0.947  net_length: 1.2055e+00
NP info: iteration #3 overlap: 0.803  net_length: 3.7654e+03
NP info: record placement result to RC db.
NP info:  port placement results:
  total ports: 350
  fixed: 0
  prePlaced(not moved): 0
  prePlaced(moved): 0
  placed(new): 141
  dangling/unplaced: 209
  overlap: 0.901
NP info: #insts: 0
NP info: instances: 193  util: 0.5%
NP info: #iterations: 10
NP info: iteration #4 overlap: 0.692  net_length: 1.7719e+04
Info : Deleting 2-D Early Global router data...
Info : Early 2-D Global router data deletion complete.
NP info: using new CDP
Info : Deleting 2-D Early Global router data...
Info : Early 2-D Global router data deletion complete.
NP info: using new CDP
NP info: iteration #5 overlap: 0.012  net_length: 4.8055e+04
Info : Deleting 2-D Early Global router data...
Info : Early 2-D Global router data deletion complete.
NP info: using new CDP
Info : Deleting 2-D Early Global router data...
Info : Early 2-D Global router data deletion complete.
NP info: using new CDP
NP info: iteration #6 overlap: 0.006  net_length: 4.9692e+04
Info : Deleting 2-D Early Global router data...
Info : Early 2-D Global router data deletion complete.
NP info: using new CDP
Info : Deleting 2-D Early Global router data...
Info : Early 2-D Global router data deletion complete.
NP info: using new CDP
NP info: iteration #7 overlap: 0.003  net_length: 5.5737e+04
Info : Deleting 2-D Early Global router data...
Info : Early 2-D Global router data deletion complete.
NP info: using new CDP
Info : Deleting 2-D Early Global router data...
Info : Early 2-D Global router data deletion complete.
NP info: using new CDP
NP info: iteration #8 overlap: 0.001  net_length: 5.3683e+04
NP info: iteration #9 overlap: 0.000  net_length: 5.7195e+04
NP info: iteration #10 overlap: 0.000  net_length: 5.8509e+04
NP info: record placement result to RC db.
Info : Deleting 2-D Early Global router data...
Info : 2-D Early Global router data deletion complete.
Info : Initializing 2-D Early Global router engine...
Info : Installing 2-D Early Global router...
Info : Early Global router engine is using 1 thread.
Info : 2-D Early Global router initialization complete.
Info : 2-D Early Global router installation complete.
Info : Installing 3-D Early Global router...
Info : 3-D Early Global router installation complete.
NP info: plc_global runtime  elapsed: 23 seconds (0.4 minutes), CPU: 21 seconds (0.3 minutes)
NP info: ends cluster placement for def 'riscv_top' in netlist 'riscv_top'

Info : Deleting 2-D Early Global router data...
Info : 2-D Early Global router data deletion complete.
Info : Initializing 2-D Early Global router engine...
Info : Installing 2-D Early Global router...
Info : Early Global router engine is using 1 thread.
Info : 2-D Early Global router initialization complete.
Info : 2-D Early Global router installation complete.
Info : Installing 3-D Early Global router...
Info : 3-D Early Global router installation complete.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.12-s082_1
  Generated on:           Nov 26 2023  06:19:14 pm
  Module:                 riscv_top
  Library domain:         PVT_0P63V_100C.setup_cond
    Domain index:         0
    Technology libraries: asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020 1.0
                          asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020 1.0
                          asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020 1.0
                          asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020 1.0
                          asap7sc7p5t_AO_RVT_SS_nldm_201020 1.0
                          asap7sc7p5t_AO_LVT_SS_nldm_201020 1.0
                          asap7sc7p5t_AO_SLVT_SS_nldm_201020 1.0
                          asap7sc7p5t_AO_SRAM_SS_nldm_201020 1.0
                          asap7sc7p5t_OA_RVT_SS_nldm_201020 1.0
                          asap7sc7p5t_OA_LVT_SS_nldm_201020 1.0
                          asap7sc7p5t_OA_SLVT_SS_nldm_201020 1.0
                          asap7sc7p5t_OA_SRAM_SS_nldm_201020 1.0
                          asap7sc7p5t_SEQ_RVT_SS_nldm_201020 1.0
                          asap7sc7p5t_SEQ_LVT_SS_nldm_201020 1.0
                          asap7sc7p5t_SEQ_SLVT_SS_nldm_201020 1.0
                          asap7sc7p5t_SEQ_SRAM_SS_nldm_201020 1.0
                          asap7sc7p5t_INVBUF_RVT_SS_nldm_201020 1.0
                          asap7sc7p5t_INVBUF_LVT_SS_nldm_201020 1.0
                          asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020 1.0
                          asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020 1.0
                          SRAM1RW1024x16_PVT_0P63V_100C 0
                          SRAM1RW1024x17_PVT_0P63V_100C 0
                          SRAM1RW1024x32_PVT_0P63V_100C 0
                          SRAM1RW1024x37_PVT_0P63V_100C 0
                          SRAM1RW1024x38_PVT_0P63V_100C 0
                          SRAM1RW1024x44_PVT_0P63V_100C 0
                          SRAM1RW1024x64_PVT_0P63V_100C 0
                          SRAM1RW1024x8_PVT_0P63V_100C 0
                          SRAM1RW2048x8_PVT_0P63V_100C 0
                          SRAM1RW128x12_PVT_0P63V_100C 0
                          SRAM1RW128x14_PVT_0P63V_100C 0
                          SRAM1RW128x22_PVT_0P63V_100C 0
                          SRAM1RW128x40_PVT_0P63V_100C 0
                          SRAM1RW128x46_PVT_0P63V_100C 0
                          SRAM1RW128x48_PVT_0P63V_100C 0
                          SRAM1RW128x64_PVT_0P63V_100C 0
                          SRAM1RW128x8_PVT_0P63V_100C 0
                          SRAM1RW256x128_PVT_0P63V_100C 0
                          SRAM1RW256x32_PVT_0P63V_100C 0
                          SRAM1RW256x46_PVT_0P63V_100C 0
                          SRAM1RW256x48_PVT_0P63V_100C 0
                          SRAM1RW256x64_PVT_0P63V_100C 0
                          SRAM1RW256x8_PVT_0P63V_100C 0
                          SRAM1RW32x50_PVT_0P63V_100C 0
                          SRAM1RW4096x16_PVT_0P63V_100C 0
                          SRAM1RW4096x8_PVT_0P63V_100C 0
                          SRAM1RW512x128_PVT_0P63V_100C 0
                          SRAM1RW512x32_PVT_0P63V_100C 0
                          SRAM1RW512x64_PVT_0P63V_100C 0
                          SRAM1RW512x8_PVT_0P63V_100C 0
                          SRAM1RW64x128_PVT_0P63V_100C 0
                          SRAM1RW64x20_PVT_0P63V_100C 0
                          SRAM1RW64x21_PVT_0P63V_100C 0
                          SRAM1RW64x22_PVT_0P63V_100C 0
                          SRAM1RW64x32_PVT_0P63V_100C 0
                          SRAM1RW64x34_PVT_0P63V_100C 0
                          SRAM1RW64x8_PVT_0P63V_100C 0
                          SRAM2RW128x16_PVT_0P63V_100C 0
                          SRAM2RW128x32_PVT_0P63V_100C 0
                          SRAM2RW128x4_PVT_0P63V_100C 0
                          SRAM2RW128x8_PVT_0P63V_100C 0
                          SRAM2RW16x16_PVT_0P63V_100C 0
                          SRAM2RW16x32_PVT_0P63V_100C 0
                          SRAM2RW16x4_PVT_0P63V_100C 0
                          SRAM2RW16x8_PVT_0P63V_100C 0
                          SRAM2RW32x16_PVT_0P63V_100C 0
                          SRAM2RW32x22_PVT_0P63V_100C 0
                          SRAM2RW32x32_PVT_0P63V_100C 0
                          SRAM2RW32x33_PVT_0P63V_100C 0
                          SRAM2RW32x39_PVT_0P63V_100C 0
                          SRAM2RW32x4_PVT_0P63V_100C 0
                          SRAM2RW32x8_PVT_0P63V_100C 0
                          SRAM2RW64x16_PVT_0P63V_100C 0
                          SRAM2RW64x24_PVT_0P63V_100C 0
                          SRAM2RW64x32_PVT_0P63V_100C 0
                          SRAM2RW64x4_PVT_0P63V_100C 0
                          SRAM2RW64x8_PVT_0P63V_100C 0
  Operating conditions:   PVT_0P63V_100C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Aspect ratio        : 1.143
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.189
Via Resistance      : 10.000 ohm (from qrc_tech_file)
Site size           : 1.224 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
LISD            V         0.00        0.000041  
M1              H         1.00        0.000054  
M2              V         1.00        0.000051  
M3              H         1.00        0.000050  
M4              V         1.00        0.000053  
M5              H         1.00        0.000052  
M6              V         1.00        0.000053  
M7              H         1.00        0.000052  
M8              V         1.00        0.000054  
M9              H         1.00        0.000052  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
LISD            V         0.00        10.000000  
M1              H         1.00        20.516222  
M2              V         1.00        20.516222  
M3              H         1.00        18.163444  
M4              V         1.00        13.057917  
M5              H         1.00        11.752125  
M6              V         1.00         8.496469  
M7              H         1.00         8.496469  
M8              V         1.00         6.189150  
M9              H         1.00         6.189150  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              V         0.00         0.072000  
M2              H         1.00         0.072000  
M3              V         1.00         0.072000  
M4              H         1.00         0.096000  
M5              V         1.00         0.096000  
M6              H         1.00         0.128000  
M7              V         1.00         0.128000  
M8              H         1.00         0.160000  
M9              V         1.00         0.160000  
Pad             H         1.00         0.160000  

Design already placed...
Updating congestion map...
  Calculating total tracks...
  Calculating obstructed tracks...
  Calculating overflow...
  Calculating congestion data...
Done updating congestion map (time: 0s).
There is no ndr for this design!
dbgNanoPerDBU = 0.250000
INFO (IMPEXT-7048): Generating auto layer map file.

INFO (IMPEXT-6188): Importing multi-corner technology file(s) for preRoute extraction...

INFO (IMPEXT-5003): /tools/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06

INFO (IMPEXT-7048): Generating auto layer map file.

INFO (IMPEXT-6209): Completed (cpu: 2515259.000000 real: 2515259.000000)

dbgNanoPerDBU = 0.250000
dbgNanoPerDBU = 0.250000
Updating congestion map...
  Calculating total tracks...
Warning : Design has no layer tracks defined. [PHYS-1406]
        : Needed for routing resources computation.
        : Creating temporary layer tracks for extraction map only.
  Calculating obstructed tracks...
  Calculating overflow...
  Calculating congestion data...
  Calculating gcell capacitance using probabilistic extraction...
No NDR for EEKit
Done updating congestion map (time: 0s).


Resistance and Capacitance data generated.

Generating data to compare PLE estimates with placement based R and C..
Total sampled nets = 112
Data generated.

Generating correlation factors for PLE..
Done.

Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : riscv_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Completed PLE correlation.

PBS_Generic_Opt-Physical - Elapsed_Time 42, CPU_Time 38.0
stamp 'PBS_Generic_Opt-Physical' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:40 (Nov26) |  730.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:07(00:00:08) |  17.4( 16.0) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:01:25) |  00:00:38(00:00:42) |  82.6( 84.0) |   18:19:30 (Nov26) |   1.25 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Updating congestion map...
  Calculating total tracks...
  Calculating obstructed tracks...
  Calculating overflow...
Info : Deleting 2-D Early Global router data...
Info : Early 2-D Global router data deletion complete.
  Calculating congestion data...
Done updating congestion map (time: 0s).
Updating congestion map...
  Calculating total tracks...
Warning : Design has no layer tracks defined. [PHYS-1406]
        : Needed for routing resources computation.
  Calculating obstructed tracks...
  Calculating overflow...
Info : Installing 3-D Early Global router...
Info : Initializing 3-D Early Global router engine...
Info : Selected via 'VIA12' for layer 1 (M1).
Info : Selected via 'VIA23' for layer 2 (M2).
Info : Selected via 'VIA34' for layer 3 (M3).
Info : Selected via 'VIA45' for layer 4 (M4).
Info : Selected via 'VIA56' for layer 5 (M5).
Info : Selected via 'VIA67' for layer 6 (M6).
Info : Selected via 'VIA78' for layer 7 (M7).
Info : Selected via 'VIA89' for layer 8 (M8).
Info : Selected via 'VIA9Pad' for layer 9 (M9).
Info : 3-D Early Global router initialization complete.
Info : 3-D Early Global router installation complete.
Info : Deleting 3-D Early Global router data...
Info : 3-D Early Global router data deletion complete.
(I)      supplyScaleFactorH = 1.00 supplyScaleFactorV = 1.00 
(I)      Layer: 1  horizontal offset: 0  vertical offset: 0  width: 288  spacing: 288  LEF preferred pitch: 0 orientation: 1
(I)      Layer: 2  horizontal offset: -4320  vertical offset: 0  width: 288  spacing: 288  LEF preferred pitch: 0 orientation: 0
(I)      Layer: 3  horizontal offset: 0  vertical offset: 0  width: 288  spacing: 288  LEF preferred pitch: 0 orientation: 1
(I)      Layer: 4  horizontal offset: 48  vertical offset: 0  width: 384  spacing: 384  LEF preferred pitch: 0 orientation: 0
(I)      Layer: 5  horizontal offset: 0  vertical offset: 0  width: 384  spacing: 384  LEF preferred pitch: 0 orientation: 1
(I)      Layer: 6  horizontal offset: 512  vertical offset: 0  width: 512  spacing: 512  LEF preferred pitch: 0 orientation: 0
(I)      Layer: 7  horizontal offset: 0  vertical offset: 512  width: 512  spacing: 512  LEF preferred pitch: 0 orientation: 1
(I)      Layer: 8  horizontal offset: 640  vertical offset: 0  width: 640  spacing: 640  LEF preferred pitch: 0 orientation: 0
(I)      Layer: 9  horizontal offset: 0  vertical offset: 640  width: 640  spacing: 640  LEF preferred pitch: 0 orientation: 1
(I)      Layer: 10  horizontal offset: 640  vertical offset: 0  width: 640  spacing: 640  LEF preferred pitch: 0 orientation: 0
(I)      Pitch for layer 1 is 576 spacing 288 width 288 
(I)      Pitch for layer 2 is 576 spacing 288 width 288 
(I)      Pitch for layer 3 is 576 spacing 288 width 288 
(I)      Pitch for layer 4 is 768 spacing 384 width 384 
(I)      Pitch for layer 5 is 768 spacing 384 width 384 
(I)      Pitch for layer 6 is 1024 spacing 512 width 512 
(I)      Pitch for layer 7 is 1024 spacing 512 width 512 
(I)      Pitch for layer 8 is 1280 spacing 640 width 640 
(I)      Pitch for layer 9 is 1280 spacing 640 width 640 
(I)      Pitch for layer 10 is 1280 spacing 640 width 640 
(I)      build grid graph
(I)      Number of track sets: 0 
(I)      Read NDR Rules.. (0)
(I)      Read blockage information..
(I)      Total routing blockages: 3278 (PGWire: 0, PGVia: 0 InstBlk: 3278)
(I)      Read numBlocks=3278  readInBlocks=3278
(I)      Read testcase time = 0.000 seconds

(I)      Loading nets...
(I)      Read net information.. (337)
(I)      Read Num Blocks=3278  Num Prerouted Wires=0  Num CS=0
(I)      Layer 1 (H) : #blockages 20 : #preroutes 0
(I)      Layer 2 (V) : #blockages 18 : #preroutes 0
(I)      Layer 3 (H) : #blockages 3240 : #preroutes 0
(I)      Layer 4 (V) : #blockages 0 : #preroutes 0
(I)      Layer 5 (H) : #blockages 0 : #preroutes 0
(I)      Layer 6 (V) : #blockages 0 : #preroutes 0
(I)      Layer 7 (H) : #blockages 0 : #preroutes 0
(I)      Layer 8 (V) : #blockages 0 : #preroutes 0
(I)      Layer 9 (H) : #blockages 0 : #preroutes 0
(I)      -- via cost per layer --
(I)      Layer  1  Cost 100.00
(I)      Layer  2  Cost 100.00
(I)      Layer  3  Cost 100.00
(I)      Layer  4  Cost 100.00
(I)      Layer  5  Cost 100.00
(I)      Layer  6  Cost 100.00
(I)      Layer  7  Cost 100.00
(I)      Layer  8  Cost 100.00
(I)      Layer  9  Cost 300.00
(I)      ---------------------Grid Graph Info--------------------
(I)      Routing area        : (0, 0) - (2800000, 3200000)
(I)      Core area           : (0, 0) - (1400000, 1600000)
(I)      Site width          :   864  (dbu)
(I)      Row height          :    -1  (dbu)
(I)      GCell row height    :  4320  (dbu)
(I)      GCell width         :  8640  (dbu)
(I)      GCell height        :  8640  (dbu)
(I)      Grid                :   325   371    10
(I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
(I)      Vertical capacity   :     0     0  8640     0  8640     0  8640     0  8640     0
(I)      Horizontal capacity :     0  8640     0  8640     0  8640     0  8640     0  8640
(I)      Default wire width  :   288   288   288   384   384   512   512   640   640   640
(I)      Default wire space  :   288   288   288   384   384   512   512   640   640   640
(I)      Default wire pitch  :   576   576   576   768   768  1024  1024  1280  1280  1280
(I)      Default pitch size  :   576   576   576   768   768  1024  1024  1280  1280  1280
(I)      First track coord   :     0 -4320     0    48     0   512   512   640   640   640
(I)      Num tracks per GCell: 15.00 15.00 15.00 11.25 11.25  8.44  8.44  6.75  6.75  6.75
(I)      Total num of tracks :     0  5564  4862  4167  3646  3125  2734  2500  2187  2500
(I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
(I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
(I)      --------------------------------------------------------

[NR-eGR] ============ Routing rule table ============
[NR-eGR] ========================================
[NR-eGR] 
(I)      ======== NDR :  =========
(I)      +--------------+--------+
(I)      |           ID |      0 |
(I)      |         Name |        |
(I)      |      Default |    yes |
(I)      |  Clk Special |     no |
(I)      | Hard spacing |     no |
(I)      |    NDR track | (none) |
(I)      |      NDR via | (none) |
(I)      |  Extra space |      0 |
(I)      |      Shields |      0 |
(I)      |   Demand (H) |      1 |
(I)      |   Demand (V) |      1 |
(I)      |        #Nets |      0 |
(I)      +--------------+--------+
(I)      +-------------------------------------------------------------------------------------+
(I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
(I)      +-------------------------------------------------------------------------------------+
(I)      |    M1      0        0    576      576      1      1      1    100    100        yes |
(I)      |    M2      0        0    576      576      1      1      1    100    100        yes |
(I)      |    M3      0        0    576      576      1      1      1    100    100        yes |
(I)      |    M4      0        0    768      768      1      1      1    100    100        yes |
(I)      |    M5      0        0    768      768      1      1      1    100    100        yes |
(I)      |    M6      0        0   1024     1024      1      1      1    100    100        yes |
(I)      |    M7      0        0   1024     1024      1      1      1    100    100        yes |
(I)      |    M8      0        0   1280     1280      1      1      1    100    100        yes |
(I)      |    M9      0        0   1280     1280      1      1      1    100    100        yes |
(I)      |   Pad      0        0   1280     1280      1      1      1    100    100        yes |
(I)      +-------------------------------------------------------------------------------------+
(I)      Via demand for each layer
(I)       L :    UP :  DOWN : CROSS : STACK :  DCUT
(I)       1 :     0 :     0 :     0 :    53 :    53
(I)       2 :     0 :     0 :     0 :    53 :    53
(I)       3 :     0 :     0 :     0 :    55 :    55
(I)       4 :     0 :     0 :     0 :    55 :    55
(I)       5 :     0 :     0 :     0 :    55 :    55
(I)       6 :     0 :     0 :     0 :    55 :    55
(I)       7 :     0 :     0 :     0 :    55 :    55
(I)       8 :     0 :     0 :     0 :    55 :    55
(I)       9 :   106 :     0 :   106 :   159 :   159
(I)      10 :     0 :   106 :   106 :   159 :   159
(I)      =============== Blocked Tracks ===============
(I)      +-------+---------+----------+---------------+
(I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
(I)      +-------+---------+----------+---------------+
(I)      |     1 |       0 |        0 |         0.00% |
(I)      |     2 | 1808300 |    37057 |         2.05% |
(I)      |     3 | 1803802 |    32915 |         1.82% |
(I)      |     4 | 1354275 |    17918 |         1.32% |
(I)      |     5 | 1352666 |        0 |         0.00% |
(I)      |     6 | 1015625 |        0 |         0.00% |
(I)      |     7 | 1014314 |        0 |         0.00% |
(I)      |     8 |  812500 |        0 |         0.00% |
(I)      |     9 |  811377 |        0 |         0.00% |
(I)      |    10 |  812500 |        0 |         0.00% |
(I)      +-------+---------+----------+---------------+
(I)      Routing...
(I)      Reset routing kernel
(I)      Started Global Routing ( Curr Mem: 1313.68 MB )
(I)      totalPins=1550  totalGlobalPin=1541 (99.42%)
(I)      Group[0] : Priority=0 NumNets 337 (100.0000 %) in layers[botLay=1][topLay=9]
(I)      Group[0]'s net ratio is 100.0000% merging threshold is 0.0900%
(I)      ================= Net Group Info =================
(I)      +----+----------------+--------------+-----------+
(I)      | ID | Number of Nets | Bottom Layer | Top Layer |
(I)      +----+----------------+--------------+-----------+
(I)      |  1 |            337 |        M2(2) |   Pad(10) |
(I)      +----+----------------+--------------+-----------+
(I)      Number of Two-pin nets      : 136 (40.36%)
(I)      Number of Multi-pin nets    : 197 (58.46%)
(I)      Number of Local nets        : 4 (1.19%)
(I)      Number of Straight segments : 121 (10.02%) length 733
(I)      Number of Bended segments   : 1087 (89.98%) length 35273
(I)      Number of Path segments     : 645 (53.39%) length 20333
(I)      Number of Pathless segments : 563 (46.61%) length 15673
(I)      Number of Routed segments   : 0 (0.00%)
(I)      Number of Unrouted segments : 1208 (100.00%)
(I)      total 2D Cap : 10704642 = (5753905 H, 4950737 V)
(I)      total 2D Demand : 9 = (9 H, 0 V)
(I)      Visit GCell upper bound 18227
(I)      Visit GCell max upper bound 182270
(I)      Ratio : 10.00
[NR-eGR] Layer group 1: route 337 net(s) in layer range [2, 10]
(I)      
(I)      ============  Phase 1a Route ============
(I)      Round 0 : Overflow: 178 / 178 Length: 33372 #Routed Segments: 1208 / 1208
(I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
(I)      Usage: 33372 = (16547 H, 16825 V) = (0.29% H, 0.34% V) = (3.574e+04um H, 3.634e+04um V)
(I)      
(I)      ============  Phase 1b Route ============
(I)      Round 0 : Overflow: 10 / 10 Length: 33440 #Routed Segments: 133 / 1208
(I)      Usage: 33440 = (16615 H, 16825 V) = (0.29% H, 0.34% V) = (3.589e+04um H, 3.634e+04um V)
(I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.223040e+04um
(I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
(I)      Congestion threshold : each 60.00, sum 90.00
(I)      
(I)      ============  Phase 1c Route ============
(I)      Level2 Grid: 65 x 75
(I)      Round 0 : Overflow: 10 / 10 Length: 33440 #Routed Segments: 0 / 1208 #Visited GCells: 0
(I)      Round 0 : Overflow: 10 / 10 Length: 33440 #Routed Segments: 0 / 1208 #Visited GCells: 0
(I)      Usage: 33440 = (16615 H, 16825 V) = (0.29% H, 0.34% V) = (3.589e+04um H, 3.634e+04um V)
(I)      
(I)      ============  Phase 1d Route ============
(I)      Round 0 : Overflow: 10 / 10 Length: 33440 #Routed Segments: 74 / 1208 #Visited GCells: 60694
(I)        #maze   : 0
(I)        #mono   : 0
(I)        #snake  : 74
(I)        #escape : 0
(I)        #hum    : 0
(I)        #noRoute: 0
(I)        #guided : 0
(I)      Usage: 33440 = (16615 H, 16825 V) = (0.29% H, 0.34% V) = (3.589e+04um H, 3.634e+04um V)
(I)      
(I)      ============  Phase 1e Route ============
(I)      Usage: 33440 = (16615 H, 16825 V) = (0.29% H, 0.34% V) = (3.589e+04um H, 3.634e+04um V)
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.223040e+04um
(I)      
(I)      ============  Phase 1l Route ============
(I)      LA result: Total OF : 806  #vias : 4792  wirelength : 33440
(I)                  capacity    demand   overflow    blocked   non-blocked   
(I)      Layer  2:    1770042      4435        38       26820     1776240    ( 1.49%) 
(I)      Layer  3:    1767634      6752        46       25515     1778235    ( 1.41%) 
(I)      Layer  4:    1333907      2719        18        7695     1344600    ( 0.57%) 
(I)      Layer  5:    1349020      5472        56           0     1352812    ( 0.00%) 
(I)      Layer  6:    1012500      7286         1           0     1014221    ( 0.00%) 
(I)      Layer  7:    1011580      3174        20        3122     1011488    ( 0.31%) 
(I)      Layer  8:     810000      2570         0           0      811377    ( 0.00%) 
(I)      Layer  9:     809190      1953         4        2498      809190    ( 0.31%) 
(I)      Layer 10:     810000        49         0           0      811377    ( 0.00%) 
(I)      Total:      10673873     34410       183       65648    10709539    ( 0.61%) 
(I)      
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-6)            (7-12)           (13-18)           (19-24)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)        19( 0.02%)         1( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        28( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M6 ( 6)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)        11( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         4( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     Pad (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total        63( 0.01%)         3( 0.00%)         2( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
(I)      total 2D Cap : 10704642 = (5753905 H, 4950737 V)
(I)      total 2D Demand : 34853 = (17327 H, 17526 V)
(I)      eGR overflow3D: 0.01% H + 0.02% V

(I)      Finished Global Routing ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 1313.68 MB )
(I)      total 2D Cap : 10705182 = (5754319 H, 4950863 V)
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
(I)      Overflow after Early Global Route (TR) 0.01% H + 0.01% V
(I)      ============= Track Assignment ============
(I)      Started Track Assignment (1T) ( Curr Mem: 1313.68 MB )
(I)      Initialize Track Assignment ( max pin layer : 10 )
(I)      Run Multi-thread track assignment
(I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1313.68 MB )
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1V)             0   693 
[NR-eGR]  M2   (2H)          9196  1400 
[NR-eGR]  M3   (3V)         14334   617 
[NR-eGR]  M4   (4H)          6046   927 
[NR-eGR]  M5   (5V)         11279   932 
[NR-eGR]  M6   (6H)         15461   528 
[NR-eGR]  M7   (7V)          6698   270 
[NR-eGR]  M8   (8H)          5505   211 
[NR-eGR]  M9   (9V)          4219     4 
[NR-eGR]  Pad  (10H)           98     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total        72837  5582 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 58790um
[NR-eGR] Total length: 72837um, number of vias: 5582
[NR-eGR] --------------------------------------------------------------------------
(I)      Total Global+Local length : 7.283652e+04 um  (hor: 3.624835e+04 um, ver: 3.658817e+04 um)
(I)      Total length: 7.283652e+04um, LocalNet: 7.283652e+04um, number of vias: 5582
(I)      Total non-overlap #vias : 5582 
[NR-eGR] Total routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
(I)      Finished routing.
(I)      Export 2D congestion map
(I)      total 2D Cap : 10705182 = (5754319 H, 4950863 V)
(I)      total 2D Cap : 10705182 = (5754319 H, 4950863 V)
(I)      Reading 370 rows and 19 nodes from Genus
(I)      core bounding box {0.000 0.000 700.000 800.000}
(I)      Constructing bin map
(I)      Initialize bin information with width=17280 height=17280
(I)      Done constructing bin map
(I)      HotspotReport setting:
(I)      includeBlockage = 0
(I)      use3D = 0
(I)      numHotspotReported = 5
(I)      readInstanceInfoFromBinMap with size 163 x 186
(I)      Done readCongestionInfo from bin map, deleting bin map
[NR-eGR] Hotspot level 0: numRow 186, numCol 163, interleaved? 0
[NR-eGR] numGroup 0, maxGroupArea 0.00, totGroupArea: 0.00 
[NR-eGR] Hotspot level 1: numRow 186, numCol 163, interleaved? 1
[NR-eGR] numGroup 0, maxGroupArea 0.00, totGroupArea: 0.00 
[NR-eGR] Hotspot level 2: numRow 93, numCol 82, interleaved? 1
[NR-eGR] numGroup 0, maxGroupArea 0.00, totGroupArea: 0.00 
[NR-eGR] Hotspot level 3: numRow 47, numCol 41, interleaved? 1
[NR-eGR] numGroup 0, maxGroupArea 0.00, totGroupArea: 0.00 
[NR-eGR] +------------+---------------+---------------+
[NR-eGR] |            |   max hotspot | total hotspot |
[NR-eGR] +------------+---------------+---------------+
[NR-eGR] | normalized |          0.00 |          0.00 |
[NR-eGR] +------------+---------------+---------------+
[NR-eGR] HUM HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
(I)      max/total 0.00/0.00, big hotspot (>10) total 0.00


hRoutingOverflowTR: 0.00651265%
vRoutingOverflowTR: 0.0140145%
hRoutingOverflowGR: 0.0016587%
vRoutingOverflowGR: 0.00746417%
Info : Deleting 2-D Early Global router data...
Info : Early 2-D Global router data deletion complete.
Info : Installing 3-D Early Global router...
Info : 3-D Early Global router installation complete.
  Calculating congestion data...
  Calculating gcell capacitance using probabilistic extraction...
No NDR for EEKit
Done updating congestion map (time: 0s).
==================================
Stage : PBS_Generic_Opt-PAM_PAS 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev  |Count|                                                                   Message Text                                                                   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|CG-400   |Info   |    1|Removed a clock-gating instance.                                                                                                                  |
|LBR-155  |Info   |   72|Mismatch in unateness between 'timing_sense' attribute and the function.                                                                          |
|         |       |     |The 'timing_sense' attribute will be respected.                                                                                                   |
|PHYS-1406|Warning|    2|Design has no layer tracks defined.                                                                                                               |
|         |       |     |Creating temporary layer tracks for extraction map only.                                                                                          |
|POPT-71  |Info   |    1|The clock gating instance is violating the 'lp_clock_gating_min_flops' constraint.                                                                |
|         |       |     |Either the 'lp_clock_gating_min_flops' constraint value was changed or the driven flops were optimized. If the clock gating instance is not       |
|         |       |     | preserved it might be removed.                                                                                                                   |
|POPT-701 |Warning|    1|Automatic CG test connection in generic has been forced on.                                                                                       |
|         |       |     |This feature has been deprecated. It will fully uniquify the design which may impact runtime. This feature will be removed in the next release.   |
|POPT-702 |Warning|    1|CG test connection is running on a generic netlist.                                                                                               |
|         |       |     |This will fully uniquify the design which may impact runtime. Consider moving test connection to post-map.                                        |
|POPT-703 |Info   |    1|Attribute 'lp_clock_gating_test_signal' is not set.                                                                                               |
|         |       |     |Indicate which test signal to use by setting the attribute 'lp_clock_gating_test_signal'.                                                         |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PBS_Generic_Opt-PAM_PAS - Elapsed_Time 4, CPU_Time 4.0
stamp 'PBS_Generic_Opt-PAM_PAS' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:40 (Nov26) |  730.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:07(00:00:08) |  16.0( 14.8) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:01:25) |  00:00:38(00:00:42) |  76.0( 77.8) |   18:19:30 (Nov26) |   1.25 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:29) |  00:00:04(00:00:04) |   8.0(  7.4) |   18:19:34 (Nov26) |   1.25 GB | PBS_Generic_Opt-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>================== Cadence Confidential (Generic-Physical) ===================
##>================== Cadence Confidential (Generic-Physical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            3         -         -       312     12672       730
##>G:Setup                              0         -         -         -         -         -
##>G:Early Clock Gating                 0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       193     12324      1168
##>G:PostGen Opt                        0         -         -       193     12324      1168
##>G:Early Clock Gating Cleanup         0         -         -         -         -         -
##>G:Misc                              54
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       57
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'riscv_top' to generic gates.
EarlyCg clean up, version 4
[Clock Gating] Simplifying datapath in light of clock gating ...
Info : Deleting 2-D Early Global router data...
Info : 2-D Early Global router data deletion complete.
Info : Initializing 2-D Early Global router engine...
Info : Installing 2-D Early Global router...
Info : Early Global router engine is using 1 thread.
Info : 2-D Early Global router initialization complete.
Info : 2-D Early Global router installation complete.
Info : Installing 3-D Early Global router...
Info : 3-D Early Global router installation complete.
[Clock Gating] Simplifying datapath in light of clock gating done. (0 s.)
[Clock Gating] Declone clock gates (post_gen) ...
  Decloning clock-gating logic from design:riscv_top
Clock-gating declone status
===========================
Total number of clock-gating instances before: 1
Total number of clock-gating instances after : 1
[Clock Gating] Declone clock gates (post_gen) done. (0 s.)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen_physical
@file(syn.tcl) 216: puts "write_db -to_file pre_syn_map" 
write_db -to_file pre_syn_map
@file(syn.tcl) 217: write_db -to_file pre_syn_map
Finished exporting design database to file 'pre_syn_map' for 'riscv_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(syn.tcl) 218: puts "syn_map -physical" 
syn_map -physical
@file(syn.tcl) 219: syn_map -physical
#--------------------------------------------------------------------------
# Root attributes for category: opt
#--------------------------------------------------------------------------
# Feature                           | Attribute                | Value  
#--------------------------------------------------------------------------
# Net area optimization             | optimize_net_area        | true   
# Power optimization effort         | design_power_effort      | none   
# Do not use qbar sequential pins   | dont_use_qbar_seq_pins   | false  
#--------------------------------------------------------------------------

##Generic Timing Info for library domain: PVT_0P63V_100C.setup_cond typical gate delay: 22.5 ps std_slew: 5.5 ps std_load: 0.8 fF
Mapping ChipWare ICG instances in riscv_top
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances

=============================================================================
  Generated by: Cadence Genus(TM) Synthesis Solution 22.12-s082_1
  Generated on: Nov 26 2023 18:19:41
  Module:       riscv_top
=============================================================================

=========================
  check_floorplan SUMMARY
=========================
--------------------------------------------------------------------------------------------------------------
        Floorplan Object  |  Status  | #Violations |   #Total    |    ID     |  Violation Reason 
--------------------------------------------------------------------------------------------------------------
Core/Die Box              |   PASS   |          0  |          1  |           |                                                             
ROW Definitions           |   PASS   |          0  |          1  |           |                                                             
ROW Site References       |   PASS   |          0  |        370  |           |                                                             
Primary Port Placement    |   WARN   |        209  |        350  | FPLN-3    | not pre-placed and fixed                                    
Hard Macro Placement      |   ERROR  |         18  |         18  | FPLN-5    | not pre-placed and fixed                                    
Abnormal Utilization      |   PASS   |          0  |          1  |           |                                                             
Excessive Utilization     |   PASS   |          0  |          1  |           |                                                             
Sites With No Rows        |   PASS   |          0  |          1  |           |                                                             
--------------------------------------------------------------------------------------------------------------

The checking finds issues of the following type(s):  error: 1 warn: 1

Done checking floorplan - Elapsed time 2s, CPU time: 1.79s
Warning : The floorplan checker finds some violations which may impact quality of physical aware mapping or structuring. [MAP-36]
        : The design is riscv_top.
Ultra global mapping function is enabled as part of physical-aware mapping/structuring.
Current PLE settings:

Aspect ratio        : 1.143
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.189
Via Resistance      : 10.000 ohm (from qrc_tech_file)
Site size           : 1.224 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       Probabilistic Extraction
------------------------------------------------
<extracted>     U         n/a         0.000019  
<extracted>     V         n/a         0.000020  
<extracted>     H         n/a         0.000019  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       Probabilistic Extraction
-------------------------------------------------
<extracted>     U         n/a         16.900408  
<extracted>     V         n/a         16.406544  
<extracted>     H         n/a         17.394272  

                                        Area     
  Layer                               / Length        Data source:
Name (bin)  Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1     (0)      V         0.00         0.072000  
M2     (0)      H         1.00         0.072000  
M3     (0)      V         1.00         0.072000  
M4     (1)      H         1.00         0.096000  
M5     (1)      V         1.00         0.096000  
M6     (2)      H         1.00         0.128000  
M7     (2)      V         1.00         0.128000  
M8     (2)      H         1.00         0.160000  
M9     (3)      V         1.00         0.160000  
Pad    (3)      H         1.00         0.160000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'riscv_top' using 'high' effort.
Mapper: Libraries have:
	domain PVT_0P63V_100C.setup_cond: 600 combo usable cells and 80 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:40 (Nov26) |  730.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:07(00:00:08) |  13.6( 12.7) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:01:25) |  00:00:38(00:00:42) |  64.4( 66.7) |   18:19:30 (Nov26) |   1.25 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:29) |  00:00:04(00:00:04) |   6.8(  6.3) |   18:19:34 (Nov26) |   1.25 GB | PBS_Generic_Opt-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:36(00:01:38) |  00:00:09(00:00:09) |  15.3( 14.3) |   18:19:43 (Nov26) |   1.16 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread


Constraining critical logic cones...
.......

  Total number of tool assigned layer promotions or NDRs removed: 0 (thereof user defined: 0)
Finished constraining critical logic cones (command execution time mm:ss (real) = 00:02).

PBS_TechMap-PAM_PAS - Elapsed_Time 4, CPU_Time 4.0
stamp 'PBS_TechMap-PAM_PAS' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:40 (Nov26) |  730.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:07(00:00:08) |  12.7( 11.9) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:01:25) |  00:00:38(00:00:42) |  60.3( 62.7) |   18:19:30 (Nov26) |   1.25 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:29) |  00:00:04(00:00:04) |   6.3(  6.0) |   18:19:34 (Nov26) |   1.25 GB | PBS_Generic_Opt-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:36(00:01:38) |  00:00:09(00:00:09) |  14.3( 13.4) |   18:19:43 (Nov26) |   1.16 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:40(00:01:42) |  00:00:04(00:00:04) |   6.3(  6.0) |   18:19:47 (Nov26) |   1.16 GB | PBS_TechMap-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.

=============================================================================
  Generated by: Cadence Genus(TM) Synthesis Solution 22.12-s082_1
  Generated on: Nov 26 2023 18:19:51
  Module:       riscv_top
=============================================================================

=========================
  check_floorplan SUMMARY
=========================
--------------------------------------------------------------------------------------------------------------
        Floorplan Object  |  Status  | #Violations |   #Total    |    ID     |  Violation Reason 
--------------------------------------------------------------------------------------------------------------
Core/Die Box              |   PASS   |          0  |          1  |           |                                                             
ROW Definitions           |   PASS   |          0  |          1  |           |                                                             
ROW Site References       |   PASS   |          0  |        370  |           |                                                             
Primary Port Placement    |   WARN   |        209  |        350  | FPLN-3    | not pre-placed and fixed                                    
Hard Macro Placement      |   ERROR  |         18  |         18  | FPLN-5    | not pre-placed and fixed                                    
Abnormal Utilization      |   PASS   |          0  |          1  |           |                                                             
Excessive Utilization     |   PASS   |          0  |          1  |           |                                                             
Sites With No Rows        |   PASS   |          0  |          1  |           |                                                             
--------------------------------------------------------------------------------------------------------------

The checking finds issues of the following type(s):  error: 1 warn: 1

Done checking floorplan - Elapsed time 2s, CPU time: 1.79s
Warning : The floorplan checker finds some violations which may impact quality of physical aware mapping or structuring. [MAP-36]
        : The design is riscv_top.
Ultra global mapping function is enabled as part of physical-aware mapping/structuring.
Current PLE settings:

Aspect ratio        : 1.143
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.189
Via Resistance      : 10.000 ohm (from qrc_tech_file)
Site size           : 1.224 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       Probabilistic Extraction
------------------------------------------------
<extracted>     U         n/a         0.000019  
<extracted>     V         n/a         0.000020  
<extracted>     H         n/a         0.000019  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       Probabilistic Extraction
-------------------------------------------------
<extracted>     U         n/a         16.900408  
<extracted>     V         n/a         16.406544  
<extracted>     H         n/a         17.394272  

                                        Area     
  Layer                               / Length        Data source:
Name (bin)  Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1     (0)      V         0.00         0.072000  
M2     (0)      H         1.00         0.072000  
M3     (0)      V         1.00         0.072000  
M4     (1)      H         1.00         0.096000  
M5     (1)      V         1.00         0.096000  
M6     (2)      H         1.00         0.128000  
M7     (2)      V         1.00         0.128000  
M8     (2)      H         1.00         0.160000  
M9     (3)      V         1.00         0.160000  
Pad    (3)      H         1.00         0.160000  

Mapper: Libraries have:
	domain PVT_0P63V_100C.setup_cond: 600 combo usable cells and 80 sequential usable cells
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    68 ps
Target path end-point (Pin: mem/dcache/cpu_resp_data_reg[31]/d)

Cost Group 'cg_enable_group_clk' target slack:   115 ps
Target path end-point (Pin: cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/ENA (ICGx1_ASAP7_75t_R/ENA))

 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                13426        0 

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
    cg_enable_group_clk               115     3845              5000 
                    clk                68     2286              2500     (launch clock period: 5000)

 
Global incremental target info
==============================
Cost Group 'clk' target slack:    46 ps
Target path end-point (Pin: mem/dcache/cpu_resp_data_reg[29]/D (DFFHQx4_ASAP7_75t_L/D))

Cost Group 'cg_enable_group_clk' target slack:    77 ps
Target path end-point (Pin: cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/ENA (ICGx1_ASAP7_75t_R/ENA))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------------------------------------------------------
|   Id   |  Sev  |Count|                                                 Message Text                                                 |
---------------------------------------------------------------------------------------------------------------------------------------
|LBR-155 |Info   |   72|Mismatch in unateness between 'timing_sense' attribute and the function.                                      |
|        |       |     |The 'timing_sense' attribute will be respected.                                                               |
|MAP-36  |Warning|    2|The floorplan checker finds some violations which may impact quality of physical aware mapping or structuring.|
|        |       |     |Use 'check_floorplan -detailed' command to list the violation details and fix them if necessary.              |
|PA-7    |Info   |   28|Resetting power analysis results.                                                                             |
|        |       |     |All computed switching activities are removed.                                                                |
|PHYS-752|Info   |    1|Partition Based Synthesis execution skipped.                                                                  |
|POPT-51 |Info   |    1|Could not declone clock-gating instances.                                                                     |
|        |       |     |The design should have 2 or more clock-gating instances for decloning.                                        |
|SYNTH-2 |Info   |    1|Done synthesizing.                                                                                            |
|SYNTH-4 |Info   |    1|Mapping.                                                                                                      |
---------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               13252        0 

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
    cg_enable_group_clk                77     3845              5000 
                    clk                46     2286              2500     (launch clock period: 5000)


State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                    74       48        100.0
Excluded from State Retention      74       48        100.0
    - Will not convert             74       48        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded      74       48        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 8, CPU_Time 6.999988000000002
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:40 (Nov26) |  730.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:07(00:00:08) |  11.4( 10.7) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:01:25) |  00:00:38(00:00:42) |  54.3( 56.0) |   18:19:30 (Nov26) |   1.25 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:29) |  00:00:04(00:00:04) |   5.7(  5.3) |   18:19:34 (Nov26) |   1.25 GB | PBS_Generic_Opt-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:36(00:01:38) |  00:00:09(00:00:09) |  12.9( 12.0) |   18:19:43 (Nov26) |   1.16 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:40(00:01:42) |  00:00:04(00:00:04) |   5.7(  5.3) |   18:19:47 (Nov26) |   1.16 GB | PBS_TechMap-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:47(00:01:50) |  00:00:06(00:00:08) |  10.0( 10.7) |   18:19:55 (Nov26) |   1.15 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/riscv_top/fv_map.fv.json' for netlist 'fv/riscv_top/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/riscv_top/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/riscv_top/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:40 (Nov26) |  730.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:07(00:00:08) |  11.1( 10.4) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:01:25) |  00:00:38(00:00:42) |  52.8( 54.5) |   18:19:30 (Nov26) |   1.25 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:29) |  00:00:04(00:00:04) |   5.6(  5.2) |   18:19:34 (Nov26) |   1.25 GB | PBS_Generic_Opt-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:36(00:01:38) |  00:00:09(00:00:09) |  12.5( 11.7) |   18:19:43 (Nov26) |   1.16 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:40(00:01:42) |  00:00:04(00:00:04) |   5.6(  5.2) |   18:19:47 (Nov26) |   1.16 GB | PBS_TechMap-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:47(00:01:50) |  00:00:06(00:00:08) |   9.7( 10.4) |   18:19:55 (Nov26) |   1.15 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:52) |  00:00:02(00:00:02) |   2.8(  2.6) |   18:19:57 (Nov26) |   1.15 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info : Deleting 2-D Early Global router data...
Info : 2-D Early Global router data deletion complete.
Info : Initializing 2-D Early Global router engine...
Info : Installing 2-D Early Global router...
Info : Early Global router engine is using 1 thread.
Info : 2-D Early Global router initialization complete.
Info : 2-D Early Global router installation complete.
Info : Installing 3-D Early Global router...
Info : 3-D Early Global router installation complete.
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design riscv_top, as 'lp_clock_gating_test_signal' is not set.
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:40 (Nov26) |  730.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:07(00:00:08) |  11.1( 10.4) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:01:25) |  00:00:38(00:00:42) |  52.8( 54.5) |   18:19:30 (Nov26) |   1.25 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:29) |  00:00:04(00:00:04) |   5.6(  5.2) |   18:19:34 (Nov26) |   1.25 GB | PBS_Generic_Opt-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:36(00:01:38) |  00:00:09(00:00:09) |  12.5( 11.7) |   18:19:43 (Nov26) |   1.16 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:40(00:01:42) |  00:00:04(00:00:04) |   5.6(  5.2) |   18:19:47 (Nov26) |   1.16 GB | PBS_TechMap-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:47(00:01:50) |  00:00:06(00:00:08) |   9.7( 10.4) |   18:19:55 (Nov26) |   1.15 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:52) |  00:00:02(00:00:02) |   2.8(  2.6) |   18:19:57 (Nov26) |   1.15 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:19:57 (Nov26) |   1.15 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap Physical Flow - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Physical Flow' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:40 (Nov26) |  730.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:07(00:00:08) |  11.1( 10.4) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:01:25) |  00:00:38(00:00:42) |  52.8( 54.5) |   18:19:30 (Nov26) |   1.25 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:29) |  00:00:04(00:00:04) |   5.6(  5.2) |   18:19:34 (Nov26) |   1.25 GB | PBS_Generic_Opt-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:36(00:01:38) |  00:00:09(00:00:09) |  12.5( 11.7) |   18:19:43 (Nov26) |   1.16 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:40(00:01:42) |  00:00:04(00:00:04) |   5.6(  5.2) |   18:19:47 (Nov26) |   1.16 GB | PBS_TechMap-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:47(00:01:50) |  00:00:06(00:00:08) |   9.7( 10.4) |   18:19:55 (Nov26) |   1.15 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:52) |  00:00:02(00:00:02) |   2.8(  2.6) |   18:19:57 (Nov26) |   1.15 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:19:57 (Nov26) |   1.15 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:19:57 (Nov26) |   1.15 GB | PBS_TechMap-Postmap Physical Flow
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:riscv_top ... 

Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design riscv_top, as 'lp_clock_gating_test_signal' is not set.
  Decloning clock-gating logic from design:riscv_top
Clock-gating declone status
===========================
Total number of clock-gating instances before: 1
Total number of clock-gating instances after : 1
Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:40 (Nov26) |  730.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:07(00:00:08) |  11.1( 10.4) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:01:25) |  00:00:38(00:00:42) |  52.8( 54.5) |   18:19:30 (Nov26) |   1.25 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:29) |  00:00:04(00:00:04) |   5.6(  5.2) |   18:19:34 (Nov26) |   1.25 GB | PBS_Generic_Opt-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:36(00:01:38) |  00:00:09(00:00:09) |  12.5( 11.7) |   18:19:43 (Nov26) |   1.16 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:40(00:01:42) |  00:00:04(00:00:04) |   5.6(  5.2) |   18:19:47 (Nov26) |   1.16 GB | PBS_TechMap-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:47(00:01:50) |  00:00:06(00:00:08) |   9.7( 10.4) |   18:19:55 (Nov26) |   1.15 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:52) |  00:00:02(00:00:02) |   2.8(  2.6) |   18:19:57 (Nov26) |   1.15 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:19:57 (Nov26) |   1.15 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:19:57 (Nov26) |   1.15 GB | PBS_TechMap-Postmap Physical Flow
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:19:57 (Nov26) |   1.15 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 13099        0         0      1190        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 


                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                13099        0         0      1190        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

Runtime spent in Timer Init is 0hr: 0min: 0secs 

# Global Optimization Runtime Summary: 

                Step   Elapsed Time(s)
   **********************************************
          Timer Init         0
           Init Opto         0
          Trick Opto         0
        Timer Update         0
        Misc Runtime         0
Runtime spent in MultiThreaded Global Optimization is 0hr: 0min: 0secs 
Runtime spent in Timer Init (old mt wns flow) is 0hr: 0min: 0secs 
Runtime spent in Timer Init is 0hr: 0min: 0secs 
 
Global Area Reclaim Optimization Status
=======================================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_area_reclaim         13099        0         0      1190        0
 Not enough CPUs,  Using non-mt version of global opt 
 gate_comp                 13099        0         0      1190        0
 Total cpu time(and elapsed time)  for tricks : 0.07 (0.07) secs 

 area_down                 13099        0         0      1190        0
 Total cpu time(and elapsed time)  for tricks : 0.03 (0.04) secs 


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       gate_comp         7  (        0 /        7 )  0.07
       area_down         3  (        0 /        3 )  0.04
Commit Time(s): 0

# Global Optimization Runtime Summary: 

                Step   Elapsed Time(s)
   **********************************************
          Timer Init         0
           Init Opto         0
          Trick Opto         0
        Timer Update         0
        Misc Runtime         0
Runtime spent in MultiThreaded Global Optimization is 0hr: 0min: 0secs 
Runtime spent in Timer Init (old mt wns flow) is 0hr: 0min: 0secs 
PBS_TechMap-Postmap Cleanup - Elapsed_Time 2, CPU_Time 3.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:40 (Nov26) |  730.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:07(00:00:08) |  10.7( 10.1) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:01:25) |  00:00:38(00:00:42) |  50.7( 53.2) |   18:19:30 (Nov26) |   1.25 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:29) |  00:00:04(00:00:04) |   5.3(  5.1) |   18:19:34 (Nov26) |   1.25 GB | PBS_Generic_Opt-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:36(00:01:38) |  00:00:09(00:00:09) |  12.0( 11.4) |   18:19:43 (Nov26) |   1.16 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:40(00:01:42) |  00:00:04(00:00:04) |   5.3(  5.1) |   18:19:47 (Nov26) |   1.16 GB | PBS_TechMap-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:47(00:01:50) |  00:00:06(00:00:08) |   9.3( 10.1) |   18:19:55 (Nov26) |   1.15 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:52) |  00:00:02(00:00:02) |   2.7(  2.5) |   18:19:57 (Nov26) |   1.15 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:19:57 (Nov26) |   1.15 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:19:57 (Nov26) |   1.15 GB | PBS_TechMap-Postmap Physical Flow
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:19:57 (Nov26) |   1.15 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:01:54) |  00:00:03(00:00:02) |   4.0(  2.5) |   18:19:59 (Nov26) |   1.15 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:40 (Nov26) |  730.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:07(00:00:08) |  10.7( 10.1) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:18:48 (Nov26) |   1.17 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:23(00:01:25) |  00:00:38(00:00:42) |  50.7( 53.2) |   18:19:30 (Nov26) |   1.25 GB | PBS_Generic_Opt-Physical
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:29) |  00:00:04(00:00:04) |   5.3(  5.1) |   18:19:34 (Nov26) |   1.25 GB | PBS_Generic_Opt-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:36(00:01:38) |  00:00:09(00:00:09) |  12.0( 11.4) |   18:19:43 (Nov26) |   1.16 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:40(00:01:42) |  00:00:04(00:00:04) |   5.3(  5.1) |   18:19:47 (Nov26) |   1.16 GB | PBS_TechMap-PAM_PAS
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:47(00:01:50) |  00:00:06(00:00:08) |   9.3( 10.1) |   18:19:55 (Nov26) |   1.15 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:52) |  00:00:02(00:00:02) |   2.7(  2.5) |   18:19:57 (Nov26) |   1.15 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:19:57 (Nov26) |   1.15 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:19:57 (Nov26) |   1.15 GB | PBS_TechMap-Postmap Physical Flow
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:19:57 (Nov26) |   1.15 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:01:54) |  00:00:03(00:00:02) |   4.0(  2.5) |   18:19:59 (Nov26) |   1.15 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:52(00:01:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:19:59 (Nov26) |   1.15 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 1 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>================== Cadence Confidential (Mapping-Physical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            4         -         -       193     12324      1156
##>M:Pre Cleanup                        2         -         -       193     12324      1160
##>M:Setup                              0         -         -         -         -         -
##>M:Early Clock Gating                 0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -       287     12504      1150
##>M:Const Prop                         0      2285         0       287     12504      1150
##>M:Cleanup                            2      2285         0       287     12501      1150
##>M:MBCI                               0         -         -       287     12501      1150
##>M:PostGen Opt                        0         -         -         -         -         -
##>M:Early Clock Gating Cleanup         0         -         -         -         -         -
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              10
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       20
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'riscv_top'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map_physical
@file(syn.tcl) 220: puts "write_db -to_file pre_ispatial_opt" 
write_db -to_file pre_ispatial_opt
@file(syn.tcl) 221: write_db -to_file pre_ispatial_opt
Finished exporting design database to file 'pre_ispatial_opt' for 'riscv_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(syn.tcl) 222: puts "write_db -to_file pre_add_tieoffs" 
write_db -to_file pre_add_tieoffs
@file(syn.tcl) 223: write_db -to_file pre_add_tieoffs
Finished exporting design database to file 'pre_add_tieoffs' for 'riscv_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(syn.tcl) 224: puts "set_db message:WSDF-201 .max_print 20" 
set_db message:WSDF-201 .max_print 20
@file(syn.tcl) 225: set_db message:WSDF-201 .max_print 20
  Setting attribute of message 'WSDF-201': 'max_print' = 20
@file(syn.tcl) 226: puts "set_db use_tiehilo_for_const duplicate" 
set_db use_tiehilo_for_const duplicate
@file(syn.tcl) 227: set_db use_tiehilo_for_const duplicate
  Setting attribute of root '/': 'use_tiehilo_for_const' = duplicate
@file(syn.tcl) 228: puts "add_tieoffs -high TIEHIx1_ASAP7_75t_SL -low TIELOx1_ASAP7_75t_SL -max_fanout 1 -verbose" 
add_tieoffs -high TIEHIx1_ASAP7_75t_SL -low TIELOx1_ASAP7_75t_SL -max_fanout 1 -verbose
@file(syn.tcl) 229: add_tieoffs -high TIEHIx1_ASAP7_75t_SL -low TIELOx1_ASAP7_75t_SL -max_fanout 1 -verbose
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module design:riscv_top, tielo_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIELOx1_ASAP7_75t_SL, tiehi_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIEHIx1_ASAP7_75t_SL.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b1 in module design:riscv_top, tielo_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIELOx1_ASAP7_75t_SL, tiehi_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIEHIx1_ASAP7_75t_SL.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/Memory151, tielo_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIELOx1_ASAP7_75t_SL, tiehi_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIEHIx1_ASAP7_75t_SL.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b1 in module module:riscv_top/Memory151, tielo_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIELOx1_ASAP7_75t_SL, tiehi_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIEHIx1_ASAP7_75t_SL.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/PCGen, tielo_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIELOx1_ASAP7_75t_SL, tiehi_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIEHIx1_ASAP7_75t_SL.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/Regfile, tielo_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIELOx1_ASAP7_75t_SL, tiehi_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIEHIx1_ASAP7_75t_SL.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/Riscv151, tielo_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIELOx1_ASAP7_75t_SL, tiehi_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIEHIx1_ASAP7_75t_SL.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b1 in module module:riscv_top/Riscv151, tielo_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIELOx1_ASAP7_75t_SL, tiehi_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIEHIx1_ASAP7_75t_SL.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/RiscvDataDX, tielo_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIELOx1_ASAP7_75t_SL, tiehi_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIEHIx1_ASAP7_75t_SL.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/RiscvDataMW, tielo_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIELOx1_ASAP7_75t_SL, tiehi_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIEHIx1_ASAP7_75t_SL.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/cache, tielo_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIELOx1_ASAP7_75t_SL, tiehi_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIEHIx1_ASAP7_75t_SL.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b1 in module module:riscv_top/cache, tielo_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIELOx1_ASAP7_75t_SL, tiehi_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIEHIx1_ASAP7_75t_SL.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/cache_1, tielo_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIELOx1_ASAP7_75t_SL, tiehi_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIEHIx1_ASAP7_75t_SL.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b1 in module module:riscv_top/cache_1, tielo_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIELOx1_ASAP7_75t_SL, tiehi_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIEHIx1_ASAP7_75t_SL.
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module module:riscv_top/riscv_arbiter, tielo_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIELOx1_ASAP7_75t_SL, tiehi_cell is lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/TIEHIx1_ASAP7_75t_SL.
@file(syn.tcl) 230: puts "write_db -to_file pre_write_regs" 
write_db -to_file pre_write_regs
@file(syn.tcl) 231: write_db -to_file pre_write_regs
Finished exporting design database to file 'pre_write_regs' for 'riscv_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(syn.tcl) 233:         set write_cells_ir "./find_regs_cells.json"
@file(syn.tcl) 234:         set write_cells_ir [open $write_cells_ir "w"]
@file(syn.tcl) 235:         puts $write_cells_ir "\["
@file(syn.tcl) 237:         set refs [get_db [get_db lib_cells -if .is_sequential==true] .base_name]
@file(syn.tcl) 239:         set len [llength $refs]
@file(syn.tcl) 241:         for {set i 0} {$i < [llength $refs]} {incr i} {
            if {$i == $len - 1} {
                puts $write_cells_ir "    \"[lindex $refs $i]\""
            } else {
                puts $write_cells_ir "    \"[lindex $refs $i]\","
            }
        }
@file(syn.tcl) 249:         puts $write_cells_ir "\]"
@file(syn.tcl) 250:         close $write_cells_ir
@file(syn.tcl) 251:         set write_regs_ir "./find_regs_paths.json"
@file(syn.tcl) 252:         set write_regs_ir [open $write_regs_ir "w"]
@file(syn.tcl) 253:         puts $write_regs_ir "\["
@file(syn.tcl) 255:         set regs [get_db [get_db [all_registers -edge_triggered -output_pins] -if .direction==out] .name]
@file(syn.tcl) 257:         set len [llength $regs]
@file(syn.tcl) 259:         for {set i 0} {$i < [llength $regs]} {incr i} {
            #regsub -all {/} [lindex $regs $i] . myreg
            set myreg [lindex $regs $i]
            if {$i == $len - 1} {
                puts $write_regs_ir "    \"$myreg\""
            } else {
                puts $write_regs_ir "    \"$myreg\","
            }
        }
@file(syn.tcl) 269:         puts $write_regs_ir "\]"
@file(syn.tcl) 271:         close $write_regs_ir
@file(syn.tcl) 273: puts "write_db -to_file pre_generate_reports" 
write_db -to_file pre_generate_reports
@file(syn.tcl) 274: write_db -to_file pre_generate_reports
Finished exporting design database to file 'pre_generate_reports' for 'riscv_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(syn.tcl) 275: puts "write_reports -directory reports -tag final" 
write_reports -directory reports -tag final
@file(syn.tcl) 276: write_reports -directory reports -tag final


Working Directory = /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir
QoS Summary for riscv_top
================================================================================
Metric                          final          
================================================================================
Slack (ps):                     2,286
  R2R (ps):                     2,286
  I2R (ps):                     3,782
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                     3,845
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                         0
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                         0
Failing Paths:                      0
Cell Area:                     14,373
Total Cell Area:               14,373
Leaf Instances:                 2,962
Total Instances:                2,962
Utilization (%):             no_value
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):            0.01
Route Overflow V (%):            0.01
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                      0.00
  Tot Cong:                      0.00
================================================================================
CPU  Runtime (h:m:s):        00:01:50
Real Runtime (h:m:s):        00:01:59
CPU  Elapsed (h:m:s):        00:01:57
Real Elapsed (h:m:s):        00:02:02
Memory (MB):                  1764.08
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:01:59
Total Memory (MB):     1764.08
Executable Version:    22.12-s082_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 Activity propagation started for stim#0 netlist riscv_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
@file(syn.tcl) 277: puts "report_ple > reports/ple_final.rpt" 
report_ple > reports/ple_final.rpt
@file(syn.tcl) 278: report_ple > reports/ple_final.rpt
@file(syn.tcl) 279: puts "write_db -to_file pre_write_outputs" 
write_db -to_file pre_write_outputs
@file(syn.tcl) 280: write_db -to_file pre_write_outputs
Finished exporting design database to file 'pre_write_outputs' for 'riscv_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(syn.tcl) 281: puts "write_hdl > /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/riscv_top.mapped.v" 
write_hdl > /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/riscv_top.mapped.v
@file(syn.tcl) 282: write_hdl > /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/riscv_top.mapped.v
@file(syn.tcl) 283: puts "write_template -full -outfile riscv_top.mapped.scr" 
write_template -full -outfile riscv_top.mapped.scr
@file(syn.tcl) 284: write_template -full -outfile riscv_top.mapped.scr
@file(syn.tcl) 285: puts "write_sdc -view PVT_0P63V_100C.setup_view > /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/riscv_top.mapped.sdc" 
write_sdc -view PVT_0P63V_100C.setup_view > /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/riscv_top.mapped.sdc
@file(syn.tcl) 286: write_sdc -view PVT_0P63V_100C.setup_view > /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/riscv_top.mapped.sdc
Finished SDC export (command execution time mm:ss (real) = 00:01).
@file(syn.tcl) 287: puts "write_sdf > /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/riscv_top.mapped.sdf" 
write_sdf > /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/riscv_top.mapped.sdf
@file(syn.tcl) 288: write_sdf > /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/riscv_top.mapped.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/DATA_DX/DATA_REGFILE/tie_0_cell.
        : The timing arc of the instance does not exist or is disabled by disable_timing or constant value. The delay information will not be generated for the instance. The instance could be a loop breaker or its inputs could be driven by constant
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/DATA_DX/DATA_REGFILE/tie_0_cell1.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/DATA_DX/DATA_REGFILE/tie_0_cell2.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/DATA_DX/DATA_REGFILE/tie_0_cell3.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/DATA_DX/DATA_REGFILE/tie_0_cell4.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/DATA_DX/DATA_REGFILE/tie_0_cell5.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/DATA_DX/DATA_REGFILE/tie_0_cell6.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/DATA_DX/DATA_REGFILE/tie_0_cell7.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/DATA_DX/DATA_REGFILE/tie_0_cell8.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/DATA_DX/DATA_REGFILE/tie_0_cell9.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/DATA_DX/DATA_REGFILE/tie_0_cell10.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/DATA_DX/DATA_REGFILE/tie_0_cell11.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/DATA_DX/DATA_REGFILE/tie_0_cell12.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/DATA_DX/DATA_REGFILE/tie_0_cell13.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/DATA_DX/DATA_REGFILE/tie_0_cell14.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/DATA_DX/DATA_REGFILE/tie_0_cell15.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/DATA_DX/DATA_REGFILE/tie_0_cell16.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/DATA_DX/DATA_REGFILE/tie_0_cell17.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/DATA_DX/DATA_REGFILE/tie_0_cell18.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell cpu/DATA_DX/DATA_REGFILE/tie_0_cell19.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'WSDF-201'.
@file(syn.tcl) 289: puts "write_design -gzip_files riscv_top" 
write_design -gzip_files riscv_top
@file(syn.tcl) 290: write_design -gzip_files riscv_top
(write_design): Writing Genus content. Constraint interface is 'mmmc2'
Exporting design data for 'riscv_top' to genus_invs_des/genus...
%# Begin write_design (11/26 18:20:08, mem=1822.08M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
Written power intent information in genus_invs_des/genus.cpf (runtime 0.00).
Writing compressed DEF file genus_invs_des/genus.def.gz
Warning : Port or instance placement orientation is not specified. [PHYS-360]
        : Port is clk.
        : The placement location is specified, however, the orientation is not. This indicates a potential problem with the floorplan. A value of 'N' is assumed.
Warning : Port or instance placement orientation is not specified. [PHYS-360]
        : Port is reset.
Warning : Port or instance placement orientation is not specified. [PHYS-360]
        : Port is mem_req_data_ready.
Warning : Port or instance placement orientation is not specified. [PHYS-360]
        : Port is mem_resp_valid.
Warning : Port or instance placement orientation is not specified. [PHYS-360]
        : Port is mem_resp_tag[4].
Warning : Port or instance placement orientation is not specified. [PHYS-360]
        : Port is mem_resp_tag[3].
Warning : Port or instance placement orientation is not specified. [PHYS-360]
        : Port is mem_resp_tag[2].
Warning : Port or instance placement orientation is not specified. [PHYS-360]
        : Port is mem_resp_tag[1].
Warning : Port or instance placement orientation is not specified. [PHYS-360]
        : Port is mem_resp_tag[0].
Warning : Port or instance placement orientation is not specified. [PHYS-360]
        : Port is mem_resp_data[127].
Warning : Port or instance placement orientation is not specified. [PHYS-360]
        : Port is mem_resp_data[126].
Warning : Port or instance placement orientation is not specified. [PHYS-360]
        : Port is mem_resp_data[125].
Warning : Port or instance placement orientation is not specified. [PHYS-360]
        : Port is mem_resp_data[124].
Warning : Port or instance placement orientation is not specified. [PHYS-360]
        : Port is mem_resp_data[123].
Warning : Port or instance placement orientation is not specified. [PHYS-360]
        : Port is mem_resp_data[122].
Warning : Port or instance placement orientation is not specified. [PHYS-360]
        : Port is mem_resp_data[121].
Warning : Port or instance placement orientation is not specified. [PHYS-360]
        : Port is mem_resp_data[120].
Warning : Port or instance placement orientation is not specified. [PHYS-360]
        : Port is mem_resp_data[119].
Warning : Port or instance placement orientation is not specified. [PHYS-360]
        : Port is mem_resp_data[118].
Warning : Port or instance placement orientation is not specified. [PHYS-360]
        : Port is mem_resp_data[117].
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-360'.
Finished DEF export (command execution time mm:ss (real) = 00:00).
Writing compressed spatial file genus_invs_des/genus.spl.etf.gz
File genus_invs_des/genus.mmmc.tcl has been written.
  Setting attribute of design 'riscv_top': 'wlec_original_cpf_files' = /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/power_spec.cpf
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file genus_invs_des/genus.my_constraint_mode.sdc has been written
Info: file genus_invs_des/genus.my_constraint_mode.sdc has been written
Warning : Recommended data is not found. [PHYS-61]
        : No power domain bounding box information found.
        : The recommended data is not given and the tool uses the default value. Although the data is not mandatory, it is highly recommended to provide it in order to achieve the best result. Rerun the command after supplying the data.
** To load the database source genus_invs_des/genus.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'riscv_top' (command execution time mm:ss cpu = 00:00, real = 00:04).
.
%# End write_design (11/26 18:20:12, total cpu=00:00:00, real=00:00:04, peak res=1250.30M, current mem=1830.08M)
@file(syn.tcl) 291: puts "quit" 
quit
@file(syn.tcl) 292: quit

Lic Summary:
[18:20:12.101546] Cdslmd servers: bwrcflex-1
[18:20:12.101571] Feature usage summary:
[18:20:12.101576] Genus_Synthesis
[18:20:12.101576] Genus_Physical_Opt
[18:20:12.101577] Genus_Low_Power_Opt

