--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml flappy_top.twx flappy_top.ncd -o flappy_top.twr flappy_top.pcf

Design file:              flappy_top.ncd
Physical constraint file: flappy_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ClkPort
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BtnR        |    4.275(R)|      SLOW  |   -2.049(R)|      FAST  |board_clk         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock ClkPort to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
An0         |         7.470(R)|      SLOW  |         3.894(R)|      FAST  |board_clk         |   0.000|
An3         |         8.814(R)|      SLOW  |         4.722(R)|      FAST  |board_clk         |   0.000|
Ld7         |         7.926(R)|      SLOW  |         4.180(R)|      FAST  |board_clk         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    1.976|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
BtnC           |Ld0            |    6.051|
BtnD           |Ld1            |    5.938|
BtnL           |Ld4            |    5.588|
BtnR           |Ld2            |    5.752|
BtnU           |Ld3            |    5.115|
Sw3            |Ld6            |    6.562|
Sw4            |Ld6            |    6.596|
Sw5            |Ld6            |    6.217|
Sw6            |Ld6            |    6.300|
Sw7            |Ld6            |    6.710|
---------------+---------------+---------+


Analysis completed Mon Apr 28 20:21:18 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 204 MB



