/*
 * Generated by dmlc, do not edit!
 *
 * Source files:
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.4\misc\T_porting.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.4\misc\porting-common.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.4\misc\porting.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.4\misc\porting-common-dml14.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.4\misc\porting-import.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.4\misc\porting-imported.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.4\dml-builtins.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\simulator\sim-get-class.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\conf-object.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\vect.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\help-macros.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\strbuf.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\host-info.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\module-host-config.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\build-id.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\build-id-7.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\alloc.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\attr-value.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\version.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\sobject.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\simulator\python.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\bitcount.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\hashtab.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\pywrap.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\memory-transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\map-target.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\direct-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\processor\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\register-view-read-only.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\register-view.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\int-register.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\bank-instrumentation.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\instrumentation-provider.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\io-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\device-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\obsolete\6.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\processor\generic-spr.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\int128.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\arith.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\cbdata.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\dbuffer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\sim-exception.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\object-locks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\hap-producer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\global-notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\log.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\clock.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\cycle.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\local-time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\bigtime.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\duration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\callbacks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\frags.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\swabber.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\signal.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.4\utility.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\translator.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\memory-space.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\ram.dml
 */

#ifndef SIMICS_6_API
#define SIMICS_6_API
#endif

#include "T_porting.h"
#include "T_porting-protos.c"
static void  _DML_PIFACE_access__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_access__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_access__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_access__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_access__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_access__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_access__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_access__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_access__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_access__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_access__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_access__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_access__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_access__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_access__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_access__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_access__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_access__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_access__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_access__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_access__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_access__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_access__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_access__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_access__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_access__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_access__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_access__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_access__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_access__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_access__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_access__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_access__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_access__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_access__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_access__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_access__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_access__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_access__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_access__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_access__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_access__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_access__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_access__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_access__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_access__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_access__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_access__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_access__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_access__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_access__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_access__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_access__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_access__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_access__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_access__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_access__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_access__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_access__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_access__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_access__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_access__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_access__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_access__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_access__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_access__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_access__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_access__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_access__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_access__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_access__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_access__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_access__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_access__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_access__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_access__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_access__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_access__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_access__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_access__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (_portobj->indices)[0LL], connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (_portobj->indices)[0LL], connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_arr__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, (_portobj->indices)[0LL], connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_arr__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, (_portobj->indices)[0LL], connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_arr__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, (_portobj->indices)[0LL], connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_arr__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, (_portobj->indices)[0LL], connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_arr__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, (_portobj->indices)[0LL], callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (_portobj->indices)[0LL], connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )0ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )0ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )0ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )0ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )0ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )0ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__0(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )0ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )0ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )1ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )1ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )1ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )1ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )1ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )1ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__1(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )1ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )1ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )2ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )2ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )2ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )2ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )2ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )2ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__2(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )2ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )2ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )3ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )3ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )3ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )3ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )3ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )3ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__3(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )3ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )3ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )4ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )4ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )4ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )4ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )4ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )4ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__4(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )4ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )4ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )5ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )5ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )5ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )5ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )5ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )5ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__5(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )5ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )5ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )6ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )6ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )6ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )6ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )6ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )6ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__6(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )6ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )6ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )7ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )7ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )7ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )7ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )7ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )7ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__7(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )7ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )7ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )8ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )8ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )8ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )8ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )8ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )8ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__8(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )8ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )8ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__9(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )9ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__9(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )9ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )9ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )9ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )9ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )9ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__9(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )9ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__9(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )9ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__10(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )10ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__10(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )10ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )10ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )10ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )10ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )10ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__10(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )10ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__10(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )10ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__11(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )11ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__11(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )11ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )11ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )11ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )11ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )11ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__11(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )11ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__11(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )11ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__12(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )12ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__12(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )12ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )12ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )12ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )12ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )12ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__12(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )12ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__12(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )12ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__13(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )13ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__13(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )13ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )13ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )13ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )13ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )13ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__13(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )13ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__13(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )13ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__14(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )14ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__14(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )14ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )14ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )14ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )14ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )14ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__14(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )14ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__14(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )14ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__15(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )15ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__15(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )15ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )15ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )15ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )15ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )15ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__15(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )15ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__15(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )15ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_arr__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__instrumentation_order__get_connections(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_arr__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_arr__instrumentation_order__move_before(_dev, (_portobj->indices)[0LL], connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__instrumentation_order__get_connections(_dev, (uint32 )0ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__0(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__instrumentation_order__move_before(_dev, (uint32 )0ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__instrumentation_order__get_connections(_dev, (uint32 )1ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__1(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__instrumentation_order__move_before(_dev, (uint32 )1ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__instrumentation_order__get_connections(_dev, (uint32 )2ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__2(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__instrumentation_order__move_before(_dev, (uint32 )2ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__instrumentation_order__get_connections(_dev, (uint32 )3ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__3(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__instrumentation_order__move_before(_dev, (uint32 )3ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__instrumentation_order__get_connections(_dev, (uint32 )4ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__4(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__instrumentation_order__move_before(_dev, (uint32 )4ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__instrumentation_order__get_connections(_dev, (uint32 )5ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__5(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__instrumentation_order__move_before(_dev, (uint32 )5ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__instrumentation_order__get_connections(_dev, (uint32 )6ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__6(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__instrumentation_order__move_before(_dev, (uint32 )6ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__instrumentation_order__get_connections(_dev, (uint32 )7ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__7(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__instrumentation_order__move_before(_dev, (uint32 )7ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__instrumentation_order__get_connections(_dev, (uint32 )8ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__8(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__instrumentation_order__move_before(_dev, (uint32 )8ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__instrumentation_order__get_connections(_dev, (uint32 )9ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__9(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__instrumentation_order__move_before(_dev, (uint32 )9ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__instrumentation_order__get_connections(_dev, (uint32 )10ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__10(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__instrumentation_order__move_before(_dev, (uint32 )10ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__instrumentation_order__get_connections(_dev, (uint32 )11ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__11(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__instrumentation_order__move_before(_dev, (uint32 )11ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__instrumentation_order__get_connections(_dev, (uint32 )12ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__12(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__instrumentation_order__move_before(_dev, (uint32 )12ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__instrumentation_order__get_connections(_dev, (uint32 )13ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__13(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__instrumentation_order__move_before(_dev, (uint32 )13ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__instrumentation_order__get_connections(_dev, (uint32 )14ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__14(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__instrumentation_order__move_before(_dev, (uint32 )14ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__instrumentation_order__get_connections(_dev, (uint32 )15ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__15(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__instrumentation_order__move_before(_dev, (uint32 )15ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_arr__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arr__io_memory__operation(_dev, (_portobj->indices)[0LL], mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__0(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arr__io_memory__operation(_dev, (uint32 )0ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__1(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arr__io_memory__operation(_dev, (uint32 )1ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__2(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arr__io_memory__operation(_dev, (uint32 )2ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__3(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arr__io_memory__operation(_dev, (uint32 )3ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__4(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arr__io_memory__operation(_dev, (uint32 )4ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__5(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arr__io_memory__operation(_dev, (uint32 )5ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__6(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arr__io_memory__operation(_dev, (uint32 )6ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__7(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arr__io_memory__operation(_dev, (uint32 )7ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__8(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arr__io_memory__operation(_dev, (uint32 )8ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__9(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arr__io_memory__operation(_dev, (uint32 )9ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__10(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arr__io_memory__operation(_dev, (uint32 )10ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__11(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arr__io_memory__operation(_dev, (uint32 )11ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__12(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arr__io_memory__operation(_dev, (uint32 )12ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__13(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arr__io_memory__operation(_dev, (uint32 )13ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__14(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arr__io_memory__operation(_dev, (uint32 )14ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__15(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arr__io_memory__operation(_dev, (uint32 )15ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_arr__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view__big_endian_bitorder(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_arr__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_arr__register_view__description(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_arr__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__get_register_value(_dev, (_portobj->indices)[0LL], reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_arr__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__number_of_registers(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_arr__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view__register_info(_dev, (_portobj->indices)[0LL], reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_arr__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_arr__register_view__set_register_value(_dev, (_portobj->indices)[0LL], reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view__big_endian_bitorder(_dev, (uint32 )0ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arr__register_view__description__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arr__register_view__description(_dev, (uint32 )0ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__get_register_value(_dev, (uint32 )0ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__number_of_registers(_dev, (uint32 )0ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view__register_info(_dev, (uint32 )0ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__register_view__set_register_value__0(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__register_view__set_register_value(_dev, (uint32 )0ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view__big_endian_bitorder(_dev, (uint32 )1ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arr__register_view__description__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arr__register_view__description(_dev, (uint32 )1ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__get_register_value(_dev, (uint32 )1ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__number_of_registers(_dev, (uint32 )1ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view__register_info(_dev, (uint32 )1ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__register_view__set_register_value__1(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__register_view__set_register_value(_dev, (uint32 )1ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view__big_endian_bitorder(_dev, (uint32 )2ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arr__register_view__description__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arr__register_view__description(_dev, (uint32 )2ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__2(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__get_register_value(_dev, (uint32 )2ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__number_of_registers(_dev, (uint32 )2ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__2(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view__register_info(_dev, (uint32 )2ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__register_view__set_register_value__2(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__register_view__set_register_value(_dev, (uint32 )2ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view__big_endian_bitorder(_dev, (uint32 )3ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arr__register_view__description__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arr__register_view__description(_dev, (uint32 )3ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__3(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__get_register_value(_dev, (uint32 )3ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__number_of_registers(_dev, (uint32 )3ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__3(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view__register_info(_dev, (uint32 )3ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__register_view__set_register_value__3(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__register_view__set_register_value(_dev, (uint32 )3ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view__big_endian_bitorder(_dev, (uint32 )4ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arr__register_view__description__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arr__register_view__description(_dev, (uint32 )4ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__4(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__get_register_value(_dev, (uint32 )4ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__number_of_registers(_dev, (uint32 )4ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__4(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view__register_info(_dev, (uint32 )4ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__register_view__set_register_value__4(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__register_view__set_register_value(_dev, (uint32 )4ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view__big_endian_bitorder(_dev, (uint32 )5ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arr__register_view__description__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arr__register_view__description(_dev, (uint32 )5ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__5(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__get_register_value(_dev, (uint32 )5ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__number_of_registers(_dev, (uint32 )5ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__5(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view__register_info(_dev, (uint32 )5ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__register_view__set_register_value__5(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__register_view__set_register_value(_dev, (uint32 )5ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view__big_endian_bitorder(_dev, (uint32 )6ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arr__register_view__description__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arr__register_view__description(_dev, (uint32 )6ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__6(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__get_register_value(_dev, (uint32 )6ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__number_of_registers(_dev, (uint32 )6ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__6(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view__register_info(_dev, (uint32 )6ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__register_view__set_register_value__6(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__register_view__set_register_value(_dev, (uint32 )6ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view__big_endian_bitorder(_dev, (uint32 )7ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arr__register_view__description__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arr__register_view__description(_dev, (uint32 )7ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__7(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__get_register_value(_dev, (uint32 )7ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__number_of_registers(_dev, (uint32 )7ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__7(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view__register_info(_dev, (uint32 )7ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__register_view__set_register_value__7(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__register_view__set_register_value(_dev, (uint32 )7ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view__big_endian_bitorder(_dev, (uint32 )8ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arr__register_view__description__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arr__register_view__description(_dev, (uint32 )8ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__8(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__get_register_value(_dev, (uint32 )8ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__number_of_registers(_dev, (uint32 )8ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__8(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view__register_info(_dev, (uint32 )8ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__register_view__set_register_value__8(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__register_view__set_register_value(_dev, (uint32 )8ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view__big_endian_bitorder(_dev, (uint32 )9ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arr__register_view__description__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arr__register_view__description(_dev, (uint32 )9ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__9(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__get_register_value(_dev, (uint32 )9ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__number_of_registers(_dev, (uint32 )9ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__9(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view__register_info(_dev, (uint32 )9ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__register_view__set_register_value__9(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__register_view__set_register_value(_dev, (uint32 )9ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view__big_endian_bitorder(_dev, (uint32 )10ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arr__register_view__description__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arr__register_view__description(_dev, (uint32 )10ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__10(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__get_register_value(_dev, (uint32 )10ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__number_of_registers(_dev, (uint32 )10ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__10(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view__register_info(_dev, (uint32 )10ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__register_view__set_register_value__10(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__register_view__set_register_value(_dev, (uint32 )10ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view__big_endian_bitorder(_dev, (uint32 )11ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arr__register_view__description__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arr__register_view__description(_dev, (uint32 )11ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__11(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__get_register_value(_dev, (uint32 )11ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__number_of_registers(_dev, (uint32 )11ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__11(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view__register_info(_dev, (uint32 )11ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__register_view__set_register_value__11(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__register_view__set_register_value(_dev, (uint32 )11ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view__big_endian_bitorder(_dev, (uint32 )12ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arr__register_view__description__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arr__register_view__description(_dev, (uint32 )12ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__12(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__get_register_value(_dev, (uint32 )12ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__number_of_registers(_dev, (uint32 )12ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__12(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view__register_info(_dev, (uint32 )12ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__register_view__set_register_value__12(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__register_view__set_register_value(_dev, (uint32 )12ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view__big_endian_bitorder(_dev, (uint32 )13ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arr__register_view__description__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arr__register_view__description(_dev, (uint32 )13ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__13(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__get_register_value(_dev, (uint32 )13ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__number_of_registers(_dev, (uint32 )13ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__13(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view__register_info(_dev, (uint32 )13ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__register_view__set_register_value__13(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__register_view__set_register_value(_dev, (uint32 )13ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view__big_endian_bitorder(_dev, (uint32 )14ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arr__register_view__description__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arr__register_view__description(_dev, (uint32 )14ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__14(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__get_register_value(_dev, (uint32 )14ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__number_of_registers(_dev, (uint32 )14ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__14(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view__register_info(_dev, (uint32 )14ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__register_view__set_register_value__14(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__register_view__set_register_value(_dev, (uint32 )14ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view__big_endian_bitorder(_dev, (uint32 )15ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arr__register_view__description__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arr__register_view__description(_dev, (uint32 )15ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__15(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__get_register_value(_dev, (uint32 )15ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arr__register_view__number_of_registers(_dev, (uint32 )15ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__15(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view__register_info(_dev, (uint32 )15ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arr__register_view__set_register_value__15(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arr__register_view__set_register_value(_dev, (uint32 )15ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_arr__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_names(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_arr__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_offsets(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_names(_dev, (uint32 )0ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_offsets(_dev, (uint32 )0ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_names(_dev, (uint32 )1ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_offsets(_dev, (uint32 )1ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_names(_dev, (uint32 )2ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_offsets(_dev, (uint32 )2ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_names(_dev, (uint32 )3ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_offsets(_dev, (uint32 )3ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_names(_dev, (uint32 )4ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_offsets(_dev, (uint32 )4ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_names(_dev, (uint32 )5ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_offsets(_dev, (uint32 )5ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_names(_dev, (uint32 )6ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_offsets(_dev, (uint32 )6ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_names(_dev, (uint32 )7ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_offsets(_dev, (uint32 )7ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_names(_dev, (uint32 )8ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_offsets(_dev, (uint32 )8ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_names(_dev, (uint32 )9ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_offsets(_dev, (uint32 )9ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_names(_dev, (uint32 )10ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_offsets(_dev, (uint32 )10ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_names(_dev, (uint32 )11ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_offsets(_dev, (uint32 )11ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_names(_dev, (uint32 )12ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_offsets(_dev, (uint32 )12ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_names(_dev, (uint32 )13ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_offsets(_dev, (uint32 )13ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_names(_dev, (uint32 )14ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_offsets(_dev, (uint32 )14ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_names(_dev, (uint32 )15ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arr__register_view_catalog__register_offsets(_dev, (uint32 )15ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_arr__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view_read_only__is_read_only(_dev, (_portobj->indices)[0LL], reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__register_view_read_only__is_read_only__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view_read_only__is_read_only(_dev, (uint32 )0ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__register_view_read_only__is_read_only__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view_read_only__is_read_only(_dev, (uint32 )1ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__register_view_read_only__is_read_only__2(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view_read_only__is_read_only(_dev, (uint32 )2ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__register_view_read_only__is_read_only__3(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view_read_only__is_read_only(_dev, (uint32 )3ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__register_view_read_only__is_read_only__4(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view_read_only__is_read_only(_dev, (uint32 )4ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__register_view_read_only__is_read_only__5(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view_read_only__is_read_only(_dev, (uint32 )5ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__register_view_read_only__is_read_only__6(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view_read_only__is_read_only(_dev, (uint32 )6ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__register_view_read_only__is_read_only__7(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view_read_only__is_read_only(_dev, (uint32 )7ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__register_view_read_only__is_read_only__8(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view_read_only__is_read_only(_dev, (uint32 )8ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__register_view_read_only__is_read_only__9(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view_read_only__is_read_only(_dev, (uint32 )9ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__register_view_read_only__is_read_only__10(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view_read_only__is_read_only(_dev, (uint32 )10ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__register_view_read_only__is_read_only__11(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view_read_only__is_read_only(_dev, (uint32 )11ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__register_view_read_only__is_read_only__12(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view_read_only__is_read_only(_dev, (uint32 )12ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__register_view_read_only__is_read_only__13(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view_read_only__is_read_only(_dev, (uint32 )13ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__register_view_read_only__is_read_only__14(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view_read_only__is_read_only(_dev, (uint32 )14ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arr__register_view_read_only__is_read_only__15(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arr__register_view_read_only__is_read_only(_dev, (uint32 )15ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (_portobj->indices)[0LL], connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (_portobj->indices)[0LL], connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_arri__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, (_portobj->indices)[0LL], connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_arri__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, (_portobj->indices)[0LL], connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_arri__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, (_portobj->indices)[0LL], connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_arri__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, (_portobj->indices)[0LL], connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_arri__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, (_portobj->indices)[0LL], callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (_portobj->indices)[0LL], connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )0ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )0ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )0ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )0ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )0ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )0ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__0(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )0ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )0ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )1ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )1ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )1ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )1ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )1ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )1ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__1(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )1ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )1ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )2ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )2ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )2ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )2ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )2ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )2ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__2(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )2ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )2ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )3ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )3ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )3ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )3ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )3ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )3ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__3(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )3ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )3ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )4ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )4ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )4ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )4ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )4ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )4ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__4(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )4ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )4ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )5ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )5ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )5ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )5ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )5ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )5ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__5(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )5ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )5ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )6ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )6ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )6ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )6ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )6ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )6ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__6(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )6ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )6ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )7ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )7ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )7ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )7ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )7ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )7ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__7(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )7ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )7ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )8ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )8ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )8ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )8ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )8ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )8ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__8(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )8ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )8ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__9(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )9ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__9(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )9ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )9ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )9ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )9ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )9ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__9(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )9ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__9(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )9ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__10(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )10ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__10(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )10ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )10ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )10ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )10ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )10ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__10(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )10ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__10(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )10ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__11(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )11ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__11(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )11ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )11ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )11ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )11ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )11ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__11(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )11ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__11(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )11ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__12(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )12ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__12(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )12ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )12ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )12ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )12ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )12ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__12(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )12ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__12(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )12ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__13(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )13ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__13(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )13ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )13ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )13ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )13ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )13ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__13(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )13ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__13(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )13ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__14(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )14ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__14(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )14ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )14ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )14ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )14ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )14ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__14(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )14ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__14(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )14ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__15(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )15ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__15(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )15ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )15ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )15ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )15ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )15ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__15(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )15ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__15(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )15ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_arri__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__instrumentation_order__get_connections(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_arri__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_arri__instrumentation_order__move_before(_dev, (_portobj->indices)[0LL], connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__instrumentation_order__get_connections(_dev, (uint32 )0ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__0(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__instrumentation_order__move_before(_dev, (uint32 )0ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__instrumentation_order__get_connections(_dev, (uint32 )1ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__1(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__instrumentation_order__move_before(_dev, (uint32 )1ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__instrumentation_order__get_connections(_dev, (uint32 )2ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__2(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__instrumentation_order__move_before(_dev, (uint32 )2ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__instrumentation_order__get_connections(_dev, (uint32 )3ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__3(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__instrumentation_order__move_before(_dev, (uint32 )3ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__instrumentation_order__get_connections(_dev, (uint32 )4ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__4(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__instrumentation_order__move_before(_dev, (uint32 )4ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__instrumentation_order__get_connections(_dev, (uint32 )5ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__5(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__instrumentation_order__move_before(_dev, (uint32 )5ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__instrumentation_order__get_connections(_dev, (uint32 )6ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__6(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__instrumentation_order__move_before(_dev, (uint32 )6ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__instrumentation_order__get_connections(_dev, (uint32 )7ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__7(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__instrumentation_order__move_before(_dev, (uint32 )7ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__instrumentation_order__get_connections(_dev, (uint32 )8ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__8(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__instrumentation_order__move_before(_dev, (uint32 )8ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__instrumentation_order__get_connections(_dev, (uint32 )9ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__9(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__instrumentation_order__move_before(_dev, (uint32 )9ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__instrumentation_order__get_connections(_dev, (uint32 )10ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__10(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__instrumentation_order__move_before(_dev, (uint32 )10ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__instrumentation_order__get_connections(_dev, (uint32 )11ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__11(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__instrumentation_order__move_before(_dev, (uint32 )11ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__instrumentation_order__get_connections(_dev, (uint32 )12ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__12(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__instrumentation_order__move_before(_dev, (uint32 )12ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__instrumentation_order__get_connections(_dev, (uint32 )13ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__13(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__instrumentation_order__move_before(_dev, (uint32 )13ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__instrumentation_order__get_connections(_dev, (uint32 )14ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__14(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__instrumentation_order__move_before(_dev, (uint32 )14ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__instrumentation_order__get_connections(_dev, (uint32 )15ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__15(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__instrumentation_order__move_before(_dev, (uint32 )15ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_arri__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arri__io_memory__operation(_dev, (_portobj->indices)[0LL], mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__0(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arri__io_memory__operation(_dev, (uint32 )0ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__1(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arri__io_memory__operation(_dev, (uint32 )1ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__2(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arri__io_memory__operation(_dev, (uint32 )2ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__3(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arri__io_memory__operation(_dev, (uint32 )3ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__4(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arri__io_memory__operation(_dev, (uint32 )4ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__5(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arri__io_memory__operation(_dev, (uint32 )5ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__6(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arri__io_memory__operation(_dev, (uint32 )6ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__7(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arri__io_memory__operation(_dev, (uint32 )7ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__8(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arri__io_memory__operation(_dev, (uint32 )8ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__9(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arri__io_memory__operation(_dev, (uint32 )9ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__10(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arri__io_memory__operation(_dev, (uint32 )10ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__11(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arri__io_memory__operation(_dev, (uint32 )11ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__12(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arri__io_memory__operation(_dev, (uint32 )12ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__13(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arri__io_memory__operation(_dev, (uint32 )13ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__14(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arri__io_memory__operation(_dev, (uint32 )14ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__15(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_arri__io_memory__operation(_dev, (uint32 )15ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_arri__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view__big_endian_bitorder(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_arri__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_arri__register_view__description(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_arri__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__get_register_value(_dev, (_portobj->indices)[0LL], reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_arri__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__number_of_registers(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_arri__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view__register_info(_dev, (_portobj->indices)[0LL], reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_arri__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_arri__register_view__set_register_value(_dev, (_portobj->indices)[0LL], reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view__big_endian_bitorder(_dev, (uint32 )0ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arri__register_view__description__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arri__register_view__description(_dev, (uint32 )0ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__get_register_value(_dev, (uint32 )0ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__number_of_registers(_dev, (uint32 )0ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view__register_info(_dev, (uint32 )0ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__register_view__set_register_value__0(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__register_view__set_register_value(_dev, (uint32 )0ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view__big_endian_bitorder(_dev, (uint32 )1ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arri__register_view__description__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arri__register_view__description(_dev, (uint32 )1ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__get_register_value(_dev, (uint32 )1ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__number_of_registers(_dev, (uint32 )1ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view__register_info(_dev, (uint32 )1ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__register_view__set_register_value__1(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__register_view__set_register_value(_dev, (uint32 )1ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view__big_endian_bitorder(_dev, (uint32 )2ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arri__register_view__description__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arri__register_view__description(_dev, (uint32 )2ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__2(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__get_register_value(_dev, (uint32 )2ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__number_of_registers(_dev, (uint32 )2ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__2(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view__register_info(_dev, (uint32 )2ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__register_view__set_register_value__2(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__register_view__set_register_value(_dev, (uint32 )2ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view__big_endian_bitorder(_dev, (uint32 )3ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arri__register_view__description__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arri__register_view__description(_dev, (uint32 )3ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__3(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__get_register_value(_dev, (uint32 )3ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__number_of_registers(_dev, (uint32 )3ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__3(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view__register_info(_dev, (uint32 )3ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__register_view__set_register_value__3(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__register_view__set_register_value(_dev, (uint32 )3ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view__big_endian_bitorder(_dev, (uint32 )4ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arri__register_view__description__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arri__register_view__description(_dev, (uint32 )4ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__4(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__get_register_value(_dev, (uint32 )4ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__number_of_registers(_dev, (uint32 )4ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__4(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view__register_info(_dev, (uint32 )4ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__register_view__set_register_value__4(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__register_view__set_register_value(_dev, (uint32 )4ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view__big_endian_bitorder(_dev, (uint32 )5ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arri__register_view__description__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arri__register_view__description(_dev, (uint32 )5ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__5(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__get_register_value(_dev, (uint32 )5ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__number_of_registers(_dev, (uint32 )5ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__5(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view__register_info(_dev, (uint32 )5ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__register_view__set_register_value__5(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__register_view__set_register_value(_dev, (uint32 )5ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view__big_endian_bitorder(_dev, (uint32 )6ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arri__register_view__description__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arri__register_view__description(_dev, (uint32 )6ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__6(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__get_register_value(_dev, (uint32 )6ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__number_of_registers(_dev, (uint32 )6ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__6(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view__register_info(_dev, (uint32 )6ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__register_view__set_register_value__6(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__register_view__set_register_value(_dev, (uint32 )6ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view__big_endian_bitorder(_dev, (uint32 )7ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arri__register_view__description__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arri__register_view__description(_dev, (uint32 )7ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__7(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__get_register_value(_dev, (uint32 )7ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__number_of_registers(_dev, (uint32 )7ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__7(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view__register_info(_dev, (uint32 )7ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__register_view__set_register_value__7(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__register_view__set_register_value(_dev, (uint32 )7ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view__big_endian_bitorder(_dev, (uint32 )8ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arri__register_view__description__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arri__register_view__description(_dev, (uint32 )8ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__8(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__get_register_value(_dev, (uint32 )8ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__number_of_registers(_dev, (uint32 )8ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__8(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view__register_info(_dev, (uint32 )8ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__register_view__set_register_value__8(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__register_view__set_register_value(_dev, (uint32 )8ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view__big_endian_bitorder(_dev, (uint32 )9ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arri__register_view__description__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arri__register_view__description(_dev, (uint32 )9ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__9(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__get_register_value(_dev, (uint32 )9ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__number_of_registers(_dev, (uint32 )9ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__9(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view__register_info(_dev, (uint32 )9ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__register_view__set_register_value__9(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__register_view__set_register_value(_dev, (uint32 )9ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view__big_endian_bitorder(_dev, (uint32 )10ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arri__register_view__description__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arri__register_view__description(_dev, (uint32 )10ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__10(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__get_register_value(_dev, (uint32 )10ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__number_of_registers(_dev, (uint32 )10ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__10(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view__register_info(_dev, (uint32 )10ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__register_view__set_register_value__10(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__register_view__set_register_value(_dev, (uint32 )10ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view__big_endian_bitorder(_dev, (uint32 )11ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arri__register_view__description__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arri__register_view__description(_dev, (uint32 )11ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__11(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__get_register_value(_dev, (uint32 )11ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__number_of_registers(_dev, (uint32 )11ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__11(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view__register_info(_dev, (uint32 )11ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__register_view__set_register_value__11(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__register_view__set_register_value(_dev, (uint32 )11ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view__big_endian_bitorder(_dev, (uint32 )12ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arri__register_view__description__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arri__register_view__description(_dev, (uint32 )12ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__12(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__get_register_value(_dev, (uint32 )12ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__number_of_registers(_dev, (uint32 )12ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__12(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view__register_info(_dev, (uint32 )12ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__register_view__set_register_value__12(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__register_view__set_register_value(_dev, (uint32 )12ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view__big_endian_bitorder(_dev, (uint32 )13ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arri__register_view__description__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arri__register_view__description(_dev, (uint32 )13ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__13(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__get_register_value(_dev, (uint32 )13ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__number_of_registers(_dev, (uint32 )13ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__13(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view__register_info(_dev, (uint32 )13ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__register_view__set_register_value__13(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__register_view__set_register_value(_dev, (uint32 )13ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view__big_endian_bitorder(_dev, (uint32 )14ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arri__register_view__description__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arri__register_view__description(_dev, (uint32 )14ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__14(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__get_register_value(_dev, (uint32 )14ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__number_of_registers(_dev, (uint32 )14ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__14(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view__register_info(_dev, (uint32 )14ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__register_view__set_register_value__14(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__register_view__set_register_value(_dev, (uint32 )14ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view__big_endian_bitorder(_dev, (uint32 )15ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_arri__register_view__description__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_arri__register_view__description(_dev, (uint32 )15ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__15(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__get_register_value(_dev, (uint32 )15ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_arri__register_view__number_of_registers(_dev, (uint32 )15ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__15(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view__register_info(_dev, (uint32 )15ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_arri__register_view__set_register_value__15(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_arri__register_view__set_register_value(_dev, (uint32 )15ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_arri__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_names(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_arri__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_offsets(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_names(_dev, (uint32 )0ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_offsets(_dev, (uint32 )0ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_names(_dev, (uint32 )1ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_offsets(_dev, (uint32 )1ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_names(_dev, (uint32 )2ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_offsets(_dev, (uint32 )2ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_names(_dev, (uint32 )3ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_offsets(_dev, (uint32 )3ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_names(_dev, (uint32 )4ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_offsets(_dev, (uint32 )4ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_names(_dev, (uint32 )5ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_offsets(_dev, (uint32 )5ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_names(_dev, (uint32 )6ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_offsets(_dev, (uint32 )6ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_names(_dev, (uint32 )7ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_offsets(_dev, (uint32 )7ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_names(_dev, (uint32 )8ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_offsets(_dev, (uint32 )8ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_names(_dev, (uint32 )9ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_offsets(_dev, (uint32 )9ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_names(_dev, (uint32 )10ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_offsets(_dev, (uint32 )10ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_names(_dev, (uint32 )11ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_offsets(_dev, (uint32 )11ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_names(_dev, (uint32 )12ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_offsets(_dev, (uint32 )12ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_names(_dev, (uint32 )13ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_offsets(_dev, (uint32 )13ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_names(_dev, (uint32 )14ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_offsets(_dev, (uint32 )14ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_names(_dev, (uint32 )15ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_arri__register_view_catalog__register_offsets(_dev, (uint32 )15ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_arri__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view_read_only__is_read_only(_dev, (_portobj->indices)[0LL], reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__register_view_read_only__is_read_only__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view_read_only__is_read_only(_dev, (uint32 )0ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__register_view_read_only__is_read_only__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view_read_only__is_read_only(_dev, (uint32 )1ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__register_view_read_only__is_read_only__2(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view_read_only__is_read_only(_dev, (uint32 )2ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__register_view_read_only__is_read_only__3(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view_read_only__is_read_only(_dev, (uint32 )3ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__register_view_read_only__is_read_only__4(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view_read_only__is_read_only(_dev, (uint32 )4ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__register_view_read_only__is_read_only__5(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view_read_only__is_read_only(_dev, (uint32 )5ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__register_view_read_only__is_read_only__6(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view_read_only__is_read_only(_dev, (uint32 )6ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__register_view_read_only__is_read_only__7(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view_read_only__is_read_only(_dev, (uint32 )7ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__register_view_read_only__is_read_only__8(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view_read_only__is_read_only(_dev, (uint32 )8ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__register_view_read_only__is_read_only__9(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view_read_only__is_read_only(_dev, (uint32 )9ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__register_view_read_only__is_read_only__10(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view_read_only__is_read_only(_dev, (uint32 )10ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__register_view_read_only__is_read_only__11(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view_read_only__is_read_only(_dev, (uint32 )11ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__register_view_read_only__is_read_only__12(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view_read_only__is_read_only(_dev, (uint32 )12ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__register_view_read_only__is_read_only__13(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view_read_only__is_read_only(_dev, (uint32 )13ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__register_view_read_only__is_read_only__14(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view_read_only__is_read_only(_dev, (uint32 )14ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_arri__register_view_read_only__is_read_only__15(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_arri__register_view_read_only__is_read_only(_dev, (uint32 )15ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_b__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_b__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_b__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_b__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_b__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_b__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_b__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_b__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_b__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_b__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_b__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_b__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_b__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_b__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_b__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_b__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_b__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_b__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_b__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_b__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_b__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_b__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_b__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_b__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_b__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_b__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_b__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_b__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_b__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_b__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_b__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_b__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_b2__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b2__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_b2__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b2__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_b2__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_b2__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_b2__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_b2__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_b2__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b2__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_b2__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b2__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b2__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b2__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b2__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b2__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_b2__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_b2__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_b2__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b2__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_b2__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_b2__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_b2__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_b2__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_b2__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_b2__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_b2__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_b2__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_b2__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_b2__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_b2__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_b2__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_b2__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_b2__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_b2__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_b2__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b2__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_b2__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_b2__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_b2__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_b2__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_b2__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_b2__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_b2__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_b2__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b2__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_b2__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b2__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_b2__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_b2__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b2__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b2__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_b2__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_b2__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_b2__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_b2__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_miss__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_miss__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_miss__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_miss__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_miss__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_miss__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_miss__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_miss__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_miss__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_miss__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_miss__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_miss__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_miss__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_miss__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_miss__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_miss__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_miss__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_miss__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_miss__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_miss__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_miss__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_miss__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_miss__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_miss__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_miss__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_miss__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_miss__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_miss__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_miss__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_miss__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_miss__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_miss__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_miss__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_miss__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_miss__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_miss__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_miss__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_miss__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_miss__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_miss__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_miss__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_miss__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_miss__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_miss__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_miss__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_miss__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_miss__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_miss__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_miss__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_miss__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_miss__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_miss__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_miss__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_miss__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_miss__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_miss__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_miss__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_miss__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_miss__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_miss__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_miss__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_miss__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_miss__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_miss__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_miss__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_miss__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_miss__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_miss__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_miss__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_miss__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_miss__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_miss__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_miss__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_miss__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_miss__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_miss__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_miss__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_miss__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_miss__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_miss__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_miss_access__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_miss_access__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_miss_access__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_miss_access__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_miss_access__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_miss_access__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_miss_access__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_miss_access__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_miss_access__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_miss_access__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_miss_access__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_miss_access__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_miss_access__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_miss_access__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_miss_access__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_miss_access__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_miss_access__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_miss_access__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_miss_access__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_miss_access__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_miss_access__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_miss_access__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_miss_access__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_miss_access__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_miss_access__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_miss_access__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_miss_access__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_miss_access__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_miss_access__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_miss_access__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_miss_access__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_miss_access__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_miss_access__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_miss_access__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_miss_access__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_miss_access__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_miss_access__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_miss_access__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_miss_access__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_miss_access__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_miss_access__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_miss_access__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_miss_access__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_miss_access__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_miss_access__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_miss_access__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_miss_access__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_miss_access__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_miss_access__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_miss_access__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_miss_access__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_miss_access__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_miss_access__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_miss_access__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_miss_access__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_miss_access__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_miss_access__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_miss_access__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_miss_access__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_miss_access__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_miss_access__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_miss_access__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_miss_access__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_miss_access__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_miss_access__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_miss_access__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_miss_access__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_miss_access__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_miss_access__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_miss_access__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_miss_access__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_miss_access__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_miss_access__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_miss_access__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_miss_access__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_miss_access__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_read_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_read_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_read_access_memop__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_read_access_memop__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_read_access_memop__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_read_access_memop__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_read_access_memop__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_read_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_read_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_read_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_read_access_memop__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_read_access_memop__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_read_access_memop__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_read_access_memop__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_read_access_memop__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_read_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_read_access_memop__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_read_access_memop__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_read_access_memop__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_read_access_memop__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_read_access_memop__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_read_access_memop__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_read_access_memop__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_read_access_memop__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_read_access_memop__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_read_access_memop__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_read_access_memop__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_read_access_memop__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_read_access_memop__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_read_access_memop__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_read_access_memop__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_read_access_memop__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_read_access_memop__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_read_access_memop__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_read_access_memop__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_read_access_memop__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_read_access_memop__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_read_access_memop__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_read_access_memop__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_read_access_memop__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_read_access_memop__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_read_access_memop__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_read_access_memop__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_read_access_memop__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_read_access_memop__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_read_access_memop__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_read_access_memop__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_read_access_memop__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_read_access_memop__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_read_access_memop__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_read_access_memop__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_read_access_memop__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_read_access_memop__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_read_access_memop__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_read_access_memop__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_read_access_memop__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_read_access_memop__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_read_access_memop__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_read_access_memop__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_read_access_memop__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_read_access_memop__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_read_access_memop__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_read_access_memop__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_read_access_memop__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_rw_access__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_rw_access__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_rw_access__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_rw_access__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_rw_access__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_rw_access__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_rw_access__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_rw_access__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_rw_access__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_rw_access__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_rw_access__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_rw_access__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_rw_access__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_rw_access__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_rw_access__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_rw_access__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_rw_access__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_rw_access__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_rw_access__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_rw_access__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_rw_access__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_rw_access__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_rw_access__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_rw_access__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_rw_access__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_rw_access__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_rw_access__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_rw_access__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_rw_access__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_rw_access__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_rw_access__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_rw_access__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_rw_access__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_rw_access__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_rw_access__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_rw_access__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_rw_access__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_rw_access__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_rw_access__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_rw_access__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_rw_access__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_rw_access__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_rw_access__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_rw_access__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_rw_access__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_rw_access__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_rw_access__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_rw_access__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_rw_access__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_rw_access__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_rw_access__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_rw_access__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_rw_access__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_rw_access__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_rw_access__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_rw_access__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_rw_access__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_rw_access__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_rw_access__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_rw_access__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_rw_access__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_rw_access__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_rw_access__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_rw_access__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_rw_access__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_rw_access__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_rw_access__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_rw_access__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_rw_access__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_rw_access__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_rw_access__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_rw_access__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_rw_access__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_rw_access__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_rw_access__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_rw_access__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_write_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_write_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_write_access_memop__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_write_access_memop__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_write_access_memop__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_write_access_memop__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_write_access_memop__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_write_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_write_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_write_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_write_access_memop__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_write_access_memop__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_write_access_memop__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_write_access_memop__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_write_access_memop__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_write_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_write_access_memop__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_write_access_memop__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_write_access_memop__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_write_access_memop__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_write_access_memop__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_write_access_memop__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_write_access_memop__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_write_access_memop__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_write_access_memop__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_write_access_memop__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_write_access_memop__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_write_access_memop__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_write_access_memop__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_write_access_memop__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_write_access_memop__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_write_access_memop__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_write_access_memop__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_write_access_memop__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_write_access_memop__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_write_access_memop__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_write_access_memop__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_write_access_memop__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_write_access_memop__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_write_access_memop__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_write_access_memop__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_write_access_memop__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_write_access_memop__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_write_access_memop__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_write_access_memop__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_write_access_memop__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_write_access_memop__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_write_access_memop__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_write_access_memop__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_write_access_memop__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_write_access_memop__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_write_access_memop__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_write_access_memop__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_write_access_memop__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_write_access_memop__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_write_access_memop__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_write_access_memop__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_write_access_memop__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_write_access_memop__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_write_access_memop__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_write_access_memop__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_write_access_memop__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_write_access_memop__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_write_access_memop__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void
 test_notify_state_change(test_t *dev)
{
    if (!dev->_issuing_state_callbacks) {
        dev->_issuing_state_callbacks = true;
        SIM_notify(&dev->obj, Sim_Notify_State_Change);
        dev->_issuing_state_callbacks = false;
    }
}
// DML notification registration callback
static void _test_update_has_state_notifier(conf_object_t *_obj, notifier_type_t type, bool has_subscribers)
{
    if (type == Sim_Notify_State_Change) {
        test_t *_dev = (test_t*)_obj;
        _dev->_has_state_callbacks = has_subscribers;
    }
}

static conf_object_t *
test_alloc(conf_class_t *cls)
{
    test_t *_dev = MM_ZALLOC(1, test_t);
    _dev->_immediate_after_state = MM_ZALLOC(1, _dml_immediate_after_state_t);
    return &_dev->obj;
}

static lang_void *
test_init(conf_object_t *_obj)
{
    test_t *_dev = (test_t*)_obj;
    _init_port_objs(_dev);
    _init_static_vars(_dev);
    _init_data_objs(_dev);
    ht_init_int_table(&(_dev->_subsequent_log_ht));
    QINIT(_dev->_immediate_after_state->queue);
    #line 667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_init___rec_init(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, init));
    #line 11021 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    SIM_add_notifier(_obj, Sim_Notify_Object_Delete, _obj, test_pre_delete, NULL);
    return _obj;
}

static void test_finalize(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_post_init___rec_post_init(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, post_init));
    #line 11031 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
}

static void test_objects_finalized(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _dev->_immediate_after_state->warn_upon_deletion = true;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
}

static void test_pre_delete(conf_object_t *_subscriber, conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev = (test_t *)_obj;
    _DML_pre_delete_cancel_immediate_afters(_obj, _dev->_immediate_after_state);
    #line 3801 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(!(SIM_object_clock(&_dev->obj) == NULL)))
    #line 3803 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    goto exit3;
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_69, &_dev->obj, NULL, NULL);
    #line 11050 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
exit3: ;
    #line 3801 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(!(SIM_object_clock(&_dev->obj) == NULL)))
    #line 3803 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    goto exit4;
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_71, &_dev->obj, NULL, NULL);
    #line 11057 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
exit4: ;
    #line 3801 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(!(SIM_object_clock(&_dev->obj) == NULL)))
    #line 3803 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    goto exit5;
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_104, &_dev->obj, NULL, NULL);
    #line 11064 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
exit5: ;
    #line 3801 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(!(SIM_object_clock(&_dev->obj) == NULL)))
    #line 3803 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    goto exit6;
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_105, &_dev->obj, NULL, NULL);
    #line 11071 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
exit6: ;
    #line 3801 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(!(SIM_object_clock(&_dev->obj) == NULL)))
    #line 3803 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    goto exit7;
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_106, &_dev->obj, NULL, NULL);
    #line 11078 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
exit7: ;
    if (SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), NULL);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), NULL);
    }
    test_deinit(_obj);
}

static void test_deinit(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    #line 669 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_destroy___rec_destroy(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, destroy));
    #line 11092 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
    _free_table(&_dev->_subsequent_log_ht);
    QFREE(_dev->_immediate_after_state->queue);
    if (likely(!_dev->_immediate_after_state->posted)) {
        MM_FREE(_dev->_immediate_after_state);
    } else {
        _dev->_immediate_after_state->deleted = true;
    }
}

static void test_dealloc(conf_object_t *dev)
{
    MM_FREE(dev);
}

static void  _DML_EV_custom_ev____callback(conf_object_t *_obj, void  *user)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_custom_ev____callback(_dev, user);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_EV_custom_ev____destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_custom_ev____destroy(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_EV_custom_ev____get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_custom_ev____get_event_info(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  *_DML_EV_custom_ev____set_event_info(conf_object_t *_obj, attr_value_t info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *_out0 = NULL;
    _out0 = _DML_M_custom_ev____set_event_info(_dev, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char *_DML_EV_custom_ev____describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *_out0 = NULL;
    _out0 = _DML_M_custom_ev____describe_event(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_EV_ev2____callback(conf_object_t *_obj, void  *user)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_ev2____callback(_dev, user);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_EV_ev2____destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_ev2____destroy(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_EV_ev2____get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_ev2____get_event_info(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  *_DML_EV_ev2____set_event_info(conf_object_t *_obj, attr_value_t info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *_out0 = NULL;
    _out0 = _DML_M_ev2____set_event_info(_dev, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char *_DML_EV_ev2____describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *_out0 = NULL;
    _out0 = _DML_M_ev2____describe_event(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_EV_simple_ev____callback(conf_object_t *_obj, void  *user)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_simple_ev____callback(_dev, user);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_EV_simple_ev____destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_simple_ev____destroy(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_EV_simple_ev____get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_simple_ev____get_event_info(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  *_DML_EV_simple_ev____set_event_info(conf_object_t *_obj, attr_value_t info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *_out0 = NULL;
    _out0 = _DML_M_simple_ev____set_event_info(_dev, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char *_DML_EV_simple_ev____describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *_out0 = NULL;
    _out0 = _DML_M_simple_ev____describe_event(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_EV_simple_ev2____callback(conf_object_t *_obj, void  *user)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_simple_ev2____callback(_dev, user);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_EV_simple_ev2____destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_simple_ev2____destroy(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_EV_simple_ev2____get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_simple_ev2____get_event_info(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  *_DML_EV_simple_ev2____set_event_info(conf_object_t *_obj, attr_value_t info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *_out0 = NULL;
    _out0 = _DML_M_simple_ev2____set_event_info(_dev, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char *_DML_EV_simple_ev2____describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *_out0 = NULL;
    _out0 = _DML_M_simple_ev2____describe_event(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_EV_uint64_ev____callback(conf_object_t *_obj, void  *user)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_uint64_ev____callback(_dev, user);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_EV_uint64_ev____destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_uint64_ev____destroy(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_EV_uint64_ev____get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_uint64_ev____get_event_info(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  *_DML_EV_uint64_ev____set_event_info(conf_object_t *_obj, attr_value_t info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *_out0 = NULL;
    _out0 = _DML_M_uint64_ev____set_event_info(_dev, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char *_DML_EV_uint64_ev____describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *_out0 = NULL;
    _out0 = _DML_M_uint64_ev____describe_event(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static const _id_info_t _id_infos[113] UNUSED = {
    {"dev", NULL, 0, 1},
    {"a", NULL, 0, 2},
    {"ab", NULL, 0, 3},
    {"access.bank_instrumentation_subscribe", NULL, 0, 4},
    {"access.instrumentation_order", NULL, 0, 5},
    {"access.io_memory", NULL, 0, 6},
    {"access.register_view", NULL, 0, 7},
    {"access.register_view_catalog", NULL, 0, 8},
    {"access.register_view_read_only", NULL, 0, 9},
    {"access", NULL, 0, 10},
    {"ad", NULL, 0, 11},
    {"ai", NULL, 0, 12},
    {"arr[%u].bank_instrumentation_subscribe", (const uint32 []) {16}, 1, 13},
    {"arr[%u].instrumentation_order", (const uint32 []) {16}, 1, 14},
    {"arr[%u].io_memory", (const uint32 []) {16}, 1, 15},
    {"arr[%u].register_view", (const uint32 []) {16}, 1, 16},
    {"arr[%u].register_view_catalog", (const uint32 []) {16}, 1, 17},
    {"arr[%u].register_view_read_only", (const uint32 []) {16}, 1, 18},
    {"arr[%u]", (const uint32 []) {16}, 1, 19},
    {"arri[%u].bank_instrumentation_subscribe", (const uint32 []) {16}, 1, 20},
    {"arri[%u].instrumentation_order", (const uint32 []) {16}, 1, 21},
    {"arri[%u].io_memory", (const uint32 []) {16}, 1, 22},
    {"arri[%u].register_view", (const uint32 []) {16}, 1, 23},
    {"arri[%u].register_view_catalog", (const uint32 []) {16}, 1, 24},
    {"arri[%u].register_view_read_only", (const uint32 []) {16}, 1, 25},
    {"arri[%u]", (const uint32 []) {16}, 1, 26},
    {"au", NULL, 0, 27},
    {"au1", NULL, 0, 28},
    {"b.bank_instrumentation_subscribe", NULL, 0, 29},
    {"b.instrumentation_order", NULL, 0, 30},
    {"b.io_memory", NULL, 0, 31},
    {"b.r.f", NULL, 0, 32},
    {"b.r.f2[%u]", (const uint32 []) {3}, 1, 33},
    {"b.r.f3", NULL, 0, 34},
    {"b.r", NULL, 0, 35},
    {"b.r10", NULL, 0, 36},
    {"b.r11", NULL, 0, 37},
    {"b.r12", NULL, 0, 38},
    {"b.r4.f0", NULL, 0, 39},
    {"b.r4.f1", NULL, 0, 40},
    {"b.r4.f2", NULL, 0, 41},
    {"b.r4.f3[%u]", (const uint32 []) {3}, 1, 42},
    {"b.r4", NULL, 0, 43},
    {"b.r6", NULL, 0, 44},
    {"b.r8[%u]", (const uint32 []) {30}, 1, 45},
    {"b.r9", NULL, 0, 46},
    {"b.register_view", NULL, 0, 47},
    {"b.register_view_catalog", NULL, 0, 48},
    {"b.register_view_read_only", NULL, 0, 49},
    {"b", NULL, 0, 50},
    {"b2.bank_instrumentation_subscribe", NULL, 0, 51},
    {"b2.instrumentation_order", NULL, 0, 52},
    {"b2.io_memory", NULL, 0, 53},
    {"b2.r.f2", NULL, 0, 54},
    {"b2.r", NULL, 0, 55},
    {"b2.r2", NULL, 0, 56},
    {"b2.r3", NULL, 0, 57},
    {"b2.r4", NULL, 0, 58},
    {"b2.r5", NULL, 0, 59},
    {"b2.r7", NULL, 0, 60},
    {"b2.register_view", NULL, 0, 61},
    {"b2.register_view_catalog", NULL, 0, 62},
    {"b2.register_view_read_only", NULL, 0, 63},
    {"b2", NULL, 0, 64},
    {"c.signal", NULL, 0, 65},
    {"c", NULL, 0, 66},
    {"c2.signal", NULL, 0, 67},
    {"c2", NULL, 0, 68},
    {"custom_ev", NULL, 0, 69},
    {"enum_attr", NULL, 0, 70},
    {"ev2", NULL, 0, 71},
    {"miss.bank_instrumentation_subscribe", NULL, 0, 72},
    {"miss.instrumentation_order", NULL, 0, 73},
    {"miss.io_memory", NULL, 0, 74},
    {"miss.register_view", NULL, 0, 75},
    {"miss.register_view_catalog", NULL, 0, 76},
    {"miss.register_view_read_only", NULL, 0, 77},
    {"miss", NULL, 0, 78},
    {"miss_access.bank_instrumentation_subscribe", NULL, 0, 79},
    {"miss_access.instrumentation_order", NULL, 0, 80},
    {"miss_access.io_memory", NULL, 0, 81},
    {"miss_access.register_view", NULL, 0, 82},
    {"miss_access.register_view_catalog", NULL, 0, 83},
    {"miss_access.register_view_read_only", NULL, 0, 84},
    {"miss_access", NULL, 0, 85},
    {"p1", NULL, 0, 86},
    {"p2", NULL, 0, 87},
    {"p3", NULL, 0, 88},
    {"pp", NULL, 0, 89},
    {"read_access_memop.bank_instrumentation_subscribe", NULL, 0, 90},
    {"read_access_memop.instrumentation_order", NULL, 0, 91},
    {"read_access_memop.io_memory", NULL, 0, 92},
    {"read_access_memop.register_view", NULL, 0, 93},
    {"read_access_memop.register_view_catalog", NULL, 0, 94},
    {"read_access_memop.register_view_read_only", NULL, 0, 95},
    {"read_access_memop", NULL, 0, 96},
    {"rw_access.bank_instrumentation_subscribe", NULL, 0, 97},
    {"rw_access.instrumentation_order", NULL, 0, 98},
    {"rw_access.io_memory", NULL, 0, 99},
    {"rw_access.register_view", NULL, 0, 100},
    {"rw_access.register_view_catalog", NULL, 0, 101},
    {"rw_access.register_view_read_only", NULL, 0, 102},
    {"rw_access", NULL, 0, 103},
    {"simple_ev", NULL, 0, 104},
    {"simple_ev2", NULL, 0, 105},
    {"uint64_ev", NULL, 0, 106},
    {"write_access_memop.bank_instrumentation_subscribe", NULL, 0, 107},
    {"write_access_memop.instrumentation_order", NULL, 0, 108},
    {"write_access_memop.io_memory", NULL, 0, 109},
    {"write_access_memop.register_view", NULL, 0, 110},
    {"write_access_memop.register_view_catalog", NULL, 0, 111},
    {"write_access_memop.register_view_read_only", NULL, 0, 112},
    {"write_access_memop", NULL, 0, 113}
};
static ht_str_table_t _id_info_ht UNUSED = HT_STR_NULL(false);
static void * const _object_vtables[113] UNUSED = {(&_tr__dev__device.object), (&_tr_a__attribute._conf_attribute.object), (&_tr_ab__bool_attr.attribute._conf_attribute.object), (&_tr_access_bank_instrumentation_subscribe__implement.object), (&_tr_access_instrumentation_order__implement.object), (&_tr_access_io_memory__bank_io_memory.implement.object), (&_tr_access_register_view__implement.object), (&_tr_access_register_view_catalog__implement.object), (&_tr_access_register_view_read_only__implement.object), (&_tr_access__bank.object), (&_tr_ad__double_attr.attribute._conf_attribute.object), (&_tr_ai__int64_attr.attribute._conf_attribute.object), (&_tr_arr_bank_instrumentation_subscribe__implement.object), (&_tr_arr_instrumentation_order__implement.object), (&_tr_arr_io_memory__bank_io_memory.implement.object), (&_tr_arr_register_view__implement.object), (&_tr_arr_register_view_catalog__implement.object), (&_tr_arr_register_view_read_only__implement.object), (&_tr_arr__bank.object), (&_tr_arri_bank_instrumentation_subscribe__implement.object), (&_tr_arri_instrumentation_order__implement.object), (&_tr_arri_io_memory__bank_io_memory.implement.object), (&_tr_arri_register_view__implement.object), (&_tr_arri_register_view_catalog__implement.object), (&_tr_arri_register_view_read_only__implement.object), (&_tr_arri__bank.object), (&_tr_au__uint64_attr.attribute._conf_attribute.object), (&_tr_au1__uint64_attr.attribute._conf_attribute.object), (&_tr_b_bank_instrumentation_subscribe__implement.object), (&_tr_b_instrumentation_order__implement.object), (&_tr_b_io_memory__bank_io_memory.implement.object), (&_tr_b_r_f____implicit__read_field___set_field___write_field__field__read__soft_reset_val__write.field.object), (&_tr_b_r_f2__field.object), (&_tr_b_r_f3____implicit__write_field__field__write.field.object), (&_tr_b_r__register._conf_attribute.object), (&_tr_b_r10__unmapped._register._conf_attribute.object), (&_tr_b_r11__register._conf_attribute.object), (&_tr_b_r12__register._conf_attribute.object), (&_tr_b_r4_f0____implicit__write_field__field__write_unimpl.field.object), (&_tr_b_r4_f1____implicit__read_field__field__read_unimpl.field.object), (&_tr_b_r4_f2____implicit__read_field___write_field__field__silent_unimpl.field.object), (&_tr_b_r4_f3____implicit__read_field___write_field__field__unimpl.field.object), (&_tr_b_r4__register._conf_attribute.object), (&_tr_b_r6____implicit__reg_read_as_field___reg_write_as_field__read__write._reg_read_as_field._register._conf_attribute.object), (&_tr_b_r8__register._conf_attribute.object), (&_tr_b_r9__register._conf_attribute.object), (&_tr_b_register_view__implement.object), (&_tr_b_register_view_catalog__implement.object), (&_tr_b_register_view_read_only__implement.object), (&_tr_b____implicit_function_mapped_bank__miss_pattern_bank.function_mapped_bank.bank.object), (&_tr_b2_bank_instrumentation_subscribe__implement.object), (&_tr_b2_instrumentation_order__implement.object), (&_tr_b2_io_memory__bank_io_memory.implement.object), (&_tr_b2_r_f2____implicit__read_field___write_field__field.field.object), (&_tr_b2_r__register._conf_attribute.object), (&_tr_b2_r2__register._conf_attribute.object), (&_tr_b2_r3__register._conf_attribute.object), (&_tr_b2_r4__register._conf_attribute.object), (&_tr_b2_r5__register._conf_attribute.object), (&_tr_b2_r7__register._conf_attribute.object), (&_tr_b2_register_view__implement.object), (&_tr_b2_register_view_catalog__implement.object), (&_tr_b2_register_view_read_only__implement.object), (&_tr_b2__bank.object), (&_tr_c_signal__interface.object), (&_tr_c__connect._conf_attribute.object), (&_tr_c2_signal__interface.object), (&_tr_c2__connect._conf_attribute.object), (&_tr_custom_ev__custom_cycle_event._custom_event._event.event.object), (&_tr_enum_attr__attribute._conf_attribute.object), (&_tr_ev2____implicit_custom_time_event__evt.custom_time_event._custom_event._event.event.object), (&_tr_miss_bank_instrumentation_subscribe__implement.object), (&_tr_miss_instrumentation_order__implement.object), (&_tr_miss_io_memory__bank_io_memory.implement.object), (&_tr_miss_register_view__implement.object), (&_tr_miss_register_view_catalog__implement.object), (&_tr_miss_register_view_read_only__implement.object), (&_tr_miss__bank.object), (&_tr_miss_access_bank_instrumentation_subscribe__implement.object), (&_tr_miss_access_instrumentation_order__implement.object), (&_tr_miss_access_io_memory__bank_io_memory.implement.object), (&_tr_miss_access_register_view__implement.object), (&_tr_miss_access_register_view_catalog__implement.object), (&_tr_miss_access_register_view_read_only__implement.object), (&_tr_miss_access__bank.object), (&_tr_p1__port.object), (&_tr_p2__port.object), (&_tr_p3__port.object), (&_tr_pp__port.object), (&_tr_read_access_memop_bank_instrumentation_subscribe__implement.object), (&_tr_read_access_memop_instrumentation_order__implement.object), (&_tr_read_access_memop_io_memory__bank_io_memory.implement.object), (&_tr_read_access_memop_register_view__implement.object), (&_tr_read_access_memop_register_view_catalog__implement.object), (&_tr_read_access_memop_register_view_read_only__implement.object), (&_tr_read_access_memop__bank.object), (&_tr_rw_access_bank_instrumentation_subscribe__implement.object), (&_tr_rw_access_instrumentation_order__implement.object), (&_tr_rw_access_io_memory__bank_io_memory.implement.object), (&_tr_rw_access_register_view__implement.object), (&_tr_rw_access_register_view_catalog__implement.object), (&_tr_rw_access_register_view_read_only__implement.object), (&_tr_rw_access__bank.object), (&_tr_simple_ev__simple_cycle_event._cycle_event._event.event.object), (&_tr_simple_ev2__simple_time_event._simple_event._event.event.object), (&_tr_uint64_ev__uint64_time_event._time_event._event.event.object), (&_tr_write_access_memop_bank_instrumentation_subscribe__implement.object), (&_tr_write_access_memop_instrumentation_order__implement.object), (&_tr_write_access_memop_io_memory__bank_io_memory.implement.object), (&_tr_write_access_memop_register_view__implement.object), (&_tr_write_access_memop_register_view_catalog__implement.object), (&_tr_write_access_memop_register_view_read_only__implement.object), (&_tr_write_access_memop__bank.object)};
static const _dml_port_object_assoc_t _port_object_assocs[113] UNUSED = {{0, 0}, {0, 0}, {0, 0}, {offsetof(test_t, access._obj), 1}, {offsetof(test_t, access._obj), 1}, {offsetof(test_t, access._obj), 1}, {offsetof(test_t, access._obj), 1}, {offsetof(test_t, access._obj), 1}, {offsetof(test_t, access._obj), 1}, {offsetof(test_t, access._obj), 1}, {0, 0}, {0, 0}, {offsetof(test_t, arr._obj), 1}, {offsetof(test_t, arr._obj), 1}, {offsetof(test_t, arr._obj), 1}, {offsetof(test_t, arr._obj), 1}, {offsetof(test_t, arr._obj), 1}, {offsetof(test_t, arr._obj), 1}, {offsetof(test_t, arr._obj), 1}, {offsetof(test_t, arri._obj), 1}, {offsetof(test_t, arri._obj), 1}, {offsetof(test_t, arri._obj), 1}, {offsetof(test_t, arri._obj), 1}, {offsetof(test_t, arri._obj), 1}, {offsetof(test_t, arri._obj), 1}, {offsetof(test_t, arri._obj), 1}, {0, 0}, {0, 0}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 3}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 3}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 30}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b._obj), 1}, {offsetof(test_t, b2._obj), 1}, {offsetof(test_t, b2._obj), 1}, {offsetof(test_t, b2._obj), 1}, {offsetof(test_t, b2._obj), 1}, {offsetof(test_t, b2._obj), 1}, {offsetof(test_t, b2._obj), 1}, {offsetof(test_t, b2._obj), 1}, {offsetof(test_t, b2._obj), 1}, {offsetof(test_t, b2._obj), 1}, {offsetof(test_t, b2._obj), 1}, {offsetof(test_t, b2._obj), 1}, {offsetof(test_t, b2._obj), 1}, {offsetof(test_t, b2._obj), 1}, {offsetof(test_t, b2._obj), 1}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {offsetof(test_t, miss._obj), 1}, {offsetof(test_t, miss._obj), 1}, {offsetof(test_t, miss._obj), 1}, {offsetof(test_t, miss._obj), 1}, {offsetof(test_t, miss._obj), 1}, {offsetof(test_t, miss._obj), 1}, {offsetof(test_t, miss._obj), 1}, {offsetof(test_t, miss_access._obj), 1}, {offsetof(test_t, miss_access._obj), 1}, {offsetof(test_t, miss_access._obj), 1}, {offsetof(test_t, miss_access._obj), 1}, {offsetof(test_t, miss_access._obj), 1}, {offsetof(test_t, miss_access._obj), 1}, {offsetof(test_t, miss_access._obj), 1}, {offsetof(test_t, p1._obj), 1}, {offsetof(test_t, p2._obj), 1}, {offsetof(test_t, p3._obj), 1}, {offsetof(test_t, pp._obj), 1}, {offsetof(test_t, read_access_memop._obj), 1}, {offsetof(test_t, read_access_memop._obj), 1}, {offsetof(test_t, read_access_memop._obj), 1}, {offsetof(test_t, read_access_memop._obj), 1}, {offsetof(test_t, read_access_memop._obj), 1}, {offsetof(test_t, read_access_memop._obj), 1}, {offsetof(test_t, read_access_memop._obj), 1}, {offsetof(test_t, rw_access._obj), 1}, {offsetof(test_t, rw_access._obj), 1}, {offsetof(test_t, rw_access._obj), 1}, {offsetof(test_t, rw_access._obj), 1}, {offsetof(test_t, rw_access._obj), 1}, {offsetof(test_t, rw_access._obj), 1}, {offsetof(test_t, rw_access._obj), 1}, {0, 0}, {0, 0}, {0, 0}, {offsetof(test_t, write_access_memop._obj), 1}, {offsetof(test_t, write_access_memop._obj), 1}, {offsetof(test_t, write_access_memop._obj), 1}, {offsetof(test_t, write_access_memop._obj), 1}, {offsetof(test_t, write_access_memop._obj), 1}, {offsetof(test_t, write_access_memop._obj), 1}, {offsetof(test_t, write_access_memop._obj), 1}};
static void _startup_calls(void)
{
    _DML_M__register_all_attributes();
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_access__bank), ((_identity_t) {.id = 10, .encoded_index = 0})});
        {
            uint64 v1036__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v1036__ret__out1);
            *((uint64 [1LL]) {0}) = v1036__ret__out1;
        }
        {
            int v1037__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v1037__ret__out1);
            *((int [1LL]) {0}) = v1037__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_b____implicit_function_mapped_bank__miss_pattern_bank.function_mapped_bank.bank), ((_identity_t) {.id = 50, .encoded_index = 0})});
        {
            uint64 v1038__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v1038__ret__out1);
            *((uint64 [1LL]) {0}) = v1038__ret__out1;
        }
        {
            int v1039__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v1039__ret__out1);
            *((int [1LL]) {0}) = v1039__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 64, .encoded_index = 0})});
        {
            uint64 v1040__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v1040__ret__out1);
            *((uint64 [1LL]) {0}) = v1040__ret__out1;
        }
        {
            int v1041__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v1041__ret__out1);
            *((int [1LL]) {0}) = v1041__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_miss__bank), ((_identity_t) {.id = 78, .encoded_index = 0})});
        {
            uint64 v1042__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v1042__ret__out1);
            *((uint64 [1LL]) {0}) = v1042__ret__out1;
        }
        {
            int v1043__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v1043__ret__out1);
            *((int [1LL]) {0}) = v1043__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_miss_access__bank), ((_identity_t) {.id = 85, .encoded_index = 0})});
        {
            uint64 v1044__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v1044__ret__out1);
            *((uint64 [1LL]) {0}) = v1044__ret__out1;
        }
        {
            int v1045__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v1045__ret__out1);
            *((int [1LL]) {0}) = v1045__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_read_access_memop__bank), ((_identity_t) {.id = 96, .encoded_index = 0})});
        {
            uint64 v1046__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v1046__ret__out1);
            *((uint64 [1LL]) {0}) = v1046__ret__out1;
        }
        {
            int v1047__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v1047__ret__out1);
            *((int [1LL]) {0}) = v1047__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_rw_access__bank), ((_identity_t) {.id = 103, .encoded_index = 0})});
        {
            uint64 v1048__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v1048__ret__out1);
            *((uint64 [1LL]) {0}) = v1048__ret__out1;
        }
        {
            int v1049__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v1049__ret__out1);
            *((int [1LL]) {0}) = v1049__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_write_access_memop__bank), ((_identity_t) {.id = 113, .encoded_index = 0})});
        {
            uint64 v1050__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v1050__ret__out1);
            *((uint64 [1LL]) {0}) = v1050__ret__out1;
        }
        {
            int v1051__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v1051__ret__out1);
            *((int [1LL]) {0}) = v1051__ret__out1;
        }
    }
    for (uint32 _i0 = 0; _i0 < 16; _i0++) {
        {
            _traitref_t _tref;
            _tref = ({uint32 __indices[] = {_i0}; ((bank) {(&_tr_arr__bank), ((_identity_t) {.id = 19, .encoded_index = __indices[0]})});});
            {
                uint64 v1052__ret__out1 UNUSED  = 0LL;
                *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v1052__ret__out1);
                *((uint64 [1LL]) {0}) = v1052__ret__out1;
            }
            {
                int v1053__ret__out1 UNUSED  = 0LL;
                *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v1053__ret__out1);
                *((int [1LL]) {0}) = v1053__ret__out1;
            }
        }
        {
            _traitref_t _tref;
            _tref = ({uint32 __indices[] = {_i0}; ((bank) {(&_tr_arri__bank), ((_identity_t) {.id = 26, .encoded_index = __indices[0]})});});
            {
                uint64 v1054__ret__out1 UNUSED  = 0LL;
                *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v1054__ret__out1);
                *((uint64 [1LL]) {0}) = v1054__ret__out1;
            }
            {
                int v1055__ret__out1 UNUSED  = 0LL;
                *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v1055__ret__out1);
                *((int [1LL]) {0}) = v1055__ret__out1;
            }
        }
    }
}
static void _init_data_objs(test_t *_dev)
{
    #line 700 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _dev->_has_state_callbacks = 0;
    #line 11636 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    #line 699 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _dev->_issuing_state_callbacks = 0;
    #line 11639 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
}

/* _qname._qname */
static char const *_DML_TM__qname___qname(test_t *_dev, _qname __qname)
#line 3742 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _qname v1057_ref UNUSED  = __qname;
    return _DML_get_qname(((_traitref_t *)&v1057_ref)->id, _id_infos, &_dev->_qname_cache, "test");
    #line 3746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11650 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* object.cancel_after */
static void  _DML_TM_object__cancel_after(test_t *_dev, object _object)
#line 562 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    object v1059_ref UNUSED  = _object;
    _cancel_simple_events(&_dev->obj, ((_traitref_t *)&v1059_ref)->id);
    return;
    #line 565 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11660 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank._reginfo_table */
static _register const *_DML_TM_bank___reginfo_table(bank _bank, uint64 *_out1)
#line 1944 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 11665 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    switch ((int64 )(((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran))
    {
    case 0LL: ;
        ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran = (int8 )-1LL;
        break;
    case 1LL: ;
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1;
        return ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0;
    default: ;
        _memoized_recursion("_reginfo_table");
    }
    #line 1945 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1061_size UNUSED  = 0ULL;
    {
        #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v1062_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v1062_r, struct __register, offset) == 0xffffffffffffffffULL))
                (v1061_size)++;
                #line 11698 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1951 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _register *v1061_table UNUSED  = MM_ZALLOC(v1061_size, _register );
    uint64 v1061_num UNUSED  = 0ULL;
    {
        #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v1065_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v1065_r, struct __register, offset) == 0xffffffffffffffffULL))
                #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    {
                        #line 1955 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v1061_table[v1061_num] = v1065_r;
                        #line 1955 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (v1061_num)++;
                }
                #line 11734 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran = (int8 )1LL;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0 = v1061_table;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1 = v1061_size;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0;
}
#line 11751 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank._get_register */
static bool _DML_TM_bank___get_register(test_t *_dev, bank _bank, uint32 reg, _register *_out0)
#line 1962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1070_table UNUSED ;
    #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1070_table_size UNUSED ;
    #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1071__ret__out1 UNUSED  = 0LL;
        #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1070_table = _DML_TM_bank___reginfo_table(_bank, &v1071__ret__out1);
        #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1070_table_size = v1071__ret__out1;
        #line 11767 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 1964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if ((v1070_table_size) <= (int64 )reg)
    return 1;
    #line 1967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out0 = v1070_table[(int64 )reg];
    #line 1967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 11777 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank._num_registers */
static uint32 _DML_TM_bank___num_registers(test_t *_dev, bank _bank)
#line 1970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1074__ UNUSED ;
    #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1074_table_size UNUSED ;
    #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1075__ret__out1 UNUSED  = 0LL;
        #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1074__ = _DML_TM_bank___reginfo_table(_bank, &v1075__ret__out1);
        #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1074_table_size = v1075__ret__out1;
        #line 11793 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 1972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (uint32 )v1074_table_size;
}
#line 11798 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank._intersect */
static int _DML_TM_bank___intersect(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 roffset, uint64 rsize, bool endian_swap, int *_out1)
#line 1980 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    int v1077_start UNUSED  = (int )((roffset) - (offset));
    int v1077_end UNUSED  = (int )((uint64 )v1077_start + (rsize));
    if ((int64 )v1077_start < 0LL)
    {
        #line 1984 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1077_start = (int32 )0LL;
        #line 1984 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1986 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (DML_lt_ui(size, (int64 )v1077_end))
    {
        #line 1987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1077_end = (int )size;
        #line 1987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order) || !endian_swap)
    {
        #line 1989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *_out1 = v1077_end;
        #line 1989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return v1077_start;
        #line 11824 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 1990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    {
        #line 1991 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *_out1 = (int )((size) - (uint64 )v1077_start);
        #line 1991 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int )((size) - (uint64 )v1077_end);
        #line 11833 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 1992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11837 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank._sorted_regs */
static _register const *_DML_TM_bank___sorted_regs(bank _bank, int *_out1)
#line 1995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 11842 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    switch ((int64 )(((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran))
    {
    case 0LL: ;
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )-1LL;
        break;
    case 1LL: ;
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
        return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
    default: ;
        _memoized_recursion("_sorted_regs");
    }
    #line 1996 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v1082_num UNUSED  = (int32 )0LL;
    {
        #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v1083_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v1083_r, struct __register, offset) == 0xffffffffffffffffULL))
                (int64 )++(v1082_num);
                #line 11875 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2001 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if ((int64 )v1082_num == 0LL)
    #line 2001 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )1LL;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0 = NULL;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1 = (int32 )0LL;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
    }
    _register *v1082_src UNUSED  = MM_ZALLOC((int64 )v1082_num, _register );
    _register *v1082_dest UNUSED  = MM_ZALLOC((int64 )v1082_num, _register );
    int v1082_i UNUSED  = (int32 )0LL;
    {
        #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v1086_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v1086_r, struct __register, offset) == 0xffffffffffffffffULL))
                #line 2008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    {
                        #line 2009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v1082_src[(int64 )v1082_i] = v1086_r;
                        #line 2009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v1082_i);
                }
                #line 11925 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1090_size UNUSED  = (int32 )1LL;
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1090_size < (int64 )v1082_num; ({
            #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int *v1091_tmp UNUSED  = &v1090_size;
            #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1091_tmp = (int )((uint64 )*v1091_tmp * 2ULL);
            #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
         }))
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            {
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v1093_low UNUSED  = (int32 )0LL;
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; (int64 )v1093_low < (int64 )v1082_num; ({
                    #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    int *v1094_tmp UNUSED  = &v1093_low;
                    #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    *v1094_tmp = (int )((uint64 )*v1094_tmp + (uint64 )v1090_size * 2ULL);
                    #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                 }))
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    #line 2020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    int v1095_mid UNUSED  = (int )((uint64 )v1093_low + (uint64 )v1090_size);
                    int v1095_end UNUSED  = (int )((uint64 )v1095_mid + (uint64 )v1090_size);
                    if ((int64 )v1082_num < (int64 )v1095_mid)
                    #line 2022 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 2022 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v1095_mid = v1082_num;
                        #line 2022 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    if ((int64 )v1082_num < (int64 )v1095_end)
                    #line 2023 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 2023 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v1095_end = v1082_num;
                        #line 2023 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    int v1095_low_idx UNUSED  = v1093_low;
                    int v1095_high_idx UNUSED  = v1095_mid;
                    int v1095_dest_idx UNUSED  = v1093_low;
                    while ((int64 )v1095_low_idx < (int64 )v1095_mid || (int64 )v1095_high_idx < (int64 )v1095_end)
                    #line 2027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        if ((int64 )v1095_low_idx < (int64 )v1095_mid && ((int64 )v1095_end <= (int64 )v1095_high_idx || VTABLE_PARAM(v1082_src[(int64 )v1095_low_idx], struct __register, offset) < VTABLE_PARAM(v1082_src[(int64 )v1095_high_idx], struct __register, offset)))
                        #line 2030 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        {
                            {
                                #line 2031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v1082_dest[(int64 )v1095_dest_idx] = v1082_src[(int64 )v1095_low_idx];
                                #line 2031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            (int64 )++(v1095_low_idx);
                        }
                        #line 2033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        else
                        #line 2033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        {
                            {
                                #line 2034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v1082_dest[(int64 )v1095_dest_idx] = v1082_src[(int64 )v1095_high_idx];
                                #line 2034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            (int64 )++(v1095_high_idx);
                        }
                        (int64 )++(v1095_dest_idx);
                    }
                }
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _register *v1092_tmp UNUSED  = v1082_src;
            {
                #line 2042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1082_src = v1082_dest;
                #line 2042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 2043 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1082_dest = v1092_tmp;
                #line 2043 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    MM_FREE(v1082_dest);
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )1LL;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0 = v1082_src;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1 = v1082_num;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
}
#line 12034 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank._dispatch */
static int _DML_TM_bank___dispatch(test_t *_dev, bank _bank, uint64 offset, uint64 size, _register *hits, bool inquiry, uint64 *_out1)
#line 2055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1106_regs UNUSED ;
    #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v1106_num_mapped_regs UNUSED ;
    #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1107__ret__out1 UNUSED  = 0LL;
        #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1106_regs = _DML_TM_bank___sorted_regs(_bank, &v1107__ret__out1);
        #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1106_num_mapped_regs = v1107__ret__out1;
        #line 12050 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1106_unmapped_bytes UNUSED  = (0xffffffffffffffffULL) & ((DML_shlu(1ULL, (((size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL);
    if ((int64 )v1106_num_mapped_regs == 0LL)
    #line 2058 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        *_out1 = v1106_unmapped_bytes;
        #line 2059 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int32 )0LL;
    }
    #line 2063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v1106_first UNUSED  = (int32 )0LL;
    int v1106_last UNUSED  = (int )((uint64 )v1106_num_mapped_regs - 1ULL);
    while ((int64 )v1106_first < (int64 )v1106_last)
    #line 2065 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2067 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1109_middle UNUSED  = (int )(DML_div((int64 )(((uint64 )v1106_first + (uint64 )v1106_last) + 1ULL), 2LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2067));
        if ((offset) < VTABLE_PARAM(v1106_regs[(int64 )v1109_middle], struct __register, offset))
        #line 2070 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 2070 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v1106_last = (int )((uint64 )v1109_middle - 1ULL);
            #line 2070 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        else
        {
            #line 2072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v1106_first = v1109_middle;
            #line 2072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v1106_nhits UNUSED  = (int32 )0LL;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2076, (int64 )v1106_first == (int64 )v1106_last);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2077, 0LL <= (int64 )v1106_last);
    {
        #line 2078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1114_i UNUSED  = v1106_last;
        #line 2078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1114_i < (int64 )v1106_num_mapped_regs && VTABLE_PARAM(v1106_regs[(int64 )v1114_i], struct __register, offset) < (offset) + (size); (int64 )++(v1114_i))
        #line 2080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            _register v1115_r UNUSED  = v1106_regs[(int64 )v1114_i];
            if (((offset) < VTABLE_PARAM(v1115_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v1115_r)) && ((VTABLE_PARAM(_bank, struct _bank, partial) || inquiry) || ((offset) <= VTABLE_PARAM(v1115_r, struct __register, offset) && VTABLE_PARAM(v1115_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v1115_r)) <= (offset) + (size)))) && (VTABLE_PARAM(_bank, struct _bank, overlapping) || (VTABLE_PARAM(v1115_r, struct __register, offset) <= (offset) && (offset) + (size) <= VTABLE_PARAM(v1115_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v1115_r)))))
            #line 2088 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                {
                    #line 2089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    hits[(int64 )v1106_nhits] = v1115_r;
                    #line 2089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                (int64 )++(v1106_nhits);
                DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2091, (int64 )v1106_nhits <= 8LL);
            }
        }
        #line 2078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1118_i UNUSED  = (int32 )0LL;
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1118_i < (int64 )v1106_nhits; (int64 )(v1118_i)++)
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v1119_start UNUSED  = 0LL;
            int v1119_end UNUSED  = 0LL;
            {
                #line 2098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v1120__ret__out1 UNUSED  = 0LL;
                #line 2098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1119_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(hits[(int64 )v1118_i], struct __register, offset), (uint64 )(_DML_TM_register___size(hits[(int64 )v1118_i])), 1, &v1120__ret__out1);
                #line 2098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1119_end = v1120__ret__out1;
                #line 12126 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1106_unmapped_bytes = DML_combine_bits(v1106_unmapped_bytes, DML_shlu(0ULL, (uint64 )v1119_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v1119_end * 8ULL - 1ULL) - (uint64 )v1119_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2100)) - 1ULL), (int64 )((uint64 )v1119_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2100)));
                #line 2100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v1106_unmapped_bytes;
    #line 2102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1106_nhits;
}
#line 12142 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank.unmapped_read */
static bool _DML_TM_bank__unmapped_read(test_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
#line 2106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_Register_Read, "%lld byte read access at offset %#llx in %s outside registers or misaligned access", _DML_M__enabled_bytes_to_size(_dev, bits), offset, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)));
    #line 2111 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 1;
}
#line 12151 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank.unmapped_write */
static bool _DML_TM_bank__unmapped_write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
#line 2116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_Register_Write, "%lld byte write access at offset %#llx in %s outside registers or misaligned access", _DML_M__enabled_bytes_to_size(_dev, bits), offset, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)));
    #line 2121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 1;
}
#line 12160 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank.read */
static bool _DML_TM_bank__read(test_t *_dev, bank _bank, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
#line 2125 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if ((enabled_bytes) == 0LL)
    #line 2126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        *_out0 = 0ULL;
        #line 2127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 0;
    }
    #line 2130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _register v1127_hits[8LL] UNUSED ;
    #line 2130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1127_hits, 0, sizeof(_register [8LL]));
    int v1127_num_hits UNUSED  = 0LL;
    uint64 v1127_unmapped_bytes UNUSED  = 0LL;
    #line 2134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1127_size UNUSED  = _DML_M__enabled_bytes_to_size(_dev, enabled_bytes);
    {
        #line 2135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1129__ret__out1 UNUSED  = 0LL;
        #line 2135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1127_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, v1127_size, v1127_hits, 0, &v1129__ret__out1);
        #line 2135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1127_unmapped_bytes = v1129__ret__out1;
        #line 12187 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1127_readval UNUSED  = 0ULL;
    if (!(((v1127_unmapped_bytes) & (enabled_bytes)) == 0LL))
    {
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1131__ret__out0 UNUSED  = 0LL;
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_read, _dev, _bank, offset, (v1127_unmapped_bytes) & (enabled_bytes), aux, &v1131__ret__out0))
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 1;
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1127_readval = DML_combine_bits(v1127_readval, DML_shlu(v1131__ret__out0, 0ULL), DML_shlu((DML_shlu(1ULL, (((v1127_size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL, 0ULL));
        #line 12201 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1132_r UNUSED  = (int32 )0LL;
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1132_r < (int64 )v1127_num_hits; (int64 )++(v1132_r))
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v1133_r_start UNUSED  = 0LL;
            int v1133_r_end UNUSED  = 0LL;
            {
                #line 2146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v1134__ret__out1 UNUSED  = 0LL;
                #line 2146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1133_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v1127_hits[(int64 )v1132_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v1127_hits[(int64 )v1132_r])), offset, v1127_size, 1, &v1134__ret__out1);
                #line 2146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1133_r_end = v1134__ret__out1;
                #line 12220 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2149 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v1133_start UNUSED  = 0LL;
            int v1133_end UNUSED  = 0LL;
            {
                #line 2151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v1135__ret__out1 UNUSED  = 0LL;
                #line 2151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1133_start = _DML_TM_bank___intersect(_dev, _bank, offset, v1127_size, VTABLE_PARAM(v1127_hits[(int64 )v1132_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v1127_hits[(int64 )v1132_r])), 1, &v1135__ret__out1);
                #line 2151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1133_end = v1135__ret__out1;
                #line 12232 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2154 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v1133_r_enabled_bytes UNUSED  = 0ULL;
            {
                #line 2155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1133_r_enabled_bytes = DML_combine_bits(v1133_r_enabled_bytes, DML_shlu((DML_shru(enabled_bytes, (uint64 )v1133_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v1133_end * 8ULL - 1ULL) - (uint64 )v1133_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2156)) - 1ULL), (uint64 )v1133_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v1133_r_end * 8ULL - 1ULL) - (uint64 )v1133_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2155)) - 1ULL), (int64 )((uint64 )v1133_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2155)));
                #line 2155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((v1133_r_enabled_bytes) == 0LL)
            continue;
            #line 2161 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v1133_r_val UNUSED  = CALL_TRAIT_METHOD(read_register, read_register, _dev, UPCAST(v1127_hits[(int64 )v1132_r], _register, read_register), v1133_r_enabled_bytes, aux);
            if ((int64 )((uint64 )v1133_r_end - (uint64 )v1133_r_start) == (int64 )(_DML_TM_register___size(v1127_hits[(int64 )v1132_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Read, "Read from register %s -> 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v1127_hits[(int64 )v1132_r], _register, _conf_attribute.object._qname)), (int )((v1127_size) * 2ULL), v1133_r_val);
            #line 2166 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Read, "Partial read from register %s[%lld:%lld] -> 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v1127_hits[(int64 )v1132_r], _register, _conf_attribute.object._qname)), (uint64 )v1133_r_end * 8ULL - 1ULL, (uint64 )v1133_r_start * 8ULL, (int )(((uint64 )v1133_r_end - (uint64 )v1133_r_start) * 2ULL), (DML_shru(v1133_r_val, (uint64 )v1133_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v1133_r_end * 8ULL - 1ULL) - (uint64 )v1133_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2171)) - 1ULL));
            #line 2174 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2174 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1127_readval = DML_combine_bits(v1127_readval, DML_shlu((DML_shru((v1133_r_val) & (v1133_r_enabled_bytes), (uint64 )v1133_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v1133_r_end * 8ULL - 1ULL) - (uint64 )v1133_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2175)) - 1ULL), (uint64 )v1133_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v1133_end * 8ULL - 1ULL) - (uint64 )v1133_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2174)) - 1ULL), (int64 )((uint64 )v1133_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2174)));
                #line 2174 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2178 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out0 = v1127_readval;
    #line 2178 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 12266 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank.unmapped_get */
static bool _DML_TM_bank__unmapped_get(test_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
#line 2182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 1;
}
#line 12273 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank.get */
static bool _DML_TM_bank__get(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 *_out0)
#line 2186 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1144_hits[8LL] UNUSED ;
    #line 2187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1144_hits, 0, sizeof(_register [8LL]));
    int v1144_num_hits UNUSED  = 0LL;
    uint64 v1144_unmapped_bytes UNUSED  = 0LL;
    {
        #line 2190 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1145__ret__out1 UNUSED  = 0LL;
        #line 2190 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1144_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, size, v1144_hits, 1, &v1145__ret__out1);
        #line 2190 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1144_unmapped_bytes = v1145__ret__out1;
        #line 12290 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2192 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1144_readval UNUSED  = 0ULL;
    if (!((v1144_unmapped_bytes) == 0LL))
    {
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1147__ret__out0 UNUSED  = 0LL;
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_get, _dev, _bank, offset, v1144_unmapped_bytes, &v1147__ret__out0))
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 1;
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1144_readval = DML_combine_bits(v1144_readval, DML_shlu(v1147__ret__out0, 0ULL), DML_shlu((DML_shlu(1ULL, (((size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL, 0ULL));
        #line 12304 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1148_r UNUSED  = (int32 )0LL;
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1148_r < (int64 )v1144_num_hits; (int64 )++(v1148_r))
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v1149_r_start UNUSED  = 0LL;
            int v1149_r_end UNUSED  = 0LL;
            {
                #line 2201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v1150__ret__out1 UNUSED  = 0LL;
                #line 2201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1149_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v1144_hits[(int64 )v1148_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v1144_hits[(int64 )v1148_r])), offset, size, 1, &v1150__ret__out1);
                #line 2201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1149_r_end = v1150__ret__out1;
                #line 12323 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2204 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v1149_start UNUSED  = 0LL;
            int v1149_end UNUSED  = 0LL;
            {
                #line 2206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v1151__ret__out1 UNUSED  = 0LL;
                #line 2206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1149_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(v1144_hits[(int64 )v1148_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v1144_hits[(int64 )v1148_r])), 1, &v1151__ret__out1);
                #line 2206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1149_end = v1151__ret__out1;
                #line 12335 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v1149_r_val UNUSED  = CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1144_hits[(int64 )v1148_r], _register, get._get));
            {
                #line 2210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1144_readval = DML_combine_bits(v1144_readval, DML_shlu((DML_shru(v1149_r_val, (uint64 )v1149_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v1149_r_end * 8ULL - 1ULL) - (uint64 )v1149_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2211)) - 1ULL), (uint64 )v1149_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v1149_end * 8ULL - 1ULL) - (uint64 )v1149_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2210)) - 1ULL), (int64 )((uint64 )v1149_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2210)));
                #line 2210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out0 = v1144_readval;
    #line 2214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 12353 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank.write */
static bool _DML_TM_bank__write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 enabled_bytes, void  *aux)
#line 2218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if ((enabled_bytes) == 0LL)
    return 0;
    #line 2223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _register v1154_hits[8LL] UNUSED ;
    #line 2223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1154_hits, 0, sizeof(_register [8LL]));
    int v1154_num_hits UNUSED  = 0LL;
    uint64 v1154_unmapped_bytes UNUSED  = 0LL;
    #line 2227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1154_size UNUSED  = _DML_M__enabled_bytes_to_size(_dev, enabled_bytes);
    {
        #line 2228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1156__ret__out1 UNUSED  = 0LL;
        #line 2228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1154_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, v1154_size, v1154_hits, 0, &v1156__ret__out1);
        #line 2228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1154_unmapped_bytes = v1156__ret__out1;
        #line 12375 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2229 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(((v1154_unmapped_bytes) & (enabled_bytes)) == 0LL))
    #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_write, _dev, _bank, offset, value, (v1154_unmapped_bytes) & (enabled_bytes), aux))
        #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 1;
        #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1159_r UNUSED  = (int32 )0LL;
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1159_r < (int64 )v1154_num_hits; (int64 )++(v1159_r))
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v1160_r_start UNUSED  = 0LL;
            int v1160_r_end UNUSED  = 0LL;
            {
                #line 2237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v1161__ret__out1 UNUSED  = 0LL;
                #line 2237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1160_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v1154_hits[(int64 )v1159_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v1154_hits[(int64 )v1159_r])), offset, v1154_size, 1, &v1161__ret__out1);
                #line 2237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1160_r_end = v1161__ret__out1;
                #line 12404 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2240 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v1160_start UNUSED  = 0LL;
            int v1160_end UNUSED  = 0LL;
            {
                #line 2242 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v1162__ret__out1 UNUSED  = 0LL;
                #line 2242 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1160_start = _DML_TM_bank___intersect(_dev, _bank, offset, v1154_size, VTABLE_PARAM(v1154_hits[(int64 )v1159_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v1154_hits[(int64 )v1159_r])), 1, &v1162__ret__out1);
                #line 2242 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1160_end = v1162__ret__out1;
                #line 12416 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2245 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v1160_r_enabled_bytes UNUSED  = 0ULL;
            {
                #line 2246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1160_r_enabled_bytes = DML_combine_bits(v1160_r_enabled_bytes, DML_shlu((DML_shru(enabled_bytes, (uint64 )v1160_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v1160_end * 8ULL - 1ULL) - (uint64 )v1160_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2247)) - 1ULL), (uint64 )v1160_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v1160_r_end * 8ULL - 1ULL) - (uint64 )v1160_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2246)) - 1ULL), (int64 )((uint64 )v1160_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2246)));
                #line 2246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((v1160_r_enabled_bytes) == 0LL)
            continue;
            #line 2252 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v1160_r_value UNUSED  = 0ULL;
            {
                #line 2253 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1160_r_value = DML_combine_bits(v1160_r_value, DML_shlu((DML_shru(value, (uint64 )v1160_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v1160_end * 8ULL - 1ULL) - (uint64 )v1160_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2254)) - 1ULL), (uint64 )v1160_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v1160_r_end * 8ULL - 1ULL) - (uint64 )v1160_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2253)) - 1ULL), (int64 )((uint64 )v1160_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2253)));
                #line 2253 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2255 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((int64 )((uint64 )v1160_r_end - (uint64 )v1160_r_start) == (int64 )(_DML_TM_register___size(v1154_hits[(int64 )v1159_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Write to register %s <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v1154_hits[(int64 )v1159_r], _register, _conf_attribute.object._qname)), (int )((v1154_size) * 2ULL), v1160_r_value);
            #line 2259 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Partial write to register %s[%lld:%lld] <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v1154_hits[(int64 )v1159_r], _register, _conf_attribute.object._qname)), (uint64 )v1160_r_end * 8ULL - 1ULL, (uint64 )v1160_r_start * 8ULL, (int )(((uint64 )v1160_r_end - (uint64 )v1160_r_start) * 2ULL), (DML_shru(v1160_r_value, (uint64 )v1160_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v1160_r_end * 8ULL - 1ULL) - (uint64 )v1160_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2264)) - 1ULL));
            #line 2268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            CALL_TRAIT_METHOD(write_register, write_register, _dev, UPCAST(v1154_hits[(int64 )v1159_r], _register, write_register), (v1160_r_value) & (v1160_r_enabled_bytes), v1160_r_enabled_bytes, aux);
        }
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12450 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank.set */
static void  _DML_TM_bank__set(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 value)
#line 2272 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1169_hits[8LL] UNUSED ;
    #line 2273 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1169_hits, 0, sizeof(_register [8LL]));
    int v1169_num_hits UNUSED  = 0LL;
    uint64 v1169_unmapped_bytes UNUSED  = 0LL;
    #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1170__ret__out1 UNUSED  = 0LL;
        #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1169_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, size, v1169_hits, 1, &v1170__ret__out1);
        #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1169_unmapped_bytes = v1170__ret__out1;
        #line 12468 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2278 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((v1169_unmapped_bytes) == 0LL))
    SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Unmapped inquiry write at 0x%llx", offset);
    #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1172_r UNUSED  = (int32 )0LL;
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1172_r < (int64 )v1169_num_hits; (int64 )++(v1172_r))
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v1173_r_start UNUSED  = 0LL;
            int v1173_r_end UNUSED  = 0LL;
            {
                #line 2285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v1174__ret__out1 UNUSED  = 0LL;
                #line 2285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1173_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v1169_hits[(int64 )v1172_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v1169_hits[(int64 )v1172_r])), offset, size, 1, &v1174__ret__out1);
                #line 2285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1173_r_end = v1174__ret__out1;
                #line 12490 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2288 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v1173_start UNUSED  = 0LL;
            int v1173_end UNUSED  = 0LL;
            {
                #line 2290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v1175__ret__out1 UNUSED  = 0LL;
                #line 2290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1173_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(v1169_hits[(int64 )v1172_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v1169_hits[(int64 )v1172_r])), 1, &v1175__ret__out1);
                #line 2290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1173_end = v1175__ret__out1;
                #line 12502 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2293 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v1173_r_value UNUSED  = (int64 )v1173_r_start == 0LL && (int64 )v1173_r_end == (int64 )(_DML_TM_register___size(v1169_hits[(int64 )v1172_r])) ? 0ULL : (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1169_hits[(int64 )v1172_r], _register, get._get)));
            #line 2295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1173_r_value = DML_combine_bits(v1173_r_value, DML_shlu((DML_shru(value, (uint64 )v1173_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v1173_end * 8ULL - 1ULL) - (uint64 )v1173_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2296)) - 1ULL), (uint64 )v1173_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v1173_r_end * 8ULL - 1ULL) - (uint64 )v1173_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2295)) - 1ULL), (int64 )((uint64 )v1173_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2295)));
                #line 2295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((int64 )((uint64 )v1173_r_end - (uint64 )v1173_r_start) == (int64 )(_DML_TM_register___size(v1169_hits[(int64 )v1172_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Setting register %s <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v1169_hits[(int64 )v1172_r], _register, _conf_attribute.object._qname)), (int )((size) * 2ULL), v1173_r_value);
            #line 2301 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Partially setting register %s[%lld:%lld] <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v1169_hits[(int64 )v1172_r], _register, _conf_attribute.object._qname)), (uint64 )v1173_r_end * 8ULL - 1ULL, (uint64 )v1173_r_start * 8ULL, (int )(((uint64 )v1173_r_end - (uint64 )v1173_r_start) * 2ULL), (DML_shru(v1173_r_value, (uint64 )v1173_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v1173_r_end * 8ULL - 1ULL) - (uint64 )v1173_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2306)) - 1ULL));
            #line 2309 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1169_hits[(int64 )v1172_r], _register, set._set), v1173_r_value);
        }
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12527 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank._memop_set_read_value */
static void  _DML_TM_bank___memop_set_read_value(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 val)
#line 2313 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    SIM_set_mem_op_value_le(memop, val);
    else
    SIM_set_mem_op_value_be(memop, val);
    return;
    #line 2318 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12539 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank._memop_write_value */
static uint64 _DML_TM_bank___memop_write_value(test_t *_dev, bank _bank, generic_transaction_t *memop)
#line 2319 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    return SIM_get_mem_op_value_le(memop);
    else
    return SIM_get_mem_op_value_be(memop);
}
#line 12549 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank._set_read_value */
static void  _DML_TM_bank___set_read_value(test_t *_dev, bank _bank, uint64 size, uint8 *buf, uint64 val)
#line 2325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2326, (size) <= 8LL);
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    #line 2327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_le_t v1185_v UNUSED  = dml_store_uint64_le_t(val);
        memcpy(buf, &v1185_v, size);
    }
    #line 2330 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2330 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_be_t v1186_v UNUSED  = dml_store_uint64_be_t(val);
        memcpy(buf, ((char *)&v1186_v + 8LL) - (size), size);
    }
    return;
    #line 2334 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12571 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank._write_value */
static uint64 _DML_TM_bank___write_value(test_t *_dev, bank _bank, uint64 size, uint8 const *buf)
#line 2335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2336, (size) <= 8LL);
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    #line 2337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_le_t v1189_v UNUSED ;
        #line 2338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1189_v, 0, sizeof(uint64_le_t ));
        memcpy(&v1189_v, buf, size);
        return dml_load_uint64_le_t(v1189_v);
    }
    #line 2341 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2341 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_be_t v1190_v UNUSED ;
        #line 2342 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1190_v, 0, sizeof(uint64_be_t ));
        memcpy(((char *)&v1190_v + 8LL) - (size), buf, size);
        return dml_load_uint64_be_t(v1190_v);
    }
}
#line 12597 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank._bank_obj */
static conf_object_t *_DML_TM_bank___bank_obj(test_t *_dev, bank _bank)
#line 2349 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (!(*(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **));
    #line 2353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **)) = _dmllib_port_obj_from_device_obj(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)), "bank.");
        #line 2353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2355 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **));
}
#line 12613 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank.io_memory_access */
static bool _DML_TM_bank__io_memory_access(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 2360 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v1196_size UNUSED  = (uint64 )SIM_get_mem_op_size(memop);
    bool v1196_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
    conf_object_t *v1196_ini UNUSED  = SIM_get_mem_op_initiator(memop);
    #line 2365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    bool v1196_success UNUSED  = 1;
    if (v1196_inquiry)
    {
        #line 2367 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (SIM_mem_op_is_read(memop))
        #line 2367 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v1198_value UNUSED  = 0LL;
            #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint64 v1200__ret__out0 UNUSED  = 0LL;
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, v1196_size, &v1200__ret__out0))
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                goto throw1;
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1198_value = v1200__ret__out0;
                #line 12640 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw1:
            #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1196_success = 0;
                #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (v1196_success)
            _DML_TM_bank___memop_set_read_value(_dev, _bank, memop, v1198_value);
            #line 2378 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2378 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        #line 2378 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v1204_writevalue UNUSED  = _DML_TM_bank___memop_write_value(_dev, _bank, memop);
            CALL_TRAIT_METHOD(bank, set, _dev, _bank, offset, v1196_size, v1204_writevalue);
        }
        #line 2367 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2382 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    if (SIM_mem_op_is_read(memop))
    #line 2383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v1206_value UNUSED  = 0ULL;
        bool v1206_inquiry_override UNUSED  = 0;
        #line 2388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_read(_DML_TM_bank___bank_obj(_dev, _bank), v1196_ini, &v1206_inquiry_override, &offset, v1196_size, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_read_callbacks, _callback_vect_t *))));
        #line 2390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v1206_inquiry_override)
        {
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v1209__ret__out0 UNUSED  = 0LL;
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, v1196_size, &v1209__ret__out0))
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw2;
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v1206_value = v1209__ret__out0;
            #line 12684 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
        }
        #line 2392 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        {
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v1211__ret__out0 UNUSED  = 0LL;
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, read, _dev, _bank, offset, _DML_M__mask(_dev, v1196_size), aux, &v1211__ret__out0))
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw2;
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v1206_value = v1211__ret__out0;
            #line 12697 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
        }
        #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (false) throw2:
        #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v1196_success = 0;
            #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), v1196_ini, &offset, v1196_size, &v1206_value, &v1196_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_read_callbacks, _callback_vect_t *))));
        #line 2402 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v1196_success)
        _DML_TM_bank___memop_set_read_value(_dev, _bank, memop, v1206_value);
        #line 2405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v1215_writevalue UNUSED  = _DML_TM_bank___memop_write_value(_dev, _bank, memop);
        #line 2408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        bool v1215_suppress UNUSED  = 0;
        #line 2411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_write(_DML_TM_bank___bank_obj(_dev, _bank), v1196_ini, &offset, v1196_size, &v1215_writevalue, &v1215_suppress, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_write_callbacks, _callback_vect_t *))));
        if (!v1215_suppress)
        {
            if (CALL_TRAIT_METHOD(bank, write, _dev, _bank, offset, v1215_writevalue, _DML_M__mask(_dev, v1196_size), aux))
            #line 2414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw3;
            #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw3:
            #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1196_success = 0;
                #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2413 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_write(_DML_TM_bank___bank_obj(_dev, _bank), v1196_ini, &offset, v1196_size, &v1196_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_write_callbacks, _callback_vect_t *))));
    }
    #line 2425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1196_success;
}
#line 12744 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank.transaction_access */
static exception_type_t _DML_TM_bank__transaction_access(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
#line 2429 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v1222_size UNUSED  = (uint64 )SIM_transaction_size(t);
    conf_object_t *v1222_ini UNUSED  = SIM_transaction_initiator(t);
    uint8 v1222_buf[v1222_size] UNUSED ;
    #line 2432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1222_buf, 0, sizeof(uint8 [v1222_size]));
    if (SIM_transaction_is_write(t))
    #line 2433 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        buffer_t v1223_bytes UNUSED ;
        #line 2434 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1223_bytes, 0, sizeof(buffer_t ));
        {
            #line 2435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v1223_bytes.data = v1222_buf;
            #line 2435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        {
            #line 2436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v1223_bytes.len = v1222_size;
            #line 2436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        SIM_get_transaction_bytes(t, v1223_bytes);
    }
    bool v1222_inquiry UNUSED  = SIM_transaction_is_inquiry(t);
    bool v1222_is_read UNUSED  = SIM_transaction_is_read(t);
    if ((v1222_size) <= 8LL)
    {
        #line 2442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (!(_DML_TM_bank___transaction_access(_dev, _bank, v1222_ini, v1222_is_read, v1222_inquiry, offset, v1222_size, v1222_buf, aux)))
        #line 2444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int32 )0x407LL;
        #line 2442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        int v1227_sz UNUSED  = (int )(8ULL - DML_modu(offset, 8ULL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2446));
        uint64 v1227_offs UNUSED  = 0ULL;
        while ((v1227_offs) < (v1222_size))
        #line 2448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            if (!(_DML_TM_bank___transaction_access(_dev, _bank, v1222_ini, v1222_is_read, v1222_inquiry, (offset) + (v1227_offs), (uint64 )v1227_sz, v1222_buf + (v1227_offs), aux)))
            #line 2451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            return (int32 )0x407LL;
            uint64 *v1229_tmp UNUSED  = &v1227_offs;
            #line 2452 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1229_tmp = (*v1229_tmp) + (uint64 )v1227_sz;
            {
                #line 2453 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1227_sz = (int )((v1222_size) - (v1227_offs) < 8LL ? (v1222_size) - (v1227_offs) : 8ULL);
                #line 2453 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
    }
    if (SIM_transaction_is_read(t))
    #line 2456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        bytes_t v1231_bytes UNUSED ;
        #line 2457 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1231_bytes, 0, sizeof(bytes_t ));
        {
            #line 2458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v1231_bytes.data = v1222_buf;
            #line 2458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        {
            #line 2459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v1231_bytes.len = v1222_size;
            #line 2459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        SIM_set_transaction_bytes(t, v1231_bytes);
    }
    #line 2463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
}
#line 12825 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank._transaction_access */
static bool _DML_TM_bank___transaction_access(test_t *_dev, bank _bank, conf_object_t *ini, bool is_read, bool inquiry, uint64 offset, uint64 size, uint8 *buf, void  *aux)
#line 2468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    bool v1235_success UNUSED  = 1;
    if (inquiry)
    {
        #line 2472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (is_read)
        #line 2472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v1237_value UNUSED  = 0LL;
            #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint64 v1239__ret__out0 UNUSED  = 0LL;
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, size, &v1239__ret__out0))
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                goto throw4;
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1237_value = v1239__ret__out0;
                #line 12849 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw4:
            #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1235_success = 0;
                #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2480 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (v1235_success)
            _DML_TM_bank___set_read_value(_dev, _bank, size, buf, v1237_value);
            #line 2483 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2483 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        #line 2483 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v1243_writevalue UNUSED  = _DML_TM_bank___write_value(_dev, _bank, size, buf);
            CALL_TRAIT_METHOD(bank, set, _dev, _bank, offset, size, v1243_writevalue);
        }
        #line 2472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    if (is_read)
    #line 2488 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        bool v1245_inquiry_override UNUSED  = 0;
        #line 2492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_read(_DML_TM_bank___bank_obj(_dev, _bank), ini, &v1245_inquiry_override, &offset, size, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_read_callbacks, _callback_vect_t *))));
        uint64 v1245_value UNUSED  = 0ULL;
        #line 2495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v1245_inquiry_override)
        {
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v1248__ret__out0 UNUSED  = 0LL;
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, size, &v1248__ret__out0))
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw5;
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v1245_value = v1248__ret__out0;
            #line 12893 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
        }
        #line 2497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        {
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v1250__ret__out0 UNUSED  = 0LL;
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, read, _dev, _bank, offset, _DML_M__mask(_dev, size), aux, &v1250__ret__out0))
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw5;
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v1245_value = v1250__ret__out0;
            #line 12906 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
        }
        #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (false) throw5:
        #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v1235_success = 0;
            #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v1245_value, &v1235_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_read_callbacks, _callback_vect_t *))));
        #line 2508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v1235_success)
        _DML_TM_bank___set_read_value(_dev, _bank, size, buf, v1245_value);
        #line 2511 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2511 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2511 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v1254_writevalue UNUSED  = _DML_TM_bank___write_value(_dev, _bank, size, buf);
        #line 2514 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        bool v1254_suppress UNUSED  = 0;
        #line 2517 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_write(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v1254_writevalue, &v1254_suppress, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_write_callbacks, _callback_vect_t *))));
        if (!v1254_suppress)
        {
            if (CALL_TRAIT_METHOD(bank, write, _dev, _bank, offset, v1254_writevalue, _DML_M__mask(_dev, size), aux))
            #line 2520 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw6;
            #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw6:
            #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1235_success = 0;
                #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2519 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2527 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_write(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v1235_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_write_callbacks, _callback_vect_t *))));
    }
    #line 2531 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1235_success;
}
#line 12953 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _get.get */
static uint64 _DML_TM__get__get(test_t *_dev, _get __get)
#line 3443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(get_val, _default_get, _dev, UPCAST(__get, _get, get_val));
    #line 3443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12962 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _set.set */
static void  _DML_TM__set__set(test_t *_dev, _set __set, uint64 value)
#line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(set_val, _default_set, _dev, UPCAST(__set, _set, set_val), value);
    #line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12973 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* init._rec_init */
static void  _DML_TM_init___rec_init(test_t *_dev, init _init)
#line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_init, offsetof(struct _init, _each_init));
        #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__init[__each_in_expr.base_idx + _outer_idx];
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                init v1267_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_init___rec_init(_dev, v1267_obj);
                #line 12996 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(init, init, _dev, _init);
    return;
    #line 391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13007 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* init_val.init */
static void  _DML_TM_init_val__init(test_t *_dev, init _init)
#line 3731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 13012 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    init_val _init_val UNUSED = DOWNCAST(_init, init_val, init);
    #line 3732 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(init_val, _default_init, _dev, _init_val);
    return;
    #line 3733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13019 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* register.set_attribute */
static set_error_t _DML_TM_register__set_attribute(test_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
#line 2946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 13024 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _register __register UNUSED = DOWNCAST(__conf_attribute, _register, _conf_attribute);
    #line 2947 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(__register, _register, set._set), (uint64 )SIM_attr_integer(value));
    return (int32 )0LL;
}
#line 13030 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* register.get_attribute */
static attr_value_t _DML_TM_register__get_attribute(test_t *_dev, _conf_attribute __conf_attribute)
#line 2951 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 13035 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _register __register UNUSED = DOWNCAST(__conf_attribute, _register, _conf_attribute);
    #line 2952 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(__register, _register, get._get)));
}
#line 13040 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* register._size */
static int _DML_TM_register___size(_register __register)
#line 2961 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2961 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int )(DML_div((int64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize), 8LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2961));
    #line 2961 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13049 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* register._num_fields */
static uint32 _DML_TM_register___num_fields(test_t *_dev, _register __register)
#line 2962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint32 v1277_num_fields UNUSED  = (uint32 )0ULL;
    {
        #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, fields));
        #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1278_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                (int64 )(v1277_num_fields)++;
                #line 13073 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1277_num_fields;
}
#line 13082 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* register._field_bits */
static uint64 _DML_TM_register___field_bits(_register __register)
#line 2970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v1281_bits UNUSED  = 0ULL;
    {
        #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, fields));
        #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1282_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v1281_bits = DML_combine_bits(v1281_bits, DML_shlu(0xffffffffffffffffULL, (uint64 )VTABLE_PARAM(UPCAST(v1282_f, field, _lsb), struct __lsb, lsb)), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(v1282_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1282_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(v1282_f, field, _lsb), struct __lsb, lsb)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2973)) - 1ULL), (int64 )VTABLE_PARAM(UPCAST(v1282_f, field, _lsb), struct __lsb, lsb), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2973)));
                    #line 2973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 13110 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2975 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1281_bits;
}
#line 13119 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* register._get_get_fields */
static int _DML_TM_register___get_get_fields(test_t *_dev, _register __register, _get_field *fields, uint64 *_out1)
#line 2980 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v1286_unmapped UNUSED  = 0LL;
    {
        #line 2982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1286_unmapped = DML_combine_bits(v1286_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2982)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2982)));
        #line 2982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v1286_n UNUSED  = (int32 )0LL;
    uint64 v1286_lsbs UNUSED  = 0ULL;
    #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _get_fields));
        #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___get_field[__each_in_expr.base_idx + _outer_idx];
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _get_field v1288_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v1289_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v1288_f, _get_field, _lsb), struct __lsb, lsb);
                    {
                        #line 2989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v1286_lsbs = DML_combine_bits(v1286_lsbs, (uint64 )(DML_shl(1LL, (int64 )v1289_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2989)), DML_shlu(1ULL, (uint64 )v1289_lsb));
                        #line 2989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 2990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v1286_unmapped = DML_combine_bits(v1286_unmapped, DML_shlu(0ULL, (uint64 )v1289_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v1289_lsb + (uint64 )VTABLE_PARAM(UPCAST(v1288_f, _get_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v1289_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2990)) - 1ULL), (int64 )v1289_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2990)));
                        #line 2990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v1286_n);
                }
                #line 13165 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _get_fields));
        #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___get_field[__each_in_expr.base_idx + _outer_idx];
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _get_field v1292_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v1286_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v1292_f, _get_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2995)) - 1ULL)) - 1ULL)] = v1292_f;
                    #line 2995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 13194 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v1286_unmapped;
    #line 2997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1286_n;
}
#line 13205 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* register._get_set_fields */
static int _DML_TM_register___get_set_fields(test_t *_dev, _register __register, _set_field *fields, uint64 *_out1)
#line 3002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v1296_unmapped UNUSED  = 0LL;
    {
        #line 3004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1296_unmapped = DML_combine_bits(v1296_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3004)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3004)));
        #line 3004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v1296_n UNUSED  = (int32 )0LL;
    uint64 v1296_lsbs UNUSED  = 0ULL;
    #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _set_fields));
        #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___set_field[__each_in_expr.base_idx + _outer_idx];
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _set_field v1298_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v1299_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v1298_f, _set_field, _lsb), struct __lsb, lsb);
                    {
                        #line 3011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v1296_lsbs = DML_combine_bits(v1296_lsbs, (uint64 )(DML_shl(1LL, (int64 )v1299_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3011)), DML_shlu(1ULL, (uint64 )v1299_lsb));
                        #line 3011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v1296_unmapped = DML_combine_bits(v1296_unmapped, DML_shlu(0ULL, (uint64 )v1299_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v1299_lsb + (uint64 )VTABLE_PARAM(UPCAST(v1298_f, _set_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v1299_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3012)) - 1ULL), (int64 )v1299_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3012)));
                        #line 3012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v1296_n);
                }
                #line 13251 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _set_fields));
        #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___set_field[__each_in_expr.base_idx + _outer_idx];
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _set_field v1302_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 3017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v1296_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v1302_f, _set_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3017)) - 1ULL)) - 1ULL)] = v1302_f;
                    #line 3017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 13280 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3019 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v1296_unmapped;
    #line 3019 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1296_n;
}
#line 13291 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* register._get_write_fields */
static int _DML_TM_register___get_write_fields(test_t *_dev, _register __register, _write_field *fields, uint64 *_out1)
#line 3024 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v1306_unmapped UNUSED  = 0LL;
    {
        #line 3026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1306_unmapped = DML_combine_bits(v1306_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3026)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3026)));
        #line 3026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v1306_n UNUSED  = (int32 )0LL;
    uint64 v1306_lsbs UNUSED  = 0ULL;
    #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _write_fields));
        #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___write_field[__each_in_expr.base_idx + _outer_idx];
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _write_field v1308_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v1309_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v1308_f, _write_field, _lsb), struct __lsb, lsb);
                    {
                        #line 3033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v1306_lsbs = DML_combine_bits(v1306_lsbs, (uint64 )(DML_shl(1LL, (int64 )v1309_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3033)), DML_shlu(1ULL, (uint64 )v1309_lsb));
                        #line 3033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v1306_unmapped = DML_combine_bits(v1306_unmapped, DML_shlu(0ULL, (uint64 )v1309_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v1309_lsb + (uint64 )VTABLE_PARAM(UPCAST(v1308_f, _write_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v1309_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3034)) - 1ULL), (int64 )v1309_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3034)));
                        #line 3034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v1306_n);
                }
                #line 13337 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _write_fields));
        #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___write_field[__each_in_expr.base_idx + _outer_idx];
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _write_field v1312_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 3039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v1306_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v1312_f, _write_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3039)) - 1ULL)) - 1ULL)] = v1312_f;
                    #line 3039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 13366 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v1306_unmapped;
    #line 3041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1306_n;
}
#line 13377 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* register._get_read_fields */
static int _DML_TM_register___get_read_fields(test_t *_dev, _register __register, _read_field *fields, uint64 *_out1)
#line 3046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v1316_unmapped UNUSED  = 0LL;
    {
        #line 3048 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1316_unmapped = DML_combine_bits(v1316_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3048)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3048)));
        #line 3048 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v1316_n UNUSED  = (int32 )0LL;
    uint64 v1316_lsbs UNUSED  = 0ULL;
    #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _read_fields));
        #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___read_field[__each_in_expr.base_idx + _outer_idx];
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _read_field v1318_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v1319_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v1318_f, _read_field, _lsb), struct __lsb, lsb);
                    {
                        #line 3055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v1316_lsbs = DML_combine_bits(v1316_lsbs, (uint64 )(DML_shl(1LL, (int64 )v1319_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3055)), DML_shlu(1ULL, (uint64 )v1319_lsb));
                        #line 3055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v1316_unmapped = DML_combine_bits(v1316_unmapped, DML_shlu(0ULL, (uint64 )v1319_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v1319_lsb + (uint64 )VTABLE_PARAM(UPCAST(v1318_f, _read_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v1319_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3056)) - 1ULL), (int64 )v1319_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3056)));
                        #line 3056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v1316_n);
                }
                #line 13423 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _read_fields));
        #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___read_field[__each_in_expr.base_idx + _outer_idx];
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _read_field v1322_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 3061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v1316_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v1322_f, _read_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3061)) - 1ULL)) - 1ULL)] = v1322_f;
                    #line 3061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 13452 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v1316_unmapped;
    #line 3063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1316_n;
}
#line 13463 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* register._default_init */
static void  _DML_TM_register___default_init(test_t *_dev, init_val _init_val)
#line 3068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 13468 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _register __register UNUSED = DOWNCAST(_init_val, _register, init_val);
    #line 3068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v1326_mapped UNUSED  = _DML_TM_register___field_bits(__register);
        #line 3074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (v1326_mapped)) | ((VTABLE_PARAM(UPCAST(__register, _register, init_val), struct _init_val, init_val)) & (~(v1326_mapped))), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3075)) - 1ULL);
            #line 3074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3076 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return;
        #line 3076 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3076 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13485 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* register.read_unmapped_bits */
static uint64 _DML_TM_register__read_unmapped_bits(test_t *_dev, _register __register, uint64 enabled_bits, void  *aux)
#line 3078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (enabled_bits);
}
#line 13492 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* register._base_read_register */
static uint64 _DML_TM_register___base_read_register(test_t *_dev, _register __register, uint64 enabled_bytes, void  *aux)
#line 3083 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if ((enabled_bytes) == 0LL)
    return 0ULL;
    #line 3088 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1331_field_bits UNUSED  = _DML_TM_register___field_bits(__register);
    if ((v1331_field_bits) == 0LL)
    #line 3091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (enabled_bytes);
    #line 3093 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v1331_num_fields UNUSED  = 0LL;
    _read_field v1331_fields[64LL] UNUSED ;
    #line 3094 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1331_fields, 0, sizeof(_read_field [64LL]));
    uint64 v1331_unmapped UNUSED  = 0LL;
    {
        #line 3096 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1334__ret__out1 UNUSED  = 0LL;
        #line 3096 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1331_num_fields = _DML_TM_register___get_read_fields(_dev, __register, v1331_fields, &v1334__ret__out1);
        #line 3096 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1331_unmapped = v1334__ret__out1;
        #line 13517 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 3097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1331_default_access_bits UNUSED  = (v1331_unmapped) & (v1331_field_bits);
    uint64 v1331_unmapped_bits UNUSED  = (v1331_unmapped) & (~(v1331_field_bits));
    uint64 v1331_val UNUSED  = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (v1331_default_access_bits)) & (enabled_bytes);
    #line 3101 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v1331_r_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bytes) * 8ULL);
    {
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1335_f UNUSED  = (int32 )0LL;
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1335_f < (int64 )v1331_num_fields; (int64 )(v1335_f)++)
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v1336_f_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v1331_fields[(int64 )v1335_f], _read_field, _lsb), struct __lsb, lsb);
            int v1336_f_msb UNUSED  = (int )(((uint64 )v1336_f_lsb + (uint64 )VTABLE_PARAM(UPCAST(v1331_fields[(int64 )v1335_f], _read_field, _bitsize), struct __bitsize, bitsize)) - 1ULL);
            #line 3106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v1336_f_enabled_bytes UNUSED  = (DML_shru(enabled_bytes, (uint64 )v1336_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v1336_f_msb - (uint64 )v1336_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3106)) - 1ULL);
            if (!((v1336_f_enabled_bytes) == 0LL))
            {
                #line 3108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1331_val = DML_combine_bits(v1331_val, DML_shlu((CALL_TRAIT_METHOD(read_field, read_field, _dev, UPCAST(v1331_fields[(int64 )v1335_f], _read_field, read_field), v1336_f_enabled_bytes, aux)) & (v1336_f_enabled_bytes), (uint64 )v1336_f_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v1336_f_msb - (uint64 )v1336_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3108)) - 1ULL), (int64 )v1336_f_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3108)));
                #line 3108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 3112 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3114 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(((v1331_unmapped_bits) & (enabled_bytes)) == 0LL))
    #line 3117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1331_val = (v1331_val) | ((CALL_TRAIT_METHOD(_register, read_unmapped_bits, _dev, __register, (v1331_unmapped_bits) & (enabled_bytes), aux)) & ((v1331_unmapped_bits) & (enabled_bytes)));
        #line 3117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1331_val;
}
#line 13557 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* register.read_register */
static uint64 _DML_TM_register__read_register(test_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
#line 3123 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 13562 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _register __register UNUSED = DOWNCAST(_read_register, _register, read_register);
    #line 3124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_TM_register___base_read_register(_dev, __register, enabled_bytes, aux);
}
#line 13567 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* register.write_unmapped_bits */
static void  _DML_TM_register__write_unmapped_bits(test_t *_dev, _register __register, uint64 value, uint64 enabled_bits, void  *aux)
#line 3129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    int v1344_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bits) * 8ULL);
    #line 3134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1344_write_outside_fields UNUSED  = DML_shlu(((enabled_bits) & (value)) ^ ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (value)), (uint64 )v1344_lsb);
    #line 3138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((v1344_write_outside_fields) == 0LL))
    #line 3138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        int v1345_unmapped_msb UNUSED  = (int32 )-1LL;
        strbuf_t v1345_ranges UNUSED ;
        #line 3140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1345_ranges, 0, sizeof(strbuf_t ));
        sb_init(&v1345_ranges);
        #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v1346_i UNUSED  = (int )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize);
            #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (; -1LL <= (int64 )v1346_i; (int64 )(v1346_i)--)
            if (0LL <= (int64 )v1346_i && (int64 )((uint8 )(((DML_shru(enabled_bits, (uint64 )v1346_i)) & (1ULL)) & (1ULL))))
            {
                #line 3146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if ((int64 )v1345_unmapped_msb < 0LL)
                {
                    #line 3147 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v1345_unmapped_msb = v1346_i;
                    #line 3147 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 3146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 3148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            #line 3148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (0LL <= (int64 )v1345_unmapped_msb)
            #line 3148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if (!(((DML_shru(v1344_write_outside_fields, (uint64 )v1346_i + 1ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v1345_unmapped_msb - ((uint64 )v1346_i + 1ULL)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3150)) - 1ULL)) == 0LL))
                #line 3150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    char v1351_written[65LL] UNUSED ;
                    #line 3151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    memset((void *)&v1351_written, 0, sizeof(char [65LL]));
                    char v1351_current[65LL] UNUSED ;
                    #line 3152 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    memset((void *)&v1351_current, 0, sizeof(char [65LL]));
                    {
                        #line 3153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        int v1352_bit UNUSED  = (int )((uint64 )v1346_i + 1ULL);
                        #line 3153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v1352_bit <= (int64 )v1345_unmapped_msb; (int64 )(v1352_bit)++)
                        {
                            {
                                #line 3155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v1351_written[(int64 )(((uint64 )v1352_bit - (uint64 )v1346_i) - 1ULL)] = (char )((int64 )((uint8 )(((DML_shru(value, (uint64 )v1352_bit - (uint64 )v1344_lsb)) & (1ULL)) & (1ULL))) ? 49LL : 48LL);
                                #line 3155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            #line 3157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            {
                                #line 3157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v1351_current[(int64 )(((uint64 )v1352_bit - (uint64 )v1346_i) - 1ULL)] = (char )((int64 )((uint8 )(((DML_shru(*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)), (uint64 )v1352_bit)) & (1ULL)) & (1ULL))) ? 49LL : 48LL);
                                #line 3157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            #line 3159 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 3153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 3163 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    sb_addfmt(&v1345_ranges, "\012\011%d:%d (value written = 0b%s, previous value = 0b%s)", v1345_unmapped_msb, (int )((uint64 )v1346_i + 1ULL), v1351_written, v1351_current);
                    {
                        #line 3164 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v1351_written[(int64 )((uint64 )v1345_unmapped_msb - (uint64 )v1346_i)] = (int8 )0LL;
                        #line 3164 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3165 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v1351_current[(int64 )((uint64 )v1345_unmapped_msb - (uint64 )v1346_i)] = (int8 )0LL;
                        #line 3165 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                }
                {
                    #line 3167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v1345_unmapped_msb = (int32 )-1LL;
                    #line 3167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
            }
            #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__register).id), 0ULL, 1ULL, 5ULL);
            #line 3170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, 0LL, "Write outside fields in register %s, bitranges;%s", _DML_TM__qname___qname(_dev, UPCAST(__register, _register, _conf_attribute.object._qname)), sb_str(&v1345_ranges));
            #line 13665 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
        }
        #line 3173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        sb_free(&v1345_ranges);
    }
    return;
    #line 3175 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13673 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* register._base_write_register */
static void  _DML_TM_register___base_write_register(test_t *_dev, _register __register, uint64 value, uint64 enabled_bytes, void  *aux)
#line 3179 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v1360_field_bits UNUSED  = _DML_TM_register___field_bits(__register);
    if ((v1360_field_bits) == 0LL)
    #line 3181 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        {
            #line 3182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~(enabled_bytes))) | ((value) & (enabled_bytes));
            #line 3182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        return;
    }
    int v1360_num_fields UNUSED  = 0LL;
    _write_field v1360_fields[64LL] UNUSED ;
    #line 3186 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1360_fields, 0, sizeof(_write_field [64LL]));
    uint64 v1360_unmapped UNUSED  = 0LL;
    {
        #line 3188 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1363__ret__out1 UNUSED  = 0LL;
        #line 3188 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1360_num_fields = _DML_TM_register___get_write_fields(_dev, __register, v1360_fields, &v1363__ret__out1);
        #line 3188 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1360_unmapped = v1363__ret__out1;
        #line 13701 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 3189 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1360_default_write_bits UNUSED  = (v1360_unmapped) & (v1360_field_bits);
    uint64 v1360_unmapped_bits UNUSED  = (v1360_unmapped) & (~(v1360_field_bits));
    if ((enabled_bytes) == 0LL)
    return;
    #line 3195 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v1360_r_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bytes) * 8ULL);
    int v1360_r_msb UNUSED  = (int )(_DML_M__enabled_bytes_to_size(_dev, enabled_bytes) * 8ULL - 1ULL);
    {
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1365_f UNUSED  = (int32 )0LL;
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1365_f < (int64 )v1360_num_fields; (int64 )(v1365_f)++)
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v1366_f_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v1360_fields[(int64 )v1365_f], _write_field, _lsb), struct __lsb, lsb);
            int v1366_f_msb UNUSED  = (int )(((uint64 )v1366_f_lsb + (uint64 )VTABLE_PARAM(UPCAST(v1360_fields[(int64 )v1365_f], _write_field, _bitsize), struct __bitsize, bitsize)) - 1ULL);
            #line 3201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v1366_f_enabled_bytes UNUSED  = (DML_shru(enabled_bytes, (uint64 )v1366_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v1366_f_msb - (uint64 )v1366_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3201)) - 1ULL);
            if (!((v1366_f_enabled_bytes) == 0LL))
            #line 3202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                uint64 v1367_f_value UNUSED  = (DML_shru(value, (uint64 )v1366_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v1366_f_msb - (uint64 )v1366_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3203)) - 1ULL);
                #line 3205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                CALL_TRAIT_METHOD(write_field, write_field, _dev, UPCAST(v1360_fields[(int64 )v1365_f], _write_field, write_field), (v1367_f_value) & (v1366_f_enabled_bytes), v1366_f_enabled_bytes, aux);
            }
        }
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~((v1360_default_write_bits) & (enabled_bytes)))) | (((value) & (v1360_default_write_bits)) & (enabled_bytes));
        #line 3209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(((v1360_unmapped_bits) & (enabled_bytes)) == 0LL))
    #line 3214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_register, write_unmapped_bits, _dev, __register, (value) & (v1360_unmapped_bits), (v1360_unmapped_bits) & (enabled_bytes), aux);
    return;
    #line 3215 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13745 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* register.write_register */
static void  _DML_TM_register__write_register(test_t *_dev, write_register _write_register, uint64 value, uint64 enabled_bytes, void  *aux)
#line 3218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 13750 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _register __register UNUSED = DOWNCAST(_write_register, _register, write_register);
    #line 3219 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_register___base_write_register(_dev, __register, value, enabled_bytes, aux);
    return;
    #line 3220 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13757 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* register.set_val */
static void  _DML_TM_register__set_val(test_t *_dev, set_val _set_val, uint64 value)
#line 3223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 13762 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _register __register UNUSED = DOWNCAST(_set_val, _register, set._set.set_val);
    #line 3224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(value, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3224)) - 1ULL);
        #line 3224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 3225 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13773 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* register.get_val */
static uint64 _DML_TM_register__get_val(test_t *_dev, get_val _get_val)
#line 3226 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 13778 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _register __register UNUSED = DOWNCAST(_get_val, _register, get._get.get_val);
    #line 3227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (DML_shru(*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3227)) - 1ULL);
}
#line 13783 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* register._default_get */
static uint64 _DML_TM_register___default_get(test_t *_dev, get_val _get_val)
#line 3230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 13788 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _register __register UNUSED = DOWNCAST(_get_val, _register, get._get.get_val);
    #line 3230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _get_field v1377_fields[64LL] UNUSED ;
        #line 3231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1377_fields, 0, sizeof(_get_field [64LL]));
        int v1377_num UNUSED  = 0LL;
        uint64 v1377_unmapped UNUSED  = 0LL;
        {
            #line 3234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v1378__ret__out1 UNUSED  = 0LL;
            #line 3234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v1377_num = _DML_TM_register___get_get_fields(_dev, __register, v1377_fields, &v1378__ret__out1);
            #line 3234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v1377_unmapped = v1378__ret__out1;
            #line 13804 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
        }
        #line 3235 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1377_val UNUSED  = (_DML_TM_register__get_val(_dev, UPCAST(__register, _register, get._get.get_val))) & (v1377_unmapped);
        {
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v1379_i UNUSED  = (int32 )0LL;
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (; (int64 )v1379_i < (int64 )v1377_num; (int64 )(v1379_i)++)
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                int v1380_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v1377_fields[(int64 )v1379_i], _get_field, _lsb), struct __lsb, lsb);
                {
                    #line 3238 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v1377_val = DML_combine_bits(v1377_val, DML_shlu(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1377_fields[(int64 )v1379_i], _get_field, get._get)), (uint64 )v1380_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v1380_lsb + (uint64 )VTABLE_PARAM(UPCAST(v1377_fields[(int64 )v1379_i], _get_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v1380_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3238)) - 1ULL), (int64 )v1380_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3238)));
                    #line 3238 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
            }
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3240 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return v1377_val;
        #line 13826 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 3241 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13830 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* register._default_set */
static void  _DML_TM_register___default_set(test_t *_dev, set_val _set_val, uint64 value)
#line 3243 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 13835 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _register __register UNUSED = DOWNCAST(_set_val, _register, set._set.set_val);
    #line 3243 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _set_field v1383_fields[64LL] UNUSED ;
        #line 3244 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1383_fields, 0, sizeof(_set_field [64LL]));
        int v1383_num UNUSED  = 0LL;
        uint64 v1383_unmapped UNUSED  = 0LL;
        {
            #line 3247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v1384__ret__out1 UNUSED  = 0LL;
            #line 3247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v1383_num = _DML_TM_register___get_set_fields(_dev, __register, v1383_fields, &v1384__ret__out1);
            #line 3247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v1383_unmapped = v1384__ret__out1;
            #line 13851 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
        }
        #line 3248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~(v1383_unmapped))) | ((value) & (v1383_unmapped)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3249)) - 1ULL);
            #line 3248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v1386_i UNUSED  = (int32 )0LL;
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (; (int64 )v1386_i < (int64 )v1383_num; (int64 )(v1386_i)++)
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                int v1387_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v1383_fields[(int64 )v1386_i], _set_field, _lsb), struct __lsb, lsb);
                CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1383_fields[(int64 )v1386_i], _set_field, set._set), (DML_shru(value, (uint64 )v1387_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v1387_lsb + (uint64 )VTABLE_PARAM(UPCAST(v1383_fields[(int64 )v1386_i], _set_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v1387_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3252)) - 1ULL));
            }
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return;
        #line 3254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13878 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* field.get_val */
static uint64 _DML_TM_field__get_val(test_t *_dev, get_val _get_val)
#line 3332 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 13883 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    field _field UNUSED = DOWNCAST(_get_val, field, _get.get_val);
    #line 3333 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (DML_shru(*(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)), (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb))) & ((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(_field, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3333)) - 1ULL);
}
#line 13888 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* field.set_val */
static void  _DML_TM_field__set_val(test_t *_dev, set_val _set_val, uint64 val)
#line 3336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 13893 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    field _field UNUSED = DOWNCAST(_set_val, field, _set.set_val);
    #line 3337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)) = DML_combine_bits(*(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)), DML_shlu(val, (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(_field, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3337)) - 1ULL), (int64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3337)));
        #line 3337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 3338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13904 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* field._default_get */
static uint64 _DML_TM_field___default_get(test_t *_dev, get_val _get_val)
#line 3340 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 13909 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    field _field UNUSED = DOWNCAST(_get_val, field, _get.get_val);
    #line 3341 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_TM_field__get_val(_dev, UPCAST(_field, field, _get.get_val));
}
#line 13914 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* field._default_set */
static void  _DML_TM_field___default_set(test_t *_dev, set_val _set_val, uint64 value)
#line 3343 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 13919 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    field _field UNUSED = DOWNCAST(_set_val, field, _set.set_val);
    #line 3344 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_field__set_val(_dev, UPCAST(_field, field, _set.set_val), value);
    return;
    #line 3345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13926 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* field._default_init */
static void  _DML_TM_field___default_init(test_t *_dev, init_val _init_val)
#line 3347 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 13931 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    field _field UNUSED = DOWNCAST(_init_val, field, init_val);
    #line 3348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_field__set_val(_dev, UPCAST(_field, field, _set.set_val), VTABLE_PARAM(UPCAST(_field, field, init_val), struct _init_val, init_val));
    return;
    #line 3349 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13938 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _custom_event._callback */
static void  _DML_TM__custom_event___callback(test_t *_dev, event _event, void  *data)
#line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 13943 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_custom_event, event, _dev, __custom_event, data);
    #line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13951 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _custom_event._describe_event */
static char *_DML_TM__custom_event___describe_event(test_t *_dev, event _event, void  *data)
#line 4033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 13956 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return MM_STRDUP(!(VTABLE_PARAM(UPCAST(__custom_event, _custom_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__custom_event, _custom_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__custom_event, _custom_event, _event.event.object._qname))));
}
#line 13961 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _custom_event._get_event_info */
static attr_value_t _DML_TM__custom_event___get_event_info(test_t *_dev, event _event, void  *data)
#line 4036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 13966 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD(_custom_event, get_event_info, _dev, __custom_event, data);
}
#line 13971 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _custom_event._set_event_info */
static void  *_DML_TM__custom_event___set_event_info(test_t *_dev, event _event, attr_value_t info)
#line 4039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 13976 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD(_custom_event, set_event_info, _dev, __custom_event, info);
}
#line 13981 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _custom_event._destroy */
static void  _DML_TM__custom_event___destroy(test_t *_dev, event _event, void  *data)
#line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 13986 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_custom_event, destroy, _dev, __custom_event, data);
    #line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13994 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _time_event._post */
static void  _DML_TM__time_event___post(test_t *_dev, _time_event __time_event, double when, void  *data)
#line 3944 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    conf_object_t *v1413_clk UNUSED  = SIM_object_clock(&_dev->obj);
    if (v1413_clk == NULL)
    SIM_LOG_ERROR(&_dev->obj, 0LL, "The 'queue' attribute is not set, cannot post event");
    #line 3949 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    SIM_event_post_time(v1413_clk, *VTABLE_PARAM(UPCAST(__time_event, _time_event, _event.event), struct _event, _pevclass), &_dev->obj, when, data);
    return;
    #line 3951 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14008 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _time_event._next */
static double _DML_TM__time_event___next(test_t *_dev, _time_event __time_event, void  *data)
#line 3952 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return SIM_event_find_next_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__time_event, _time_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, data);
    #line 3955 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14016 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* custom_time_event.post */
static void  _DML_TM_custom_time_event__post(test_t *_dev, custom_time_event _custom_time_event, double when, void  *data)
#line 4065 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__time_event___post(_dev, UPCAST(_custom_time_event, custom_time_event, _time_event), when, data);
    return;
    #line 4067 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14025 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _cycle_event._post */
static void  _DML_TM__cycle_event___post(test_t *_dev, _cycle_event __cycle_event, uint64 when, void  *data)
#line 3959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    conf_object_t *v1419_clk UNUSED  = SIM_object_clock(&_dev->obj);
    if (v1419_clk == NULL)
    SIM_LOG_ERROR(&_dev->obj, 0LL, "The 'queue' attribute is not set, cannot post event");
    #line 3964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    SIM_event_post_cycle(v1419_clk, *VTABLE_PARAM(UPCAST(__cycle_event, _cycle_event, _event.event), struct _event, _pevclass), &_dev->obj, (int64 )when, data);
    return;
    #line 3966 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14039 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _cycle_event._next */
static uint64 _DML_TM__cycle_event___next(test_t *_dev, _cycle_event __cycle_event, void  *data)
#line 3967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (uint64 )SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__cycle_event, _cycle_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, data);
    #line 3970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14047 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* custom_cycle_event.post */
static void  _DML_TM_custom_cycle_event__post(test_t *_dev, custom_cycle_event _custom_cycle_event, cycles_t when, void  *data)
#line 4071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_custom_cycle_event, custom_cycle_event, _cycle_event), (uint64 )when, data);
    return;
    #line 4073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14056 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _uint64_event._callback */
static void  _DML_TM__uint64_event___callback(test_t *_dev, event _event, void  *user)
#line 4078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14061 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_uint64_event, event, _dev, __uint64_event, (uint64 )((uintptr_t )((uint64 )user)));
    return;
    #line 4080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14068 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _uint64_event._describe_event */
static char *_DML_TM__uint64_event___describe_event(test_t *_dev, event _event, void  *data)
#line 4081 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14073 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_describe_uint64_event(!(VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__uint64_event, _uint64_event, _event.event.object._qname))), (uint64 )((uintptr_t )((uint64 )data)));
    #line 4084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14079 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _uint64_event._get_event_info */
static attr_value_t _DML_TM__uint64_event___get_event_info(test_t *_dev, event _event, void  *data)
#line 4085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14084 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_uint64((uint64 )((uintptr_t )((uint64 )data)));
}
#line 14089 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _uint64_event._set_event_info */
static void  *_DML_TM__uint64_event___set_event_info(test_t *_dev, event _event, attr_value_t info)
#line 4088 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14094 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_uint64(info))
    #line 4091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_LOG_ERROR(&_dev->obj, 0LL, "negative integer in event info: %lld", (uint64 )SIM_attr_integer(info));
    #line 4093 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, (uint64 )SIM_attr_integer(info));
}
#line 14103 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _uint64_event._destroy */
static void  _DML_TM__uint64_event___destroy(test_t *_dev, event _event, void  *data)
#line 4095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14108 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 4095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14114 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _uint64_event._int_to_voidp */
static void  *_DML_TM__uint64_event___int_to_voidp(test_t *_dev, _uint64_event __uint64_event, uint64 val)
#line 4097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 4099, (uint64 )sizeof(uintptr_t ) == (uint64 )sizeof(uint64 ));
    return (void  *)((uintptr_t )val);
}
#line 14123 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _uint64_event.posted */
static bool _DML_TM__uint64_event__posted(test_t *_dev, _uint64_event __uint64_event, uint64 data)
#line 4103 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0LL <= SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, data));
    #line 4107 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14131 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _uint64_event.remove */
static void  _DML_TM__uint64_event__remove(test_t *_dev, _uint64_event __uint64_event, uint64 data)
#line 4109 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4111 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, data));
    return;
    #line 4112 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14141 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* uint64_time_event.post */
static void  _DML_TM_uint64_time_event__post(test_t *_dev, uint64_time_event _uint64_time_event, double when, uint64 data)
#line 4118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__time_event___post(_dev, UPCAST(_uint64_time_event, uint64_time_event, _time_event), when, _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_time_event, uint64_time_event, _uint64_event), data));
    return;
    #line 4120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14150 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* uint64_time_event.next */
static double _DML_TM_uint64_time_event__next(test_t *_dev, uint64_time_event _uint64_time_event, uint64 data)
#line 4121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__time_event___next(_dev, UPCAST(_uint64_time_event, uint64_time_event, _time_event), _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_time_event, uint64_time_event, _uint64_event), data));
}
#line 14157 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _simple_event._describe_event */
static char *_DML_TM__simple_event___describe_event(test_t *_dev, event _event, void  *data)
#line 3978 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14162 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3979 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return MM_STRDUP(!(VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname))));
}
#line 14167 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _simple_event._get_event_info */
static attr_value_t _DML_TM__simple_event___get_event_info(test_t *_dev, event _event, void  *data)
#line 3981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14172 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(data == NULL))
    #line 3984 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_LOG_ERROR(&_dev->obj, 0LL, "%s: non-NULL event data", _DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname)));
    #line 3986 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
}
#line 14181 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _simple_event._set_event_info */
static void  *_DML_TM__simple_event___set_event_info(test_t *_dev, event _event, attr_value_t info)
#line 3988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14186 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_nil(info))
    SIM_LOG_ERROR(&_dev->obj, 0LL, "%s: strange event info", _DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname)));
    #line 3992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return NULL;
}
#line 14194 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _simple_event._callback */
static void  _DML_TM__simple_event___callback(test_t *_dev, event _event, void  *data)
#line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14199 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(_simple_event, event, _dev, __simple_event);
    #line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14207 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _simple_event._destroy */
static void  _DML_TM__simple_event___destroy(test_t *_dev, event _event, void  *data)
#line 3995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14212 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14218 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _simple_event.posted */
static bool _DML_TM__simple_event__posted(test_t *_dev, _simple_event __simple_event)
#line 3997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0LL <= SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, NULL);
    #line 4000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14226 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _simple_event.remove */
static void  _DML_TM__simple_event__remove(test_t *_dev, _simple_event __simple_event)
#line 4002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, NULL);
    return;
    #line 4005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14236 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* simple_time_event.post */
static void  _DML_TM_simple_time_event__post(test_t *_dev, simple_time_event _simple_time_event, double when)
#line 4009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__time_event___post(_dev, UPCAST(_simple_time_event, simple_time_event, _time_event), when, NULL);
    return;
    #line 4011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14245 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* simple_time_event.next */
static double _DML_TM_simple_time_event__next(test_t *_dev, simple_time_event _simple_time_event)
#line 4012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__time_event___next(_dev, UPCAST(_simple_time_event, simple_time_event, _time_event), NULL);
}
#line 14252 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* simple_cycle_event.post */
static void  _DML_TM_simple_cycle_event__post(test_t *_dev, simple_cycle_event _simple_cycle_event, cycles_t when)
#line 4018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_simple_cycle_event, simple_cycle_event, _cycle_event), (uint64 )when, NULL);
    return;
    #line 4020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14261 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* simple_cycle_event.next */
static cycles_t _DML_TM_simple_cycle_event__next(test_t *_dev, simple_cycle_event _simple_cycle_event)
#line 4021 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (cycles_t )(_DML_TM__cycle_event___next(_dev, UPCAST(_simple_cycle_event, simple_cycle_event, _cycle_event), NULL));
}
#line 14268 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* connect.validate */
static bool _DML_TM_connect__validate(test_t *_dev, _connect __connect, conf_object_t *obj)
#line 1359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 1;
}
#line 14275 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* connect.set_attribute */
static set_error_t _DML_TM_connect__set_attribute(test_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
#line 1379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14280 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _connect __connect UNUSED = DOWNCAST(__conf_attribute, _connect, _conf_attribute);
    #line 1379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        conf_object_t *v1475_obj UNUSED  = NULL;
        char const *v1475_port UNUSED  = NULL;
        #line 1384 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (SIM_attr_is_object(value))
        {
            #line 1385 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v1475_obj = SIM_attr_object(value);
            #line 1385 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        else
        #line 1386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (SIM_attr_is_list(value))
        #line 1386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            {
                #line 1387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1475_obj = SIM_attr_object(SIM_attr_list_item(value, (uint32 )0ULL));
                #line 1387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 1388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1475_port = SIM_attr_string(SIM_attr_list_item(value, (uint32 )1ULL));
                #line 1388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1392 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v1475_obj == *(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)) && (*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL ? v1475_port == NULL : !(v1475_port == NULL) && (int64 )strcmp(v1475_port, *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **))) == 0LL))
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int32 )0LL;
        #line 1398 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (!(v1475_obj == NULL))
        #line 1398 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            bool v1480_valid UNUSED  = 1;
            {
                #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _each_in_t __each_in_expr = _vtable_sequence_param(__connect, offsetof(struct __connect, _each_interface));
                #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    _vtable_list_t _list = _each__interface[__each_in_expr.base_idx + _outer_idx];
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    uint32 _num = _list.num / __each_in_expr.array_size;
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    uint32 _start = _num * __each_in_expr.array_idx;
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        _interface v1481_iface UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                        if (VTABLE_PARAM(v1481_iface, struct __interface, _required))
                        {
                            #line 1402 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            if (SIM_c_get_port_interface(v1475_obj, VTABLE_PARAM(UPCAST(v1481_iface, _interface, object.name), struct _name, name), v1475_port) == NULL)
                            {
                                if (!(v1475_port == NULL))
                                #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                SIM_c_attribute_error("Interface '%s' not found for port '%s' in object '%s'", VTABLE_PARAM(UPCAST(v1481_iface, _interface, object.name), struct _name, name), v1475_port, SIM_object_name(v1475_obj));
                                else
                                #line 1413 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                SIM_c_attribute_error("The %s object does not implement the required %s interface", SIM_object_name(v1475_obj), VTABLE_PARAM(UPCAST(v1481_iface, _interface, object.name), struct _name, name));
                                {
                                    #line 1414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                    v1480_valid = 0;
                                    #line 1414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                }
                            }
                            #line 1402 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 14354 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
                    }
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (!v1480_valid)
            return (int32 )2LL;
            char const *v1480_old_port UNUSED  = *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **));
            {
                #line 1421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = v1475_port;
                #line 1421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            bool v1480_ok UNUSED  = CALL_TRAIT_METHOD(_connect, validate, _dev, __connect, v1475_obj);
            {
                #line 1423 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = v1480_old_port;
                #line 1423 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            if (!v1480_ok)
            return (int32 )3LL;
            #line 1427 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1430 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (!(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL))
        MM_FREE((void  *)*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)));
        {
            #line 1432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = !(v1475_port == NULL) ? MM_STRDUP(v1475_port) : NULL;
            #line 1432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1434 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        CALL_TRAIT_METHOD(_connect, set, _dev, __connect, v1475_obj);
        return (int32 )0LL;
        #line 14390 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 1436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14394 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* connect.set */
static void  _DML_TM_connect__set(test_t *_dev, _connect __connect, conf_object_t *obj)
#line 1438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 1439 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)) = obj;
        #line 1439 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    {
        #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__connect, offsetof(struct __connect, _each_interface));
        #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__interface[__each_in_expr.base_idx + _outer_idx];
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _interface v1493_iface UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 1441 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    *(VTABLE_SESSION(_dev, v1493_iface, struct __interface, val, void const  **)) = obj == NULL ? NULL : SIM_c_get_port_interface(obj, VTABLE_PARAM(UPCAST(v1493_iface, _interface, object.name), struct _name, name), *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)));
                    #line 1441 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 14426 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 1444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14436 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* connect.get_attribute */
static attr_value_t _DML_TM_connect__get_attribute(test_t *_dev, _conf_attribute __conf_attribute)
#line 1446 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14441 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _connect __connect UNUSED = DOWNCAST(__conf_attribute, _connect, _conf_attribute);
    #line 1447 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL))
    return SIM_make_attr_list((uint32 )2ULL, SIM_make_attr_object(*(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **))), SIM_make_attr_string(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **))));
    #line 1450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    return SIM_make_attr_object(*(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)));
}
#line 14450 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* port._port_obj */
static conf_object_t *_DML_TM_port___port_obj(test_t *_dev, port _port)
#line 1564 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (!(*(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **));
    #line 1568 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1568 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) = _dmllib_port_obj_from_device_obj(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_port, port, object._qname)), "port.");
        #line 1568 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1570, !(*(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) == NULL));
    return *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **));
}
#line 14467 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* attribute.set_attribute */
static set_error_t _DML_TM_attribute__set_attribute(test_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
#line 907 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14472 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    attribute _attribute UNUSED = DOWNCAST(__conf_attribute, attribute, _conf_attribute);
    #line 909 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (CALL_TRAIT_METHOD(attribute, set, _dev, _attribute, value))
    #line 909 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    goto throw7;
    return (int32 )0LL;
    #line 912 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    throw7:;
    #line 912 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )3LL;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14485 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* attribute.get_attribute */
static attr_value_t _DML_TM_attribute__get_attribute(test_t *_dev, _conf_attribute __conf_attribute)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14490 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    attribute _attribute UNUSED = DOWNCAST(__conf_attribute, attribute, _conf_attribute);
    #line 917 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(attribute, get, _dev, _attribute);
}
#line 14495 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bool_attr.init */
static void  _DML_TM_bool_attr__init(test_t *_dev, init _init)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14500 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    bool_attr _bool_attr UNUSED = DOWNCAST(_init, bool_attr, init);
    #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)) = VTABLE_PARAM(_bool_attr, struct _bool_attr, init_val);
        #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14511 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bool_attr.get */
static attr_value_t _DML_TM_bool_attr__get(test_t *_dev, attribute _attribute)
#line 1214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14516 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    bool_attr _bool_attr UNUSED = DOWNCAST(_attribute, bool_attr, attribute);
    #line 1215 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_boolean(*(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)));
}
#line 14521 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bool_attr.set */
static bool _DML_TM_bool_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1217 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14526 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    bool_attr _bool_attr UNUSED = DOWNCAST(_attribute, bool_attr, attribute);
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)) = SIM_attr_boolean(val);
        #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1219 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14537 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* double_attr.init */
static void  _DML_TM_double_attr__init(test_t *_dev, init _init)
#line 1269 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14542 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    double_attr _double_attr UNUSED = DOWNCAST(_init, double_attr, init);
    #line 1270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)) = VTABLE_PARAM(_double_attr, struct _double_attr, init_val);
        #line 1270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1271 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14553 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* double_attr.get */
static attr_value_t _DML_TM_double_attr__get(test_t *_dev, attribute _attribute)
#line 1272 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14558 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    double_attr _double_attr UNUSED = DOWNCAST(_attribute, double_attr, attribute);
    #line 1273 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_floating(*(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)));
}
#line 14563 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* double_attr.set */
static bool _DML_TM_double_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1275 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14568 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    double_attr _double_attr UNUSED = DOWNCAST(_attribute, double_attr, attribute);
    #line 1276 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1276 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)) = SIM_attr_floating(val);
        #line 1276 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14579 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* uint64_attr.init */
static void  _DML_TM_uint64_attr__init(test_t *_dev, init _init)
#line 1227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14584 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_init, uint64_attr, init);
    #line 1228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)) = VTABLE_PARAM(_uint64_attr, struct _uint64_attr, init_val);
        #line 1228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1229 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14595 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* uint64_attr.get */
static attr_value_t _DML_TM_uint64_attr__get(test_t *_dev, attribute _attribute)
#line 1230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14600 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_attribute, uint64_attr, attribute);
    #line 1231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_uint64(*(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)));
}
#line 14605 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* uint64_attr.set */
static bool _DML_TM_uint64_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1233 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14610 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_attribute, uint64_attr, attribute);
    #line 1234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_uint64(val))
    #line 1234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_c_attribute_error("negative integer value: %lld", SIM_attr_integer(val));
        return 1;
    }
    {
        #line 1239 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)) = (uint64 )SIM_attr_integer(val);
        #line 1239 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1240 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14628 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* int64_attr.init */
static void  _DML_TM_int64_attr__init(test_t *_dev, init _init)
#line 1248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14633 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    int64_attr _int64_attr UNUSED = DOWNCAST(_init, int64_attr, init);
    #line 1249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)) = VTABLE_PARAM(_int64_attr, struct _int64_attr, init_val);
        #line 1249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14644 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* int64_attr.get */
static attr_value_t _DML_TM_int64_attr__get(test_t *_dev, attribute _attribute)
#line 1251 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14649 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    int64_attr _int64_attr UNUSED = DOWNCAST(_attribute, int64_attr, attribute);
    #line 1252 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_int64(*(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)));
}
#line 14654 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* int64_attr.set */
static bool _DML_TM_int64_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14659 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    int64_attr _int64_attr UNUSED = DOWNCAST(_attribute, int64_attr, attribute);
    #line 1255 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_int64(val))
    #line 1255 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1257 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_c_attribute_error("integer value too large: %llu", (uint64 )SIM_attr_integer(val));
        return 1;
    }
    {
        #line 1260 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)) = SIM_attr_integer(val);
        #line 1260 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1261 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14677 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* hard_reset.hard_reset */
static void  _DML_TM_hard_reset__hard_reset(test_t *_dev, _hard_reset __hard_reset)
#line 221 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    CALL_TRAIT_METHOD0(_hard_reset, _default_hard_reset, _dev, __hard_reset);
    return;
    #line 223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 14686 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* hard_reset._default_hard_reset */
static void  _DML_TM_hard_reset___default_hard_reset(test_t *_dev, _hard_reset __hard_reset)
#line 224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    _DML_TM_hard_reset__hard_reset_subobjs(_dev, __hard_reset);
    return;
    #line 226 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 14695 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* hard_reset.hard_reset_subobjs */
static void  _DML_TM_hard_reset__hard_reset_subobjs(test_t *_dev, _hard_reset __hard_reset)
#line 227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    {
        #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__hard_reset, offsetof(struct __hard_reset, _each_hard_reset));
        #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            _vtable_list_t _list = _each__hard_reset[__each_in_expr.base_idx + _outer_idx];
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            {
                #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                _hard_reset v1551_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(_hard_reset, hard_reset, _dev, v1551_obj);
                #line 14718 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
        #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    #line 230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 14728 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* soft_reset.soft_reset */
static void  _DML_TM_soft_reset__soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 280 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    CALL_TRAIT_METHOD0(_soft_reset, _default_soft_reset, _dev, __soft_reset);
    return;
    #line 282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 14737 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* soft_reset._default_soft_reset */
static void  _DML_TM_soft_reset___default_soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 283 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    _DML_TM_soft_reset__soft_reset_subobjs(_dev, __soft_reset);
    return;
    #line 285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 14746 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* soft_reset.soft_reset_subobjs */
static void  _DML_TM_soft_reset__soft_reset_subobjs(test_t *_dev, _soft_reset __soft_reset)
#line 286 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    {
        #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__soft_reset, offsetof(struct __soft_reset, _each_soft_reset));
        #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            _vtable_list_t _list = _each__soft_reset[__each_in_expr.base_idx + _outer_idx];
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            {
                #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                _soft_reset v1558_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(_soft_reset, soft_reset, _dev, v1558_obj);
                #line 14769 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
        #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    #line 289 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 289 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 14779 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* write.write_field */
static void  _DML_TM_write__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 3685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14784 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    __write ___write UNUSED = DOWNCAST(_write_field, __write, write_field);
    #line 3686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((enabled_bits) == 0LL))
    #line 3686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v1561_patched UNUSED  = (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(___write, __write, _get))) & (~(enabled_bits));
        CALL_TRAIT_METHOD(__write, write, _dev, ___write, (v1561_patched) | ((val) & (enabled_bits)));
    }
    return;
    #line 3690 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14796 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* write.write */
static void  _DML_TM_write__write(test_t *_dev, __write ___write, uint64 val)
#line 3692 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(___write, __write, _set), val);
    return;
    #line 3694 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14805 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* read.read_field */
static uint64 _DML_TM_read__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 3654 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 14810 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    __read ___read UNUSED = DOWNCAST(_read_field, __read, read_field);
    #line 3655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (enabled_bits) == 0LL ? 0ULL : (CALL_TRAIT_METHOD0(__read, read, _dev, ___read)) & (enabled_bits);
}
#line 14815 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* read.read */
static uint64 _DML_TM_read__read(test_t *_dev, __read ___read)
#line 3658 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(___read, __read, _get));
}
#line 14822 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _simple_write._simple_write */
static void  _DML_TM__simple_write___simple_write(test_t *_dev, _simple_write __simple_write, uint64 value, uint64 enabled_bits)
#line 891 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    uint64 v1570_patched UNUSED  = (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__simple_write, _simple_write, get_val))) & (~(enabled_bits));
    CALL_TRAIT_METHOD(set_val, set_val, _dev, UPCAST(__simple_write, _simple_write, set_val), (v1570_patched) | ((value) & (enabled_bits)));
    return;
    #line 894 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 14832 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _log_unimpl_write.write_field */
static void  _DML_TM__log_unimpl_write__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 788 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 14837 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _log_unimpl_write __log_unimpl_write UNUSED = DOWNCAST(_write_field, _log_unimpl_write, write_field);
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(__log_unimpl_write, _log_unimpl_write, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _simple_write.get_val))) & (enabled_bits))))
    #line 791 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 791 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__log_unimpl_write).id), 1ULL, 1ULL, 3ULL);
        #line 791 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to unimplemented %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(__log_unimpl_write, _log_unimpl_write, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _simple_write.get_val)));
        #line 14847 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 796 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _simple_write), val, enabled_bits);
    return;
    #line 797 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 14854 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _log_unimpl_read.read_field */
static uint64 _DML_TM__log_unimpl_read__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 777 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 14859 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _log_unimpl_read __log_unimpl_read UNUSED = DOWNCAST(_read_field, _log_unimpl_read, read_field);
    #line 778 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(__log_unimpl_read, _log_unimpl_read, _reg_or_field), struct __reg_or_field, is_register))
    {
        #line 779 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__log_unimpl_read).id), 2ULL, 1ULL, 3ULL);
        #line 779 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Read, "Read from unimplemented register %s (contents = %#llx).", _DML_TM__qname___qname(_dev, UPCAST(__log_unimpl_read, _log_unimpl_read, _qname)), CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_read, _log_unimpl_read, get_val)));
        #line 14868 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_read, _log_unimpl_read, get_val))) & (enabled_bits);
}
#line 14873 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* silent_unimpl.write_field */
static void  _DML_TM_silent_unimpl__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 14878 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    silent_unimpl _silent_unimpl UNUSED = DOWNCAST(_write_field, silent_unimpl, write_field);
    #line 927 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(_silent_unimpl, silent_unimpl, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val))) & (enabled_bits))))
    #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_silent_unimpl).id), 3ULL, 2ULL, 3ULL);
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to unimplemented %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_silent_unimpl, silent_unimpl, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_silent_unimpl, silent_unimpl, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val)));
        #line 14888 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 934 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write), val, enabled_bits);
    return;
    #line 935 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 14895 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* silent_unimpl.read_field */
static uint64 _DML_TM_silent_unimpl__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 936 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 14900 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    silent_unimpl _silent_unimpl UNUSED = DOWNCAST(_read_field, silent_unimpl, read_field);
    #line 937 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(_silent_unimpl, silent_unimpl, _reg_or_field), struct __reg_or_field, is_register))
    {
        #line 938 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_silent_unimpl).id), 4ULL, 2ULL, 3ULL);
        #line 938 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Read, "Read from unimplemented register %s (contents = %#llx).", _DML_TM__qname___qname(_dev, UPCAST(_silent_unimpl, silent_unimpl, _qname)), CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val)));
        #line 14909 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 942 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val))) & (enabled_bits);
}
#line 14914 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* soft_reset_val.soft_reset */
static void  _DML_TM_soft_reset_val__soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 14919 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    soft_reset_val _soft_reset_val UNUSED = DOWNCAST(__soft_reset, soft_reset_val, _soft_reset);
    #line 366 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM_soft_reset__soft_reset_subobjs(_dev, UPCAST(_soft_reset_val, soft_reset_val, _soft_reset));
    CALL_TRAIT_METHOD(set_val, set_val, _dev, UPCAST(_soft_reset_val, soft_reset_val, set_val), VTABLE_PARAM(_soft_reset_val, struct _soft_reset_val, soft_reset_val));
    return;
    #line 368 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 14927 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* miss_pattern_bank.unmapped_read */
static bool _DML_TM_miss_pattern_bank__unmapped_read(test_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
#line 1201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 14932 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    miss_pattern_bank _miss_pattern_bank UNUSED = DOWNCAST(_bank, miss_pattern_bank, bank);
    #line 1201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        uint64 v1587_tmp0 UNUSED ;
        #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        {
            #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint64 v1588__ret__out0 UNUSED  = 0LL;
            #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            if (CALL_TRAIT_METHOD(bank, unmapped_get, _dev, UPCAST(_miss_pattern_bank, miss_pattern_bank, bank), offset, bits, &v1588__ret__out0))
            #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            return 1;
            #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            v1587_tmp0 = v1588__ret__out0;
            #line 14947 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
        }
        #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        *_out0 = v1587_tmp0;
        #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        return 0;
        #line 14953 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 1203 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 14957 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* miss_pattern_bank.unmapped_get */
static bool _DML_TM_miss_pattern_bank__unmapped_get(test_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
#line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 14962 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    miss_pattern_bank _miss_pattern_bank UNUSED = DOWNCAST(_bank, miss_pattern_bank, bank);
    #line 1206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    *_out0 = (uint64 )VTABLE_PARAM(_miss_pattern_bank, struct _miss_pattern_bank, miss_pattern) * 0x101010101010101ULL;
    #line 1206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return 0;
}
#line 14969 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* miss_pattern_bank.unmapped_write */
static bool _DML_TM_miss_pattern_bank__unmapped_write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
#line 1209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 14974 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    miss_pattern_bank _miss_pattern_bank UNUSED = DOWNCAST(_bank, miss_pattern_bank, bank);
    #line 1210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return 0;
    #line 1210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 14980 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* destroy._rec_destroy */
static void  _DML_TM_destroy___rec_destroy(test_t *_dev, destroy _destroy)
#line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_destroy, offsetof(struct _destroy, _each_destroy));
        #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__destroy[__each_in_expr.base_idx + _outer_idx];
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                destroy v1595_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_destroy___rec_destroy(_dev, v1595_obj);
                #line 15003 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(destroy, destroy, _dev, _destroy);
    return;
    #line 471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 15014 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* post_init._rec_post_init */
static void  _DML_TM_post_init___rec_post_init(test_t *_dev, post_init _post_init)
#line 410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_post_init, offsetof(struct _post_init, _each_post_init));
        #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__post_init[__each_in_expr.base_idx + _outer_idx];
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                post_init v1598_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_post_init___rec_post_init(_dev, v1598_obj);
                #line 15037 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 413 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(post_init, post_init, _dev, _post_init);
    return;
    #line 414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 15048 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _reg_write_as_field.write_register */
static void  _DML_TM__reg_write_as_field__write_register(test_t *_dev, write_register _write_register, uint64 val, uint64 enabled_bytes, void  *aux)
#line 3619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 15053 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _reg_write_as_field __reg_write_as_field UNUSED = DOWNCAST(_write_register, _reg_write_as_field, _register.write_register);
    #line 3620 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((enabled_bytes) == 0LL))
    CALL_TRAIT_METHOD(write_field, write_field, _dev, UPCAST(__reg_write_as_field, _reg_write_as_field, write_field), (val) & (enabled_bytes), enabled_bytes, aux);
    #line 3623 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3623 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 15062 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _reg_read_as_field.read_register */
static uint64 _DML_TM__reg_read_as_field__read_register(test_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
#line 3610 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 15067 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _reg_read_as_field __reg_read_as_field UNUSED = DOWNCAST(_read_register, _reg_read_as_field, _register.read_register);
    #line 3611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (enabled_bytes) == 0LL ? 0ULL : (CALL_TRAIT_METHOD(read_field, read_field, _dev, UPCAST(__reg_read_as_field, _reg_read_as_field, read_field), enabled_bytes, aux)) & (enabled_bytes);
    #line 3613 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 15073 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* read_only.write_field */
static void  _DML_TM_read_only__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 15078 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    read_only _read_only UNUSED = DOWNCAST(_write_field, read_only, write_field);
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(_read_only, read_only, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_read_only, read_only, get_val))) & (enabled_bits))))
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_read_only).id), 5ULL, 1ULL, 2ULL);
        #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to read-only %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_read_only, read_only, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_read_only, read_only, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_read_only, read_only, get_val)));
        #line 15088 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15094 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* read_only_attr.set */
static bool _DML_TM_read_only_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 15099 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    read_only_attr _read_only_attr UNUSED = DOWNCAST(_attribute, read_only_attr, pseudo_attr.attribute);
    #line 1288 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1288, 0);
}
#line 15104 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* write_only_attr.get */
static attr_value_t _DML_TM_write_only_attr__get(test_t *_dev, attribute _attribute)
#line 1294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 15109 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    write_only_attr _write_only_attr UNUSED = DOWNCAST(_attribute, write_only_attr, pseudo_attr.attribute);
    #line 1295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1295, 0);
}
#line 15114 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* subdevice._port_obj */
static conf_object_t *_DML_TM_subdevice___port_obj(test_t *_dev, subdevice _subdevice)
#line 1590 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (!(*(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **));
    #line 1594 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1594 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) = SIM_object_descendant(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_subdevice, subdevice, object._qname)));
        #line 1594 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1595, !(*(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) == NULL));
    return *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **));
}
#line 15130 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* uint64_cycle_event.post */
static void  _DML_TM_uint64_cycle_event__post(test_t *_dev, uint64_cycle_event _uint64_cycle_event, cycles_t when, uint64 data)
#line 4127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _cycle_event), (uint64 )when, _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _uint64_event), data));
    return;
    #line 4129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 15139 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* uint64_cycle_event.next */
static cycles_t _DML_TM_uint64_cycle_event__next(test_t *_dev, uint64_cycle_event _uint64_cycle_event, uint64 data)
#line 4130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (cycles_t )(_DML_TM__cycle_event___next(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _cycle_event), _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _uint64_event), data)));
}
#line 15146 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* power_on_reset.power_on_reset */
static void  _DML_TM_power_on_reset__power_on_reset(test_t *_dev, power_on_reset _power_on_reset)
#line 180 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    CALL_TRAIT_METHOD0(power_on_reset, _default_power_on_reset, _dev, _power_on_reset);
    return;
    #line 182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15155 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* power_on_reset._default_power_on_reset */
static void  _DML_TM_power_on_reset___default_power_on_reset(test_t *_dev, power_on_reset _power_on_reset)
#line 183 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    _DML_TM_power_on_reset__power_on_reset_subobjs(_dev, _power_on_reset);
    return;
    #line 185 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15164 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* power_on_reset.power_on_reset_subobjs */
static void  _DML_TM_power_on_reset__power_on_reset_subobjs(test_t *_dev, power_on_reset _power_on_reset)
#line 186 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    {
        #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_power_on_reset, offsetof(struct _power_on_reset, _each_power_on_reset));
        #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            _vtable_list_t _list = _each__power_on_reset[__each_in_expr.base_idx + _outer_idx];
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            {
                #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                power_on_reset v1626_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(power_on_reset, power_on_reset, _dev, v1626_obj);
                #line 15187 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
        #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    #line 189 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 189 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15197 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _init_val_power_on_reset._default_power_on_reset */
static void  _DML_TM__init_val_power_on_reset___default_power_on_reset(test_t *_dev, power_on_reset _power_on_reset)
#line 193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 15202 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _init_val_power_on_reset __init_val_power_on_reset UNUSED = DOWNCAST(_power_on_reset, _init_val_power_on_reset, power_on_reset);
    #line 194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM_power_on_reset__power_on_reset_subobjs(_dev, UPCAST(__init_val_power_on_reset, _init_val_power_on_reset, power_on_reset));
    CALL_TRAIT_METHOD0(init, init, _dev, UPCAST(__init_val_power_on_reset, _init_val_power_on_reset, init_val.init));
    return;
    #line 196 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15210 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _init_val_hard_reset._default_hard_reset */
static void  _DML_TM__init_val_hard_reset___default_hard_reset(test_t *_dev, _hard_reset __hard_reset)
#line 234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 15215 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _init_val_hard_reset __init_val_hard_reset UNUSED = DOWNCAST(__hard_reset, _init_val_hard_reset, _hard_reset);
    #line 235 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM_hard_reset__hard_reset_subobjs(_dev, UPCAST(__init_val_hard_reset, _init_val_hard_reset, _hard_reset));
    CALL_TRAIT_METHOD0(init, init, _dev, UPCAST(__init_val_hard_reset, _init_val_hard_reset, init_val.init));
    return;
    #line 237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15223 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _init_val_soft_reset._default_soft_reset */
static void  _DML_TM__init_val_soft_reset___default_soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 293 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 15228 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    _init_val_soft_reset __init_val_soft_reset UNUSED = DOWNCAST(__soft_reset, _init_val_soft_reset, _soft_reset);
    #line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM_soft_reset__soft_reset_subobjs(_dev, UPCAST(__init_val_soft_reset, _init_val_soft_reset, _soft_reset));
    CALL_TRAIT_METHOD0(init, init, _dev, UPCAST(__init_val_soft_reset, _init_val_soft_reset, init_val.init));
    return;
    #line 296 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15236 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* write_only.read_field */
static uint64 _DML_TM_write_only__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 15241 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    write_only _write_only UNUSED = DOWNCAST(_read_field, write_only, read_field);
    #line 469 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 469 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_write_only).id), 6ULL, 1ULL, 2ULL);
        #line 469 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Read, "Read from write-only register %s (returning 0).", _DML_TM__qname___qname(_dev, UPCAST(_write_only, write_only, _qname)));
        #line 15249 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return 0ULL;
}
#line 15254 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* write_1_clears.write_field */
static void  _DML_TM_write_1_clears__write_field(test_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
#line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 15259 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    write_1_clears _write_1_clears UNUSED = DOWNCAST(_write_field, write_1_clears, write_field);
    #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_write_1_clears, write_1_clears, _simple_write), ~(value), (enabled_bits) & (value));
    return;
    #line 493 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15266 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* clear_on_read.read_field */
static uint64 _DML_TM_clear_on_read__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 15271 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    clear_on_read _clear_on_read UNUSED = DOWNCAST(_read_field, clear_on_read, read_field);
    #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        uint64 v1638_value UNUSED  = CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_clear_on_read, clear_on_read, get_val));
        CALL_TRAIT_METHOD(set_val, set_val, _dev, UPCAST(_clear_on_read, clear_on_read, set_val), 0ULL);
        return (v1638_value) & (enabled_bits);
        #line 15278 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 513 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15282 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* write_1_only.write_field */
static void  _DML_TM_write_1_only__write_field(test_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
#line 534 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 15287 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    write_1_only _write_1_only UNUSED = DOWNCAST(_write_field, write_1_only, write_field);
    #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_write_1_only, write_1_only, _simple_write), (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_write_1_only, write_1_only, _simple_write.get_val))) | (value), enabled_bits);
    return;
    #line 536 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15294 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* write_0_only.write_field */
static void  _DML_TM_write_0_only__write_field(test_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
#line 557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 15299 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    write_0_only _write_0_only UNUSED = DOWNCAST(_write_field, write_0_only, write_field);
    #line 558 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_write_0_only, write_0_only, _simple_write), (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_write_0_only, write_0_only, _simple_write.get_val))) & (value), enabled_bits);
    return;
    #line 559 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15306 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* no_reset.power_on_reset */
static void  _DML_TM_no_reset__power_on_reset(test_t *_dev, power_on_reset _power_on_reset)
#line 1054 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 15311 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    no_reset _no_reset UNUSED = DOWNCAST(_power_on_reset, no_reset, power_on_reset);
    #line 1054 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 1054 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15317 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* no_reset.hard_reset */
static void  _DML_TM_no_reset__hard_reset(test_t *_dev, _hard_reset __hard_reset)
#line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 15322 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    no_reset _no_reset UNUSED = DOWNCAST(__hard_reset, no_reset, _hard_reset);
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15328 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* no_reset.soft_reset */
static void  _DML_TM_no_reset__soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 15333 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    no_reset _no_reset UNUSED = DOWNCAST(__soft_reset, no_reset, _soft_reset);
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15339 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* constant.write_field */
static void  _DML_TM_constant__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 643 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 15344 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    constant _constant UNUSED = DOWNCAST(_write_field, constant, write_field);
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(_constant, constant, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_constant, constant, get_val))) & (enabled_bits))))
    #line 646 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 646 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_constant).id), 7ULL, 1ULL, 2ULL);
        #line 646 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to constant %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_constant, constant, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_constant, constant, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_constant, constant, get_val)));
        #line 15354 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15360 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* reserved.write_field */
static void  _DML_TM_reserved__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 15365 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    reserved _reserved UNUSED = DOWNCAST(_write_field, reserved, write_field);
    #line 763 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (!(*(VTABLE_SESSION(_dev, _reserved, struct _reserved, _has_logged, bool *))) && (VTABLE_PARAM(UPCAST(_reserved, reserved, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_reserved, reserved, _simple_write.get_val))) & (enabled_bits)))))
    {
        SIM_LOG_SPEC_VIOLATION(2LL, &_dev->obj, _dml_loggroup_Register_Write, "Write to reserved %s %s (value written = %#llx, contents = %#llx), will not warn again.", VTABLE_PARAM(UPCAST(_reserved, reserved, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_reserved, reserved, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_reserved, reserved, _simple_write.get_val)));
        #line 770 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        {
            #line 770 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            *(VTABLE_SESSION(_dev, _reserved, struct _reserved, _has_logged, bool *)) = 1;
            #line 770 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
    }
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_reserved, reserved, _simple_write), val, enabled_bits);
    return;
    #line 773 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15382 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* undocumented.write_field */
static void  _DML_TM_undocumented__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 966 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 15387 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    undocumented _undocumented UNUSED = DOWNCAST(_write_field, undocumented, write_field);
    #line 967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_undocumented).id), 8ULL, 1ULL, 2ULL);
        #line 967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to poorly or non-documented %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_undocumented, undocumented, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_undocumented, undocumented, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_undocumented, undocumented, _simple_write.get_val)));
        #line 15395 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_undocumented, undocumented, _simple_write), val, enabled_bits);
    return;
    #line 973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15402 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* undocumented.read_field */
static uint64 _DML_TM_undocumented__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 974 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 15407 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    undocumented _undocumented UNUSED = DOWNCAST(_read_field, undocumented, read_field);
    #line 975 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 975 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_undocumented).id), 9ULL, 1ULL, 2ULL);
        #line 975 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Read from poorly or non-documented %s %s (contents = %#llx).", VTABLE_PARAM(UPCAST(_undocumented, undocumented, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_undocumented, undocumented, _qname)), CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_undocumented, undocumented, _simple_write.get_val)));
        #line 15415 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 979 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_undocumented, undocumented, _simple_write.get_val))) & (enabled_bits);
}
#line 15420 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* sticky.soft_reset */
static void  _DML_TM_sticky__soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 1010 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 15425 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    sticky _sticky UNUSED = DOWNCAST(__soft_reset, sticky, _soft_reset);
    #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15431 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* bank_obj.bank_obj */
static conf_object_t *_DML_TM_bank_obj__bank_obj(test_t *_dev, bank_obj _bank_obj)
#line 1219 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 1221 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return _DML_TM_bank___bank_obj(_dev, UPCAST(_bank_obj, bank_obj, bank));
}
#line 15439 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* map_target.read */
static bool _DML_TM_map_target__read(test_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint64 *_out0)
#line 1282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    if (8LL < (size))
    #line 1283 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        SIM_LOG_ERROR(&_dev->obj, 0LL, "%s.read: size must be less than or equal to 8", _DML_TM__qname___qname(_dev, UPCAST(_map_target, map_target, _connect._conf_attribute.object._qname)));
        #line 1286 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        return 1;
    }
    uint8 v1666_val[size] UNUSED ;
    #line 1288 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v1666_val, 0, sizeof(uint8 [size]));
    atom_t v1666_atoms[4LL] UNUSED  = {ATOM_data(v1666_val), ATOM_size((uint32 )size), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    transaction_t v1666_t UNUSED ;
    #line 1295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v1666_t, 0, sizeof(transaction_t ));
    {
        #line 1296 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        v1666_t.atoms = v1666_atoms;
        #line 1296 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v1666_t, addr)) == 0x401LL))
    return 1;
    *_out0 = SIM_get_transaction_value_le(&v1666_t);
    #line 1299 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return 0;
}
#line 15470 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* map_target.read_bytes */
static bool _DML_TM_map_target__read_bytes(test_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint8 *bytes)
#line 1308 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    atom_t v1670_atoms[4LL] UNUSED  = {ATOM_data(bytes), ATOM_size((uint32 )size), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1315 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    transaction_t v1670_t UNUSED ;
    #line 1315 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v1670_t, 0, sizeof(transaction_t ));
    {
        #line 1316 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        v1670_t.atoms = v1670_atoms;
        #line 1316 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v1670_t, addr)) == 0x401LL))
    return 1;
    return 0;
    #line 1319 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15490 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* map_target.write */
static bool _DML_TM_map_target__write(test_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint64 value)
#line 1328 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    if (8LL < (size))
    #line 1329 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        SIM_LOG_ERROR(&_dev->obj, 0LL, "%s.write: size must be less than or equal to 8", _DML_TM__qname___qname(_dev, UPCAST(_map_target, map_target, _connect._conf_attribute.object._qname)));
        #line 1332 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        return 1;
    }
    uint8 v1673_buf[size] UNUSED ;
    #line 1334 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v1673_buf, 0, sizeof(uint8 [size]));
    atom_t v1673_atoms[5LL] UNUSED  = {ATOM_data(v1673_buf), ATOM_size((uint32 )size), ATOM_flags(Sim_Transaction_Write), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1342 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    transaction_t v1673_t UNUSED ;
    #line 1342 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v1673_t, 0, sizeof(transaction_t ));
    {
        #line 1343 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        v1673_t.atoms = v1673_atoms;
        #line 1343 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    SIM_set_transaction_value_le(&v1673_t, value);
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v1673_t, addr)) == 0x401LL))
    return 1;
    return 0;
    #line 1347 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15521 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* map_target.write_bytes */
static bool _DML_TM_map_target__write_bytes(test_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint8 const *bytes)
#line 1356 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    atom_t v1677_atoms[5LL] UNUSED  = {ATOM_flags(Sim_Transaction_Write), ATOM_data((uint8 *)bytes), ATOM_size((uint32 )size), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1364 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    transaction_t v1677_t UNUSED ;
    #line 1364 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v1677_t, 0, sizeof(transaction_t ));
    {
        #line 1365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        v1677_t.atoms = v1677_atoms;
        #line 1365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v1677_t, addr)) == 0x401LL))
    return 1;
    return 0;
    #line 1368 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15541 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
/* _enabled_bytes_to_offset */
static uint64 _DML_M__enabled_bytes_to_offset(test_t *_dev, uint64 enabled_bytes)
#line 1684 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 1685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1680_offset UNUSED  = (int32 )0LL;
        #line 1685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1680_offset <= 8LL; (int64 )++(v1680_offset))
        if (!(((DML_shru(enabled_bytes, (uint64 )v1680_offset * 8ULL)) & (255ULL)) == 0LL))
        return (uint64 )v1680_offset;
        #line 1685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1690 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1690, 0);
}
#line 15558 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* _mask */
static uint64 _DML_M__mask(test_t *_dev, uint64 size)
#line 1659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 8LL <= (size) ? 0xffffffffffffffffULL : (DML_shlu(1ULL, (size) * 8ULL)) - 1ULL;
}
#line 15566 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* _enabled_bytes_to_size */
static uint64 _DML_M__enabled_bytes_to_size(test_t *_dev, uint64 enabled_bytes)
#line 1673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1685_size UNUSED  = (int32 )8LL;
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; 0LL < (int64 )v1685_size; (int64 )--(v1685_size))
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            if (!(((enabled_bytes) & (0xff00000000000000ULL)) == 0LL))
            return (uint64 )v1685_size;
            #line 1678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                enabled_bytes = DML_shlu(enabled_bytes, 8ULL);
                #line 1678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1680 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1680, 0);
}
#line 15593 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.soft_reset */
static void  _DML_M_b__soft_reset(test_t *_dev)
#line 130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    SIM_LOG_INFO(1LL, _dev->b._obj, 0LL, "hard reset %lld", _dev->b.r8.val[5LL]);
    _DML_TM_soft_reset__soft_reset(_dev, ((_soft_reset) {(&_tr_b__soft_reset), ((_identity_t) {.id = 50, .encoded_index = 0})}));
    return;
    #line 133 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 15604 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.hard_reset */
static void  _DML_M_b__hard_reset(test_t *_dev)
#line 135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    SIM_LOG_INFO(1LL, _dev->b._obj, 0LL, "soft reset");
    _DML_TM_hard_reset__hard_reset(_dev, ((_hard_reset) {(&_tr_b__hard_reset), ((_identity_t) {.id = 50, .encoded_index = 0})}));
    return;
    #line 138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 15615 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.transaction_access */
static exception_type_t _DML_M_write_access_memop__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_write_access_memop__bank), ((_identity_t) {.id = 113, .encoded_index = 0})}), bank, object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 15625 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.io_memory_access */
static bool _DML_M_write_access_memop__io_memory_access(test_t *_dev, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 156 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    #line 163 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    if (_DML_M_write_access_memop__old_write_access_memop(_dev, memop, offset, (uint64 )SIM_get_mem_op_size(memop), SIM_get_mem_op_value_le(memop)))
    #line 163 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    goto throw8;
    #line 165 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    if (false) throw8:
    #line 165 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    return 0;
    #line 167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    return 1;
}
#line 15642 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.old_write_access_memop */
static bool _DML_M_write_access_memop__old_write_access_memop(test_t *_dev, generic_transaction_t *memop, uint64 offset, uint64 size, uint64 value)
#line 170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    SIM_LOG_INFO(1LL, _dev->write_access_memop._obj, 0LL, "hello");
    return 0;
    #line 172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
}
#line 15652 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* uint64_ev.event */
static void  _DML_M_uint64_ev__event(test_t *_dev, uint64 data)
#line 414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    #line 414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    return;
    #line 414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 15662 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* simple_ev2.event */
static void  _DML_M_simple_ev2__event(test_t *_dev)
#line 410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    #line 410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    return;
    #line 410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 15672 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* simple_ev.event */
static void  _DML_M_simple_ev__event(test_t *_dev)
#line 406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    #line 406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    return;
    #line 406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 15682 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.transaction_access */
static exception_type_t _DML_M_rw_access__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->rw_access._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_rw_access__bank), ((_identity_t) {.id = 103, .encoded_index = 0})}), bank, object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 15692 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.write */
static bool _DML_M_rw_access__write(test_t *_dev, uint64 offset, uint64 enabled_bytes, uint64 value, void  *aux)
#line 196 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    #line 199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    if (!_DML_M_rw_access__old_write_access(_dev, offset, value))
    return 1;
    #line 202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    return 0;
    #line 202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
}
#line 15705 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.old_write_access */
static bool _DML_M_rw_access__old_write_access(test_t *_dev, uint64 offset, uint64 value)
#line 205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    bool v1703_ok UNUSED  = 0;
    {
        #line 207 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
        v1703_ok = 1;
        #line 207 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    }
    SIM_LOG_INFO(1LL, _dev->rw_access._obj, 0LL, "hello");
    return v1703_ok;
}
#line 15720 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.read */
static bool _DML_M_rw_access__read(test_t *_dev, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
#line 176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    bool v1705_ok UNUSED  = 0;
    uint64 v1705_value UNUSED  = 0LL;
    #line 181 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    {
        #line 181 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
        uint64 v1706__ret__out1 UNUSED  = 0LL;
        #line 181 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
        v1705_ok = _DML_M_rw_access__old_read_access(_dev, offset, &v1706__ret__out1);
        #line 181 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
        v1705_value = v1706__ret__out1;
        #line 15736 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    if (!v1705_ok)
    return 1;
    #line 185 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    *_out0 = v1705_value;
    #line 185 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    return 0;
}
#line 15746 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.old_read_access */
static bool _DML_M_rw_access__old_read_access(test_t *_dev, uint64 offset, uint64 *_out1)
#line 189 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    bool v1708_success UNUSED  = 0;
    uint64 v1708_value UNUSED  = 0LL;
    SIM_LOG_INFO(1LL, _dev->rw_access._obj, 0LL, "hello");
    *_out1 = v1708_value;
    #line 193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    return v1708_success;
}
#line 15759 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.transaction_access */
static exception_type_t _DML_M_read_access_memop__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_read_access_memop__bank), ((_identity_t) {.id = 96, .encoded_index = 0})}), bank, object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 15769 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.io_memory_access */
static bool _DML_M_read_access_memop__io_memory_access(test_t *_dev, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    #line 142 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    if (_DML_M_read_access_memop__old_read_access_memop(_dev, memop, offset, (uint64 )SIM_get_mem_op_size(memop)))
    #line 142 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    goto throw9;
    #line 144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    if (false) throw9:
    #line 144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    return 0;
    #line 146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    return 1;
}
#line 15786 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.old_read_access_memop */
static bool _DML_M_read_access_memop__old_read_access_memop(test_t *_dev, generic_transaction_t *memop, uint64 offset, uint64 size)
#line 149 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    SIM_LOG_INFO(1LL, _dev->read_access_memop._obj, 0LL, "hello");
    return 0;
    #line 151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
}
#line 15796 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.transaction_access */
static exception_type_t _DML_M_miss_access__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->miss_access._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_miss_access__bank), ((_identity_t) {.id = 85, .encoded_index = 0})}), bank, object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 15806 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.unmapped_write */
static bool _DML_M_miss_access__unmapped_write(test_t *_dev, uint64 offset, uint64 bits, uint64 value, void  *aux)
#line 221 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    #line 223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    if (_DML_M_miss_access__old_miss_access(_dev, offset))
    #line 223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    return 1;
    return 0;
    #line 224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
}
#line 15819 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.old_miss_access */
static bool _DML_M_miss_access__old_miss_access(test_t *_dev, uint64 offset)
#line 226 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    SIM_LOG_INFO(1LL, _dev->miss_access._obj, 0LL, "hello");
    return 0;
    #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
}
#line 15829 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.unmapped_read */
static bool _DML_M_miss_access__unmapped_read(test_t *_dev, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
#line 215 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    #line 217 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    if (_DML_M_miss_access__old_miss_access(_dev, offset))
    #line 217 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    return 1;
    *_out0 = 0ULL;
    #line 218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    return 0;
}
#line 15843 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.transaction_access */
static exception_type_t _DML_M_miss__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->miss._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_miss__bank), ((_identity_t) {.id = 78, .encoded_index = 0})}), bank, object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 15853 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.unmapped_write */
static bool _DML_M_miss__unmapped_write(test_t *_dev, uint64 offset, uint64 bits, uint64 value, void  *aux)
#line 126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    if (!_DML_M_miss__old_miss_write_access(_dev, offset, value))
    return 1;
    return 0;
    #line 129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
}
#line 15864 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.old_miss_write_access */
static bool _DML_M_miss__old_miss_write_access(test_t *_dev, uint64 offset, uint64 value)
#line 131 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    return (value) == 5LL;
}
#line 15872 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.unmapped_read */
static bool _DML_M_miss__unmapped_read(test_t *_dev, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
#line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    bool v1724_ok UNUSED  = 0;
    uint64 v1724_value UNUSED  = 0LL;
    {
        #line 111 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
        uint64 v1725__ret__out1 UNUSED  = 0LL;
        #line 111 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
        v1724_ok = _DML_M_miss__old_miss_read_access(_dev, offset, &v1725__ret__out1);
        #line 111 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
        v1724_value = v1725__ret__out1;
        #line 15887 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 112 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    if (!v1724_ok)
    return 1;
    *_out0 = v1724_value;
    #line 114 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    return 0;
}
#line 15896 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.old_miss_read_access */
static bool _DML_M_miss__old_miss_read_access(test_t *_dev, uint64 offset, uint64 *_out1)
#line 118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    bool v1726_success UNUSED  = 0;
    uint64 v1726_value UNUSED  = 0LL;
    {
        #line 121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
        v1726_success = 1;
        #line 121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    }
    {
        #line 122 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
        v1726_value = 5ULL;
        #line 122 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    }
    *_out1 = v1726_value;
    #line 123 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    return v1726_success;
}
#line 15918 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* ev2.destroy */
static void  _DML_M_ev2__destroy(test_t *_dev, void  *data)
#line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    return;
    #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 15928 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* ev2.set_event_info */
static void  *_DML_M_ev2__set_event_info(test_t *_dev, attr_value_t attr)
#line 433 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    void  *v1730_data UNUSED  = NULL;
    return v1730_data;
}
#line 15937 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* ev2.get_event_info */
static attr_value_t _DML_M_ev2__get_event_info(test_t *_dev, void  *data)
#line 430 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    return SIM_make_attr_nil();
}
#line 15945 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* ev2.event */
static void  _DML_M_ev2__event(test_t *_dev, void  *data)
#line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    return;
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 15955 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* enum_attr.set */
static bool _DML_M_enum_attr__set(test_t *_dev, attr_value_t v)
#line 328 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    {
        #line 329 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        _dev->enum_attr.val = (uint64 )((int64 )SIM_attr_string(v)[0LL] == 122LL ? 0LL : 1LL);
        #line 329 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    return 0;
    #line 330 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 15969 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* enum_attr.get */
static attr_value_t _DML_M_enum_attr__get(test_t *_dev)
#line 325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    return SIM_make_attr_string((_dev->enum_attr.val) == 0LL ? "zero" : "nonzero");
}
#line 15977 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* custom_ev.destroy */
static void  _DML_M_custom_ev__destroy(test_t *_dev, void  *data)
#line 425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    #line 425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    return;
    #line 425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 15987 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* custom_ev.set_event_info */
static void  *_DML_M_custom_ev__set_event_info(test_t *_dev, attr_value_t attr)
#line 421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    void  *v1737_data UNUSED  = NULL;
    return v1737_data;
}
#line 15996 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* custom_ev.get_event_info */
static attr_value_t _DML_M_custom_ev__get_event_info(test_t *_dev, void  *data)
#line 418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    return SIM_make_attr_nil();
}
#line 16004 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* custom_ev.event */
static void  _DML_M_custom_ev__event(test_t *_dev, void  *data)
#line 426 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    #line 426 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    return;
    #line 426 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 16014 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* c.set */
static void  _DML_M_c__set(test_t *_dev, conf_object_t *obj)
#line 167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "before set conn");
    _DML_TM_connect__set(_dev, ((_connect) {(&_tr_c__connect), ((_identity_t) {.id = 66, .encoded_index = 0})}), obj);
    SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "after set conn");
    return;
    #line 171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 16026 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* c.validate */
static bool _DML_M_c__validate(test_t *_dev, conf_object_t *obj)
#line 172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    bool v1741_valid UNUSED  = 0;
    if (_dev->c.obj == obj)
    {
        #line 175 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        v1741_valid = 1;
        #line 175 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    return v1741_valid;
}
#line 16041 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.transaction_access */
static exception_type_t _DML_M_b2__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->b2._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 64, .encoded_index = 0})}), bank, object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 16051 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.r7.write_register */
static void  _DML_M_b2__r7__write_register(test_t *_dev, uint64 value, uint64 enabled_bytes, void  *aux)
#line 82 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "write_access %lld", value);
    return;
    #line 84 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
}
#line 16061 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.r7.read_register */
static uint64 _DML_M_b2__r7__read_register(test_t *_dev, uint64 enabled_bytes, void  *aux)
#line 77 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    uint64 v1745_value UNUSED  = 0LL;
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "read_access");
    return v1745_value;
}
#line 16071 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.r5.write_register */
static void  _DML_M_b2__r5__write_register(test_t *_dev, uint64 value, uint64 enabled_bytes, void  *aux)
#line 71 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    _DML_TM_register__write_register(_dev, ((write_register) {(&_tr_b2_r5__register.write_register), ((_identity_t) {.id = 59, .encoded_index = 0})}), value, enabled_bytes, aux);
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "after");
    return;
    #line 74 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
}
#line 16082 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.r4.read_register */
static uint64 _DML_M_b2__r4__read_register(test_t *_dev, uint64 enabled_bytes, void  *aux)
#line 64 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    uint64 v1747_value UNUSED  = _DML_TM_register__read_register(_dev, ((read_register) {(&_tr_b2_r4__register.read_register), ((_identity_t) {.id = 58, .encoded_index = 0})}), enabled_bytes, aux);
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "after read");
    return v1747_value;
}
#line 16092 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.r3.write_register */
static void  _DML_M_b2__r3__write_register(test_t *_dev, uint64 foo, uint64 enabled_bytes, void  *aux)
#line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "before %lld", foo);
    _DML_TM_register__write_register(_dev, ((write_register) {(&_tr_b2_r3__register.write_register), ((_identity_t) {.id = 57, .encoded_index = 0})}), foo, enabled_bytes, aux);
    return;
    #line 61 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
}
#line 16103 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.r2.read_register */
static uint64 _DML_M_b2__r2__read_register(test_t *_dev, uint64 enabled_bytes, void  *aux)
#line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "before read");
    return _DML_TM_register__read_register(_dev, ((read_register) {(&_tr_b2_r2__register.read_register), ((_identity_t) {.id = 56, .encoded_index = 0})}), enabled_bytes, aux);
}
#line 16112 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.r.write_register */
static void  _DML_M_b2__r__write_register(test_t *_dev, uint64 foo, uint64 enabled_bytes, void  *aux)
#line 26 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "before %lld", foo);
    _DML_TM_register__write_register(_dev, ((write_register) {(&_tr_b2_r__register.write_register), ((_identity_t) {.id = 55, .encoded_index = 0})}), foo, enabled_bytes, aux);
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "after write");
    return;
    #line 30 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
}
#line 16124 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.r.read_register */
static uint64 _DML_M_b2__r__read_register(test_t *_dev, uint64 enabled_bytes, void  *aux)
#line 31 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "before read");
    uint64 v1752_value UNUSED  = _DML_TM_register__read_register(_dev, ((read_register) {(&_tr_b2_r__register.read_register), ((_identity_t) {.id = 55, .encoded_index = 0})}), enabled_bytes, aux);
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "after read");
    return v1752_value;
}
#line 16135 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.r.set */
static void  _DML_M_b2__r__set(test_t *_dev, uint64 value)
#line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "before set");
    _DML_TM__set__set(_dev, ((_set) {(&_tr_b2_r__register.set._set), ((_identity_t) {.id = 55, .encoded_index = 0})}), value);
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "after set");
    return;
    #line 41 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
}
#line 16147 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.r.f2.write_field */
static void  _DML_M_b2__r__f2__write_field(test_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "write_access %lld", value);
    return;
    #line 24 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
}
#line 16157 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.r.f2.read_field */
static uint64 _DML_M_b2__r__f2__read_field(test_t *_dev, uint64 enabled_bits, void  *aux)
#line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    uint64 v1755_value UNUSED  = 0LL;
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "read_access");
    return v1755_value;
}
#line 16167 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.transaction_access */
static exception_type_t _DML_M_b__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->b._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_b____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 50, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank.object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 16177 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.r6.write */
static void  _DML_M_b__r6__write(test_t *_dev, uint64 val)
#line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    {
        #line 88 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        _dev->b.r6.val = val;
        #line 88 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__reg_read_as_field___reg_write_as_field__read__write) {(&_tr_b_r6____implicit__reg_read_as_field___reg_write_as_field__read__write), ((_identity_t) {.id = 44, .encoded_index = 0})}), __implicit__reg_read_as_field___reg_write_as_field__read__write, _reg_read_as_field._register.set._set), val);
    return;
    #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 16192 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.r6.read */
static uint64 _DML_M_b__r6__read(test_t *_dev)
#line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    uint64 v1759_val UNUSED  = 0LL;
    {
        #line 83 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        v1759_val = CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__reg_read_as_field___reg_write_as_field__read__write) {(&_tr_b_r6____implicit__reg_read_as_field___reg_write_as_field__read__write), ((_identity_t) {.id = 44, .encoded_index = 0})}), __implicit__reg_read_as_field___reg_write_as_field__read__write, _reg_read_as_field._register.get._get));
        #line 83 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    return _dev->b.r6.val;
}
#line 16206 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.r.f3.write */
static void  _DML_M_b__r__f3__write(test_t *_dev, uint64 value)
#line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    if (!((value) == 0LL))
    #line 64 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    {
        #line 16215 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 65 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    _DML_M_b__r__f3__write_action(_dev, (uint8 )((value) & (1ULL)));
    return;
    #line 66 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 16222 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.r.f3.write_action */
static void  _DML_M_b__r__f3__write_action(test_t *_dev, uint8 value)
#line 67 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    if ((int64 )((uint8 )(((DML_shru(_dev->b.r.val, 2ULL)) & (1ULL)) & (1ULL))) == 0LL)
    {
        #line 69 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        _dev->b.r.val = DML_combine_bits(_dev->b.r.val, 16ULL, 24ULL);
        #line 69 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    return;
    #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 16237 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.r.f.write */
static void  _DML_M_b__r__f__write(test_t *_dev, uint64 val)
#line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    int v1764_f UNUSED  = 0LL;
    {
        #line 50 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        _dev->b.r.val = DML_combine_bits(_dev->b.r.val, (uint64 )(DML_shl((int64 )((uint8 )(((val) + (uint64 )((uint8 )(((DML_shru(_dev->b.r.val, 3ULL)) & (3ULL)) & (3ULL)))) & (3ULL))), 3LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\misc\\porting.dml", 50)), 24ULL);
        #line 50 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    return;
    #line 51 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 16252 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.r.f.read */
static uint64 _DML_M_b__r__f__read(test_t *_dev)
#line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    uint64 v1766_val UNUSED  = 0LL;
    int v1766_r2 UNUSED  = 0LL;
    return (uint64 )((uint8 )(((DML_shru(_dev->b.r.val, 3ULL)) & (3ULL)) & (3ULL))) + (_dev->b.r6.val);
}
#line 16262 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.r.f.set */
static void  _DML_M_b__r__f__set(test_t *_dev, uint64 val)
#line 53 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    _DML_TM__set__set(_dev, ((_set) {(&_tr_b_r_f____implicit__read_field___set_field___write_field__field__read__soft_reset_val__write._set_field.set._set), ((_identity_t) {.id = 32, .encoded_index = 0})}), val);
    return;
    #line 55 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 16272 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arri[i].transaction_access */
static exception_type_t _DML_M_arri__transaction_access(test_t *_dev, uint32 _idx0, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->arri._obj[_idx0], 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arri__bank), ((_identity_t) {.id = 26, .encoded_index = __indices[0]})});}), bank, object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 16282 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arr[j].transaction_access */
static exception_type_t _DML_M_arr__transaction_access(test_t *_dev, uint32 _idx0, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->arr._obj[_idx0], 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arr__bank), ((_identity_t) {.id = 19, .encoded_index = __indices[0]})});}), bank, object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 16292 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* ai.set */
static bool _DML_M_ai__set(test_t *_dev, attr_value_t value)
#line 304 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "before set attr");
    if (_DML_TM_int64_attr__set(_dev, ((attribute) {(&_tr_ai__int64_attr.attribute), ((_identity_t) {.id = 12, .encoded_index = 0})}), value))
    #line 306 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    return 1;
    SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "after set attr");
    int v1770_au UNUSED  = (int )_dev->ai.val;
    {
        #line 309 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        _dev->au.val = (uint64 )v1770_au;
        #line 309 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    return 0;
    #line 310 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 16312 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.transaction_access */
static exception_type_t _DML_M_access__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->access._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_access__bank), ((_identity_t) {.id = 10, .encoded_index = 0})}), bank, object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 16322 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.io_memory_access */
static bool _DML_M_access__io_memory_access(test_t *_dev, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    #line 94 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    if (_DML_M_access__old_access(_dev, memop, offset, (uint64 )SIM_get_mem_op_size(memop)))
    #line 94 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    goto throw10;
    #line 96 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    if (false) throw10:
    #line 96 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    return 0;
    #line 98 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
    return 1;
}
#line 16339 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.old_access */
static bool _DML_M_access__old_access(test_t *_dev, generic_transaction_t *memop, uint64 offset, uint64 size)
#line 101 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
{
    SIM_LOG_INFO(1LL, _dev->access._obj, 0LL, "hello");
    return 0;
    #line 103 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common.dml"
}
#line 16349 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* a.set */
static bool _DML_M_a__set(test_t *_dev, attr_value_t val)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 16358 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* a.get */
static attr_value_t _DML_M_a__get(test_t *_dev)
#line 293 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    attr_value_t v1780_val UNUSED ;
    #line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    memset((void *)&v1780_val, 0, sizeof(attr_value_t ));
    return v1780_val;
}
#line 16369 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* uint64_ev.__describe_event */
static char *_DML_M_uint64_ev____describe_event(test_t *_dev, void  *data)
#line 3807 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__uint64_event___describe_event(_dev, UPCAST(UPCAST(((uint64_time_event) {(&_tr_uint64_ev__uint64_time_event), ((_identity_t) {.id = 106, .encoded_index = 0})}), uint64_time_event, _uint64_event), _uint64_event, _event.event), data);
}
#line 16377 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* uint64_ev.__set_event_info */
static void  *_DML_M_uint64_ev____set_event_info(test_t *_dev, attr_value_t info)
#line 3813 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__uint64_event___set_event_info(_dev, UPCAST(UPCAST(((uint64_time_event) {(&_tr_uint64_ev__uint64_time_event), ((_identity_t) {.id = 106, .encoded_index = 0})}), uint64_time_event, _uint64_event), _uint64_event, _event.event), info);
}
#line 16385 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* uint64_ev.__get_event_info */
static attr_value_t _DML_M_uint64_ev____get_event_info(test_t *_dev, void  *data)
#line 3810 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__uint64_event___get_event_info(_dev, UPCAST(UPCAST(((uint64_time_event) {(&_tr_uint64_ev__uint64_time_event), ((_identity_t) {.id = 106, .encoded_index = 0})}), uint64_time_event, _uint64_event), _uint64_event, _event.event), data);
}
#line 16393 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* uint64_ev.__destroy */
static void  _DML_M_uint64_ev____destroy(test_t *_dev, void  *data)
#line 3816 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__uint64_event___destroy(_dev, UPCAST(UPCAST(((uint64_time_event) {(&_tr_uint64_ev__uint64_time_event), ((_identity_t) {.id = 106, .encoded_index = 0})}), uint64_time_event, _uint64_event), _uint64_event, _event.event), data);
    return;
    #line 3818 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 16403 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* uint64_ev.__callback */
static void  _DML_M_uint64_ev____callback(test_t *_dev, void  *user)
#line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM__uint64_event___callback(_dev, UPCAST(UPCAST(((uint64_time_event) {(&_tr_uint64_ev__uint64_time_event), ((_identity_t) {.id = 106, .encoded_index = 0})}), uint64_time_event, _uint64_event), _uint64_event, _event.event), user);
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 16415 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* simple_ev2.__describe_event */
static char *_DML_M_simple_ev2____describe_event(test_t *_dev, void  *data)
#line 3807 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__simple_event___describe_event(_dev, UPCAST(UPCAST(((simple_time_event) {(&_tr_simple_ev2__simple_time_event), ((_identity_t) {.id = 105, .encoded_index = 0})}), simple_time_event, _simple_event), _simple_event, _event.event), data);
}
#line 16423 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* simple_ev2.__set_event_info */
static void  *_DML_M_simple_ev2____set_event_info(test_t *_dev, attr_value_t info)
#line 3813 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__simple_event___set_event_info(_dev, UPCAST(UPCAST(((simple_time_event) {(&_tr_simple_ev2__simple_time_event), ((_identity_t) {.id = 105, .encoded_index = 0})}), simple_time_event, _simple_event), _simple_event, _event.event), info);
}
#line 16431 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* simple_ev2.__get_event_info */
static attr_value_t _DML_M_simple_ev2____get_event_info(test_t *_dev, void  *data)
#line 3810 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__simple_event___get_event_info(_dev, UPCAST(UPCAST(((simple_time_event) {(&_tr_simple_ev2__simple_time_event), ((_identity_t) {.id = 105, .encoded_index = 0})}), simple_time_event, _simple_event), _simple_event, _event.event), data);
}
#line 16439 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* simple_ev2.__destroy */
static void  _DML_M_simple_ev2____destroy(test_t *_dev, void  *data)
#line 3816 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__simple_event___destroy(_dev, UPCAST(UPCAST(((simple_time_event) {(&_tr_simple_ev2__simple_time_event), ((_identity_t) {.id = 105, .encoded_index = 0})}), simple_time_event, _simple_event), _simple_event, _event.event), data);
    return;
    #line 3818 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 16449 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* simple_ev2.__callback */
static void  _DML_M_simple_ev2____callback(test_t *_dev, void  *user)
#line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM__simple_event___callback(_dev, UPCAST(UPCAST(((simple_time_event) {(&_tr_simple_ev2__simple_time_event), ((_identity_t) {.id = 105, .encoded_index = 0})}), simple_time_event, _simple_event), _simple_event, _event.event), user);
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 16461 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* simple_ev.__describe_event */
static char *_DML_M_simple_ev____describe_event(test_t *_dev, void  *data)
#line 3807 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__simple_event___describe_event(_dev, UPCAST(UPCAST(((simple_cycle_event) {(&_tr_simple_ev__simple_cycle_event), ((_identity_t) {.id = 104, .encoded_index = 0})}), simple_cycle_event, _simple_event), _simple_event, _event.event), data);
}
#line 16469 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* simple_ev.__set_event_info */
static void  *_DML_M_simple_ev____set_event_info(test_t *_dev, attr_value_t info)
#line 3813 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__simple_event___set_event_info(_dev, UPCAST(UPCAST(((simple_cycle_event) {(&_tr_simple_ev__simple_cycle_event), ((_identity_t) {.id = 104, .encoded_index = 0})}), simple_cycle_event, _simple_event), _simple_event, _event.event), info);
}
#line 16477 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* simple_ev.__get_event_info */
static attr_value_t _DML_M_simple_ev____get_event_info(test_t *_dev, void  *data)
#line 3810 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__simple_event___get_event_info(_dev, UPCAST(UPCAST(((simple_cycle_event) {(&_tr_simple_ev__simple_cycle_event), ((_identity_t) {.id = 104, .encoded_index = 0})}), simple_cycle_event, _simple_event), _simple_event, _event.event), data);
}
#line 16485 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* simple_ev.__destroy */
static void  _DML_M_simple_ev____destroy(test_t *_dev, void  *data)
#line 3816 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__simple_event___destroy(_dev, UPCAST(UPCAST(((simple_cycle_event) {(&_tr_simple_ev__simple_cycle_event), ((_identity_t) {.id = 104, .encoded_index = 0})}), simple_cycle_event, _simple_event), _simple_event, _event.event), data);
    return;
    #line 3818 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 16495 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* simple_ev.__callback */
static void  _DML_M_simple_ev____callback(test_t *_dev, void  *user)
#line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM__simple_event___callback(_dev, UPCAST(UPCAST(((simple_cycle_event) {(&_tr_simple_ev__simple_cycle_event), ((_identity_t) {.id = 104, .encoded_index = 0})}), simple_cycle_event, _simple_event), _simple_event, _event.event), user);
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 16507 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* ev2.__describe_event */
static char *_DML_M_ev2____describe_event(test_t *_dev, void  *data)
#line 3807 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__custom_event___describe_event(_dev, UPCAST(UPCAST(((__implicit_custom_time_event__evt) {(&_tr_ev2____implicit_custom_time_event__evt), ((_identity_t) {.id = 71, .encoded_index = 0})}), __implicit_custom_time_event__evt, custom_time_event._custom_event), _custom_event, _event.event), data);
}
#line 16515 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* ev2.__set_event_info */
static void  *_DML_M_ev2____set_event_info(test_t *_dev, attr_value_t info)
#line 3813 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__custom_event___set_event_info(_dev, UPCAST(UPCAST(((__implicit_custom_time_event__evt) {(&_tr_ev2____implicit_custom_time_event__evt), ((_identity_t) {.id = 71, .encoded_index = 0})}), __implicit_custom_time_event__evt, custom_time_event._custom_event), _custom_event, _event.event), info);
}
#line 16523 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* ev2.__get_event_info */
static attr_value_t _DML_M_ev2____get_event_info(test_t *_dev, void  *data)
#line 3810 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__custom_event___get_event_info(_dev, UPCAST(UPCAST(((__implicit_custom_time_event__evt) {(&_tr_ev2____implicit_custom_time_event__evt), ((_identity_t) {.id = 71, .encoded_index = 0})}), __implicit_custom_time_event__evt, custom_time_event._custom_event), _custom_event, _event.event), data);
}
#line 16531 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* ev2.__destroy */
static void  _DML_M_ev2____destroy(test_t *_dev, void  *data)
#line 3816 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__custom_event___destroy(_dev, UPCAST(UPCAST(((__implicit_custom_time_event__evt) {(&_tr_ev2____implicit_custom_time_event__evt), ((_identity_t) {.id = 71, .encoded_index = 0})}), __implicit_custom_time_event__evt, custom_time_event._custom_event), _custom_event, _event.event), data);
    return;
    #line 3818 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 16541 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* ev2.__callback */
static void  _DML_M_ev2____callback(test_t *_dev, void  *user)
#line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM__custom_event___callback(_dev, UPCAST(UPCAST(((__implicit_custom_time_event__evt) {(&_tr_ev2____implicit_custom_time_event__evt), ((_identity_t) {.id = 71, .encoded_index = 0})}), __implicit_custom_time_event__evt, custom_time_event._custom_event), _custom_event, _event.event), user);
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 16553 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* custom_ev.__describe_event */
static char *_DML_M_custom_ev____describe_event(test_t *_dev, void  *data)
#line 3807 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__custom_event___describe_event(_dev, UPCAST(UPCAST(((custom_cycle_event) {(&_tr_custom_ev__custom_cycle_event), ((_identity_t) {.id = 69, .encoded_index = 0})}), custom_cycle_event, _custom_event), _custom_event, _event.event), data);
}
#line 16561 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* custom_ev.__set_event_info */
static void  *_DML_M_custom_ev____set_event_info(test_t *_dev, attr_value_t info)
#line 3813 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__custom_event___set_event_info(_dev, UPCAST(UPCAST(((custom_cycle_event) {(&_tr_custom_ev__custom_cycle_event), ((_identity_t) {.id = 69, .encoded_index = 0})}), custom_cycle_event, _custom_event), _custom_event, _event.event), info);
}
#line 16569 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* custom_ev.__get_event_info */
static attr_value_t _DML_M_custom_ev____get_event_info(test_t *_dev, void  *data)
#line 3810 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__custom_event___get_event_info(_dev, UPCAST(UPCAST(((custom_cycle_event) {(&_tr_custom_ev__custom_cycle_event), ((_identity_t) {.id = 69, .encoded_index = 0})}), custom_cycle_event, _custom_event), _custom_event, _event.event), data);
}
#line 16577 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* custom_ev.__destroy */
static void  _DML_M_custom_ev____destroy(test_t *_dev, void  *data)
#line 3816 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__custom_event___destroy(_dev, UPCAST(UPCAST(((custom_cycle_event) {(&_tr_custom_ev__custom_cycle_event), ((_identity_t) {.id = 69, .encoded_index = 0})}), custom_cycle_event, _custom_event), _custom_event, _event.event), data);
    return;
    #line 3818 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 16587 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* custom_ev.__callback */
static void  _DML_M_custom_ev____callback(test_t *_dev, void  *user)
#line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM__custom_event___callback(_dev, UPCAST(UPCAST(((custom_cycle_event) {(&_tr_custom_ev__custom_cycle_event), ((_identity_t) {.id = 69, .encoded_index = 0})}), custom_cycle_event, _custom_event), _custom_event, _event.event), user);
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 16599 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* destroy */
static void  _DML_M_destroy(test_t *_dev)
#line 672 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 672 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 672 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 16609 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* post_init */
static void  _DML_M_post_init(test_t *_dev)
#line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 16619 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* init */
static void  _DML_M_init(test_t *_dev)
#line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    uint8 v1823_i1 UNUSED  = 0LL;
    #line 448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    _DML_M_p(_dev);
    _DML_M_m(_dev);
    _DML_M_pp__m(_dev, (int32 )0LL);
    int v1823_i UNUSED  = 0LL;
    {
        #line 452 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        v1823_i = _DML_M_o(_dev);
        #line 452 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    _DML_M_common_no_inline(_dev, NULL);
    SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "%lld %lld %lld", _dev->au.val, _dev->b.r6.val, (uint64 )((uint8 )(((DML_shru(_dev->b.r.val, 3ULL)) & (3ULL)) & (3ULL))));
    #line 457 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    if (0)
    #line 457 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    {
    }
    #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    else
    #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    {
        #line 16647 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    {
        #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        v1823_i = (int32 )3LL;
        #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    {
        #line 464 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        v1823_i = (int32 )0LL;
        #line 464 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    {
        #line 465 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        v1823_i = (int32 )1LL;
        #line 465 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    #line 471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    if ((_dev->b.r6.val) == 5LL)
    #line 471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    {
        #line 471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        _dev->b.r6.val = 3ULL;
        #line 471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    #line 16673 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    else
    #line 471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    if ((_dev->b2.r3.val) == 5LL)
    #line 471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    {
        #line 471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        _dev->b2.r3.val = 3ULL;
        #line 471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    #line 16683 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    else
    #line 471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    {
        #line 471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    {
        #line 472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        _dev->b.r6.val = 4ULL;
        #line 472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    #line 472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    {
        #line 472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        _dev->b2.r3.val = 4ULL;
        #line 472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    #line 474 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    if (!((int64 )((uint8 )(((DML_shru(_dev->b.r.val, 2ULL)) & (1ULL)) & (1ULL))) == 0LL) ? !((int64 )((uint8 )(((DML_shru(_dev->b.r.val, 5ULL)) & (1ULL)) & (1ULL))) == 0LL) && (int64 )((uint8 )(((DML_shru(_dev->b.r.val, 7ULL)) & (1ULL)) & (1ULL))) == 0LL : 0)
    {
        #line 16703 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    if (!(_dev->c.signal.val == NULL))
    {
        #line 477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        if (!((((signal_interface_t const *)_dev->c.signal.val)->signal_lower != NULL)))
        ((signal_interface_t const *)_dev->c.signal.val)->signal_raise(_dev->c.obj);
        #line 477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    #line 482 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    _DML_TM_simple_cycle_event__post(_dev, ((simple_cycle_event) {(&_tr_simple_ev__simple_cycle_event), ((_identity_t) {.id = 104, .encoded_index = 0})}), 1LL);
    bool v1823_posted UNUSED  = 0;
    {
        #line 484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        v1823_posted = _DML_TM__simple_event__posted(_dev, UPCAST(((simple_cycle_event) {(&_tr_simple_ev__simple_cycle_event), ((_identity_t) {.id = 104, .encoded_index = 0})}), simple_cycle_event, _simple_event));
        #line 484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    uint64 v1823_next UNUSED  = 0LL;
    {
        #line 486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        v1823_next = (uint64 )(_DML_TM_simple_cycle_event__next(_dev, ((simple_cycle_event) {(&_tr_simple_ev__simple_cycle_event), ((_identity_t) {.id = 104, .encoded_index = 0})})));
        #line 486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    _DML_TM__simple_event__remove(_dev, UPCAST(((simple_cycle_event) {(&_tr_simple_ev__simple_cycle_event), ((_identity_t) {.id = 104, .encoded_index = 0})}), simple_cycle_event, _simple_event));
    #line 489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    _DML_TM_uint64_time_event__post(_dev, ((uint64_time_event) {(&_tr_uint64_ev__uint64_time_event), ((_identity_t) {.id = 106, .encoded_index = 0})}), 1LL, 91ULL);
    {
        #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        v1823_posted = _DML_TM__uint64_event__posted(_dev, UPCAST(((uint64_time_event) {(&_tr_uint64_ev__uint64_time_event), ((_identity_t) {.id = 106, .encoded_index = 0})}), uint64_time_event, _uint64_event), 0ULL);
        #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    {
        #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        v1823_next = (uint64 )((int64 )(_DML_TM_uint64_time_event__next(_dev, ((uint64_time_event) {(&_tr_uint64_ev__uint64_time_event), ((_identity_t) {.id = 106, .encoded_index = 0})}), 74ULL)));
        #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    _DML_TM__uint64_event__remove(_dev, UPCAST(((uint64_time_event) {(&_tr_uint64_ev__uint64_time_event), ((_identity_t) {.id = 106, .encoded_index = 0})}), uint64_time_event, _uint64_event), 4ULL);
    return;
    #line 493 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 16744 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* common_no_inline */
static void  _DML_M_common_no_inline(test_t *_dev, char *(**x)(int arg0))
#line 253 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    return;
    #line 254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 16753 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* o */
static int _DML_M_o(test_t *_dev)
#line 226 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    int v1852_i UNUSED  = 0LL;
    {
        #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        v1852_i = _DML_M_templates__t__o(_dev);
        #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    return v1852_i;
}
#line 16767 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* templates__t__o */
static int _DML_M_templates__t__o(test_t *_dev)
#line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    int v1854_i UNUSED  = 0LL;
    _DML_M_p(_dev);
    _DML_M_p(_dev);
    if (SIM_object_clock(&_dev->obj) == NULL)
        #line 191 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
        #line 191 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    else {
        #line 191 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
        #line 191 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
        #line 191 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        _event_domains[0] = ((_identity_t) {.id = 1, .encoded_index = 0});
        #line 191 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        _data->no_domains = 1;
        #line 191 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        _data->domains = _event_domains;
        #line 191 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        SIM_event_post_time(SIM_object_clock(&_dev->obj), _evclass_p, &_dev->obj, 0x1.4cccccccccccdp+0 + 0x1.3333333333333p-2, (lang_void *)_data);
        #line 191 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    if (SIM_object_clock(&_dev->obj) == NULL)
        #line 192 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
        #line 192 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    else {
        #line 192 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
        #line 192 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
        #line 192 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        _event_domains[0] = ((_identity_t) {.id = 1, .encoded_index = 0});
        #line 192 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        _data->no_domains = 1;
        #line 192 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        _data->domains = _event_domains;
        #line 192 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        SIM_event_post_time(SIM_object_clock(&_dev->obj), _evclass_p, &_dev->obj, 0x1.2666666666666p+1, (lang_void *)_data);
        #line 192 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    return v1854_i;
}
#line 16816 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* pp.m */
static void  _DML_M_pp__m(test_t *_dev, int jjj)
#line 159 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    #line 163 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    return;
    #line 163 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 16826 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* m */
static void  _DML_M_m(test_t *_dev)
#line 218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    _DML_M_templates__t__m(_dev);
    SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "foo");
    SIM_LOG_SPEC_VIOLATION(3LL, &_dev->obj, 0LL, "bar");
    SIM_LOG_UNIMPLEMENTED(1LL, &_dev->obj, 0LL, "baaz");
    SIM_LOG_CRITICAL(&_dev->obj, 0LL, "quux");
    return;
    #line 224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 16840 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* templates__t__m */
static void  _DML_M_templates__t__m(test_t *_dev)
#line 181 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    int v1857_i UNUSED  = 0LL;
    {
        #line 183 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        v1857_i = _DML_M_o(_dev);
        #line 183 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    {
        #line 184 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        int v1859__ret__out1 UNUSED  = 0LL;
        #line 184 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        v1857_i = _DML_M_mo(_dev, &v1859__ret__out1);
        #line 184 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        v1857_i = v1859__ret__out1;
        #line 16859 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 185 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    return;
    #line 185 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 16865 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* mo */
static int _DML_M_mo(test_t *_dev, int *_out1)
#line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    int v1860_i UNUSED  = 0LL;
    int v1860_e UNUSED  = 0LL;
    {
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        v1860_i = (int32 )3LL;
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    {
        #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        v1860_e = (int32 )4LL;
        #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    }
    if ((int64 )v1860_i == 3LL)
    {
        #line 270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        *_out1 = v1860_e;
        #line 270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
        return v1860_i;
        #line 16889 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 271 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    *_out1 = v1860_e;
    #line 271 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
    return v1860_i;
}
#line 16896 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* p */
static void  _DML_M_p(test_t *_dev)
#line 232 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
{
    return;
    #line 233 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting.dml"
}
#line 16905 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.register_view_read_only.is_read_only */
static bool _DML_M_write_access_memop__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1864_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1864_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1866__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1866__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_write_access_memop__bank), ((_identity_t) {.id = 113, .encoded_index = 0})}), reg, &v1866__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw11;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1864_r = v1866__ret__out0;
        #line 16926 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw11:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1864_r, struct __register, _is_read_only);
}
#line 16935 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.register_view_catalog.register_offsets */
static attr_value_t _DML_M_write_access_memop__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1868_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1868_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1869__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1868_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_write_access_memop__bank), ((_identity_t) {.id = 113, .encoded_index = 0})}), &v1869__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1868_table_size = v1869__ret__out1;
        #line 16952 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1868_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1868_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1870_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1870_i, v1868_table_size); (int64 )(v1870_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1868_ret, (uint32 )v1870_i, SIM_make_attr_uint64(VTABLE_PARAM(v1868_table[(int64 )v1870_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1868_ret;
}
#line 16968 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.register_view_catalog.register_names */
static attr_value_t _DML_M_write_access_memop__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1872_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1872_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1873__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1872_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_write_access_memop__bank), ((_identity_t) {.id = 113, .encoded_index = 0})}), &v1873__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1872_table_size = v1873__ret__out1;
        #line 16985 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1872_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1872_table_size);
    size_t v1872_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_write_access_memop__bank), ((_identity_t) {.id = 113, .encoded_index = 0})}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1874_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1874_i, v1872_table_size); (int64 )(v1874_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1872_ret, (uint32 )v1874_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1872_table[(int64 )v1874_i], _register, _conf_attribute.object._qname))) + (uint64 )v1872_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1872_ret;
}
#line 17002 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.register_view.set_register_value */
static void  _DML_M_write_access_memop__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1876_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1876_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1878__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1878__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_write_access_memop__bank), ((_identity_t) {.id = 113, .encoded_index = 0})}), reg, &v1878__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw12;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1876_r = v1878__ret__out0;
        #line 17023 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw12:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1876_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17034 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.register_view.register_info */
static attr_value_t _DML_M_write_access_memop__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1880_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1880_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1882__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1882__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_write_access_memop__bank), ((_identity_t) {.id = 113, .encoded_index = 0})}), reg, &v1882__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw13;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1880_r = v1882__ret__out0;
        #line 17055 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw13:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1880_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1880_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1880_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1880_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1884_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1885_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1884_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1880_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1884_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1884_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1884_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1884_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1884_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1880_fields, v1880_idx, v1885_elem);
                    (int64 )(v1880_idx)++;
                }
                #line 17089 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1880_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1880_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1880_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1880_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_write_access_memop__bank), ((_identity_t) {.id = 113, .encoded_index = 0})}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1880_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1880_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1880_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1880_r, struct __register, offset)), v1880_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1880_ret;
}
#line 17107 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.register_view.number_of_registers */
static uint32 _DML_M_write_access_memop__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ((bank) {(&_tr_write_access_memop__bank), ((_identity_t) {.id = 113, .encoded_index = 0})}));
}
#line 17115 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.register_view.get_register_value */
static uint64 _DML_M_write_access_memop__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1889_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1889_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1891__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1891__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_write_access_memop__bank), ((_identity_t) {.id = 113, .encoded_index = 0})}), reg, &v1891__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw14;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1889_r = v1891__ret__out0;
        #line 17136 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw14:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1889_r, _register, get._get));
}
#line 17145 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.register_view.description */
static char const *_DML_M_write_access_memop__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 17154 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.register_view.big_endian_bitorder */
static bool _DML_M_write_access_memop__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 17162 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.io_memory.operation */
static exception_type_t _DML_M_write_access_memop__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (_DML_M_write_access_memop__io_memory_access(_dev, mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17175 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.instrumentation_order.move_before */
static bool _DML_M_write_access_memop__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->write_access_memop._connections);
}
#line 17183 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.instrumentation_order.get_connections */
static attr_value_t _DML_M_write_access_memop__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->write_access_memop._connections);
}
#line 17191 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_write_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_write_access_memop__bank), ((_identity_t) {.id = 113, .encoded_index = 0})})), connection, &_dev->write_access_memop._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17202 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_write_access_memop__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->write_access_memop._connections, &_dev->write_access_memop._before_read_callbacks, &_dev->write_access_memop._after_read_callbacks, &_dev->write_access_memop._before_write_callbacks, &_dev->write_access_memop._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17213 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_write_access_memop__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_write_access_memop__bank), ((_identity_t) {.id = 113, .encoded_index = 0})})), connection, offset, size, before_write, user_data, &_dev->write_access_memop._connections, &_dev->write_access_memop._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17222 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_write_access_memop__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_write_access_memop__bank), ((_identity_t) {.id = 113, .encoded_index = 0})})), connection, offset, size, before_read, user_data, &_dev->write_access_memop._connections, &_dev->write_access_memop._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17231 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_write_access_memop__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_write_access_memop__bank), ((_identity_t) {.id = 113, .encoded_index = 0})})), connection, offset, size, after_write, user_data, &_dev->write_access_memop._connections, &_dev->write_access_memop._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17240 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_write_access_memop__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_write_access_memop__bank), ((_identity_t) {.id = 113, .encoded_index = 0})})), connection, offset, size, after_read, user_data, &_dev->write_access_memop._connections, &_dev->write_access_memop._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17249 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_write_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->write_access_memop._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17259 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* write_access_memop.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_write_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->write_access_memop._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17269 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.register_view_read_only.is_read_only */
static bool _DML_M_rw_access__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1909_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1909_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1911__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1911__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_rw_access__bank), ((_identity_t) {.id = 103, .encoded_index = 0})}), reg, &v1911__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw15;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1909_r = v1911__ret__out0;
        #line 17290 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw15:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1909_r, struct __register, _is_read_only);
}
#line 17299 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.register_view_catalog.register_offsets */
static attr_value_t _DML_M_rw_access__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1913_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1913_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1914__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1913_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_rw_access__bank), ((_identity_t) {.id = 103, .encoded_index = 0})}), &v1914__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1913_table_size = v1914__ret__out1;
        #line 17316 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1913_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1913_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1915_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1915_i, v1913_table_size); (int64 )(v1915_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1913_ret, (uint32 )v1915_i, SIM_make_attr_uint64(VTABLE_PARAM(v1913_table[(int64 )v1915_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1913_ret;
}
#line 17332 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.register_view_catalog.register_names */
static attr_value_t _DML_M_rw_access__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1917_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1917_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1918__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1917_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_rw_access__bank), ((_identity_t) {.id = 103, .encoded_index = 0})}), &v1918__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1917_table_size = v1918__ret__out1;
        #line 17349 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1917_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1917_table_size);
    size_t v1917_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_rw_access__bank), ((_identity_t) {.id = 103, .encoded_index = 0})}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1919_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1919_i, v1917_table_size); (int64 )(v1919_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1917_ret, (uint32 )v1919_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1917_table[(int64 )v1919_i], _register, _conf_attribute.object._qname))) + (uint64 )v1917_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1917_ret;
}
#line 17366 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.register_view.set_register_value */
static void  _DML_M_rw_access__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1921_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1921_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1923__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1923__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_rw_access__bank), ((_identity_t) {.id = 103, .encoded_index = 0})}), reg, &v1923__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw16;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1921_r = v1923__ret__out0;
        #line 17387 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw16:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1921_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17398 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.register_view.register_info */
static attr_value_t _DML_M_rw_access__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1925_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1925_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1927__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1927__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_rw_access__bank), ((_identity_t) {.id = 103, .encoded_index = 0})}), reg, &v1927__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw17;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1925_r = v1927__ret__out0;
        #line 17419 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw17:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1925_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1925_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1925_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1925_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1929_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1930_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1929_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1925_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1929_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1929_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1929_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1929_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1929_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1925_fields, v1925_idx, v1930_elem);
                    (int64 )(v1925_idx)++;
                }
                #line 17453 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1925_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1925_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1925_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1925_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_rw_access__bank), ((_identity_t) {.id = 103, .encoded_index = 0})}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1925_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1925_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1925_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1925_r, struct __register, offset)), v1925_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1925_ret;
}
#line 17471 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.register_view.number_of_registers */
static uint32 _DML_M_rw_access__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ((bank) {(&_tr_rw_access__bank), ((_identity_t) {.id = 103, .encoded_index = 0})}));
}
#line 17479 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.register_view.get_register_value */
static uint64 _DML_M_rw_access__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1934_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1934_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1936__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1936__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_rw_access__bank), ((_identity_t) {.id = 103, .encoded_index = 0})}), reg, &v1936__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw18;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1934_r = v1936__ret__out0;
        #line 17500 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw18:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1934_r, _register, get._get));
}
#line 17509 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.register_view.description */
static char const *_DML_M_rw_access__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 17518 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.register_view.big_endian_bitorder */
static bool _DML_M_rw_access__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 17526 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.io_memory.operation */
static exception_type_t _DML_M_rw_access__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ((bank) {(&_tr_rw_access__bank), ((_identity_t) {.id = 103, .encoded_index = 0})}), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17539 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.instrumentation_order.move_before */
static bool _DML_M_rw_access__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->rw_access._connections);
}
#line 17547 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.instrumentation_order.get_connections */
static attr_value_t _DML_M_rw_access__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->rw_access._connections);
}
#line 17555 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_rw_access__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_rw_access__bank), ((_identity_t) {.id = 103, .encoded_index = 0})})), connection, &_dev->rw_access._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17566 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_rw_access__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->rw_access._connections, &_dev->rw_access._before_read_callbacks, &_dev->rw_access._after_read_callbacks, &_dev->rw_access._before_write_callbacks, &_dev->rw_access._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17577 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_rw_access__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_rw_access__bank), ((_identity_t) {.id = 103, .encoded_index = 0})})), connection, offset, size, before_write, user_data, &_dev->rw_access._connections, &_dev->rw_access._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17586 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_rw_access__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_rw_access__bank), ((_identity_t) {.id = 103, .encoded_index = 0})})), connection, offset, size, before_read, user_data, &_dev->rw_access._connections, &_dev->rw_access._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17595 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_rw_access__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_rw_access__bank), ((_identity_t) {.id = 103, .encoded_index = 0})})), connection, offset, size, after_write, user_data, &_dev->rw_access._connections, &_dev->rw_access._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17604 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_rw_access__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_rw_access__bank), ((_identity_t) {.id = 103, .encoded_index = 0})})), connection, offset, size, after_read, user_data, &_dev->rw_access._connections, &_dev->rw_access._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17613 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_rw_access__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->rw_access._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17623 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* rw_access.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_rw_access__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->rw_access._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17633 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.register_view_read_only.is_read_only */
static bool _DML_M_read_access_memop__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1954_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1954_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1956__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1956__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_read_access_memop__bank), ((_identity_t) {.id = 96, .encoded_index = 0})}), reg, &v1956__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw19;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1954_r = v1956__ret__out0;
        #line 17654 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw19:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1954_r, struct __register, _is_read_only);
}
#line 17663 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.register_view_catalog.register_offsets */
static attr_value_t _DML_M_read_access_memop__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1958_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1958_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1959__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1958_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_read_access_memop__bank), ((_identity_t) {.id = 96, .encoded_index = 0})}), &v1959__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1958_table_size = v1959__ret__out1;
        #line 17680 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1958_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1958_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1960_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1960_i, v1958_table_size); (int64 )(v1960_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1958_ret, (uint32 )v1960_i, SIM_make_attr_uint64(VTABLE_PARAM(v1958_table[(int64 )v1960_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1958_ret;
}
#line 17696 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.register_view_catalog.register_names */
static attr_value_t _DML_M_read_access_memop__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1962_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1962_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1963__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1962_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_read_access_memop__bank), ((_identity_t) {.id = 96, .encoded_index = 0})}), &v1963__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1962_table_size = v1963__ret__out1;
        #line 17713 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1962_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1962_table_size);
    size_t v1962_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_read_access_memop__bank), ((_identity_t) {.id = 96, .encoded_index = 0})}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1964_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1964_i, v1962_table_size); (int64 )(v1964_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1962_ret, (uint32 )v1964_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1962_table[(int64 )v1964_i], _register, _conf_attribute.object._qname))) + (uint64 )v1962_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1962_ret;
}
#line 17730 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.register_view.set_register_value */
static void  _DML_M_read_access_memop__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1966_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1966_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1968__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1968__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_read_access_memop__bank), ((_identity_t) {.id = 96, .encoded_index = 0})}), reg, &v1968__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw20;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1966_r = v1968__ret__out0;
        #line 17751 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw20:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1966_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17762 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.register_view.register_info */
static attr_value_t _DML_M_read_access_memop__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1970_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1970_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1972__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1972__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_read_access_memop__bank), ((_identity_t) {.id = 96, .encoded_index = 0})}), reg, &v1972__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw21;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1970_r = v1972__ret__out0;
        #line 17783 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw21:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1970_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1970_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1970_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1970_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1974_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1975_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1974_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1970_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1974_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1974_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1974_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1974_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1974_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1970_fields, v1970_idx, v1975_elem);
                    (int64 )(v1970_idx)++;
                }
                #line 17817 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1970_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1970_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1970_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1970_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_read_access_memop__bank), ((_identity_t) {.id = 96, .encoded_index = 0})}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1970_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1970_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1970_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1970_r, struct __register, offset)), v1970_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1970_ret;
}
#line 17835 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.register_view.number_of_registers */
static uint32 _DML_M_read_access_memop__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ((bank) {(&_tr_read_access_memop__bank), ((_identity_t) {.id = 96, .encoded_index = 0})}));
}
#line 17843 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.register_view.get_register_value */
static uint64 _DML_M_read_access_memop__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1979_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1979_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1981__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1981__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_read_access_memop__bank), ((_identity_t) {.id = 96, .encoded_index = 0})}), reg, &v1981__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw22;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1979_r = v1981__ret__out0;
        #line 17864 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw22:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1979_r, _register, get._get));
}
#line 17873 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.register_view.description */
static char const *_DML_M_read_access_memop__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 17882 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.register_view.big_endian_bitorder */
static bool _DML_M_read_access_memop__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 17890 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.io_memory.operation */
static exception_type_t _DML_M_read_access_memop__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (_DML_M_read_access_memop__io_memory_access(_dev, mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17903 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.instrumentation_order.move_before */
static bool _DML_M_read_access_memop__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->read_access_memop._connections);
}
#line 17911 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.instrumentation_order.get_connections */
static attr_value_t _DML_M_read_access_memop__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->read_access_memop._connections);
}
#line 17919 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_read_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_read_access_memop__bank), ((_identity_t) {.id = 96, .encoded_index = 0})})), connection, &_dev->read_access_memop._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17930 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_read_access_memop__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->read_access_memop._connections, &_dev->read_access_memop._before_read_callbacks, &_dev->read_access_memop._after_read_callbacks, &_dev->read_access_memop._before_write_callbacks, &_dev->read_access_memop._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17941 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_read_access_memop__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_read_access_memop__bank), ((_identity_t) {.id = 96, .encoded_index = 0})})), connection, offset, size, before_write, user_data, &_dev->read_access_memop._connections, &_dev->read_access_memop._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17950 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_read_access_memop__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_read_access_memop__bank), ((_identity_t) {.id = 96, .encoded_index = 0})})), connection, offset, size, before_read, user_data, &_dev->read_access_memop._connections, &_dev->read_access_memop._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17959 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_read_access_memop__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_read_access_memop__bank), ((_identity_t) {.id = 96, .encoded_index = 0})})), connection, offset, size, after_write, user_data, &_dev->read_access_memop._connections, &_dev->read_access_memop._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17968 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_read_access_memop__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_read_access_memop__bank), ((_identity_t) {.id = 96, .encoded_index = 0})})), connection, offset, size, after_read, user_data, &_dev->read_access_memop._connections, &_dev->read_access_memop._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17977 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_read_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->read_access_memop._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17987 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* read_access_memop.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_read_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->read_access_memop._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 17997 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.register_view_read_only.is_read_only */
static bool _DML_M_miss_access__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1999_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1999_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2001__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2001__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_miss_access__bank), ((_identity_t) {.id = 85, .encoded_index = 0})}), reg, &v2001__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw23;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1999_r = v2001__ret__out0;
        #line 18018 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw23:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1999_r, struct __register, _is_read_only);
}
#line 18027 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.register_view_catalog.register_offsets */
static attr_value_t _DML_M_miss_access__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v2003_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v2003_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v2004__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2003_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_miss_access__bank), ((_identity_t) {.id = 85, .encoded_index = 0})}), &v2004__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2003_table_size = v2004__ret__out1;
        #line 18044 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2003_ret UNUSED  = SIM_alloc_attr_list((uint32 )v2003_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v2005_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v2005_i, v2003_table_size); (int64 )(v2005_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v2003_ret, (uint32 )v2005_i, SIM_make_attr_uint64(VTABLE_PARAM(v2003_table[(int64 )v2005_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v2003_ret;
}
#line 18060 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.register_view_catalog.register_names */
static attr_value_t _DML_M_miss_access__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v2007_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v2007_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v2008__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2007_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_miss_access__bank), ((_identity_t) {.id = 85, .encoded_index = 0})}), &v2008__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2007_table_size = v2008__ret__out1;
        #line 18077 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2007_ret UNUSED  = SIM_alloc_attr_list((uint32 )v2007_table_size);
    size_t v2007_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_miss_access__bank), ((_identity_t) {.id = 85, .encoded_index = 0})}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v2009_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v2009_i, v2007_table_size); (int64 )(v2009_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v2007_ret, (uint32 )v2009_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v2007_table[(int64 )v2009_i], _register, _conf_attribute.object._qname))) + (uint64 )v2007_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v2007_ret;
}
#line 18094 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.register_view.set_register_value */
static void  _DML_M_miss_access__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2011_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2011_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2013__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2013__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_miss_access__bank), ((_identity_t) {.id = 85, .encoded_index = 0})}), reg, &v2013__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw24;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2011_r = v2013__ret__out0;
        #line 18115 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw24:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v2011_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18126 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.register_view.register_info */
static attr_value_t _DML_M_miss_access__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2015_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2015_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2017__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2017__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_miss_access__bank), ((_identity_t) {.id = 85, .encoded_index = 0})}), reg, &v2017__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw25;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2015_r = v2017__ret__out0;
        #line 18147 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw25:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2015_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v2015_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v2015_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v2015_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v2019_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v2020_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v2019_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v2015_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v2019_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v2019_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v2019_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v2019_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v2019_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v2015_fields, v2015_idx, v2020_elem);
                    (int64 )(v2015_idx)++;
                }
                #line 18181 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2015_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2015_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2015_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v2015_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_miss_access__bank), ((_identity_t) {.id = 85, .encoded_index = 0})}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v2015_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v2015_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v2015_r))), SIM_make_attr_uint64(VTABLE_PARAM(v2015_r, struct __register, offset)), v2015_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v2015_ret;
}
#line 18199 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.register_view.number_of_registers */
static uint32 _DML_M_miss_access__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ((bank) {(&_tr_miss_access__bank), ((_identity_t) {.id = 85, .encoded_index = 0})}));
}
#line 18207 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.register_view.get_register_value */
static uint64 _DML_M_miss_access__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2024_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2024_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2026__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2026__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_miss_access__bank), ((_identity_t) {.id = 85, .encoded_index = 0})}), reg, &v2026__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw26;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2024_r = v2026__ret__out0;
        #line 18228 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw26:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v2024_r, _register, get._get));
}
#line 18237 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.register_view.description */
static char const *_DML_M_miss_access__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 18246 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.register_view.big_endian_bitorder */
static bool _DML_M_miss_access__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 18254 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.io_memory.operation */
static exception_type_t _DML_M_miss_access__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ((bank) {(&_tr_miss_access__bank), ((_identity_t) {.id = 85, .encoded_index = 0})}), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18267 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.instrumentation_order.move_before */
static bool _DML_M_miss_access__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->miss_access._connections);
}
#line 18275 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.instrumentation_order.get_connections */
static attr_value_t _DML_M_miss_access__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->miss_access._connections);
}
#line 18283 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_miss_access__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_miss_access__bank), ((_identity_t) {.id = 85, .encoded_index = 0})})), connection, &_dev->miss_access._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18294 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_miss_access__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->miss_access._connections, &_dev->miss_access._before_read_callbacks, &_dev->miss_access._after_read_callbacks, &_dev->miss_access._before_write_callbacks, &_dev->miss_access._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18305 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_miss_access__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_miss_access__bank), ((_identity_t) {.id = 85, .encoded_index = 0})})), connection, offset, size, before_write, user_data, &_dev->miss_access._connections, &_dev->miss_access._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18314 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_miss_access__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_miss_access__bank), ((_identity_t) {.id = 85, .encoded_index = 0})})), connection, offset, size, before_read, user_data, &_dev->miss_access._connections, &_dev->miss_access._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18323 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_miss_access__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_miss_access__bank), ((_identity_t) {.id = 85, .encoded_index = 0})})), connection, offset, size, after_write, user_data, &_dev->miss_access._connections, &_dev->miss_access._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18332 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_miss_access__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_miss_access__bank), ((_identity_t) {.id = 85, .encoded_index = 0})})), connection, offset, size, after_read, user_data, &_dev->miss_access._connections, &_dev->miss_access._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18341 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_miss_access__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->miss_access._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18351 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss_access.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_miss_access__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->miss_access._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18361 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.register_view_read_only.is_read_only */
static bool _DML_M_miss__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2044_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2044_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2046__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2046__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_miss__bank), ((_identity_t) {.id = 78, .encoded_index = 0})}), reg, &v2046__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw27;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2044_r = v2046__ret__out0;
        #line 18382 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw27:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v2044_r, struct __register, _is_read_only);
}
#line 18391 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.register_view_catalog.register_offsets */
static attr_value_t _DML_M_miss__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v2048_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v2048_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v2049__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2048_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_miss__bank), ((_identity_t) {.id = 78, .encoded_index = 0})}), &v2049__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2048_table_size = v2049__ret__out1;
        #line 18408 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2048_ret UNUSED  = SIM_alloc_attr_list((uint32 )v2048_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v2050_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v2050_i, v2048_table_size); (int64 )(v2050_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v2048_ret, (uint32 )v2050_i, SIM_make_attr_uint64(VTABLE_PARAM(v2048_table[(int64 )v2050_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v2048_ret;
}
#line 18424 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.register_view_catalog.register_names */
static attr_value_t _DML_M_miss__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v2052_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v2052_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v2053__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2052_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_miss__bank), ((_identity_t) {.id = 78, .encoded_index = 0})}), &v2053__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2052_table_size = v2053__ret__out1;
        #line 18441 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2052_ret UNUSED  = SIM_alloc_attr_list((uint32 )v2052_table_size);
    size_t v2052_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_miss__bank), ((_identity_t) {.id = 78, .encoded_index = 0})}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v2054_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v2054_i, v2052_table_size); (int64 )(v2054_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v2052_ret, (uint32 )v2054_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v2052_table[(int64 )v2054_i], _register, _conf_attribute.object._qname))) + (uint64 )v2052_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v2052_ret;
}
#line 18458 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.register_view.set_register_value */
static void  _DML_M_miss__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2056_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2056_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2058__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2058__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_miss__bank), ((_identity_t) {.id = 78, .encoded_index = 0})}), reg, &v2058__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw28;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2056_r = v2058__ret__out0;
        #line 18479 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw28:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v2056_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18490 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.register_view.register_info */
static attr_value_t _DML_M_miss__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2060_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2060_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2062__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2062__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_miss__bank), ((_identity_t) {.id = 78, .encoded_index = 0})}), reg, &v2062__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw29;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2060_r = v2062__ret__out0;
        #line 18511 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw29:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2060_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v2060_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v2060_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v2060_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v2064_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v2065_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v2064_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v2060_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v2064_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v2064_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v2064_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v2064_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v2064_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v2060_fields, v2060_idx, v2065_elem);
                    (int64 )(v2060_idx)++;
                }
                #line 18545 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2060_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2060_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2060_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v2060_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_miss__bank), ((_identity_t) {.id = 78, .encoded_index = 0})}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v2060_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v2060_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v2060_r))), SIM_make_attr_uint64(VTABLE_PARAM(v2060_r, struct __register, offset)), v2060_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v2060_ret;
}
#line 18563 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.register_view.number_of_registers */
static uint32 _DML_M_miss__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ((bank) {(&_tr_miss__bank), ((_identity_t) {.id = 78, .encoded_index = 0})}));
}
#line 18571 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.register_view.get_register_value */
static uint64 _DML_M_miss__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2069_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2069_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2071__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2071__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_miss__bank), ((_identity_t) {.id = 78, .encoded_index = 0})}), reg, &v2071__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw30;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2069_r = v2071__ret__out0;
        #line 18592 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw30:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v2069_r, _register, get._get));
}
#line 18601 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.register_view.description */
static char const *_DML_M_miss__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 18610 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.register_view.big_endian_bitorder */
static bool _DML_M_miss__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 18618 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.io_memory.operation */
static exception_type_t _DML_M_miss__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ((bank) {(&_tr_miss__bank), ((_identity_t) {.id = 78, .encoded_index = 0})}), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18631 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.instrumentation_order.move_before */
static bool _DML_M_miss__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->miss._connections);
}
#line 18639 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.instrumentation_order.get_connections */
static attr_value_t _DML_M_miss__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->miss._connections);
}
#line 18647 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_miss__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_miss__bank), ((_identity_t) {.id = 78, .encoded_index = 0})})), connection, &_dev->miss._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18658 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_miss__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->miss._connections, &_dev->miss._before_read_callbacks, &_dev->miss._after_read_callbacks, &_dev->miss._before_write_callbacks, &_dev->miss._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18669 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_miss__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_miss__bank), ((_identity_t) {.id = 78, .encoded_index = 0})})), connection, offset, size, before_write, user_data, &_dev->miss._connections, &_dev->miss._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18678 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_miss__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_miss__bank), ((_identity_t) {.id = 78, .encoded_index = 0})})), connection, offset, size, before_read, user_data, &_dev->miss._connections, &_dev->miss._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18687 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_miss__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_miss__bank), ((_identity_t) {.id = 78, .encoded_index = 0})})), connection, offset, size, after_write, user_data, &_dev->miss._connections, &_dev->miss._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18696 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_miss__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_miss__bank), ((_identity_t) {.id = 78, .encoded_index = 0})})), connection, offset, size, after_read, user_data, &_dev->miss._connections, &_dev->miss._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18705 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_miss__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->miss._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18715 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* miss.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_miss__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->miss._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18725 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.register_view_read_only.is_read_only */
static bool _DML_M_b2__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2089_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2089_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2091__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2091__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 64, .encoded_index = 0})}), reg, &v2091__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw31;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2089_r = v2091__ret__out0;
        #line 18746 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw31:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v2089_r, struct __register, _is_read_only);
}
#line 18755 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.register_view_catalog.register_offsets */
static attr_value_t _DML_M_b2__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v2093_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v2093_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v2094__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2093_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 64, .encoded_index = 0})}), &v2094__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2093_table_size = v2094__ret__out1;
        #line 18772 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2093_ret UNUSED  = SIM_alloc_attr_list((uint32 )v2093_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v2095_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v2095_i, v2093_table_size); (int64 )(v2095_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v2093_ret, (uint32 )v2095_i, SIM_make_attr_uint64(VTABLE_PARAM(v2093_table[(int64 )v2095_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v2093_ret;
}
#line 18788 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.register_view_catalog.register_names */
static attr_value_t _DML_M_b2__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v2097_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v2097_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v2098__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2097_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 64, .encoded_index = 0})}), &v2098__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2097_table_size = v2098__ret__out1;
        #line 18805 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2097_ret UNUSED  = SIM_alloc_attr_list((uint32 )v2097_table_size);
    size_t v2097_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 64, .encoded_index = 0})}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v2099_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v2099_i, v2097_table_size); (int64 )(v2099_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v2097_ret, (uint32 )v2099_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v2097_table[(int64 )v2099_i], _register, _conf_attribute.object._qname))) + (uint64 )v2097_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v2097_ret;
}
#line 18822 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.register_view.set_register_value */
static void  _DML_M_b2__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2101_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2101_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2103__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2103__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 64, .encoded_index = 0})}), reg, &v2103__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw32;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2101_r = v2103__ret__out0;
        #line 18843 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw32:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v2101_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18854 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.register_view.register_info */
static attr_value_t _DML_M_b2__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2105_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2105_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2107__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2107__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 64, .encoded_index = 0})}), reg, &v2107__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw33;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2105_r = v2107__ret__out0;
        #line 18875 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw33:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2105_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v2105_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v2105_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v2105_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v2109_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v2110_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v2109_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v2105_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v2109_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v2109_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v2109_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v2109_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v2109_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v2105_fields, v2105_idx, v2110_elem);
                    (int64 )(v2105_idx)++;
                }
                #line 18909 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2105_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2105_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2105_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v2105_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 64, .encoded_index = 0})}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v2105_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v2105_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v2105_r))), SIM_make_attr_uint64(VTABLE_PARAM(v2105_r, struct __register, offset)), v2105_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v2105_ret;
}
#line 18927 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.register_view.number_of_registers */
static uint32 _DML_M_b2__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 64, .encoded_index = 0})}));
}
#line 18935 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.register_view.get_register_value */
static uint64 _DML_M_b2__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2114_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2114_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2116__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2116__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 64, .encoded_index = 0})}), reg, &v2116__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw34;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2114_r = v2116__ret__out0;
        #line 18956 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw34:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v2114_r, _register, get._get));
}
#line 18965 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.register_view.description */
static char const *_DML_M_b2__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 18974 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.register_view.big_endian_bitorder */
static bool _DML_M_b2__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 18982 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.io_memory.operation */
static exception_type_t _DML_M_b2__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 64, .encoded_index = 0})}), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 18995 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.instrumentation_order.move_before */
static bool _DML_M_b2__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->b2._connections);
}
#line 19003 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.instrumentation_order.get_connections */
static attr_value_t _DML_M_b2__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->b2._connections);
}
#line 19011 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_b2__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 64, .encoded_index = 0})})), connection, &_dev->b2._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19022 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_b2__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->b2._connections, &_dev->b2._before_read_callbacks, &_dev->b2._after_read_callbacks, &_dev->b2._before_write_callbacks, &_dev->b2._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19033 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_b2__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 64, .encoded_index = 0})})), connection, offset, size, before_write, user_data, &_dev->b2._connections, &_dev->b2._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19042 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_b2__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 64, .encoded_index = 0})})), connection, offset, size, before_read, user_data, &_dev->b2._connections, &_dev->b2._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19051 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_b2__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 64, .encoded_index = 0})})), connection, offset, size, after_write, user_data, &_dev->b2._connections, &_dev->b2._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19060 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_b2__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 64, .encoded_index = 0})})), connection, offset, size, after_read, user_data, &_dev->b2._connections, &_dev->b2._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19069 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_b2__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->b2._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19079 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b2.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_b2__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->b2._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19089 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.register_view_read_only.is_read_only */
static bool _DML_M_b__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2134_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2134_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2136__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2136__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_b____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 50, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank), reg, &v2136__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw35;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2134_r = v2136__ret__out0;
        #line 19110 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw35:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v2134_r, struct __register, _is_read_only);
}
#line 19119 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.register_view_catalog.register_offsets */
static attr_value_t _DML_M_b__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v2138_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v2138_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v2139__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2138_table = _DML_TM_bank___reginfo_table(UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_b____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 50, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank), &v2139__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2138_table_size = v2139__ret__out1;
        #line 19136 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2138_ret UNUSED  = SIM_alloc_attr_list((uint32 )v2138_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v2140_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v2140_i, v2138_table_size); (int64 )(v2140_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v2138_ret, (uint32 )v2140_i, SIM_make_attr_uint64(VTABLE_PARAM(v2138_table[(int64 )v2140_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v2138_ret;
}
#line 19152 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.register_view_catalog.register_names */
static attr_value_t _DML_M_b__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v2142_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v2142_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v2143__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2142_table = _DML_TM_bank___reginfo_table(UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_b____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 50, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank), &v2143__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2142_table_size = v2143__ret__out1;
        #line 19169 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2142_ret UNUSED  = SIM_alloc_attr_list((uint32 )v2142_table_size);
    size_t v2142_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_b____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 50, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank.object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v2144_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v2144_i, v2142_table_size); (int64 )(v2144_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v2142_ret, (uint32 )v2144_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v2142_table[(int64 )v2144_i], _register, _conf_attribute.object._qname))) + (uint64 )v2142_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v2142_ret;
}
#line 19186 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.register_view.set_register_value */
static void  _DML_M_b__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2146_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2146_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2148__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2148__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_b____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 50, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank), reg, &v2148__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw36;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2146_r = v2148__ret__out0;
        #line 19207 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw36:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v2146_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19218 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.register_view.register_info */
static attr_value_t _DML_M_b__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2150_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2150_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2152__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2152__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_b____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 50, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank), reg, &v2152__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw37;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2150_r = v2152__ret__out0;
        #line 19239 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw37:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2150_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v2150_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v2150_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v2150_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v2154_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v2155_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v2154_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v2150_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v2154_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v2154_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v2154_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v2154_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v2154_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v2150_fields, v2150_idx, v2155_elem);
                    (int64 )(v2150_idx)++;
                }
                #line 19273 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2150_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2150_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2150_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v2150_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_b____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 50, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v2150_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v2150_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v2150_r))), SIM_make_attr_uint64(VTABLE_PARAM(v2150_r, struct __register, offset)), v2150_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v2150_ret;
}
#line 19291 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.register_view.number_of_registers */
static uint32 _DML_M_b__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_b____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 50, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank));
}
#line 19299 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.register_view.get_register_value */
static uint64 _DML_M_b__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2159_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2159_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2161__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2161__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_b____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 50, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank), reg, &v2161__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw38;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2159_r = v2161__ret__out0;
        #line 19320 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw38:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v2159_r, _register, get._get));
}
#line 19329 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.register_view.description */
static char const *_DML_M_b__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 19338 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.register_view.big_endian_bitorder */
static bool _DML_M_b__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 19346 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.io_memory.operation */
static exception_type_t _DML_M_b__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_b____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 50, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19359 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.instrumentation_order.move_before */
static bool _DML_M_b__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->b._connections);
}
#line 19367 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.instrumentation_order.get_connections */
static attr_value_t _DML_M_b__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->b._connections);
}
#line 19375 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_b____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 50, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank)), connection, &_dev->b._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19386 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_b__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->b._connections, &_dev->b._before_read_callbacks, &_dev->b._after_read_callbacks, &_dev->b._before_write_callbacks, &_dev->b._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19397 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_b__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_b____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 50, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank)), connection, offset, size, before_write, user_data, &_dev->b._connections, &_dev->b._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19406 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_b__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_b____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 50, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank)), connection, offset, size, before_read, user_data, &_dev->b._connections, &_dev->b._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19415 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_b__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_b____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 50, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank)), connection, offset, size, after_write, user_data, &_dev->b._connections, &_dev->b._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19424 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_b__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_b____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 50, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank)), connection, offset, size, after_read, user_data, &_dev->b._connections, &_dev->b._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19433 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->b._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19443 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* b.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->b._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19453 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arri[i].register_view_read_only.is_read_only */
static bool _DML_M_arri__register_view_read_only__is_read_only(test_t *_dev, uint32 _idx0, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2179_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2179_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2181__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2181__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arri__bank), ((_identity_t) {.id = 26, .encoded_index = __indices[0]})});}), reg, &v2181__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw39;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2179_r = v2181__ret__out0;
        #line 19474 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw39:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v2179_r, struct __register, _is_read_only);
}
#line 19483 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arri[i].register_view_catalog.register_offsets */
static attr_value_t _DML_M_arri__register_view_catalog__register_offsets(test_t *_dev, uint32 _idx0)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v2183_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v2183_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v2184__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2183_table = _DML_TM_bank___reginfo_table(({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arri__bank), ((_identity_t) {.id = 26, .encoded_index = __indices[0]})});}), &v2184__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2183_table_size = v2184__ret__out1;
        #line 19500 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2183_ret UNUSED  = SIM_alloc_attr_list((uint32 )v2183_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v2185_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v2185_i, v2183_table_size); (int64 )(v2185_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v2183_ret, (uint32 )v2185_i, SIM_make_attr_uint64(VTABLE_PARAM(v2183_table[(int64 )v2185_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v2183_ret;
}
#line 19516 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arri[i].register_view_catalog.register_names */
static attr_value_t _DML_M_arri__register_view_catalog__register_names(test_t *_dev, uint32 _idx0)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v2187_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v2187_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v2188__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2187_table = _DML_TM_bank___reginfo_table(({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arri__bank), ((_identity_t) {.id = 26, .encoded_index = __indices[0]})});}), &v2188__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2187_table_size = v2188__ret__out1;
        #line 19533 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2187_ret UNUSED  = SIM_alloc_attr_list((uint32 )v2187_table_size);
    size_t v2187_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arri__bank), ((_identity_t) {.id = 26, .encoded_index = __indices[0]})});}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v2189_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v2189_i, v2187_table_size); (int64 )(v2189_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v2187_ret, (uint32 )v2189_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v2187_table[(int64 )v2189_i], _register, _conf_attribute.object._qname))) + (uint64 )v2187_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v2187_ret;
}
#line 19550 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arri[i].register_view.set_register_value */
static void  _DML_M_arri__register_view__set_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2191_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2191_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2193__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2193__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arri__bank), ((_identity_t) {.id = 26, .encoded_index = __indices[0]})});}), reg, &v2193__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw40;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2191_r = v2193__ret__out0;
        #line 19571 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw40:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v2191_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19582 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arri[i].register_view.register_info */
static attr_value_t _DML_M_arri__register_view__register_info(test_t *_dev, uint32 _idx0, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2195_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2195_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2197__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2197__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arri__bank), ((_identity_t) {.id = 26, .encoded_index = __indices[0]})});}), reg, &v2197__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw41;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2195_r = v2197__ret__out0;
        #line 19603 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw41:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2195_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v2195_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v2195_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v2195_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v2199_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v2200_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v2199_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v2195_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v2199_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v2199_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v2199_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v2199_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v2199_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v2195_fields, v2195_idx, v2200_elem);
                    (int64 )(v2195_idx)++;
                }
                #line 19637 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2195_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2195_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2195_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v2195_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arri__bank), ((_identity_t) {.id = 26, .encoded_index = __indices[0]})});}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v2195_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v2195_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v2195_r))), SIM_make_attr_uint64(VTABLE_PARAM(v2195_r, struct __register, offset)), v2195_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v2195_ret;
}
#line 19655 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arri[i].register_view.number_of_registers */
static uint32 _DML_M_arri__register_view__number_of_registers(test_t *_dev, uint32 _idx0)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arri__bank), ((_identity_t) {.id = 26, .encoded_index = __indices[0]})});}));
}
#line 19663 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arri[i].register_view.get_register_value */
static uint64 _DML_M_arri__register_view__get_register_value(test_t *_dev, uint32 _idx0, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2204_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2204_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2206__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2206__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arri__bank), ((_identity_t) {.id = 26, .encoded_index = __indices[0]})});}), reg, &v2206__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw42;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2204_r = v2206__ret__out0;
        #line 19684 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw42:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v2204_r, _register, get._get));
}
#line 19693 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arri[i].register_view.description */
static char const *_DML_M_arri__register_view__description(test_t *_dev, uint32 _idx0)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 19702 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arri[i].register_view.big_endian_bitorder */
static bool _DML_M_arri__register_view__big_endian_bitorder(test_t *_dev, uint32 _idx0)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 19710 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arri[i].io_memory.operation */
static exception_type_t _DML_M_arri__io_memory__operation(test_t *_dev, uint32 _idx0, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arri__bank), ((_identity_t) {.id = 26, .encoded_index = __indices[0]})});}), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19723 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arri[i].instrumentation_order.move_before */
static bool _DML_M_arri__instrumentation_order__move_before(test_t *_dev, uint32 _idx0, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->arri._connections[_idx0]);
}
#line 19731 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arri[i].instrumentation_order.get_connections */
static attr_value_t _DML_M_arri__instrumentation_order__get_connections(test_t *_dev, uint32 _idx0)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->arri._connections[_idx0]);
}
#line 19739 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arri[i].bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arri__bank), ((_identity_t) {.id = 26, .encoded_index = __indices[0]})});})), connection, &_dev->arri._connections[_idx0]);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19750 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arri[i].bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_arri__bank_instrumentation_subscribe__remove_callback(test_t *_dev, uint32 _idx0, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->arri._connections[_idx0], &_dev->arri._before_read_callbacks[_idx0], &_dev->arri._after_read_callbacks[_idx0], &_dev->arri._before_write_callbacks[_idx0], &_dev->arri._after_write_callbacks[_idx0]);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19761 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arri[i].bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_arri__bank_instrumentation_subscribe__register_before_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arri__bank), ((_identity_t) {.id = 26, .encoded_index = __indices[0]})});})), connection, offset, size, before_write, user_data, &_dev->arri._connections[_idx0], &_dev->arri._before_write_callbacks[_idx0]);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19770 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arri[i].bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_arri__bank_instrumentation_subscribe__register_before_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arri__bank), ((_identity_t) {.id = 26, .encoded_index = __indices[0]})});})), connection, offset, size, before_read, user_data, &_dev->arri._connections[_idx0], &_dev->arri._before_read_callbacks[_idx0]);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19779 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arri[i].bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_arri__bank_instrumentation_subscribe__register_after_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arri__bank), ((_identity_t) {.id = 26, .encoded_index = __indices[0]})});})), connection, offset, size, after_write, user_data, &_dev->arri._connections[_idx0], &_dev->arri._after_write_callbacks[_idx0]);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19788 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arri[i].bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_arri__bank_instrumentation_subscribe__register_after_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arri__bank), ((_identity_t) {.id = 26, .encoded_index = __indices[0]})});})), connection, offset, size, after_read, user_data, &_dev->arri._connections[_idx0], &_dev->arri._after_read_callbacks[_idx0]);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19797 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arri[i].bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->arri._connections[_idx0]);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19807 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arri[i].bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->arri._connections[_idx0]);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19817 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arr[j].register_view_read_only.is_read_only */
static bool _DML_M_arr__register_view_read_only__is_read_only(test_t *_dev, uint32 _idx0, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2224_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2224_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2226__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2226__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arr__bank), ((_identity_t) {.id = 19, .encoded_index = __indices[0]})});}), reg, &v2226__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw43;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2224_r = v2226__ret__out0;
        #line 19838 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw43:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v2224_r, struct __register, _is_read_only);
}
#line 19847 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arr[j].register_view_catalog.register_offsets */
static attr_value_t _DML_M_arr__register_view_catalog__register_offsets(test_t *_dev, uint32 _idx0)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v2228_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v2228_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v2229__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2228_table = _DML_TM_bank___reginfo_table(({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arr__bank), ((_identity_t) {.id = 19, .encoded_index = __indices[0]})});}), &v2229__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2228_table_size = v2229__ret__out1;
        #line 19864 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2228_ret UNUSED  = SIM_alloc_attr_list((uint32 )v2228_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v2230_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v2230_i, v2228_table_size); (int64 )(v2230_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v2228_ret, (uint32 )v2230_i, SIM_make_attr_uint64(VTABLE_PARAM(v2228_table[(int64 )v2230_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v2228_ret;
}
#line 19880 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arr[j].register_view_catalog.register_names */
static attr_value_t _DML_M_arr__register_view_catalog__register_names(test_t *_dev, uint32 _idx0)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v2232_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v2232_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v2233__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2232_table = _DML_TM_bank___reginfo_table(({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arr__bank), ((_identity_t) {.id = 19, .encoded_index = __indices[0]})});}), &v2233__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2232_table_size = v2233__ret__out1;
        #line 19897 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2232_ret UNUSED  = SIM_alloc_attr_list((uint32 )v2232_table_size);
    size_t v2232_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arr__bank), ((_identity_t) {.id = 19, .encoded_index = __indices[0]})});}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v2234_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v2234_i, v2232_table_size); (int64 )(v2234_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v2232_ret, (uint32 )v2234_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v2232_table[(int64 )v2234_i], _register, _conf_attribute.object._qname))) + (uint64 )v2232_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v2232_ret;
}
#line 19914 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arr[j].register_view.set_register_value */
static void  _DML_M_arr__register_view__set_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2236_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2236_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2238__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2238__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arr__bank), ((_identity_t) {.id = 19, .encoded_index = __indices[0]})});}), reg, &v2238__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw44;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2236_r = v2238__ret__out0;
        #line 19935 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw44:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v2236_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 19946 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arr[j].register_view.register_info */
static attr_value_t _DML_M_arr__register_view__register_info(test_t *_dev, uint32 _idx0, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2240_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2240_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2242__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2242__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arr__bank), ((_identity_t) {.id = 19, .encoded_index = __indices[0]})});}), reg, &v2242__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw45;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2240_r = v2242__ret__out0;
        #line 19967 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw45:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2240_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v2240_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v2240_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v2240_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v2244_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v2245_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v2244_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v2240_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v2244_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v2244_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v2244_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v2244_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v2244_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v2240_fields, v2240_idx, v2245_elem);
                    (int64 )(v2240_idx)++;
                }
                #line 20001 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2240_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2240_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2240_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v2240_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arr__bank), ((_identity_t) {.id = 19, .encoded_index = __indices[0]})});}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v2240_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v2240_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v2240_r))), SIM_make_attr_uint64(VTABLE_PARAM(v2240_r, struct __register, offset)), v2240_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v2240_ret;
}
#line 20019 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arr[j].register_view.number_of_registers */
static uint32 _DML_M_arr__register_view__number_of_registers(test_t *_dev, uint32 _idx0)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arr__bank), ((_identity_t) {.id = 19, .encoded_index = __indices[0]})});}));
}
#line 20027 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arr[j].register_view.get_register_value */
static uint64 _DML_M_arr__register_view__get_register_value(test_t *_dev, uint32 _idx0, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2249_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2249_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2251__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2251__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arr__bank), ((_identity_t) {.id = 19, .encoded_index = __indices[0]})});}), reg, &v2251__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw46;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2249_r = v2251__ret__out0;
        #line 20048 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw46:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v2249_r, _register, get._get));
}
#line 20057 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arr[j].register_view.description */
static char const *_DML_M_arr__register_view__description(test_t *_dev, uint32 _idx0)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 20066 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arr[j].register_view.big_endian_bitorder */
static bool _DML_M_arr__register_view__big_endian_bitorder(test_t *_dev, uint32 _idx0)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 20074 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arr[j].io_memory.operation */
static exception_type_t _DML_M_arr__io_memory__operation(test_t *_dev, uint32 _idx0, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arr__bank), ((_identity_t) {.id = 19, .encoded_index = __indices[0]})});}), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20087 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arr[j].instrumentation_order.move_before */
static bool _DML_M_arr__instrumentation_order__move_before(test_t *_dev, uint32 _idx0, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->arr._connections[_idx0]);
}
#line 20095 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arr[j].instrumentation_order.get_connections */
static attr_value_t _DML_M_arr__instrumentation_order__get_connections(test_t *_dev, uint32 _idx0)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->arr._connections[_idx0]);
}
#line 20103 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arr[j].bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arr__bank), ((_identity_t) {.id = 19, .encoded_index = __indices[0]})});})), connection, &_dev->arr._connections[_idx0]);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20114 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arr[j].bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_arr__bank_instrumentation_subscribe__remove_callback(test_t *_dev, uint32 _idx0, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->arr._connections[_idx0], &_dev->arr._before_read_callbacks[_idx0], &_dev->arr._after_read_callbacks[_idx0], &_dev->arr._before_write_callbacks[_idx0], &_dev->arr._after_write_callbacks[_idx0]);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20125 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arr[j].bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_arr__bank_instrumentation_subscribe__register_before_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arr__bank), ((_identity_t) {.id = 19, .encoded_index = __indices[0]})});})), connection, offset, size, before_write, user_data, &_dev->arr._connections[_idx0], &_dev->arr._before_write_callbacks[_idx0]);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20134 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arr[j].bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_arr__bank_instrumentation_subscribe__register_before_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arr__bank), ((_identity_t) {.id = 19, .encoded_index = __indices[0]})});})), connection, offset, size, before_read, user_data, &_dev->arr._connections[_idx0], &_dev->arr._before_read_callbacks[_idx0]);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20143 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arr[j].bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_arr__bank_instrumentation_subscribe__register_after_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arr__bank), ((_identity_t) {.id = 19, .encoded_index = __indices[0]})});})), connection, offset, size, after_write, user_data, &_dev->arr._connections[_idx0], &_dev->arr._after_write_callbacks[_idx0]);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20152 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arr[j].bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_arr__bank_instrumentation_subscribe__register_after_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_arr__bank), ((_identity_t) {.id = 19, .encoded_index = __indices[0]})});})), connection, offset, size, after_read, user_data, &_dev->arr._connections[_idx0], &_dev->arr._after_read_callbacks[_idx0]);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20161 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arr[j].bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->arr._connections[_idx0]);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20171 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* arr[j].bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->arr._connections[_idx0]);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20181 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.register_view_read_only.is_read_only */
static bool _DML_M_access__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2269_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2269_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2271__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2271__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_access__bank), ((_identity_t) {.id = 10, .encoded_index = 0})}), reg, &v2271__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw47;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2269_r = v2271__ret__out0;
        #line 20202 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw47:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v2269_r, struct __register, _is_read_only);
}
#line 20211 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.register_view_catalog.register_offsets */
static attr_value_t _DML_M_access__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v2273_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v2273_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v2274__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2273_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_access__bank), ((_identity_t) {.id = 10, .encoded_index = 0})}), &v2274__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2273_table_size = v2274__ret__out1;
        #line 20228 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2273_ret UNUSED  = SIM_alloc_attr_list((uint32 )v2273_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v2275_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v2275_i, v2273_table_size); (int64 )(v2275_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v2273_ret, (uint32 )v2275_i, SIM_make_attr_uint64(VTABLE_PARAM(v2273_table[(int64 )v2275_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v2273_ret;
}
#line 20244 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.register_view_catalog.register_names */
static attr_value_t _DML_M_access__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v2277_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v2277_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v2278__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2277_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_access__bank), ((_identity_t) {.id = 10, .encoded_index = 0})}), &v2278__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2277_table_size = v2278__ret__out1;
        #line 20261 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2277_ret UNUSED  = SIM_alloc_attr_list((uint32 )v2277_table_size);
    size_t v2277_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_access__bank), ((_identity_t) {.id = 10, .encoded_index = 0})}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v2279_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v2279_i, v2277_table_size); (int64 )(v2279_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v2277_ret, (uint32 )v2279_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v2277_table[(int64 )v2279_i], _register, _conf_attribute.object._qname))) + (uint64 )v2277_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v2277_ret;
}
#line 20278 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.register_view.set_register_value */
static void  _DML_M_access__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2281_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2281_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2283__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2283__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_access__bank), ((_identity_t) {.id = 10, .encoded_index = 0})}), reg, &v2283__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw48;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2281_r = v2283__ret__out0;
        #line 20299 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw48:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v2281_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20310 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.register_view.register_info */
static attr_value_t _DML_M_access__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2285_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2285_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2287__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2287__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_access__bank), ((_identity_t) {.id = 10, .encoded_index = 0})}), reg, &v2287__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw49;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2285_r = v2287__ret__out0;
        #line 20331 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw49:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2285_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v2285_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v2285_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v2285_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v2289_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v2290_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v2289_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v2285_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v2289_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v2289_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v2289_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v2289_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v2289_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v2285_fields, v2285_idx, v2290_elem);
                    (int64 )(v2285_idx)++;
                }
                #line 20365 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2285_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2285_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2285_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v2285_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_access__bank), ((_identity_t) {.id = 10, .encoded_index = 0})}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v2285_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v2285_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v2285_r))), SIM_make_attr_uint64(VTABLE_PARAM(v2285_r, struct __register, offset)), v2285_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v2285_ret;
}
#line 20383 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.register_view.number_of_registers */
static uint32 _DML_M_access__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ((bank) {(&_tr_access__bank), ((_identity_t) {.id = 10, .encoded_index = 0})}));
}
#line 20391 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.register_view.get_register_value */
static uint64 _DML_M_access__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v2294_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v2294_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v2296__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v2296__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_access__bank), ((_identity_t) {.id = 10, .encoded_index = 0})}), reg, &v2296__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw50;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v2294_r = v2296__ret__out0;
        #line 20412 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw50:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v2294_r, _register, get._get));
}
#line 20421 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.register_view.description */
static char const *_DML_M_access__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 20430 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.register_view.big_endian_bitorder */
static bool _DML_M_access__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 20438 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.io_memory.operation */
static exception_type_t _DML_M_access__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (_DML_M_access__io_memory_access(_dev, mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20451 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.instrumentation_order.move_before */
static bool _DML_M_access__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->access._connections);
}
#line 20459 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.instrumentation_order.get_connections */
static attr_value_t _DML_M_access__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->access._connections);
}
#line 20467 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_access__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_access__bank), ((_identity_t) {.id = 10, .encoded_index = 0})})), connection, &_dev->access._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20478 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_access__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->access._connections, &_dev->access._before_read_callbacks, &_dev->access._after_read_callbacks, &_dev->access._before_write_callbacks, &_dev->access._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20489 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_access__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_access__bank), ((_identity_t) {.id = 10, .encoded_index = 0})})), connection, offset, size, before_write, user_data, &_dev->access._connections, &_dev->access._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20498 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_access__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_access__bank), ((_identity_t) {.id = 10, .encoded_index = 0})})), connection, offset, size, before_read, user_data, &_dev->access._connections, &_dev->access._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20507 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_access__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_access__bank), ((_identity_t) {.id = 10, .encoded_index = 0})})), connection, offset, size, after_write, user_data, &_dev->access._connections, &_dev->access._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20516 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_access__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_access__bank), ((_identity_t) {.id = 10, .encoded_index = 0})})), connection, offset, size, after_read, user_data, &_dev->access._connections, &_dev->access._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20525 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_access__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->access._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20535 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* access.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_access__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->access._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20545 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* _register_all_attributes */
static void  _DML_M__register_all_attributes()
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_register_attributes(SIM_get_class("test"), _id_infos, _port_object_assocs, _each___conf_attribute, (_each_in_t){_each___conf_attribute__in__dev, 23, 0, 1}, (&_DML_M__get_attribute_info), (&_trampoline_DML_M__get_attribute_attr_trampoline), (&_trampoline_DML_M__set_attribute_attr_trampoline), (&_DML_M__get_attribute_attr_portobj_trampoline), (&_DML_M__set_attribute_attr_portobj_trampoline));
    return;
    #line 1135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20556 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* _set_attribute_attr_portobj_trampoline */
static set_error_t _DML_M__set_attribute_attr_portobj_trampoline(conf_object_t *_portobj, attr_value_t *val, void  *_info)
#line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _port_object_t *v2315_portobj UNUSED  = (_port_object_t *)_portobj;
    _dml_attr_getset_info_t *v2315_info UNUSED  = (_dml_attr_getset_info_t *)_info;
    #line 1035 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v2315_flat_index_offset UNUSED  = (uint32 )0ULL;
    uint32 v2315_offset_coefficient UNUSED  = v2315_info->num;
    {
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v2316_i UNUSED  = (uint32 )0ULL;
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_ui((uint64 )v2316_i, (int64 )v2315_portobj->ndims); (int64 )++(v2316_i))
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint32 *v2318_tmp UNUSED  = &v2315_offset_coefficient;
            #line 1038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v2318_tmp = (uint32 )(DML_div((int64 )*v2318_tmp, (int64 )v2315_info->id_info->dimsizes[(int64 )v2316_i], "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1038));
            uint32 *v2319_tmp UNUSED  = &v2315_flat_index_offset;
            #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v2319_tmp = (uint32 )((uint64 )*v2319_tmp + (uint64 )v2315_portobj->indices[(int64 )v2316_i] * (uint64 )v2315_offset_coefficient);
        }
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (&_trampoline_DML_M__set_attribute_attr)(v2315_portobj->dev, _info, (uint32 )v2315_portobj->ndims, v2315_flat_index_offset, val);
    #line 1044 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20587 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* _set_attribute_attr */
static set_error_t _DML_M__set_attribute_attr(test_t *_dev, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset, attr_value_t *val)
#line 1048 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _dml_attr_getset_info_t v2320_conf_info UNUSED  = *_conf_info;
    _id_info_t v2320_id_info UNUSED  = *v2320_conf_info.id_info;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1051, (int64 )start_dim <= (int64 )v2320_id_info.dimensions);
    if ((int64 )((uint64 )v2320_id_info.dimensions - (uint64 )start_dim) == 0LL)
    #line 1052 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _traitref_t v2321_traitref UNUSED  = {.trait=v2320_conf_info.vtable, .id={.id=v2320_id_info.id, .encoded_index=flat_index_offset}};
        #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return CALL_TRAIT_METHOD(_conf_attribute, set_attribute, _dev, *((_conf_attribute *)&v2321_traitref), *val);
    }
    #line 1058 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t *v2320_items UNUSED  = MM_ZALLOC((int64 )v2320_conf_info.num, attr_value_t );
    attr_value_t *v2320_items_buf UNUSED  = MM_ZALLOC((int64 )v2320_conf_info.num, attr_value_t );
    {
        #line 1060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *v2320_items = *val;
        #line 1060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    size_t v2320_no_items UNUSED  = 1LL;
    bool v2320_allow_cutoff UNUSED  = v2320_conf_info.allow_cutoff;
    #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v2324_i UNUSED  = start_dim;
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v2324_i < (int64 )v2320_id_info.dimensions; (int64 )++(v2324_i))
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint32 v2325_frag_size UNUSED  = v2320_id_info.dimsizes[(int64 )v2324_i];
            size_t v2325_new_no_items UNUSED  = (uint64 )v2320_no_items * (uint64 )v2325_frag_size;
            if (v2320_allow_cutoff)
            {
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint32 v2327_j UNUSED  = (uint32 )0ULL;
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; (int64 )v2327_j < (uint64 )v2320_no_items; (int64 )++(v2327_j))
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    uint32 v2328_subfrag_size UNUSED  = (uint32 )(SIM_attr_is_list(v2320_items[(int64 )v2327_j]) ? (int64 )SIM_attr_list_size(v2320_items[(int64 )v2327_j]) : 0LL);
                    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    attr_value_t *v2328_subfrags UNUSED  = 0LL < (int64 )v2328_subfrag_size ? SIM_attr_list(v2320_items[(int64 )v2327_j]) : NULL;
                    #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        uint32 v2329_k UNUSED  = (uint32 )0ULL;
                        #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v2329_k < (int64 )v2328_subfrag_size; (int64 )++(v2329_k))
                        #line 1077 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        {
                            #line 1077 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v2320_items_buf[(int64 )((uint64 )v2327_j * (uint64 )v2325_frag_size + (uint64 )v2329_k)] = v2328_subfrags[(int64 )v2329_k];
                            #line 1077 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        uint32 v2332_k UNUSED  = v2328_subfrag_size;
                        #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v2332_k < (int64 )v2325_frag_size; (int64 )++(v2332_k))
                        {
                            #line 1080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v2320_items_buf[(int64 )((uint64 )v2327_j * (uint64 )v2325_frag_size + (uint64 )v2332_k)] = SIM_make_attr_nil();
                            #line 1080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1083 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            {
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint32 v2336_j UNUSED  = (uint32 )0ULL;
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; (int64 )v2336_j < (uint64 )v2320_no_items; (int64 )++(v2336_j))
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t *v2337_subfrags UNUSED  = SIM_attr_list(v2320_items[(int64 )v2336_j]);
                    {
                        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        uint32 v2338_k UNUSED  = (uint32 )0ULL;
                        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v2338_k < (int64 )v2325_frag_size; (int64 )++(v2338_k))
                        {
                            #line 1087 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v2320_items_buf[(int64 )((uint64 )v2336_j * (uint64 )v2325_frag_size + (uint64 )v2338_k)] = v2337_subfrags[(int64 )v2338_k];
                            #line 1087 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v2341_tmp0 UNUSED  = v2320_items_buf;
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v2341_tmp1 UNUSED  = v2320_items;
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v2320_items = v2341_tmp0;
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v2320_items_buf = v2341_tmp1;
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 1092 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v2320_no_items = v2325_new_no_items;
                #line 1092 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1094 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    MM_FREE(v2320_items_buf);
    {
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v2343_i UNUSED  = (uint32 )0ULL;
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v2343_i < (uint64 )v2320_no_items; (int64 )++(v2343_i))
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            _traitref_t v2344_traitref UNUSED  = {.trait=v2320_conf_info.vtable, .id={.id=v2320_id_info.id, .encoded_index=(uint32 )((uint64 )v2343_i + (uint64 )flat_index_offset)}};
            #line 1098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            set_error_t v2344_status UNUSED  = CALL_TRAIT_METHOD(_conf_attribute, set_attribute, _dev, *((_conf_attribute *)&v2344_traitref), v2320_items[(int64 )v2343_i]);
            #line 1100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (!((int64 )v2344_status == 0LL))
            #line 1100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                MM_FREE(v2320_items);
                return v2344_status;
            }
        }
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    MM_FREE(v2320_items);
    return (int32 )0LL;
}
#line 20741 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* _get_attribute_attr_portobj_trampoline */
static attr_value_t _DML_M__get_attribute_attr_portobj_trampoline(conf_object_t *_portobj, void  *_info)
#line 966 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _port_object_t *v2346_portobj UNUSED  = (_port_object_t *)_portobj;
    _dml_attr_getset_info_t *v2346_info UNUSED  = (_dml_attr_getset_info_t *)_info;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v2346_flat_index_offset UNUSED  = (uint32 )0ULL;
    uint32 v2346_offset_coefficient UNUSED  = v2346_info->num;
    {
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v2347_i UNUSED  = (uint32 )0ULL;
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_ui((uint64 )v2347_i, (int64 )v2346_portobj->ndims); (int64 )++(v2347_i))
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint32 *v2349_tmp UNUSED  = &v2346_offset_coefficient;
            #line 973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v2349_tmp = (uint32 )(DML_div((int64 )*v2349_tmp, (int64 )v2346_info->id_info->dimsizes[(int64 )v2347_i], "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 973));
            uint32 *v2350_tmp UNUSED  = &v2346_flat_index_offset;
            #line 974 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v2350_tmp = (uint32 )((uint64 )*v2350_tmp + (uint64 )v2346_portobj->indices[(int64 )v2347_i] * (uint64 )v2346_offset_coefficient);
        }
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (&_trampoline_DML_M__get_attribute_attr)(v2346_portobj->dev, _info, (uint32 )v2346_portobj->ndims, v2346_flat_index_offset);
    #line 979 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20772 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* _get_attribute_attr */
static attr_value_t _DML_M__get_attribute_attr(test_t *_dev, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset)
#line 983 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _dml_attr_getset_info_t v2351_conf_info UNUSED  = *_conf_info;
    _id_info_t v2351_id_info UNUSED  = *v2351_conf_info.id_info;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 986, (int64 )start_dim <= (int64 )v2351_id_info.dimensions);
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if ((int64 )((uint64 )v2351_id_info.dimensions - (uint64 )start_dim) == 0LL)
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _traitref_t v2352_traitref UNUSED  = {.trait=v2351_conf_info.vtable, .id={.id=v2351_id_info.id, .encoded_index=flat_index_offset}};
        #line 991 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return CALL_TRAIT_METHOD0(_conf_attribute, get_attribute, _dev, *((_conf_attribute *)&v2352_traitref));
    }
    #line 994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    size_t v2351_no_items UNUSED  = v2351_conf_info.num;
    {
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v2354_i UNUSED  = (uint32 )0ULL;
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v2354_i < (int64 )start_dim; (int64 )++(v2354_i))
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            size_t *v2356_tmp UNUSED  = &v2351_no_items;
            #line 996 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v2356_tmp = DML_divu((uint64 )*v2356_tmp, (uint64 )v2351_id_info.dimsizes[(int64 )v2354_i], "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 996);
        }
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 998 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t *v2351_items UNUSED  = MM_ZALLOC((uint64 )v2351_no_items, attr_value_t );
    attr_value_t *v2351_items_buf UNUSED  = MM_ZALLOC((uint64 )v2351_no_items, attr_value_t );
    {
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v2357_i UNUSED  = (int32 )0LL;
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v2357_i, (uint64 )v2351_no_items); (int64 )++(v2357_i))
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            _traitref_t v2358_traitref UNUSED  = {.trait=v2351_conf_info.vtable, .id={.id=v2351_id_info.id, .encoded_index=(uint32 )((uint64 )v2357_i + (uint64 )flat_index_offset)}};
            #line 1003 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1003 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v2351_items[(int64 )v2357_i] = CALL_TRAIT_METHOD0(_conf_attribute, get_attribute, _dev, *((_conf_attribute *)&v2358_traitref));
                #line 1003 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v2360_i UNUSED  = (int )((uint64 )((int )v2351_id_info.dimensions) - 1ULL);
        #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_leq_ui((uint64 )start_dim, (int64 )v2360_i); (int64 )--(v2360_i))
        {
            uint32 v2361_new_frag_size UNUSED  = v2351_id_info.dimsizes[(int64 )v2360_i];
            size_t v2361_new_no_items UNUSED  = DML_divu((uint64 )v2351_no_items, (uint64 )v2361_new_frag_size, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1008);
            {
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v2362_j UNUSED  = (int32 )0LL;
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; DML_lt_iu((int64 )v2362_j, (uint64 )v2361_new_no_items); (int64 )++(v2362_j))
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    {
                        #line 1010 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v2351_items_buf[(int64 )v2362_j] = SIM_alloc_attr_list(v2361_new_frag_size);
                        #line 1010 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    attr_value_t *v2363_new_frag UNUSED  = SIM_attr_list(v2351_items_buf[(int64 )v2362_j]);
                    {
                        #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        int v2365_k UNUSED  = (int32 )0LL;
                        #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; DML_lt_iu((int64 )v2365_k, (uint64 )v2361_new_frag_size); (int64 )++(v2365_k))
                        {
                            #line 1013 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v2363_new_frag[(int64 )v2365_k] = v2351_items[(int64 )((uint64 )v2362_j * (uint64 )v2361_new_frag_size + (uint64 )v2365_k)];
                            #line 1013 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1015 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v2368_tmp0 UNUSED  = v2351_items_buf;
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v2368_tmp1 UNUSED  = v2351_items;
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v2351_items = v2368_tmp0;
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v2351_items_buf = v2368_tmp1;
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 1017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v2351_no_items = v2361_new_no_items;
                #line 1017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1019 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v2351_to_ret UNUSED  = *v2351_items;
    MM_FREE(v2351_items);
    MM_FREE(v2351_items_buf);
    return v2351_to_ret;
}
#line 20892 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* _set_attribute_attr_trampoline */
static set_error_t _DML_M__set_attribute_attr_trampoline(test_t *_dev, attr_value_t *val, void  *info)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_M__set_attribute_attr(_dev, info, (uint32 )0ULL, (uint32 )0ULL, val);
}
#line 20900 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* _get_attribute_attr_trampoline */
static attr_value_t _DML_M__get_attribute_attr_trampoline(test_t *_dev, void  *info)
#line 960 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_M__get_attribute_attr(_dev, info, (uint32 )0ULL, (uint32 )0ULL);
}
#line 20908 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

/* _get_attribute_info */
static _dml_attr_conf_info_t _DML_M__get_attribute_info(_conf_attribute attr)
#line 936 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (_dml_attr_conf_info_t ) {.name=VTABLE_PARAM(attr, struct __conf_attribute, _attr_name), .type=VTABLE_PARAM(attr, struct __conf_attribute, _attr_type), .doc=VTABLE_PARAM(attr, struct __conf_attribute, _documentation), .parent_obj_class=!(VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_class) == NULL) ? *VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_class) : NULL, .proxy_info=VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_proxy_info), .flags=VTABLE_PARAM(attr, struct __conf_attribute, _flags), .object_relative_dims=VTABLE_PARAM(attr, struct __conf_attribute, _object_relative_dims), .readable=VTABLE_PARAM(attr, struct __conf_attribute, readable), .writable=VTABLE_PARAM(attr, struct __conf_attribute, writable), .should_be_registered=VTABLE_PARAM(attr, struct __conf_attribute, _should_be_registered), .allow_cutoff=VTABLE_PARAM(attr, struct __conf_attribute, _attr_allow_cutoff)};
    #line 944 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 20917 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\porting\\T_porting.c"

conf_class_t *
_initialize_T_porting(void)
{

    const class_info_t funcs = {
        .alloc = test_alloc,
        .init = test_init,
        .finalize = test_finalize,
        .objects_finalized = test_objects_finalized,
        .dealloc = test_dealloc,
        .description = "test device",
    };

    conf_class_t *class = SIM_create_class("test", &funcs);
    _dev_class = class;
    if (SIM_clear_exception() != SimExc_No_Exception) {
        fprintf(stderr, "Failed to register class test: %s\n", SIM_last_error());
        return NULL;
    }

    GET_API_FUNCTION(_SIM_rtn, SIM_register_tracked_notifier);
    if (_SIM_rtn != NULL) {
        _SIM_rtn(class, Sim_Notify_State_Change, "Notifier on potential DML state change" , _test_update_has_state_notifier);
    }
    _initialize_traits();
    _initialize_identity_ht();
    _initialize_vtable_hts();
    _initialize_typeseq_after_on_hook_hts();
    _register_events(class);
    _port_class_access = _register_port_class("test.access", NULL, NULL);
    SIM_register_port(class, "bank.access", _port_class_access, NULL);
    _port_class_arr = _register_port_class("test.arr", NULL, NULL);
    for (int _i0 = 0; _i0 < 16; ++_i0) {
        strbuf_t portname = sb_newf("bank.arr[%d]", _i0);
        SIM_register_port(class, sb_str(&portname), _port_class_arr, NULL);
        sb_free(&portname);
    }
    _port_class_arri = _register_port_class("test.arri", NULL, NULL);
    for (int _i0 = 0; _i0 < 16; ++_i0) {
        strbuf_t portname = sb_newf("bank.arri[%d]", _i0);
        SIM_register_port(class, sb_str(&portname), _port_class_arri, NULL);
        sb_free(&portname);
    }
    _port_class_b = _register_port_class("test.b", NULL, NULL);
    SIM_register_port(class, "bank.b", _port_class_b, NULL);
    _port_class_b2 = _register_port_class("test.b2", NULL, NULL);
    SIM_register_port(class, "bank.b2", _port_class_b2, NULL);
    _port_class_miss = _register_port_class("test.miss", NULL, NULL);
    SIM_register_port(class, "bank.miss", _port_class_miss, NULL);
    _port_class_miss_access = _register_port_class("test.miss_access", NULL, NULL);
    SIM_register_port(class, "bank.miss_access", _port_class_miss_access, NULL);
    _port_class_p1 = _register_port_class("test.p1", NULL, NULL);
    SIM_register_port(class, "port.p1", _port_class_p1, NULL);
    _port_class_p2 = _register_port_class("test.p2", NULL, NULL);
    SIM_register_port(class, "port.p2", _port_class_p2, NULL);
    _port_class_p3 = _register_port_class("test.p3", NULL, NULL);
    SIM_register_port(class, "port.p3", _port_class_p3, NULL);
    _port_class_pp = _register_port_class("test.pp", NULL, NULL);
    SIM_register_port(class, "port.pp", _port_class_pp, NULL);
    _port_class_read_access_memop = _register_port_class("test.read_access_memop", NULL, NULL);
    SIM_register_port(class, "bank.read_access_memop", _port_class_read_access_memop, NULL);
    _port_class_rw_access = _register_port_class("test.rw_access", NULL, NULL);
    SIM_register_port(class, "bank.rw_access", _port_class_rw_access, NULL);
    _port_class_write_access_memop = _register_port_class("test.write_access_memop", NULL, NULL);
    SIM_register_port(class, "bank.write_access_memop", _port_class_write_access_memop, NULL);
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_access__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_access__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_access__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_access__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_access__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_access__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_access__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_access__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_access, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_access__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_access__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_access__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_access__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_access__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_access__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_access__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_access__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "access", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_access__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_access__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_access, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_access__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_access__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "access", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_access__io_memory__operation,
    };
        SIM_register_interface(_port_class_access, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_access__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "access", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_access__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_access__register_view__description,
        .get_register_value = &_DML_PIFACE_access__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_access__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_access__register_view__register_info,
        .set_register_value = &_DML_PIFACE_access__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_access, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_access__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_access__register_view__description,
        .get_register_value = &_DML_IFACE_access__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_access__register_view__number_of_registers,
        .register_info = &_DML_IFACE_access__register_view__register_info,
        .set_register_value = &_DML_IFACE_access__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "access", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_access__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_access__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_access, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_access__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_access__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "access", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_access__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_access, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_access__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "access", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_arr__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_arr__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_arr__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_arr__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_arr__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_arr, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t ifaces[16] = {{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__0,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__0,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__0,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__0,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__0,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__0,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__0,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__0,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__1,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__1,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__1,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__1,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__1,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__1,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__1,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__1,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__2,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__2,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__2,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__2,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__2,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__2,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__2,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__2,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__3,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__3,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__3,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__3,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__3,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__3,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__3,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__3,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__4,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__4,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__4,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__4,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__4,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__4,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__4,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__4,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__5,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__5,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__5,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__5,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__5,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__5,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__5,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__5,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__6,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__6,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__6,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__6,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__6,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__6,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__6,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__6,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__7,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__7,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__7,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__7,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__7,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__7,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__7,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__7,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__8,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__8,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__8,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__8,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__8,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__8,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__8,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__8,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__9,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__9,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__9,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__9,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__9,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__9,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__9,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__9,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__10,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__10,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__10,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__10,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__10,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__10,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__10,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__10,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__11,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__11,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__11,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__11,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__11,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__11,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__11,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__11,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__12,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__12,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__12,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__12,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__12,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__12,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__12,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__12,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__13,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__13,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__13,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__13,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__13,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__13,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__13,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__13,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__14,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__14,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__14,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__14,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__14,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__14,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__14,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__14,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__15,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__15,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__15,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__15,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__15,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__15,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__15,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "bank_instrumentation_subscribe", &iface_vect, "arr", NULL);
        VFREE(iface_vect);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_arr__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_arr__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_arr, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t ifaces[16] = {{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__0,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__0,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__1,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__1,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__2,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__2,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__3,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__3,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__4,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__4,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__5,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__5,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__6,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__6,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__7,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__7,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__8,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__8,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__9,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__9,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__10,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__10,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__11,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__11,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__12,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__12,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__13,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__13,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__14,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__14,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__15,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "instrumentation_order", &iface_vect, "arr", NULL);
        VFREE(iface_vect);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_arr__io_memory__operation,
    };
        SIM_register_interface(_port_class_arr, "io_memory", &io_memory_interface);
        static const io_memory_interface_t ifaces[16] = {{
        .operation = &_DML_IFACE_arr__io_memory__operation__0,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__1,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__2,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__3,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__4,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__5,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__6,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__7,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__8,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__9,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__10,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__11,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__12,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__13,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__14,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "io_memory", &iface_vect, "arr", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_arr__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_arr__register_view__description,
        .get_register_value = &_DML_PIFACE_arr__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_arr__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_arr__register_view__register_info,
        .set_register_value = &_DML_PIFACE_arr__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_arr, "register_view", &register_view_interface);
        static const register_view_interface_t ifaces[16] = {{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__0,
        .description = &_DML_IFACE_arr__register_view__description__0,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__0,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__0,
        .register_info = &_DML_IFACE_arr__register_view__register_info__0,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__0,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__1,
        .description = &_DML_IFACE_arr__register_view__description__1,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__1,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__1,
        .register_info = &_DML_IFACE_arr__register_view__register_info__1,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__1,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__2,
        .description = &_DML_IFACE_arr__register_view__description__2,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__2,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__2,
        .register_info = &_DML_IFACE_arr__register_view__register_info__2,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__2,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__3,
        .description = &_DML_IFACE_arr__register_view__description__3,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__3,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__3,
        .register_info = &_DML_IFACE_arr__register_view__register_info__3,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__3,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__4,
        .description = &_DML_IFACE_arr__register_view__description__4,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__4,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__4,
        .register_info = &_DML_IFACE_arr__register_view__register_info__4,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__4,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__5,
        .description = &_DML_IFACE_arr__register_view__description__5,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__5,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__5,
        .register_info = &_DML_IFACE_arr__register_view__register_info__5,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__5,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__6,
        .description = &_DML_IFACE_arr__register_view__description__6,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__6,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__6,
        .register_info = &_DML_IFACE_arr__register_view__register_info__6,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__6,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__7,
        .description = &_DML_IFACE_arr__register_view__description__7,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__7,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__7,
        .register_info = &_DML_IFACE_arr__register_view__register_info__7,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__7,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__8,
        .description = &_DML_IFACE_arr__register_view__description__8,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__8,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__8,
        .register_info = &_DML_IFACE_arr__register_view__register_info__8,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__8,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__9,
        .description = &_DML_IFACE_arr__register_view__description__9,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__9,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__9,
        .register_info = &_DML_IFACE_arr__register_view__register_info__9,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__9,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__10,
        .description = &_DML_IFACE_arr__register_view__description__10,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__10,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__10,
        .register_info = &_DML_IFACE_arr__register_view__register_info__10,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__10,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__11,
        .description = &_DML_IFACE_arr__register_view__description__11,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__11,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__11,
        .register_info = &_DML_IFACE_arr__register_view__register_info__11,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__11,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__12,
        .description = &_DML_IFACE_arr__register_view__description__12,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__12,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__12,
        .register_info = &_DML_IFACE_arr__register_view__register_info__12,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__12,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__13,
        .description = &_DML_IFACE_arr__register_view__description__13,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__13,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__13,
        .register_info = &_DML_IFACE_arr__register_view__register_info__13,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__13,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__14,
        .description = &_DML_IFACE_arr__register_view__description__14,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__14,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__14,
        .register_info = &_DML_IFACE_arr__register_view__register_info__14,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__14,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__15,
        .description = &_DML_IFACE_arr__register_view__description__15,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__15,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__15,
        .register_info = &_DML_IFACE_arr__register_view__register_info__15,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view", &iface_vect, "arr", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_arr__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_arr__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_arr, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t ifaces[16] = {{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__0,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__0,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__1,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__1,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__2,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__2,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__3,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__3,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__4,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__4,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__5,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__5,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__6,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__6,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__7,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__7,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__8,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__8,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__9,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__9,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__10,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__10,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__11,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__11,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__12,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__12,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__13,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__13,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__14,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__14,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__15,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view_catalog", &iface_vect, "arr", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_arr__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_arr, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t ifaces[16] = {{
        .is_read_only = &_DML_IFACE_arr__register_view_read_only__is_read_only__0,
    },
{
        .is_read_only = &_DML_IFACE_arr__register_view_read_only__is_read_only__1,
    },
{
        .is_read_only = &_DML_IFACE_arr__register_view_read_only__is_read_only__2,
    },
{
        .is_read_only = &_DML_IFACE_arr__register_view_read_only__is_read_only__3,
    },
{
        .is_read_only = &_DML_IFACE_arr__register_view_read_only__is_read_only__4,
    },
{
        .is_read_only = &_DML_IFACE_arr__register_view_read_only__is_read_only__5,
    },
{
        .is_read_only = &_DML_IFACE_arr__register_view_read_only__is_read_only__6,
    },
{
        .is_read_only = &_DML_IFACE_arr__register_view_read_only__is_read_only__7,
    },
{
        .is_read_only = &_DML_IFACE_arr__register_view_read_only__is_read_only__8,
    },
{
        .is_read_only = &_DML_IFACE_arr__register_view_read_only__is_read_only__9,
    },
{
        .is_read_only = &_DML_IFACE_arr__register_view_read_only__is_read_only__10,
    },
{
        .is_read_only = &_DML_IFACE_arr__register_view_read_only__is_read_only__11,
    },
{
        .is_read_only = &_DML_IFACE_arr__register_view_read_only__is_read_only__12,
    },
{
        .is_read_only = &_DML_IFACE_arr__register_view_read_only__is_read_only__13,
    },
{
        .is_read_only = &_DML_IFACE_arr__register_view_read_only__is_read_only__14,
    },
{
        .is_read_only = &_DML_IFACE_arr__register_view_read_only__is_read_only__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view_read_only", &iface_vect, "arr", NULL);
        VFREE(iface_vect);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_arri__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_arri__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_arri__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_arri__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_arri__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_arri, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t ifaces[16] = {{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__0,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__0,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__0,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__0,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__0,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__0,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__0,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__0,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__1,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__1,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__1,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__1,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__1,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__1,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__1,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__1,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__2,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__2,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__2,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__2,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__2,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__2,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__2,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__2,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__3,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__3,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__3,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__3,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__3,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__3,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__3,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__3,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__4,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__4,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__4,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__4,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__4,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__4,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__4,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__4,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__5,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__5,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__5,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__5,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__5,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__5,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__5,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__5,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__6,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__6,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__6,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__6,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__6,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__6,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__6,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__6,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__7,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__7,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__7,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__7,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__7,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__7,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__7,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__7,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__8,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__8,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__8,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__8,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__8,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__8,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__8,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__8,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__9,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__9,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__9,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__9,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__9,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__9,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__9,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__9,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__10,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__10,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__10,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__10,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__10,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__10,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__10,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__10,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__11,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__11,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__11,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__11,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__11,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__11,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__11,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__11,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__12,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__12,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__12,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__12,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__12,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__12,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__12,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__12,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__13,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__13,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__13,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__13,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__13,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__13,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__13,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__13,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__14,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__14,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__14,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__14,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__14,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__14,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__14,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__14,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__15,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__15,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__15,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__15,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__15,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__15,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__15,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "bank_instrumentation_subscribe", &iface_vect, "arri", NULL);
        VFREE(iface_vect);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_arri__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_arri__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_arri, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t ifaces[16] = {{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__0,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__0,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__1,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__1,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__2,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__2,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__3,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__3,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__4,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__4,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__5,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__5,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__6,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__6,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__7,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__7,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__8,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__8,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__9,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__9,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__10,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__10,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__11,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__11,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__12,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__12,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__13,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__13,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__14,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__14,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__15,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "instrumentation_order", &iface_vect, "arri", NULL);
        VFREE(iface_vect);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_arri__io_memory__operation,
    };
        SIM_register_interface(_port_class_arri, "io_memory", &io_memory_interface);
        static const io_memory_interface_t ifaces[16] = {{
        .operation = &_DML_IFACE_arri__io_memory__operation__0,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__1,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__2,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__3,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__4,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__5,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__6,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__7,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__8,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__9,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__10,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__11,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__12,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__13,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__14,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "io_memory", &iface_vect, "arri", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_arri__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_arri__register_view__description,
        .get_register_value = &_DML_PIFACE_arri__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_arri__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_arri__register_view__register_info,
        .set_register_value = &_DML_PIFACE_arri__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_arri, "register_view", &register_view_interface);
        static const register_view_interface_t ifaces[16] = {{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__0,
        .description = &_DML_IFACE_arri__register_view__description__0,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__0,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__0,
        .register_info = &_DML_IFACE_arri__register_view__register_info__0,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__0,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__1,
        .description = &_DML_IFACE_arri__register_view__description__1,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__1,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__1,
        .register_info = &_DML_IFACE_arri__register_view__register_info__1,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__1,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__2,
        .description = &_DML_IFACE_arri__register_view__description__2,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__2,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__2,
        .register_info = &_DML_IFACE_arri__register_view__register_info__2,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__2,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__3,
        .description = &_DML_IFACE_arri__register_view__description__3,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__3,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__3,
        .register_info = &_DML_IFACE_arri__register_view__register_info__3,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__3,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__4,
        .description = &_DML_IFACE_arri__register_view__description__4,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__4,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__4,
        .register_info = &_DML_IFACE_arri__register_view__register_info__4,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__4,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__5,
        .description = &_DML_IFACE_arri__register_view__description__5,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__5,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__5,
        .register_info = &_DML_IFACE_arri__register_view__register_info__5,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__5,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__6,
        .description = &_DML_IFACE_arri__register_view__description__6,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__6,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__6,
        .register_info = &_DML_IFACE_arri__register_view__register_info__6,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__6,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__7,
        .description = &_DML_IFACE_arri__register_view__description__7,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__7,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__7,
        .register_info = &_DML_IFACE_arri__register_view__register_info__7,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__7,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__8,
        .description = &_DML_IFACE_arri__register_view__description__8,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__8,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__8,
        .register_info = &_DML_IFACE_arri__register_view__register_info__8,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__8,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__9,
        .description = &_DML_IFACE_arri__register_view__description__9,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__9,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__9,
        .register_info = &_DML_IFACE_arri__register_view__register_info__9,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__9,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__10,
        .description = &_DML_IFACE_arri__register_view__description__10,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__10,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__10,
        .register_info = &_DML_IFACE_arri__register_view__register_info__10,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__10,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__11,
        .description = &_DML_IFACE_arri__register_view__description__11,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__11,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__11,
        .register_info = &_DML_IFACE_arri__register_view__register_info__11,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__11,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__12,
        .description = &_DML_IFACE_arri__register_view__description__12,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__12,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__12,
        .register_info = &_DML_IFACE_arri__register_view__register_info__12,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__12,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__13,
        .description = &_DML_IFACE_arri__register_view__description__13,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__13,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__13,
        .register_info = &_DML_IFACE_arri__register_view__register_info__13,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__13,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__14,
        .description = &_DML_IFACE_arri__register_view__description__14,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__14,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__14,
        .register_info = &_DML_IFACE_arri__register_view__register_info__14,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__14,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__15,
        .description = &_DML_IFACE_arri__register_view__description__15,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__15,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__15,
        .register_info = &_DML_IFACE_arri__register_view__register_info__15,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view", &iface_vect, "arri", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_arri__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_arri__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_arri, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t ifaces[16] = {{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__0,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__0,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__1,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__1,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__2,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__2,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__3,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__3,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__4,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__4,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__5,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__5,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__6,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__6,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__7,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__7,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__8,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__8,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__9,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__9,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__10,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__10,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__11,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__11,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__12,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__12,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__13,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__13,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__14,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__14,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__15,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view_catalog", &iface_vect, "arri", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_arri__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_arri, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t ifaces[16] = {{
        .is_read_only = &_DML_IFACE_arri__register_view_read_only__is_read_only__0,
    },
{
        .is_read_only = &_DML_IFACE_arri__register_view_read_only__is_read_only__1,
    },
{
        .is_read_only = &_DML_IFACE_arri__register_view_read_only__is_read_only__2,
    },
{
        .is_read_only = &_DML_IFACE_arri__register_view_read_only__is_read_only__3,
    },
{
        .is_read_only = &_DML_IFACE_arri__register_view_read_only__is_read_only__4,
    },
{
        .is_read_only = &_DML_IFACE_arri__register_view_read_only__is_read_only__5,
    },
{
        .is_read_only = &_DML_IFACE_arri__register_view_read_only__is_read_only__6,
    },
{
        .is_read_only = &_DML_IFACE_arri__register_view_read_only__is_read_only__7,
    },
{
        .is_read_only = &_DML_IFACE_arri__register_view_read_only__is_read_only__8,
    },
{
        .is_read_only = &_DML_IFACE_arri__register_view_read_only__is_read_only__9,
    },
{
        .is_read_only = &_DML_IFACE_arri__register_view_read_only__is_read_only__10,
    },
{
        .is_read_only = &_DML_IFACE_arri__register_view_read_only__is_read_only__11,
    },
{
        .is_read_only = &_DML_IFACE_arri__register_view_read_only__is_read_only__12,
    },
{
        .is_read_only = &_DML_IFACE_arri__register_view_read_only__is_read_only__13,
    },
{
        .is_read_only = &_DML_IFACE_arri__register_view_read_only__is_read_only__14,
    },
{
        .is_read_only = &_DML_IFACE_arri__register_view_read_only__is_read_only__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view_read_only", &iface_vect, "arri", NULL);
        VFREE(iface_vect);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_b__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_b, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "b", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_b__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_b__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_b, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "b", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_b__io_memory__operation,
    };
        SIM_register_interface(_port_class_b, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_b__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "b", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_b__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_b__register_view__description,
        .get_register_value = &_DML_PIFACE_b__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_b__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_b__register_view__register_info,
        .set_register_value = &_DML_PIFACE_b__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_b, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_b__register_view__description,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers,
        .register_info = &_DML_IFACE_b__register_view__register_info,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "b", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_b__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_b__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_b, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "b", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_b__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_b, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_b__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "b", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_b2__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_b2__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_b2__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_b2__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_b2__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_b2__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_b2__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_b2__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_b2, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_b2__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_b2__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_b2__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_b2__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "b2", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_b2__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_b2__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_b2, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_b2__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_b2__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "b2", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_b2__io_memory__operation,
    };
        SIM_register_interface(_port_class_b2, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_b2__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "b2", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_b2__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_b2__register_view__description,
        .get_register_value = &_DML_PIFACE_b2__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_b2__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_b2__register_view__register_info,
        .set_register_value = &_DML_PIFACE_b2__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_b2, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_b2__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_b2__register_view__description,
        .get_register_value = &_DML_IFACE_b2__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_b2__register_view__number_of_registers,
        .register_info = &_DML_IFACE_b2__register_view__register_info,
        .set_register_value = &_DML_IFACE_b2__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "b2", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_b2__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_b2__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_b2, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_b2__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_b2__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "b2", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_b2__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_b2, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_b2__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "b2", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_miss__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_miss__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_miss__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_miss__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_miss__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_miss__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_miss__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_miss__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_miss, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_miss__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_miss__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_miss__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_miss__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_miss__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_miss__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_miss__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_miss__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "miss", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_miss__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_miss__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_miss, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_miss__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_miss__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "miss", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_miss__io_memory__operation,
    };
        SIM_register_interface(_port_class_miss, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_miss__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "miss", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_miss__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_miss__register_view__description,
        .get_register_value = &_DML_PIFACE_miss__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_miss__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_miss__register_view__register_info,
        .set_register_value = &_DML_PIFACE_miss__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_miss, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_miss__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_miss__register_view__description,
        .get_register_value = &_DML_IFACE_miss__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_miss__register_view__number_of_registers,
        .register_info = &_DML_IFACE_miss__register_view__register_info,
        .set_register_value = &_DML_IFACE_miss__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "miss", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_miss__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_miss__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_miss, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_miss__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_miss__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "miss", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_miss__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_miss, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_miss__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "miss", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_miss_access, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "miss_access", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_miss_access__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_miss_access__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_miss_access, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_miss_access__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_miss_access__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "miss_access", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_miss_access__io_memory__operation,
    };
        SIM_register_interface(_port_class_miss_access, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_miss_access__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "miss_access", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_miss_access__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_miss_access__register_view__description,
        .get_register_value = &_DML_PIFACE_miss_access__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_miss_access__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_miss_access__register_view__register_info,
        .set_register_value = &_DML_PIFACE_miss_access__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_miss_access, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_miss_access__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_miss_access__register_view__description,
        .get_register_value = &_DML_IFACE_miss_access__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_miss_access__register_view__number_of_registers,
        .register_info = &_DML_IFACE_miss_access__register_view__register_info,
        .set_register_value = &_DML_IFACE_miss_access__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "miss_access", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_miss_access__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_miss_access__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_miss_access, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_miss_access__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_miss_access__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "miss_access", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_miss_access__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_miss_access, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_miss_access__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "miss_access", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_read_access_memop, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "read_access_memop", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_read_access_memop__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_read_access_memop__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_read_access_memop, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_read_access_memop__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_read_access_memop__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "read_access_memop", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_read_access_memop__io_memory__operation,
    };
        SIM_register_interface(_port_class_read_access_memop, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_read_access_memop__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "read_access_memop", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_read_access_memop__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_read_access_memop__register_view__description,
        .get_register_value = &_DML_PIFACE_read_access_memop__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_read_access_memop__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_read_access_memop__register_view__register_info,
        .set_register_value = &_DML_PIFACE_read_access_memop__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_read_access_memop, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_read_access_memop__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_read_access_memop__register_view__description,
        .get_register_value = &_DML_IFACE_read_access_memop__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_read_access_memop__register_view__number_of_registers,
        .register_info = &_DML_IFACE_read_access_memop__register_view__register_info,
        .set_register_value = &_DML_IFACE_read_access_memop__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "read_access_memop", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_read_access_memop__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_read_access_memop__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_read_access_memop, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_read_access_memop__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_read_access_memop__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "read_access_memop", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_read_access_memop__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_read_access_memop, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_read_access_memop__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "read_access_memop", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_rw_access, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "rw_access", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_rw_access__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_rw_access__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_rw_access, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_rw_access__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_rw_access__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "rw_access", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_rw_access__io_memory__operation,
    };
        SIM_register_interface(_port_class_rw_access, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_rw_access__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "rw_access", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_rw_access__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_rw_access__register_view__description,
        .get_register_value = &_DML_PIFACE_rw_access__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_rw_access__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_rw_access__register_view__register_info,
        .set_register_value = &_DML_PIFACE_rw_access__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_rw_access, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_rw_access__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_rw_access__register_view__description,
        .get_register_value = &_DML_IFACE_rw_access__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_rw_access__register_view__number_of_registers,
        .register_info = &_DML_IFACE_rw_access__register_view__register_info,
        .set_register_value = &_DML_IFACE_rw_access__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "rw_access", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_rw_access__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_rw_access__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_rw_access, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_rw_access__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_rw_access__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "rw_access", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_rw_access__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_rw_access, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_rw_access__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "rw_access", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_write_access_memop, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "write_access_memop", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_write_access_memop__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_write_access_memop__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_write_access_memop, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_write_access_memop__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_write_access_memop__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "write_access_memop", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_write_access_memop__io_memory__operation,
    };
        SIM_register_interface(_port_class_write_access_memop, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_write_access_memop__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "write_access_memop", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_write_access_memop__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_write_access_memop__register_view__description,
        .get_register_value = &_DML_PIFACE_write_access_memop__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_write_access_memop__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_write_access_memop__register_view__register_info,
        .set_register_value = &_DML_PIFACE_write_access_memop__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_write_access_memop, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_write_access_memop__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_write_access_memop__register_view__description,
        .get_register_value = &_DML_IFACE_write_access_memop__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_write_access_memop__register_view__number_of_registers,
        .register_info = &_DML_IFACE_write_access_memop__register_view__register_info,
        .set_register_value = &_DML_IFACE_write_access_memop__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "write_access_memop", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_write_access_memop__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_write_access_memop__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_write_access_memop, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_write_access_memop__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_write_access_memop__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "write_access_memop", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_write_access_memop__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_write_access_memop, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_write_access_memop__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "write_access_memop", NULL);
    }

    const char *const log_groups[] = {
        "Register_Read",
        "Register_Write",
        NULL
    };
    SIM_log_register_groups(class, log_groups);
    SIM_log_register_groups(_port_class_access, log_groups);
    SIM_log_register_groups(_port_class_arr, log_groups);
    SIM_log_register_groups(_port_class_arri, log_groups);
    SIM_log_register_groups(_port_class_b, log_groups);
    SIM_log_register_groups(_port_class_b2, log_groups);
    SIM_log_register_groups(_port_class_miss, log_groups);
    SIM_log_register_groups(_port_class_miss_access, log_groups);
    SIM_log_register_groups(_port_class_p1, log_groups);
    SIM_log_register_groups(_port_class_p2, log_groups);
    SIM_log_register_groups(_port_class_p3, log_groups);
    SIM_log_register_groups(_port_class_pp, log_groups);
    SIM_log_register_groups(_port_class_read_access_memop, log_groups);
    SIM_log_register_groups(_port_class_rw_access, log_groups);
    SIM_log_register_groups(_port_class_write_access_memop, log_groups);

    _startup_calls();
    return class;
}

static void _initialize_vtable_hts(void)
{
}
static void __attribute__((optimize("O0")))
_tinit_destroy(struct _destroy *_ret, _each_in_param_t _destroy__each_destroy, void  (*_destroy_destroy)(test_t *arg0, destroy arg1))
{
    *_ret = (struct _destroy){
        .destroy = _destroy_destroy,
        ._each_destroy = _destroy__each_destroy,
        };
}
static void __attribute__((optimize("O0")))
_tinit_init(struct _init *_ret, _each_in_param_t _init__each_init, void  (*_init_init)(test_t *arg0, init arg1))
{
    *_ret = (struct _init){
        .init = _init_init,
        ._each_init = _init__each_init,
        };
}
static void __attribute__((optimize("O0")))
_tinit__qname(struct __qname *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_desc(struct _desc *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_documentation(struct _documentation *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_limitations(struct _limitations *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_name(struct _name *_ret, char const **_name_name)
{
    *_ret = (struct _name){
        .name = _name_name,
        };
}
static void __attribute__((optimize("O0")))
_tinit_object(struct _object *_ret, char const **_object_name)
{
    _tinit__qname(&_ret->_qname);
    _tinit_desc(&_ret->desc);
    _tinit_documentation(&_ret->documentation);
    _tinit_limitations(&_ret->limitations);
    _tinit_name(&_ret->name, _object_name);
}
static void __attribute__((optimize("O0")))
_tinit_post_init(struct _post_init *_ret, _each_in_param_t _post_init__each_post_init, void  (*_post_init_post_init)(test_t *arg0, post_init arg1))
{
    *_ret = (struct _post_init){
        .post_init = _post_init_post_init,
        ._each_post_init = _post_init__each_post_init,
        };
}
static void __attribute__((optimize("O0")))
_tinit_device(struct _device *_ret, _each_in_param_t _device__each_destroy, _each_in_param_t _device__each_init, _each_in_param_t _device__each_post_init, void  (*_device_destroy)(test_t *arg0, destroy arg1), void  (*_device_init)(test_t *arg0, init arg1), char const **_device_name, void  (*_device_post_init)(test_t *arg0, post_init arg1))
{
    _tinit_destroy(&_ret->destroy, _device__each_destroy, _device_destroy);
    _tinit_init(&_ret->init, _device__each_init, _device_init);
    _tinit_object(&_ret->object, _device_name);
    _tinit_post_init(&_ret->post_init, _device__each_post_init, _device_post_init);
}
static void __attribute__((optimize("O0")))
_tinit__conf_attribute(struct __conf_attribute *_ret, bool *__conf_attribute__attr_allow_cutoff, char const **__conf_attribute__attr_name, char const **__conf_attribute__attr_type, char const **__conf_attribute__documentation, attr_attr_t *__conf_attribute__flags, uint32 *__conf_attribute__object_relative_dims, conf_class_t ***__conf_attribute__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *__conf_attribute__parent_obj_proxy_info, bool *__conf_attribute__should_be_registered, attr_value_t (*__conf_attribute_get_attribute)(test_t *arg0, _conf_attribute arg1), char const **__conf_attribute_name, bool *__conf_attribute_readable, set_error_t (*__conf_attribute_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), bool *__conf_attribute_writable)
{
    *_ret = (struct __conf_attribute){
        .get_attribute = __conf_attribute_get_attribute,
        .set_attribute = __conf_attribute_set_attribute,
        ._attr_allow_cutoff = __conf_attribute__attr_allow_cutoff,
        ._attr_name = __conf_attribute__attr_name,
        ._attr_type = __conf_attribute__attr_type,
        ._documentation = __conf_attribute__documentation,
        ._flags = __conf_attribute__flags,
        ._object_relative_dims = __conf_attribute__object_relative_dims,
        ._parent_obj_class = __conf_attribute__parent_obj_class,
        ._parent_obj_proxy_info = __conf_attribute__parent_obj_proxy_info,
        ._should_be_registered = __conf_attribute__should_be_registered,
        .readable = __conf_attribute_readable,
        .writable = __conf_attribute_writable,
        };
    _tinit_object(&_ret->object, __conf_attribute_name);
}
static void __attribute__((optimize("O0")))
_tinit_attribute(struct _attribute *_ret, bool *_attribute__attr_allow_cutoff, char const **_attribute__attr_name, char const **_attribute__attr_type, char const **_attribute__documentation, attr_attr_t *_attribute__flags, uint32 *_attribute__object_relative_dims, conf_class_t ***_attribute__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_attribute__parent_obj_proxy_info, bool *_attribute__should_be_registered, attr_value_t (*_attribute_get)(test_t *arg0, attribute arg1), char const **_attribute_name, bool *_attribute_readable, bool (*_attribute_set)(test_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_attribute_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), bool *_attribute_writable)
{
    *_ret = (struct _attribute){
        .get = _attribute_get,
        .set = _attribute_set,
        };
    _tinit__conf_attribute(&_ret->_conf_attribute, _attribute__attr_allow_cutoff, _attribute__attr_name, _attribute__attr_type, _attribute__documentation, _attribute__flags, _attribute__object_relative_dims, _attribute__parent_obj_class, _attribute__parent_obj_proxy_info, _attribute__should_be_registered, _DML_TM_attribute__get_attribute, _attribute_name, _attribute_readable, _attribute_set_attribute == NULL ? _DML_TM_attribute__set_attribute : _attribute_set_attribute, _attribute_writable);
}
static void __attribute__((optimize("O0")))
_tinit_bool_attr(struct _bool_attr *_ret, bool *_bool_attr__attr_allow_cutoff, char const **_bool_attr__attr_name, char const **_bool_attr__attr_type, char const **_bool_attr__documentation, _each_in_param_t _bool_attr__each_init, attr_attr_t *_bool_attr__flags, uint32 *_bool_attr__object_relative_dims, conf_class_t ***_bool_attr__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_bool_attr__parent_obj_proxy_info, bool *_bool_attr__should_be_registered, attr_value_t (*_bool_attr_get)(test_t *arg0, attribute arg1), void  (*_bool_attr_init)(test_t *arg0, init arg1), bool *_bool_attr_init_val, char const **_bool_attr_name, bool *_bool_attr_readable, bool (*_bool_attr_set)(test_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_bool_attr_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), uint32 _bool_attr_val, bool *_bool_attr_writable)
{
    *_ret = (struct _bool_attr){
        .init_val = _bool_attr_init_val,
        .val = _bool_attr_val,
        };
    _tinit_attribute(&_ret->attribute, _bool_attr__attr_allow_cutoff, _bool_attr__attr_name, _bool_attr__attr_type, _bool_attr__documentation, _bool_attr__flags, _bool_attr__object_relative_dims, _bool_attr__parent_obj_class, _bool_attr__parent_obj_proxy_info, _bool_attr__should_be_registered, _bool_attr_get == NULL ? _DML_TM_bool_attr__get : _bool_attr_get, _bool_attr_name, _bool_attr_readable, _bool_attr_set == NULL ? _DML_TM_bool_attr__set : _bool_attr_set, _bool_attr_set_attribute, _bool_attr_writable);
    _tinit_init(&_ret->init, _bool_attr__each_init, _bool_attr_init == NULL ? _DML_TM_bool_attr__init : _bool_attr_init);
}
static void __attribute__((optimize("O0")))
_tinit_implement(struct _implement *_ret, char const **_implement_name)
{
    _tinit_object(&_ret->object, _implement_name);
}
static void __attribute__((optimize("O0")))
_tinit_bank_io_memory(struct _bank_io_memory *_ret, char const **_bank_io_memory_name)
{
    _tinit_implement(&_ret->implement, _bank_io_memory_name);
}
static void __attribute__((optimize("O0")))
_tinit_shown_desc(struct _shown_desc *_ret, char const **_shown_desc_shown_desc)
{
    *_ret = (struct _shown_desc){
        .shown_desc = _shown_desc_shown_desc,
        };
    _tinit_desc(&_ret->desc);
}
static void __attribute__((optimize("O0")))
_tinit_bank(struct _bank *_ret, uint32 _bank__after_read_callbacks, uint32 _bank__after_write_callbacks, uint32 _bank__before_read_callbacks, uint32 _bank__before_write_callbacks, uint32 _bank__cached_bank_obj, uint32 _bank__connections, _each_in_param_t _bank__each_register, bool (*_bank__get_register)(test_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_bank__le_byte_order, struct _memo_bank___reginfo_table *_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_bank__memo_outs__sorted_regs, bool *_bank_be_bitorder, bool (*_bank_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_bank_io_memory_access)(test_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), char const **_bank_name, bool *_bank_overlapping, bool *_bank_partial, bool (*_bank_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_bank_set)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_bank_shown_desc, exception_type_t (*_bank_transaction_access)(test_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_bank_unmapped_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_bank_unmapped_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_bank_unmapped_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *_bank_use_io_memory, bool (*_bank_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _bank){
        ._get_register = _bank__get_register == NULL ? _DML_TM_bank___get_register : _bank__get_register,
        .get = _bank_get == NULL ? _DML_TM_bank__get : _bank_get,
        .io_memory_access = _bank_io_memory_access == NULL ? _DML_TM_bank__io_memory_access : _bank_io_memory_access,
        .read = _bank_read == NULL ? _DML_TM_bank__read : _bank_read,
        .set = _bank_set == NULL ? _DML_TM_bank__set : _bank_set,
        .transaction_access = _bank_transaction_access == NULL ? _DML_TM_bank__transaction_access : _bank_transaction_access,
        .unmapped_get = _bank_unmapped_get == NULL ? _DML_TM_bank__unmapped_get : _bank_unmapped_get,
        .unmapped_read = _bank_unmapped_read == NULL ? _DML_TM_bank__unmapped_read : _bank_unmapped_read,
        .unmapped_write = _bank_unmapped_write == NULL ? _DML_TM_bank__unmapped_write : _bank_unmapped_write,
        .write = _bank_write == NULL ? _DML_TM_bank__write : _bank_write,
        ._each_register = _bank__each_register,
        ._le_byte_order = _bank__le_byte_order,
        .be_bitorder = _bank_be_bitorder,
        .overlapping = _bank_overlapping,
        .partial = _bank_partial,
        .use_io_memory = _bank_use_io_memory,
        ._after_read_callbacks = _bank__after_read_callbacks,
        ._after_write_callbacks = _bank__after_write_callbacks,
        ._before_read_callbacks = _bank__before_read_callbacks,
        ._before_write_callbacks = _bank__before_write_callbacks,
        ._cached_bank_obj = _bank__cached_bank_obj,
        ._connections = _bank__connections,
        ._memo_outs__reginfo_table = _bank__memo_outs__reginfo_table,
        ._memo_outs__sorted_regs = _bank__memo_outs__sorted_regs,
        };
    _tinit_object(&_ret->object, _bank_name);
    _tinit_shown_desc(&_ret->shown_desc, _bank_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit_double_attr(struct _double_attr *_ret, bool *_double_attr__attr_allow_cutoff, char const **_double_attr__attr_name, char const **_double_attr__attr_type, char const **_double_attr__documentation, _each_in_param_t _double_attr__each_init, attr_attr_t *_double_attr__flags, uint32 *_double_attr__object_relative_dims, conf_class_t ***_double_attr__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_double_attr__parent_obj_proxy_info, bool *_double_attr__should_be_registered, attr_value_t (*_double_attr_get)(test_t *arg0, attribute arg1), void  (*_double_attr_init)(test_t *arg0, init arg1), double *_double_attr_init_val, char const **_double_attr_name, bool *_double_attr_readable, bool (*_double_attr_set)(test_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_double_attr_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), uint32 _double_attr_val, bool *_double_attr_writable)
{
    *_ret = (struct _double_attr){
        .init_val = _double_attr_init_val,
        .val = _double_attr_val,
        };
    _tinit_attribute(&_ret->attribute, _double_attr__attr_allow_cutoff, _double_attr__attr_name, _double_attr__attr_type, _double_attr__documentation, _double_attr__flags, _double_attr__object_relative_dims, _double_attr__parent_obj_class, _double_attr__parent_obj_proxy_info, _double_attr__should_be_registered, _double_attr_get == NULL ? _DML_TM_double_attr__get : _double_attr_get, _double_attr_name, _double_attr_readable, _double_attr_set == NULL ? _DML_TM_double_attr__set : _double_attr_set, _double_attr_set_attribute, _double_attr_writable);
    _tinit_init(&_ret->init, _double_attr__each_init, _double_attr_init == NULL ? _DML_TM_double_attr__init : _double_attr_init);
}
static void __attribute__((optimize("O0")))
_tinit_int64_attr(struct _int64_attr *_ret, bool *_int64_attr__attr_allow_cutoff, char const **_int64_attr__attr_name, char const **_int64_attr__attr_type, char const **_int64_attr__documentation, _each_in_param_t _int64_attr__each_init, attr_attr_t *_int64_attr__flags, uint32 *_int64_attr__object_relative_dims, conf_class_t ***_int64_attr__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_int64_attr__parent_obj_proxy_info, bool *_int64_attr__should_be_registered, attr_value_t (*_int64_attr_get)(test_t *arg0, attribute arg1), void  (*_int64_attr_init)(test_t *arg0, init arg1), int64 *_int64_attr_init_val, char const **_int64_attr_name, bool *_int64_attr_readable, bool (*_int64_attr_set)(test_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_int64_attr_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), uint32 _int64_attr_val, bool *_int64_attr_writable)
{
    *_ret = (struct _int64_attr){
        .init_val = _int64_attr_init_val,
        .val = _int64_attr_val,
        };
    _tinit_attribute(&_ret->attribute, _int64_attr__attr_allow_cutoff, _int64_attr__attr_name, _int64_attr__attr_type, _int64_attr__documentation, _int64_attr__flags, _int64_attr__object_relative_dims, _int64_attr__parent_obj_class, _int64_attr__parent_obj_proxy_info, _int64_attr__should_be_registered, _int64_attr_get == NULL ? _DML_TM_int64_attr__get : _int64_attr_get, _int64_attr_name, _int64_attr_readable, _int64_attr_set == NULL ? _DML_TM_int64_attr__set : _int64_attr_set, _int64_attr_set_attribute, _int64_attr_writable);
    _tinit_init(&_ret->init, _int64_attr__each_init, _int64_attr_init == NULL ? _DML_TM_int64_attr__init : _int64_attr_init);
}
static void __attribute__((optimize("O0")))
_tinit_uint64_attr(struct _uint64_attr *_ret, bool *_uint64_attr__attr_allow_cutoff, char const **_uint64_attr__attr_name, char const **_uint64_attr__attr_type, char const **_uint64_attr__documentation, _each_in_param_t _uint64_attr__each_init, attr_attr_t *_uint64_attr__flags, uint32 *_uint64_attr__object_relative_dims, conf_class_t ***_uint64_attr__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_uint64_attr__parent_obj_proxy_info, bool *_uint64_attr__should_be_registered, attr_value_t (*_uint64_attr_get)(test_t *arg0, attribute arg1), void  (*_uint64_attr_init)(test_t *arg0, init arg1), uint64 *_uint64_attr_init_val, char const **_uint64_attr_name, bool *_uint64_attr_readable, bool (*_uint64_attr_set)(test_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_uint64_attr_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), uint32 _uint64_attr_val, bool *_uint64_attr_writable)
{
    *_ret = (struct _uint64_attr){
        .init_val = _uint64_attr_init_val,
        .val = _uint64_attr_val,
        };
    _tinit_attribute(&_ret->attribute, _uint64_attr__attr_allow_cutoff, _uint64_attr__attr_name, _uint64_attr__attr_type, _uint64_attr__documentation, _uint64_attr__flags, _uint64_attr__object_relative_dims, _uint64_attr__parent_obj_class, _uint64_attr__parent_obj_proxy_info, _uint64_attr__should_be_registered, _uint64_attr_get == NULL ? _DML_TM_uint64_attr__get : _uint64_attr_get, _uint64_attr_name, _uint64_attr_readable, _uint64_attr_set == NULL ? _DML_TM_uint64_attr__set : _uint64_attr_set, _uint64_attr_set_attribute, _uint64_attr_writable);
    _tinit_init(&_ret->init, _uint64_attr__each_init, _uint64_attr_init == NULL ? _DML_TM_uint64_attr__init : _uint64_attr_init);
}
static void __attribute__((optimize("O0")))
_tinit__bitsize(struct __bitsize *_ret, uint8 *__bitsize_bitsize)
{
    *_ret = (struct __bitsize){
        .bitsize = __bitsize_bitsize,
        };
}
static void __attribute__((optimize("O0")))
_tinit__lsb(struct __lsb *_ret, uint8 *__lsb_lsb)
{
    *_ret = (struct __lsb){
        .lsb = __lsb_lsb,
        };
}
static void __attribute__((optimize("O0")))
_tinit_read_field(struct _read_field *_ret, uint64 (*_read_field_read_field)(test_t *arg0, read_field arg1, uint64 arg2, void  *arg3))
{
    *_ret = (struct _read_field){
        .read_field = _read_field_read_field,
        };
}
static void __attribute__((optimize("O0")))
_tinit__read_field(struct __read_field *_ret, uint8 *__read_field_bitsize, uint8 *__read_field_lsb, uint64 (*__read_field_read_field)(test_t *arg0, read_field arg1, uint64 arg2, void  *arg3))
{
    _tinit__bitsize(&_ret->_bitsize, __read_field_bitsize);
    _tinit__lsb(&_ret->_lsb, __read_field_lsb);
    _tinit_read_field(&_ret->read_field, __read_field_read_field);
}
static void __attribute__((optimize("O0")))
_tinit_set_val(struct _set_val *_ret, void  (*_set_val__default_set)(test_t *arg0, set_val arg1, uint64 arg2), void  (*_set_val_set_val)(test_t *arg0, set_val arg1, uint64 arg2))
{
    *_ret = (struct _set_val){
        ._default_set = _set_val__default_set,
        .set_val = _set_val_set_val,
        };
}
static void __attribute__((optimize("O0")))
_tinit__set(struct __set *_ret, void  (*__set__default_set)(test_t *arg0, set_val arg1, uint64 arg2), void  (*__set_set)(test_t *arg0, _set arg1, uint64 arg2), void  (*__set_set_val)(test_t *arg0, set_val arg1, uint64 arg2))
{
    *_ret = (struct __set){
        .set = __set_set == NULL ? _DML_TM__set__set : __set_set,
        };
    _tinit_set_val(&_ret->set_val, __set__default_set, __set_set_val);
}
static void __attribute__((optimize("O0")))
_tinit_set(struct _set *_ret, void  (*_set__default_set)(test_t *arg0, set_val arg1, uint64 arg2), void  (*_set_set)(test_t *arg0, _set arg1, uint64 arg2), void  (*_set_set_val)(test_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit__set(&_ret->_set, _set__default_set, _set_set, _set_set_val);
}
static void __attribute__((optimize("O0")))
_tinit__set_field(struct __set_field *_ret, void  (*__set_field__default_set)(test_t *arg0, set_val arg1, uint64 arg2), uint8 *__set_field_bitsize, uint8 *__set_field_lsb, void  (*__set_field_set)(test_t *arg0, _set arg1, uint64 arg2), void  (*__set_field_set_val)(test_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit__bitsize(&_ret->_bitsize, __set_field_bitsize);
    _tinit__lsb(&_ret->_lsb, __set_field_lsb);
    _tinit_set(&_ret->set, __set_field__default_set, __set_field_set, __set_field_set_val);
}
static void __attribute__((optimize("O0")))
_tinit_write_field(struct _write_field *_ret, void  (*_write_field_write_field)(test_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct _write_field){
        .write_field = _write_field_write_field,
        };
}
static void __attribute__((optimize("O0")))
_tinit__write_field(struct __write_field *_ret, uint8 *__write_field_bitsize, uint8 *__write_field_lsb, void  (*__write_field_write_field)(test_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__bitsize(&_ret->_bitsize, __write_field_bitsize);
    _tinit__lsb(&_ret->_lsb, __write_field_lsb);
    _tinit_write_field(&_ret->write_field, __write_field_write_field);
}
static void __attribute__((optimize("O0")))
_tinit_get_val(struct _get_val *_ret, uint64 (*_get_val__default_get)(test_t *arg0, get_val arg1), uint64 (*_get_val_get_val)(test_t *arg0, get_val arg1))
{
    *_ret = (struct _get_val){
        ._default_get = _get_val__default_get,
        .get_val = _get_val_get_val,
        };
}
static void __attribute__((optimize("O0")))
_tinit__get(struct __get *_ret, uint64 (*__get__default_get)(test_t *arg0, get_val arg1), uint64 (*__get_get)(test_t *arg0, _get arg1), uint64 (*__get_get_val)(test_t *arg0, get_val arg1))
{
    *_ret = (struct __get){
        .get = __get_get == NULL ? _DML_TM__get__get : __get_get,
        };
    _tinit_get_val(&_ret->get_val, __get__default_get, __get_get_val);
}
static void __attribute__((optimize("O0")))
_tinit_init_val(struct _init_val *_ret, void  (*_init_val__default_init)(test_t *arg0, init_val arg1), _each_in_param_t _init_val__each_init, void  (*_init_val_init)(test_t *arg0, init arg1), uint64 *_init_val_init_val)
{
    *_ret = (struct _init_val){
        ._default_init = _init_val__default_init,
        .init_val = _init_val_init_val,
        };
    _tinit_init(&_ret->init, _init_val__each_init, _init_val_init == NULL ? _DML_TM_init_val__init : _init_val_init);
}
static void __attribute__((optimize("O0")))
_tinit_field(struct _field *_ret, _each_in_param_t _field__each_init, uint8 *_field_bitsize, uint64 (*_field_get)(test_t *arg0, _get arg1), void  (*_field_init)(test_t *arg0, init arg1), uint64 *_field_init_val, uint8 *_field_lsb, char const **_field_name, _register *_field_reg, void  (*_field_set)(test_t *arg0, _set arg1, uint64 arg2), char const **_field_shown_desc)
{
    *_ret = (struct _field){
        .reg = _field_reg,
        };
    _tinit__bitsize(&_ret->_bitsize, _field_bitsize);
    _tinit__get(&_ret->_get, _DML_TM_field___default_get, _field_get, _DML_TM_field__get_val);
    _tinit__lsb(&_ret->_lsb, _field_lsb);
    _tinit__set(&_ret->_set, _DML_TM_field___default_set, _field_set, _DML_TM_field__set_val);
    _tinit_init_val(&_ret->init_val, _DML_TM_field___default_init, _field__each_init, _field_init, _field_init_val);
    _tinit_object(&_ret->object, _field_name);
    _tinit_shown_desc(&_ret->shown_desc, _field_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit_read(struct ___read *_ret, uint64 (*_read__default_get)(test_t *arg0, get_val arg1), uint64 (*_read_get)(test_t *arg0, _get arg1), uint64 (*_read_get_val)(test_t *arg0, get_val arg1), uint64 (*_read_read)(test_t *arg0, __read arg1))
{
    *_ret = (struct ___read){
        .read = _read_read == NULL ? _DML_TM_read__read : _read_read,
        };
    _tinit__get(&_ret->_get, _read__default_get, _read_get, _read_get_val);
    _tinit_read_field(&_ret->read_field, _DML_TM_read__read_field);
}
static void __attribute__((optimize("O0")))
_tinit_soft_reset(struct __soft_reset *_ret, void  (*_soft_reset__default_soft_reset)(test_t *arg0, _soft_reset arg1), _each_in_param_t _soft_reset__each_soft_reset, void  (*_soft_reset_soft_reset)(test_t *arg0, _soft_reset arg1))
{
    *_ret = (struct __soft_reset){
        ._default_soft_reset = _soft_reset__default_soft_reset == NULL ? _DML_TM_soft_reset___default_soft_reset : _soft_reset__default_soft_reset,
        .soft_reset = _soft_reset_soft_reset == NULL ? _DML_TM_soft_reset__soft_reset : _soft_reset_soft_reset,
        ._each_soft_reset = _soft_reset__each_soft_reset,
        };
}
static void __attribute__((optimize("O0")))
_tinit_soft_reset_val(struct _soft_reset_val *_ret, void  (*_soft_reset_val__default_set)(test_t *arg0, set_val arg1, uint64 arg2), void  (*_soft_reset_val__default_soft_reset)(test_t *arg0, _soft_reset arg1), _each_in_param_t _soft_reset_val__each_soft_reset, void  (*_soft_reset_val_set_val)(test_t *arg0, set_val arg1, uint64 arg2), uint64 *_soft_reset_val_soft_reset_val)
{
    *_ret = (struct _soft_reset_val){
        .soft_reset_val = _soft_reset_val_soft_reset_val,
        };
    _tinit_set_val(&_ret->set_val, _soft_reset_val__default_set, _soft_reset_val_set_val);
    _tinit_soft_reset(&_ret->_soft_reset, _soft_reset_val__default_soft_reset, _soft_reset_val__each_soft_reset, _DML_TM_soft_reset_val__soft_reset);
}
static void __attribute__((optimize("O0")))
_tinit_write(struct ___write *_ret, uint64 (*_write__default_get)(test_t *arg0, get_val arg1), void  (*_write__default_set)(test_t *arg0, set_val arg1, uint64 arg2), uint64 (*_write_get)(test_t *arg0, _get arg1), uint64 (*_write_get_val)(test_t *arg0, get_val arg1), void  (*_write_set)(test_t *arg0, _set arg1, uint64 arg2), void  (*_write_set_val)(test_t *arg0, set_val arg1, uint64 arg2), void  (*_write_write)(test_t *arg0, __write arg1, uint64 arg2))
{
    *_ret = (struct ___write){
        .write = _write_write == NULL ? _DML_TM_write__write : _write_write,
        };
    _tinit__get(&_ret->_get, _write__default_get, _write_get, _write_get_val);
    _tinit__set(&_ret->_set, _write__default_set, _write_set, _write_set_val);
    _tinit_write_field(&_ret->write_field, _DML_TM_write__write_field);
}
static uint64 
__adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write___read_field__read_field__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    _read_field.trait = &((struct ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write *) DOWNCAST(_read_field, __implicit__read_field___set_field___write_field__field__read__soft_reset_val__write, _read_field.read_field).trait)->__read.read_field;
    return _DML_TM_read__read_field(_dev, _read_field, enabled_bits, aux);
}
static void  
__adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write___set_field__set___set__set_val___default_set(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write *) DOWNCAST(_set_val, __implicit__read_field___set_field___write_field__field__read__soft_reset_val__write, _set_field.set._set.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static void  
__adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write___set_field__set___set__set_val__set_val(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write *) DOWNCAST(_set_val, __implicit__read_field___set_field___write_field__field__read__soft_reset_val__write, _set_field.set._set.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void  
__adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write___write_field__write_field__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write *) DOWNCAST(_write_field, __implicit__read_field___set_field___write_field__field__read__soft_reset_val__write, _write_field.write_field).trait)->__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__field___set__set(test_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write *) DOWNCAST(__set, __implicit__read_field___set_field___write_field__field__read__soft_reset_val__write, field._set).trait)->_set_field.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static uint64 
__adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__read___get__get_val___default_get(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write *) DOWNCAST(_get_val, __implicit__read_field___set_field___write_field__field__read__soft_reset_val__write, __read._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static uint64 
__adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__read___get__get(test_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write *) DOWNCAST(__get, __implicit__read_field___set_field___write_field__field__read__soft_reset_val__write, __read._get).trait)->field._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__read___get__get_val__get_val(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write *) DOWNCAST(_get_val, __implicit__read_field___set_field___write_field__field__read__soft_reset_val__write, __read._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__soft_reset_val__set_val___default_set(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write *) DOWNCAST(_set_val, __implicit__read_field___set_field___write_field__field__read__soft_reset_val__write, soft_reset_val.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static void  
__adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__soft_reset_val__set_val__set_val(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write *) DOWNCAST(_set_val, __implicit__read_field___set_field___write_field__field__read__soft_reset_val__write, soft_reset_val.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static uint64 
__adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__write___get__get_val___default_get(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write *) DOWNCAST(_get_val, __implicit__read_field___set_field___write_field__field__read__soft_reset_val__write, __write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__write___set__set_val___default_set(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write *) DOWNCAST(_set_val, __implicit__read_field___set_field___write_field__field__read__soft_reset_val__write, __write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__write___get__get(test_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write *) DOWNCAST(__get, __implicit__read_field___set_field___write_field__field__read__soft_reset_val__write, __write._get).trait)->field._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__write___get__get_val__get_val(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write *) DOWNCAST(_get_val, __implicit__read_field___set_field___write_field__field__read__soft_reset_val__write, __write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__write___set__set(test_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write *) DOWNCAST(__set, __implicit__read_field___set_field___write_field__field__read__soft_reset_val__write, __write._set).trait)->_set_field.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__write___set__set_val__set_val(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write *) DOWNCAST(_set_val, __implicit__read_field___set_field___write_field__field__read__soft_reset_val__write, __write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write(struct ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write *_ret, void  (*___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__default_soft_reset)(test_t *arg0, _soft_reset arg1), _each_in_param_t ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__each_init, _each_in_param_t ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__each_soft_reset, uint8 *___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_bitsize, uint64 (*___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_get)(test_t *arg0, _get arg1), void  (*___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_init)(test_t *arg0, init arg1), uint64 *___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_init_val, uint8 *___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_lsb, char const **___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_name, uint64 (*___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_read)(test_t *arg0, __read arg1), _register *___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_reg, void  (*___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_set)(test_t *arg0, _set arg1, uint64 arg2), char const **___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_shown_desc, uint64 *___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_soft_reset_val, void  (*___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_write)(test_t *arg0, __write arg1, uint64 arg2))
{
    _tinit__read_field(&_ret->_read_field, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_bitsize, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_lsb, __adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write___read_field__read_field__read_field);
    _tinit__set_field(&_ret->_set_field, __adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write___set_field__set___set__set_val___default_set, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_bitsize, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_lsb, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_set, __adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write___set_field__set___set__set_val__set_val);
    _tinit__write_field(&_ret->_write_field, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_bitsize, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_lsb, __adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__each_init, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_bitsize, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_get, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_init, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_init_val, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_lsb, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_name, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_reg, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_set == NULL ? NULL : __adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__field___set__set, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_shown_desc);
    _tinit_read(&_ret->__read, __adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__read___get__get_val___default_get, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_get == NULL ? NULL : __adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__read___get__get, __adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__read___get__get_val__get_val, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_read);
    _tinit_soft_reset_val(&_ret->soft_reset_val, __adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__soft_reset_val__set_val___default_set, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__default_soft_reset, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__each_soft_reset, __adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__soft_reset_val__set_val__set_val, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_soft_reset_val);
    _tinit_write(&_ret->__write, __adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__write___get__get_val___default_get, __adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__write___set__set_val___default_set, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_get == NULL ? NULL : __adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__write___get__get, __adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__write___get__get_val__get_val, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_set == NULL ? NULL : __adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__write___set__set, __adj___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write__write___set__set_val__set_val, ___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write_write);
}
static void  
__adj___implicit__write_field__field__write___write_field__write_field__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__write_field__field__write *) DOWNCAST(_write_field, __implicit__write_field__field__write, _write_field.write_field).trait)->__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static uint64 
__adj___implicit__write_field__field__write__write___get__get_val___default_get(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__write_field__field__write *) DOWNCAST(_get_val, __implicit__write_field__field__write, __write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__write_field__field__write__write___set__set_val___default_set(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__write_field__field__write *) DOWNCAST(_set_val, __implicit__write_field__field__write, __write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__write_field__field__write__write___get__get(test_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__write_field__field__write *) DOWNCAST(__get, __implicit__write_field__field__write, __write._get).trait)->field._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__write_field__field__write__write___get__get_val__get_val(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__write_field__field__write *) DOWNCAST(_get_val, __implicit__write_field__field__write, __write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__write_field__field__write__write___set__set(test_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__write_field__field__write *) DOWNCAST(__set, __implicit__write_field__field__write, __write._set).trait)->field._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__write_field__field__write__write___set__set_val__set_val(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__write_field__field__write *) DOWNCAST(_set_val, __implicit__write_field__field__write, __write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__write_field__field__write(struct ___implicit__write_field__field__write *_ret, _each_in_param_t ___implicit__write_field__field__write__each_init, uint8 *___implicit__write_field__field__write_bitsize, uint64 (*___implicit__write_field__field__write_get)(test_t *arg0, _get arg1), void  (*___implicit__write_field__field__write_init)(test_t *arg0, init arg1), uint64 *___implicit__write_field__field__write_init_val, uint8 *___implicit__write_field__field__write_lsb, char const **___implicit__write_field__field__write_name, _register *___implicit__write_field__field__write_reg, void  (*___implicit__write_field__field__write_set)(test_t *arg0, _set arg1, uint64 arg2), char const **___implicit__write_field__field__write_shown_desc, void  (*___implicit__write_field__field__write_write)(test_t *arg0, __write arg1, uint64 arg2))
{
    _tinit__write_field(&_ret->_write_field, ___implicit__write_field__field__write_bitsize, ___implicit__write_field__field__write_lsb, __adj___implicit__write_field__field__write___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__write_field__field__write__each_init, ___implicit__write_field__field__write_bitsize, ___implicit__write_field__field__write_get, ___implicit__write_field__field__write_init, ___implicit__write_field__field__write_init_val, ___implicit__write_field__field__write_lsb, ___implicit__write_field__field__write_name, ___implicit__write_field__field__write_reg, ___implicit__write_field__field__write_set, ___implicit__write_field__field__write_shown_desc);
    _tinit_write(&_ret->__write, __adj___implicit__write_field__field__write__write___get__get_val___default_get, __adj___implicit__write_field__field__write__write___set__set_val___default_set, ___implicit__write_field__field__write_get == NULL ? NULL : __adj___implicit__write_field__field__write__write___get__get, __adj___implicit__write_field__field__write__write___get__get_val__get_val, ___implicit__write_field__field__write_set == NULL ? NULL : __adj___implicit__write_field__field__write__write___set__set, __adj___implicit__write_field__field__write__write___set__set_val__set_val, ___implicit__write_field__field__write_write);
}
static void __attribute__((optimize("O0")))
_tinit_get(struct _get *_ret, uint64 (*_get__default_get)(test_t *arg0, get_val arg1), uint64 (*_get_get)(test_t *arg0, _get arg1), uint64 (*_get_get_val)(test_t *arg0, get_val arg1))
{
    _tinit__get(&_ret->_get, _get__default_get, _get_get, _get_get_val);
}
static void __attribute__((optimize("O0")))
_tinit_read_register(struct _read_register *_ret, uint64 (*_read_register_read_register)(test_t *arg0, read_register arg1, uint64 arg2, void  *arg3))
{
    *_ret = (struct _read_register){
        .read_register = _read_register_read_register,
        };
}
static void __attribute__((optimize("O0")))
_tinit_write_register(struct _write_register *_ret, void  (*_write_register_write_register)(test_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct _write_register){
        .write_register = _write_register_write_register,
        };
}
static void __attribute__((optimize("O0")))
_tinit_register(struct __register *_ret, bool *_register__attr_allow_cutoff, char const **_register__attr_name, char const **_register__attr_type, char const **_register__documentation, _each_in_param_t _register__each_init, attr_attr_t *_register__flags, _each_in_param_t _register__get_fields, bool *_register__is_read_only, bool *_register__le_byte_order, uint32 *_register__object_relative_dims, conf_class_t ***_register__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_register__parent_obj_proxy_info, _each_in_param_t _register__read_fields, _each_in_param_t _register__set_fields, bool *_register__should_be_registered, _each_in_param_t _register__write_fields, uint8 *_register_bitsize, _each_in_param_t _register_fields, uint64 (*_register_get)(test_t *arg0, _get arg1), void  (*_register_init)(test_t *arg0, init arg1), uint64 *_register_init_val, bool *_register_mapped, char const **_register_name, uint64 *_register_offset, uint64 (*_register_read_register)(test_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_register_read_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *_register_readable, void  (*_register_set)(test_t *arg0, _set arg1, uint64 arg2), char const **_register_shown_desc, uint32 _register_val, bool *_register_writable, void  (*_register_write_register)(test_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_register_write_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct __register){
        .read_unmapped_bits = _register_read_unmapped_bits == NULL ? _DML_TM_register__read_unmapped_bits : _register_read_unmapped_bits,
        .write_unmapped_bits = _register_write_unmapped_bits == NULL ? _DML_TM_register__write_unmapped_bits : _register_write_unmapped_bits,
        ._get_fields = _register__get_fields,
        ._is_read_only = _register__is_read_only,
        ._le_byte_order = _register__le_byte_order,
        ._read_fields = _register__read_fields,
        ._set_fields = _register__set_fields,
        ._write_fields = _register__write_fields,
        .fields = _register_fields,
        .mapped = _register_mapped,
        .offset = _register_offset,
        .val = _register_val,
        };
    _tinit__bitsize(&_ret->_bitsize, _register_bitsize);
    _tinit__conf_attribute(&_ret->_conf_attribute, _register__attr_allow_cutoff, _register__attr_name, _register__attr_type, _register__documentation, _register__flags, _register__object_relative_dims, _register__parent_obj_class, _register__parent_obj_proxy_info, _register__should_be_registered, _DML_TM_register__get_attribute, _register_name, _register_readable, _DML_TM_register__set_attribute, _register_writable);
    _tinit_get(&_ret->get, _DML_TM_register___default_get, _register_get, _DML_TM_register__get_val);
    _tinit_init_val(&_ret->init_val, _DML_TM_register___default_init, _register__each_init, _register_init, _register_init_val);
    _tinit_read_register(&_ret->read_register, _register_read_register == NULL ? _DML_TM_register__read_register : _register_read_register);
    _tinit_set(&_ret->set, _DML_TM_register___default_set, _register_set, _DML_TM_register__set_val);
    _tinit_shown_desc(&_ret->shown_desc, _register_shown_desc);
    _tinit_write_register(&_ret->write_register, _register_write_register == NULL ? _DML_TM_register__write_register : _register_write_register);
}
static void __attribute__((optimize("O0")))
_tinit_unmapped(struct _unmapped *_ret, bool *_unmapped__attr_allow_cutoff, char const **_unmapped__attr_name, char const **_unmapped__attr_type, char const **_unmapped__documentation, _each_in_param_t _unmapped__each_init, attr_attr_t *_unmapped__flags, _each_in_param_t _unmapped__get_fields, bool *_unmapped__is_read_only, bool *_unmapped__le_byte_order, uint32 *_unmapped__object_relative_dims, conf_class_t ***_unmapped__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_unmapped__parent_obj_proxy_info, _each_in_param_t _unmapped__read_fields, _each_in_param_t _unmapped__set_fields, bool *_unmapped__should_be_registered, _each_in_param_t _unmapped__write_fields, uint8 *_unmapped_bitsize, _each_in_param_t _unmapped_fields, uint64 (*_unmapped_get)(test_t *arg0, _get arg1), void  (*_unmapped_init)(test_t *arg0, init arg1), uint64 *_unmapped_init_val, bool *_unmapped_mapped, char const **_unmapped_name, uint64 *_unmapped_offset, uint64 (*_unmapped_read_register)(test_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_unmapped_read_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *_unmapped_readable, void  (*_unmapped_set)(test_t *arg0, _set arg1, uint64 arg2), char const **_unmapped_shown_desc, uint32 _unmapped_val, bool *_unmapped_writable, void  (*_unmapped_write_register)(test_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_unmapped_write_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_register(&_ret->_register, _unmapped__attr_allow_cutoff, _unmapped__attr_name, _unmapped__attr_type, _unmapped__documentation, _unmapped__each_init, _unmapped__flags, _unmapped__get_fields, _unmapped__is_read_only, _unmapped__le_byte_order, _unmapped__object_relative_dims, _unmapped__parent_obj_class, _unmapped__parent_obj_proxy_info, _unmapped__read_fields, _unmapped__set_fields, _unmapped__should_be_registered, _unmapped__write_fields, _unmapped_bitsize, _unmapped_fields, _unmapped_get, _unmapped_init, _unmapped_init_val, _unmapped_mapped, _unmapped_name, _unmapped_offset, _unmapped_read_register, _unmapped_read_unmapped_bits, _unmapped_readable, _unmapped_set, _unmapped_shown_desc, _unmapped_val, _unmapped_writable, _unmapped_write_register, _unmapped_write_unmapped_bits);
}
static void __attribute__((optimize("O0")))
_tinit__reg_or_field(struct __reg_or_field *_ret, bool *__reg_or_field_is_register)
{
    *_ret = (struct __reg_or_field){
        .is_register = __reg_or_field_is_register,
        };
}
static void __attribute__((optimize("O0")))
_tinit__simple_write(struct __simple_write *_ret, uint64 (*__simple_write__default_get)(test_t *arg0, get_val arg1), void  (*__simple_write__default_set)(test_t *arg0, set_val arg1, uint64 arg2), uint64 (*__simple_write_get_val)(test_t *arg0, get_val arg1), void  (*__simple_write_set_val)(test_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit_get_val(&_ret->get_val, __simple_write__default_get, __simple_write_get_val);
    _tinit_set_val(&_ret->set_val, __simple_write__default_set, __simple_write_set_val);
}
static void __attribute__((optimize("O0")))
_tinit__log_unimpl_write(struct __log_unimpl_write *_ret, uint64 (*__log_unimpl_write__default_get)(test_t *arg0, get_val arg1), void  (*__log_unimpl_write__default_set)(test_t *arg0, set_val arg1, uint64 arg2), uint64 (*__log_unimpl_write_get_val)(test_t *arg0, get_val arg1), bool *__log_unimpl_write_is_register, void  (*__log_unimpl_write_set_val)(test_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit__qname(&_ret->_qname);
    _tinit__reg_or_field(&_ret->_reg_or_field, __log_unimpl_write_is_register);
    _tinit__simple_write(&_ret->_simple_write, __log_unimpl_write__default_get, __log_unimpl_write__default_set, __log_unimpl_write_get_val, __log_unimpl_write_set_val);
    _tinit_write_field(&_ret->write_field, _DML_TM__log_unimpl_write__write_field);
}
static void __attribute__((optimize("O0")))
_tinit_write_unimpl(struct _write_unimpl *_ret, uint64 (*_write_unimpl__default_get)(test_t *arg0, get_val arg1), void  (*_write_unimpl__default_set)(test_t *arg0, set_val arg1, uint64 arg2), uint64 (*_write_unimpl_get_val)(test_t *arg0, get_val arg1), bool *_write_unimpl_is_register, char const **_write_unimpl_name, void  (*_write_unimpl_set_val)(test_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit__log_unimpl_write(&_ret->_log_unimpl_write, _write_unimpl__default_get, _write_unimpl__default_set, _write_unimpl_get_val, _write_unimpl_is_register, _write_unimpl_set_val);
    _tinit_object(&_ret->object, _write_unimpl_name);
}
static void  
__adj___implicit__write_field__field__write_unimpl___write_field__write_field__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__write_field__field__write_unimpl *) DOWNCAST(_write_field, __implicit__write_field__field__write_unimpl, _write_field.write_field).trait)->write_unimpl._log_unimpl_write.write_field;
    _DML_TM__log_unimpl_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static uint64 
__adj___implicit__write_field__field__write_unimpl__write_unimpl___log_unimpl_write___simple_write__get_val___default_get(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__write_field__field__write_unimpl *) DOWNCAST(_get_val, __implicit__write_field__field__write_unimpl, write_unimpl._log_unimpl_write._simple_write.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__write_field__field__write_unimpl__write_unimpl___log_unimpl_write___simple_write__set_val___default_set(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__write_field__field__write_unimpl *) DOWNCAST(_set_val, __implicit__write_field__field__write_unimpl, write_unimpl._log_unimpl_write._simple_write.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__write_field__field__write_unimpl__write_unimpl___log_unimpl_write___simple_write__get_val__get_val(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__write_field__field__write_unimpl *) DOWNCAST(_get_val, __implicit__write_field__field__write_unimpl, write_unimpl._log_unimpl_write._simple_write.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__write_field__field__write_unimpl__write_unimpl___log_unimpl_write___simple_write__set_val__set_val(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__write_field__field__write_unimpl *) DOWNCAST(_set_val, __implicit__write_field__field__write_unimpl, write_unimpl._log_unimpl_write._simple_write.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__write_field__field__write_unimpl(struct ___implicit__write_field__field__write_unimpl *_ret, _each_in_param_t ___implicit__write_field__field__write_unimpl__each_init, uint8 *___implicit__write_field__field__write_unimpl_bitsize, uint64 (*___implicit__write_field__field__write_unimpl_get)(test_t *arg0, _get arg1), void  (*___implicit__write_field__field__write_unimpl_init)(test_t *arg0, init arg1), uint64 *___implicit__write_field__field__write_unimpl_init_val, bool *___implicit__write_field__field__write_unimpl_is_register, uint8 *___implicit__write_field__field__write_unimpl_lsb, char const **___implicit__write_field__field__write_unimpl_name, _register *___implicit__write_field__field__write_unimpl_reg, void  (*___implicit__write_field__field__write_unimpl_set)(test_t *arg0, _set arg1, uint64 arg2), char const **___implicit__write_field__field__write_unimpl_shown_desc)
{
    _tinit__write_field(&_ret->_write_field, ___implicit__write_field__field__write_unimpl_bitsize, ___implicit__write_field__field__write_unimpl_lsb, __adj___implicit__write_field__field__write_unimpl___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__write_field__field__write_unimpl__each_init, ___implicit__write_field__field__write_unimpl_bitsize, ___implicit__write_field__field__write_unimpl_get, ___implicit__write_field__field__write_unimpl_init, ___implicit__write_field__field__write_unimpl_init_val, ___implicit__write_field__field__write_unimpl_lsb, ___implicit__write_field__field__write_unimpl_name, ___implicit__write_field__field__write_unimpl_reg, ___implicit__write_field__field__write_unimpl_set, ___implicit__write_field__field__write_unimpl_shown_desc);
    _tinit_write_unimpl(&_ret->write_unimpl, __adj___implicit__write_field__field__write_unimpl__write_unimpl___log_unimpl_write___simple_write__get_val___default_get, __adj___implicit__write_field__field__write_unimpl__write_unimpl___log_unimpl_write___simple_write__set_val___default_set, __adj___implicit__write_field__field__write_unimpl__write_unimpl___log_unimpl_write___simple_write__get_val__get_val, ___implicit__write_field__field__write_unimpl_is_register, ___implicit__write_field__field__write_unimpl_name, __adj___implicit__write_field__field__write_unimpl__write_unimpl___log_unimpl_write___simple_write__set_val__set_val);
}
static void __attribute__((optimize("O0")))
_tinit__log_unimpl_read(struct __log_unimpl_read *_ret, uint64 (*__log_unimpl_read__default_get)(test_t *arg0, get_val arg1), uint64 (*__log_unimpl_read_get_val)(test_t *arg0, get_val arg1), bool *__log_unimpl_read_is_register)
{
    _tinit__qname(&_ret->_qname);
    _tinit__reg_or_field(&_ret->_reg_or_field, __log_unimpl_read_is_register);
    _tinit_get_val(&_ret->get_val, __log_unimpl_read__default_get, __log_unimpl_read_get_val);
    _tinit_read_field(&_ret->read_field, _DML_TM__log_unimpl_read__read_field);
}
static void __attribute__((optimize("O0")))
_tinit_read_unimpl(struct _read_unimpl *_ret, uint64 (*_read_unimpl__default_get)(test_t *arg0, get_val arg1), uint64 (*_read_unimpl_get_val)(test_t *arg0, get_val arg1), bool *_read_unimpl_is_register)
{
    _tinit__log_unimpl_read(&_ret->_log_unimpl_read, _read_unimpl__default_get, _read_unimpl_get_val, _read_unimpl_is_register);
    _tinit_limitations(&_ret->limitations);
}
static uint64 
__adj___implicit__read_field__field__read_unimpl___read_field__read_field__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    _read_field.trait = &((struct ___implicit__read_field__field__read_unimpl *) DOWNCAST(_read_field, __implicit__read_field__field__read_unimpl, _read_field.read_field).trait)->read_unimpl._log_unimpl_read.read_field;
    return _DML_TM__log_unimpl_read__read_field(_dev, _read_field, enabled_bits, aux);
}
static uint64 
__adj___implicit__read_field__field__read_unimpl__read_unimpl___log_unimpl_read__get_val___default_get(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__read_field__field__read_unimpl *) DOWNCAST(_get_val, __implicit__read_field__field__read_unimpl, read_unimpl._log_unimpl_read.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static uint64 
__adj___implicit__read_field__field__read_unimpl__read_unimpl___log_unimpl_read__get_val__get_val(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__read_field__field__read_unimpl *) DOWNCAST(_get_val, __implicit__read_field__field__read_unimpl, read_unimpl._log_unimpl_read.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__read_field__field__read_unimpl(struct ___implicit__read_field__field__read_unimpl *_ret, _each_in_param_t ___implicit__read_field__field__read_unimpl__each_init, uint8 *___implicit__read_field__field__read_unimpl_bitsize, uint64 (*___implicit__read_field__field__read_unimpl_get)(test_t *arg0, _get arg1), void  (*___implicit__read_field__field__read_unimpl_init)(test_t *arg0, init arg1), uint64 *___implicit__read_field__field__read_unimpl_init_val, bool *___implicit__read_field__field__read_unimpl_is_register, uint8 *___implicit__read_field__field__read_unimpl_lsb, char const **___implicit__read_field__field__read_unimpl_name, _register *___implicit__read_field__field__read_unimpl_reg, void  (*___implicit__read_field__field__read_unimpl_set)(test_t *arg0, _set arg1, uint64 arg2), char const **___implicit__read_field__field__read_unimpl_shown_desc)
{
    _tinit__read_field(&_ret->_read_field, ___implicit__read_field__field__read_unimpl_bitsize, ___implicit__read_field__field__read_unimpl_lsb, __adj___implicit__read_field__field__read_unimpl___read_field__read_field__read_field);
    _tinit_field(&_ret->field, ___implicit__read_field__field__read_unimpl__each_init, ___implicit__read_field__field__read_unimpl_bitsize, ___implicit__read_field__field__read_unimpl_get, ___implicit__read_field__field__read_unimpl_init, ___implicit__read_field__field__read_unimpl_init_val, ___implicit__read_field__field__read_unimpl_lsb, ___implicit__read_field__field__read_unimpl_name, ___implicit__read_field__field__read_unimpl_reg, ___implicit__read_field__field__read_unimpl_set, ___implicit__read_field__field__read_unimpl_shown_desc);
    _tinit_read_unimpl(&_ret->read_unimpl, __adj___implicit__read_field__field__read_unimpl__read_unimpl___log_unimpl_read__get_val___default_get, __adj___implicit__read_field__field__read_unimpl__read_unimpl___log_unimpl_read__get_val__get_val, ___implicit__read_field__field__read_unimpl_is_register);
}
static void __attribute__((optimize("O0")))
_tinit_silent_unimpl(struct _silent_unimpl *_ret, uint64 (*_silent_unimpl__default_get)(test_t *arg0, get_val arg1), void  (*_silent_unimpl__default_set)(test_t *arg0, set_val arg1, uint64 arg2), uint64 (*_silent_unimpl_get_val)(test_t *arg0, get_val arg1), bool *_silent_unimpl_is_register, void  (*_silent_unimpl_set_val)(test_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit__qname(&_ret->_qname);
    _tinit__reg_or_field(&_ret->_reg_or_field, _silent_unimpl_is_register);
    _tinit__simple_write(&_ret->_simple_write, _silent_unimpl__default_get, _silent_unimpl__default_set, _silent_unimpl_get_val, _silent_unimpl_set_val);
    _tinit_limitations(&_ret->limitations);
    _tinit_read_field(&_ret->read_field, _DML_TM_silent_unimpl__read_field);
    _tinit_write_field(&_ret->write_field, _DML_TM_silent_unimpl__write_field);
}
static uint64 
__adj___implicit__read_field___write_field__field__silent_unimpl___read_field__read_field__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    _read_field.trait = &((struct ___implicit__read_field___write_field__field__silent_unimpl *) DOWNCAST(_read_field, __implicit__read_field___write_field__field__silent_unimpl, _read_field.read_field).trait)->silent_unimpl.read_field;
    return _DML_TM_silent_unimpl__read_field(_dev, _read_field, enabled_bits, aux);
}
static void  
__adj___implicit__read_field___write_field__field__silent_unimpl___write_field__write_field__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__read_field___write_field__field__silent_unimpl *) DOWNCAST(_write_field, __implicit__read_field___write_field__field__silent_unimpl, _write_field.write_field).trait)->silent_unimpl.write_field;
    _DML_TM_silent_unimpl__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static uint64 
__adj___implicit__read_field___write_field__field__silent_unimpl__silent_unimpl___simple_write__get_val___default_get(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__read_field___write_field__field__silent_unimpl *) DOWNCAST(_get_val, __implicit__read_field___write_field__field__silent_unimpl, silent_unimpl._simple_write.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__read_field___write_field__field__silent_unimpl__silent_unimpl___simple_write__set_val___default_set(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__read_field___write_field__field__silent_unimpl *) DOWNCAST(_set_val, __implicit__read_field___write_field__field__silent_unimpl, silent_unimpl._simple_write.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__read_field___write_field__field__silent_unimpl__silent_unimpl___simple_write__get_val__get_val(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__read_field___write_field__field__silent_unimpl *) DOWNCAST(_get_val, __implicit__read_field___write_field__field__silent_unimpl, silent_unimpl._simple_write.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__read_field___write_field__field__silent_unimpl__silent_unimpl___simple_write__set_val__set_val(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__read_field___write_field__field__silent_unimpl *) DOWNCAST(_set_val, __implicit__read_field___write_field__field__silent_unimpl, silent_unimpl._simple_write.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__read_field___write_field__field__silent_unimpl(struct ___implicit__read_field___write_field__field__silent_unimpl *_ret, _each_in_param_t ___implicit__read_field___write_field__field__silent_unimpl__each_init, uint8 *___implicit__read_field___write_field__field__silent_unimpl_bitsize, uint64 (*___implicit__read_field___write_field__field__silent_unimpl_get)(test_t *arg0, _get arg1), void  (*___implicit__read_field___write_field__field__silent_unimpl_init)(test_t *arg0, init arg1), uint64 *___implicit__read_field___write_field__field__silent_unimpl_init_val, bool *___implicit__read_field___write_field__field__silent_unimpl_is_register, uint8 *___implicit__read_field___write_field__field__silent_unimpl_lsb, char const **___implicit__read_field___write_field__field__silent_unimpl_name, _register *___implicit__read_field___write_field__field__silent_unimpl_reg, void  (*___implicit__read_field___write_field__field__silent_unimpl_set)(test_t *arg0, _set arg1, uint64 arg2), char const **___implicit__read_field___write_field__field__silent_unimpl_shown_desc)
{
    _tinit__read_field(&_ret->_read_field, ___implicit__read_field___write_field__field__silent_unimpl_bitsize, ___implicit__read_field___write_field__field__silent_unimpl_lsb, __adj___implicit__read_field___write_field__field__silent_unimpl___read_field__read_field__read_field);
    _tinit__write_field(&_ret->_write_field, ___implicit__read_field___write_field__field__silent_unimpl_bitsize, ___implicit__read_field___write_field__field__silent_unimpl_lsb, __adj___implicit__read_field___write_field__field__silent_unimpl___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__read_field___write_field__field__silent_unimpl__each_init, ___implicit__read_field___write_field__field__silent_unimpl_bitsize, ___implicit__read_field___write_field__field__silent_unimpl_get, ___implicit__read_field___write_field__field__silent_unimpl_init, ___implicit__read_field___write_field__field__silent_unimpl_init_val, ___implicit__read_field___write_field__field__silent_unimpl_lsb, ___implicit__read_field___write_field__field__silent_unimpl_name, ___implicit__read_field___write_field__field__silent_unimpl_reg, ___implicit__read_field___write_field__field__silent_unimpl_set, ___implicit__read_field___write_field__field__silent_unimpl_shown_desc);
    _tinit_silent_unimpl(&_ret->silent_unimpl, __adj___implicit__read_field___write_field__field__silent_unimpl__silent_unimpl___simple_write__get_val___default_get, __adj___implicit__read_field___write_field__field__silent_unimpl__silent_unimpl___simple_write__set_val___default_set, __adj___implicit__read_field___write_field__field__silent_unimpl__silent_unimpl___simple_write__get_val__get_val, ___implicit__read_field___write_field__field__silent_unimpl_is_register, __adj___implicit__read_field___write_field__field__silent_unimpl__silent_unimpl___simple_write__set_val__set_val);
}
static uint64 
__adj_unimpl___log_unimpl_write___simple_write__get_val___default_get(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct _unimpl *) DOWNCAST(_get_val, unimpl, _log_unimpl_write._simple_write.get_val).trait)->_log_unimpl_read.get_val;
    return ((struct _get_val *) _get_val.trait)->_default_get(_dev, _get_val);
}
static uint64 
__adj_unimpl___log_unimpl_write___simple_write__get_val__get_val(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct _unimpl *) DOWNCAST(_get_val, unimpl, _log_unimpl_write._simple_write.get_val).trait)->_log_unimpl_read.get_val;
    return ((struct _get_val *) _get_val.trait)->get_val(_dev, _get_val);
}
static void __attribute__((optimize("O0")))
_tinit_unimpl(struct _unimpl *_ret, uint64 (*_unimpl__default_get)(test_t *arg0, get_val arg1), void  (*_unimpl__default_set)(test_t *arg0, set_val arg1, uint64 arg2), uint64 (*_unimpl_get_val)(test_t *arg0, get_val arg1), bool *_unimpl_is_register, void  (*_unimpl_set_val)(test_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit__log_unimpl_read(&_ret->_log_unimpl_read, _unimpl__default_get, _unimpl_get_val, _unimpl_is_register);
    _tinit__log_unimpl_write(&_ret->_log_unimpl_write, __adj_unimpl___log_unimpl_write___simple_write__get_val___default_get, _unimpl__default_set, __adj_unimpl___log_unimpl_write___simple_write__get_val__get_val, _unimpl_is_register, _unimpl_set_val);
    _tinit_limitations(&_ret->limitations);
}
static uint64 
__adj___implicit__read_field___write_field__field__unimpl___read_field__read_field__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    _read_field.trait = &((struct ___implicit__read_field___write_field__field__unimpl *) DOWNCAST(_read_field, __implicit__read_field___write_field__field__unimpl, _read_field.read_field).trait)->unimpl._log_unimpl_read.read_field;
    return _DML_TM__log_unimpl_read__read_field(_dev, _read_field, enabled_bits, aux);
}
static void  
__adj___implicit__read_field___write_field__field__unimpl___write_field__write_field__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__read_field___write_field__field__unimpl *) DOWNCAST(_write_field, __implicit__read_field___write_field__field__unimpl, _write_field.write_field).trait)->unimpl._log_unimpl_write.write_field;
    _DML_TM__log_unimpl_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static uint64 
__adj___implicit__read_field___write_field__field__unimpl__unimpl___log_unimpl_read__get_val___default_get(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__read_field___write_field__field__unimpl *) DOWNCAST(_get_val, __implicit__read_field___write_field__field__unimpl, unimpl._log_unimpl_read.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__read_field___write_field__field__unimpl__unimpl___log_unimpl_write___simple_write__set_val___default_set(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__read_field___write_field__field__unimpl *) DOWNCAST(_set_val, __implicit__read_field___write_field__field__unimpl, unimpl._log_unimpl_write._simple_write.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__read_field___write_field__field__unimpl__unimpl___log_unimpl_read__get_val__get_val(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__read_field___write_field__field__unimpl *) DOWNCAST(_get_val, __implicit__read_field___write_field__field__unimpl, unimpl._log_unimpl_read.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__read_field___write_field__field__unimpl__unimpl___log_unimpl_write___simple_write__set_val__set_val(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__read_field___write_field__field__unimpl *) DOWNCAST(_set_val, __implicit__read_field___write_field__field__unimpl, unimpl._log_unimpl_write._simple_write.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__read_field___write_field__field__unimpl(struct ___implicit__read_field___write_field__field__unimpl *_ret, _each_in_param_t ___implicit__read_field___write_field__field__unimpl__each_init, uint8 *___implicit__read_field___write_field__field__unimpl_bitsize, uint64 (*___implicit__read_field___write_field__field__unimpl_get)(test_t *arg0, _get arg1), void  (*___implicit__read_field___write_field__field__unimpl_init)(test_t *arg0, init arg1), uint64 *___implicit__read_field___write_field__field__unimpl_init_val, bool *___implicit__read_field___write_field__field__unimpl_is_register, uint8 *___implicit__read_field___write_field__field__unimpl_lsb, char const **___implicit__read_field___write_field__field__unimpl_name, _register *___implicit__read_field___write_field__field__unimpl_reg, void  (*___implicit__read_field___write_field__field__unimpl_set)(test_t *arg0, _set arg1, uint64 arg2), char const **___implicit__read_field___write_field__field__unimpl_shown_desc)
{
    _tinit__read_field(&_ret->_read_field, ___implicit__read_field___write_field__field__unimpl_bitsize, ___implicit__read_field___write_field__field__unimpl_lsb, __adj___implicit__read_field___write_field__field__unimpl___read_field__read_field__read_field);
    _tinit__write_field(&_ret->_write_field, ___implicit__read_field___write_field__field__unimpl_bitsize, ___implicit__read_field___write_field__field__unimpl_lsb, __adj___implicit__read_field___write_field__field__unimpl___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__read_field___write_field__field__unimpl__each_init, ___implicit__read_field___write_field__field__unimpl_bitsize, ___implicit__read_field___write_field__field__unimpl_get, ___implicit__read_field___write_field__field__unimpl_init, ___implicit__read_field___write_field__field__unimpl_init_val, ___implicit__read_field___write_field__field__unimpl_lsb, ___implicit__read_field___write_field__field__unimpl_name, ___implicit__read_field___write_field__field__unimpl_reg, ___implicit__read_field___write_field__field__unimpl_set, ___implicit__read_field___write_field__field__unimpl_shown_desc);
    _tinit_unimpl(&_ret->unimpl, __adj___implicit__read_field___write_field__field__unimpl__unimpl___log_unimpl_read__get_val___default_get, __adj___implicit__read_field___write_field__field__unimpl__unimpl___log_unimpl_write___simple_write__set_val___default_set, __adj___implicit__read_field___write_field__field__unimpl__unimpl___log_unimpl_read__get_val__get_val, ___implicit__read_field___write_field__field__unimpl_is_register, __adj___implicit__read_field___write_field__field__unimpl__unimpl___log_unimpl_write___simple_write__set_val__set_val);
}
static void __attribute__((optimize("O0")))
_tinit__reg_read_as_field(struct __reg_read_as_field *_ret, bool *__reg_read_as_field__attr_allow_cutoff, char const **__reg_read_as_field__attr_name, char const **__reg_read_as_field__attr_type, char const **__reg_read_as_field__documentation, _each_in_param_t __reg_read_as_field__each_init, attr_attr_t *__reg_read_as_field__flags, _each_in_param_t __reg_read_as_field__get_fields, bool *__reg_read_as_field__is_read_only, bool *__reg_read_as_field__le_byte_order, uint32 *__reg_read_as_field__object_relative_dims, conf_class_t ***__reg_read_as_field__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *__reg_read_as_field__parent_obj_proxy_info, _each_in_param_t __reg_read_as_field__read_fields, _each_in_param_t __reg_read_as_field__set_fields, bool *__reg_read_as_field__should_be_registered, _each_in_param_t __reg_read_as_field__write_fields, uint8 *__reg_read_as_field_bitsize, _each_in_param_t __reg_read_as_field_fields, uint64 (*__reg_read_as_field_get)(test_t *arg0, _get arg1), void  (*__reg_read_as_field_init)(test_t *arg0, init arg1), uint64 *__reg_read_as_field_init_val, bool *__reg_read_as_field_mapped, char const **__reg_read_as_field_name, uint64 *__reg_read_as_field_offset, uint64 (*__reg_read_as_field_read_field)(test_t *arg0, read_field arg1, uint64 arg2, void  *arg3), uint64 (*__reg_read_as_field_read_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *__reg_read_as_field_readable, void  (*__reg_read_as_field_set)(test_t *arg0, _set arg1, uint64 arg2), char const **__reg_read_as_field_shown_desc, uint32 __reg_read_as_field_val, bool *__reg_read_as_field_writable, void  (*__reg_read_as_field_write_register)(test_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*__reg_read_as_field_write_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_read_field(&_ret->read_field, __reg_read_as_field_read_field);
    _tinit_register(&_ret->_register, __reg_read_as_field__attr_allow_cutoff, __reg_read_as_field__attr_name, __reg_read_as_field__attr_type, __reg_read_as_field__documentation, __reg_read_as_field__each_init, __reg_read_as_field__flags, __reg_read_as_field__get_fields, __reg_read_as_field__is_read_only, __reg_read_as_field__le_byte_order, __reg_read_as_field__object_relative_dims, __reg_read_as_field__parent_obj_class, __reg_read_as_field__parent_obj_proxy_info, __reg_read_as_field__read_fields, __reg_read_as_field__set_fields, __reg_read_as_field__should_be_registered, __reg_read_as_field__write_fields, __reg_read_as_field_bitsize, __reg_read_as_field_fields, __reg_read_as_field_get, __reg_read_as_field_init, __reg_read_as_field_init_val, __reg_read_as_field_mapped, __reg_read_as_field_name, __reg_read_as_field_offset, _DML_TM__reg_read_as_field__read_register, __reg_read_as_field_read_unmapped_bits, __reg_read_as_field_readable, __reg_read_as_field_set, __reg_read_as_field_shown_desc, __reg_read_as_field_val, __reg_read_as_field_writable, __reg_read_as_field_write_register, __reg_read_as_field_write_unmapped_bits);
}
static void __attribute__((optimize("O0")))
_tinit__reg_write_as_field(struct __reg_write_as_field *_ret, bool *__reg_write_as_field__attr_allow_cutoff, char const **__reg_write_as_field__attr_name, char const **__reg_write_as_field__attr_type, char const **__reg_write_as_field__documentation, _each_in_param_t __reg_write_as_field__each_init, attr_attr_t *__reg_write_as_field__flags, _each_in_param_t __reg_write_as_field__get_fields, bool *__reg_write_as_field__is_read_only, bool *__reg_write_as_field__le_byte_order, uint32 *__reg_write_as_field__object_relative_dims, conf_class_t ***__reg_write_as_field__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *__reg_write_as_field__parent_obj_proxy_info, _each_in_param_t __reg_write_as_field__read_fields, _each_in_param_t __reg_write_as_field__set_fields, bool *__reg_write_as_field__should_be_registered, _each_in_param_t __reg_write_as_field__write_fields, uint8 *__reg_write_as_field_bitsize, _each_in_param_t __reg_write_as_field_fields, uint64 (*__reg_write_as_field_get)(test_t *arg0, _get arg1), void  (*__reg_write_as_field_init)(test_t *arg0, init arg1), uint64 *__reg_write_as_field_init_val, bool *__reg_write_as_field_mapped, char const **__reg_write_as_field_name, uint64 *__reg_write_as_field_offset, uint64 (*__reg_write_as_field_read_register)(test_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*__reg_write_as_field_read_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *__reg_write_as_field_readable, void  (*__reg_write_as_field_set)(test_t *arg0, _set arg1, uint64 arg2), char const **__reg_write_as_field_shown_desc, uint32 __reg_write_as_field_val, bool *__reg_write_as_field_writable, void  (*__reg_write_as_field_write_field)(test_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*__reg_write_as_field_write_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_register(&_ret->_register, __reg_write_as_field__attr_allow_cutoff, __reg_write_as_field__attr_name, __reg_write_as_field__attr_type, __reg_write_as_field__documentation, __reg_write_as_field__each_init, __reg_write_as_field__flags, __reg_write_as_field__get_fields, __reg_write_as_field__is_read_only, __reg_write_as_field__le_byte_order, __reg_write_as_field__object_relative_dims, __reg_write_as_field__parent_obj_class, __reg_write_as_field__parent_obj_proxy_info, __reg_write_as_field__read_fields, __reg_write_as_field__set_fields, __reg_write_as_field__should_be_registered, __reg_write_as_field__write_fields, __reg_write_as_field_bitsize, __reg_write_as_field_fields, __reg_write_as_field_get, __reg_write_as_field_init, __reg_write_as_field_init_val, __reg_write_as_field_mapped, __reg_write_as_field_name, __reg_write_as_field_offset, __reg_write_as_field_read_register, __reg_write_as_field_read_unmapped_bits, __reg_write_as_field_readable, __reg_write_as_field_set, __reg_write_as_field_shown_desc, __reg_write_as_field_val, __reg_write_as_field_writable, _DML_TM__reg_write_as_field__write_register, __reg_write_as_field_write_unmapped_bits);
    _tinit_write_field(&_ret->write_field, __reg_write_as_field_write_field);
}
static uint64 
__adj___implicit__reg_read_as_field___reg_write_as_field__read__write___reg_read_as_field__read_field__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    _read_field.trait = &((struct ___implicit__reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_read_field, __implicit__reg_read_as_field___reg_write_as_field__read__write, _reg_read_as_field.read_field).trait)->__read.read_field;
    return _DML_TM_read__read_field(_dev, _read_field, enabled_bits, aux);
}
static void  
__adj___implicit__reg_read_as_field___reg_write_as_field__read__write___reg_read_as_field__register__write_register__write_register(test_t *_dev, write_register _write_register, uint64 val, uint64 enabled_bytes, void  *aux)
{
    _write_register.trait = &((struct ___implicit__reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_write_register, __implicit__reg_read_as_field___reg_write_as_field__read__write, _reg_read_as_field._register.write_register).trait)->_reg_write_as_field._register.write_register;
    _DML_TM__reg_write_as_field__write_register(_dev, _write_register, val, enabled_bytes, aux);
}
static uint64 
__adj___implicit__reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__get___get__get(test_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(__get, __implicit__reg_read_as_field___reg_write_as_field__read__write, _reg_write_as_field._register.get._get).trait)->_reg_read_as_field._register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static void  
__adj___implicit__reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_init, __implicit__reg_read_as_field___reg_write_as_field__read__write, _reg_write_as_field._register.init_val.init).trait)->_reg_read_as_field._register.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__read_register__read_register(test_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
{
    _read_register.trait = &((struct ___implicit__reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_read_register, __implicit__reg_read_as_field___reg_write_as_field__read__write, _reg_write_as_field._register.read_register).trait)->_reg_read_as_field._register.read_register;
    return _DML_TM__reg_read_as_field__read_register(_dev, _read_register, enabled_bytes, aux);
}
static uint64 
__adj___implicit__reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__read_unmapped_bits(test_t *_dev, _register __register, uint64 enabled_bits, void  *aux)
{
    __register.trait = &((struct ___implicit__reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(__register, __implicit__reg_read_as_field___reg_write_as_field__read__write, _reg_write_as_field._register).trait)->_reg_read_as_field._register;
    return ((struct __register *) __register.trait)->read_unmapped_bits(_dev, __register, enabled_bits, aux);
}
static void  
__adj___implicit__reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__set___set__set(test_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(__set, __implicit__reg_read_as_field___reg_write_as_field__read__write, _reg_write_as_field._register.set._set).trait)->_reg_read_as_field._register.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__write_field__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_write_field, __implicit__reg_read_as_field___reg_write_as_field__read__write, _reg_write_as_field.write_field).trait)->__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__write_unmapped_bits(test_t *_dev, _register __register, uint64 value, uint64 enabled_bits, void  *aux)
{
    __register.trait = &((struct ___implicit__reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(__register, __implicit__reg_read_as_field___reg_write_as_field__read__write, _reg_write_as_field._register).trait)->_reg_read_as_field._register;
    ((struct __register *) __register.trait)->write_unmapped_bits(_dev, __register, value, enabled_bits, aux);
}
static uint64 
__adj___implicit__reg_read_as_field___reg_write_as_field__read__write__read___get__get_val___default_get(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_get_val, __implicit__reg_read_as_field___reg_write_as_field__read__write, __read._get.get_val).trait)->_reg_read_as_field._register.get._get.get_val;
    return _DML_TM_register___default_get(_dev, _get_val);
}
static uint64 
__adj___implicit__reg_read_as_field___reg_write_as_field__read__write__read___get__get(test_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(__get, __implicit__reg_read_as_field___reg_write_as_field__read__write, __read._get).trait)->_reg_read_as_field._register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__reg_read_as_field___reg_write_as_field__read__write__read___get__get_val__get_val(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_get_val, __implicit__reg_read_as_field___reg_write_as_field__read__write, __read._get.get_val).trait)->_reg_read_as_field._register.get._get.get_val;
    return _DML_TM_register__get_val(_dev, _get_val);
}
static uint64 
__adj___implicit__reg_read_as_field___reg_write_as_field__read__write__write___get__get_val___default_get(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_get_val, __implicit__reg_read_as_field___reg_write_as_field__read__write, __write._get.get_val).trait)->_reg_read_as_field._register.get._get.get_val;
    return _DML_TM_register___default_get(_dev, _get_val);
}
static void  
__adj___implicit__reg_read_as_field___reg_write_as_field__read__write__write___set__set_val___default_set(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_set_val, __implicit__reg_read_as_field___reg_write_as_field__read__write, __write._set.set_val).trait)->_reg_read_as_field._register.set._set.set_val;
    _DML_TM_register___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__reg_read_as_field___reg_write_as_field__read__write__write___get__get(test_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(__get, __implicit__reg_read_as_field___reg_write_as_field__read__write, __write._get).trait)->_reg_read_as_field._register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__reg_read_as_field___reg_write_as_field__read__write__write___get__get_val__get_val(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_get_val, __implicit__reg_read_as_field___reg_write_as_field__read__write, __write._get.get_val).trait)->_reg_read_as_field._register.get._get.get_val;
    return _DML_TM_register__get_val(_dev, _get_val);
}
static void  
__adj___implicit__reg_read_as_field___reg_write_as_field__read__write__write___set__set(test_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(__set, __implicit__reg_read_as_field___reg_write_as_field__read__write, __write._set).trait)->_reg_read_as_field._register.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__reg_read_as_field___reg_write_as_field__read__write__write___set__set_val__set_val(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_set_val, __implicit__reg_read_as_field___reg_write_as_field__read__write, __write._set.set_val).trait)->_reg_read_as_field._register.set._set.set_val;
    _DML_TM_register__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__reg_read_as_field___reg_write_as_field__read__write(struct ___implicit__reg_read_as_field___reg_write_as_field__read__write *_ret, bool *___implicit__reg_read_as_field___reg_write_as_field__read__write__attr_allow_cutoff, char const **___implicit__reg_read_as_field___reg_write_as_field__read__write__attr_name, char const **___implicit__reg_read_as_field___reg_write_as_field__read__write__attr_type, char const **___implicit__reg_read_as_field___reg_write_as_field__read__write__documentation, _each_in_param_t ___implicit__reg_read_as_field___reg_write_as_field__read__write__each_init, attr_attr_t *___implicit__reg_read_as_field___reg_write_as_field__read__write__flags, _each_in_param_t ___implicit__reg_read_as_field___reg_write_as_field__read__write__get_fields, bool *___implicit__reg_read_as_field___reg_write_as_field__read__write__is_read_only, bool *___implicit__reg_read_as_field___reg_write_as_field__read__write__le_byte_order, uint32 *___implicit__reg_read_as_field___reg_write_as_field__read__write__object_relative_dims, conf_class_t ***___implicit__reg_read_as_field___reg_write_as_field__read__write__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__reg_read_as_field___reg_write_as_field__read__write__parent_obj_proxy_info, _each_in_param_t ___implicit__reg_read_as_field___reg_write_as_field__read__write__read_fields, _each_in_param_t ___implicit__reg_read_as_field___reg_write_as_field__read__write__set_fields, bool *___implicit__reg_read_as_field___reg_write_as_field__read__write__should_be_registered, _each_in_param_t ___implicit__reg_read_as_field___reg_write_as_field__read__write__write_fields, uint8 *___implicit__reg_read_as_field___reg_write_as_field__read__write_bitsize, _each_in_param_t ___implicit__reg_read_as_field___reg_write_as_field__read__write_fields, uint64 (*___implicit__reg_read_as_field___reg_write_as_field__read__write_get)(test_t *arg0, _get arg1), void  (*___implicit__reg_read_as_field___reg_write_as_field__read__write_init)(test_t *arg0, init arg1), uint64 *___implicit__reg_read_as_field___reg_write_as_field__read__write_init_val, bool *___implicit__reg_read_as_field___reg_write_as_field__read__write_mapped, char const **___implicit__reg_read_as_field___reg_write_as_field__read__write_name, uint64 *___implicit__reg_read_as_field___reg_write_as_field__read__write_offset, uint64 (*___implicit__reg_read_as_field___reg_write_as_field__read__write_read)(test_t *arg0, __read arg1), uint64 (*___implicit__reg_read_as_field___reg_write_as_field__read__write_read_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__reg_read_as_field___reg_write_as_field__read__write_readable, void  (*___implicit__reg_read_as_field___reg_write_as_field__read__write_set)(test_t *arg0, _set arg1, uint64 arg2), char const **___implicit__reg_read_as_field___reg_write_as_field__read__write_shown_desc, uint32 ___implicit__reg_read_as_field___reg_write_as_field__read__write_val, bool *___implicit__reg_read_as_field___reg_write_as_field__read__write_writable, void  (*___implicit__reg_read_as_field___reg_write_as_field__read__write_write)(test_t *arg0, __write arg1, uint64 arg2), void  (*___implicit__reg_read_as_field___reg_write_as_field__read__write_write_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__reg_read_as_field(&_ret->_reg_read_as_field, ___implicit__reg_read_as_field___reg_write_as_field__read__write__attr_allow_cutoff, ___implicit__reg_read_as_field___reg_write_as_field__read__write__attr_name, ___implicit__reg_read_as_field___reg_write_as_field__read__write__attr_type, ___implicit__reg_read_as_field___reg_write_as_field__read__write__documentation, ___implicit__reg_read_as_field___reg_write_as_field__read__write__each_init, ___implicit__reg_read_as_field___reg_write_as_field__read__write__flags, ___implicit__reg_read_as_field___reg_write_as_field__read__write__get_fields, ___implicit__reg_read_as_field___reg_write_as_field__read__write__is_read_only, ___implicit__reg_read_as_field___reg_write_as_field__read__write__le_byte_order, ___implicit__reg_read_as_field___reg_write_as_field__read__write__object_relative_dims, ___implicit__reg_read_as_field___reg_write_as_field__read__write__parent_obj_class, ___implicit__reg_read_as_field___reg_write_as_field__read__write__parent_obj_proxy_info, ___implicit__reg_read_as_field___reg_write_as_field__read__write__read_fields, ___implicit__reg_read_as_field___reg_write_as_field__read__write__set_fields, ___implicit__reg_read_as_field___reg_write_as_field__read__write__should_be_registered, ___implicit__reg_read_as_field___reg_write_as_field__read__write__write_fields, ___implicit__reg_read_as_field___reg_write_as_field__read__write_bitsize, ___implicit__reg_read_as_field___reg_write_as_field__read__write_fields, ___implicit__reg_read_as_field___reg_write_as_field__read__write_get, ___implicit__reg_read_as_field___reg_write_as_field__read__write_init, ___implicit__reg_read_as_field___reg_write_as_field__read__write_init_val, ___implicit__reg_read_as_field___reg_write_as_field__read__write_mapped, ___implicit__reg_read_as_field___reg_write_as_field__read__write_name, ___implicit__reg_read_as_field___reg_write_as_field__read__write_offset, __adj___implicit__reg_read_as_field___reg_write_as_field__read__write___reg_read_as_field__read_field__read_field, ___implicit__reg_read_as_field___reg_write_as_field__read__write_read_unmapped_bits, ___implicit__reg_read_as_field___reg_write_as_field__read__write_readable, ___implicit__reg_read_as_field___reg_write_as_field__read__write_set, ___implicit__reg_read_as_field___reg_write_as_field__read__write_shown_desc, ___implicit__reg_read_as_field___reg_write_as_field__read__write_val, ___implicit__reg_read_as_field___reg_write_as_field__read__write_writable, __adj___implicit__reg_read_as_field___reg_write_as_field__read__write___reg_read_as_field__register__write_register__write_register, ___implicit__reg_read_as_field___reg_write_as_field__read__write_write_unmapped_bits);
    _tinit__reg_write_as_field(&_ret->_reg_write_as_field, ___implicit__reg_read_as_field___reg_write_as_field__read__write__attr_allow_cutoff, ___implicit__reg_read_as_field___reg_write_as_field__read__write__attr_name, ___implicit__reg_read_as_field___reg_write_as_field__read__write__attr_type, ___implicit__reg_read_as_field___reg_write_as_field__read__write__documentation, ___implicit__reg_read_as_field___reg_write_as_field__read__write__each_init, ___implicit__reg_read_as_field___reg_write_as_field__read__write__flags, ___implicit__reg_read_as_field___reg_write_as_field__read__write__get_fields, ___implicit__reg_read_as_field___reg_write_as_field__read__write__is_read_only, ___implicit__reg_read_as_field___reg_write_as_field__read__write__le_byte_order, ___implicit__reg_read_as_field___reg_write_as_field__read__write__object_relative_dims, ___implicit__reg_read_as_field___reg_write_as_field__read__write__parent_obj_class, ___implicit__reg_read_as_field___reg_write_as_field__read__write__parent_obj_proxy_info, ___implicit__reg_read_as_field___reg_write_as_field__read__write__read_fields, ___implicit__reg_read_as_field___reg_write_as_field__read__write__set_fields, ___implicit__reg_read_as_field___reg_write_as_field__read__write__should_be_registered, ___implicit__reg_read_as_field___reg_write_as_field__read__write__write_fields, ___implicit__reg_read_as_field___reg_write_as_field__read__write_bitsize, ___implicit__reg_read_as_field___reg_write_as_field__read__write_fields, ___implicit__reg_read_as_field___reg_write_as_field__read__write_get == NULL ? NULL : __adj___implicit__reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__get___get__get, ___implicit__reg_read_as_field___reg_write_as_field__read__write_init == NULL ? NULL : __adj___implicit__reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__init_val__init__init, ___implicit__reg_read_as_field___reg_write_as_field__read__write_init_val, ___implicit__reg_read_as_field___reg_write_as_field__read__write_mapped, ___implicit__reg_read_as_field___reg_write_as_field__read__write_name, ___implicit__reg_read_as_field___reg_write_as_field__read__write_offset, __adj___implicit__reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__read_register__read_register, ___implicit__reg_read_as_field___reg_write_as_field__read__write_read_unmapped_bits == NULL ? NULL : __adj___implicit__reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__read_unmapped_bits, ___implicit__reg_read_as_field___reg_write_as_field__read__write_readable, ___implicit__reg_read_as_field___reg_write_as_field__read__write_set == NULL ? NULL : __adj___implicit__reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__set___set__set, ___implicit__reg_read_as_field___reg_write_as_field__read__write_shown_desc, ___implicit__reg_read_as_field___reg_write_as_field__read__write_val, ___implicit__reg_read_as_field___reg_write_as_field__read__write_writable, __adj___implicit__reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__write_field__write_field, ___implicit__reg_read_as_field___reg_write_as_field__read__write_write_unmapped_bits == NULL ? NULL : __adj___implicit__reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__write_unmapped_bits);
    _tinit_read(&_ret->__read, __adj___implicit__reg_read_as_field___reg_write_as_field__read__write__read___get__get_val___default_get, ___implicit__reg_read_as_field___reg_write_as_field__read__write_get == NULL ? NULL : __adj___implicit__reg_read_as_field___reg_write_as_field__read__write__read___get__get, __adj___implicit__reg_read_as_field___reg_write_as_field__read__write__read___get__get_val__get_val, ___implicit__reg_read_as_field___reg_write_as_field__read__write_read);
    _tinit_write(&_ret->__write, __adj___implicit__reg_read_as_field___reg_write_as_field__read__write__write___get__get_val___default_get, __adj___implicit__reg_read_as_field___reg_write_as_field__read__write__write___set__set_val___default_set, ___implicit__reg_read_as_field___reg_write_as_field__read__write_get == NULL ? NULL : __adj___implicit__reg_read_as_field___reg_write_as_field__read__write__write___get__get, __adj___implicit__reg_read_as_field___reg_write_as_field__read__write__write___get__get_val__get_val, ___implicit__reg_read_as_field___reg_write_as_field__read__write_set == NULL ? NULL : __adj___implicit__reg_read_as_field___reg_write_as_field__read__write__write___set__set, __adj___implicit__reg_read_as_field___reg_write_as_field__read__write__write___set__set_val__set_val, ___implicit__reg_read_as_field___reg_write_as_field__read__write_write);
}
static void __attribute__((optimize("O0")))
_tinit_function_mapped_bank(struct _function_mapped_bank *_ret, uint32 _function_mapped_bank__after_read_callbacks, uint32 _function_mapped_bank__after_write_callbacks, uint32 _function_mapped_bank__before_read_callbacks, uint32 _function_mapped_bank__before_write_callbacks, uint32 _function_mapped_bank__cached_bank_obj, uint32 _function_mapped_bank__connections, _each_in_param_t _function_mapped_bank__each_register, bool (*_function_mapped_bank__get_register)(test_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_function_mapped_bank__le_byte_order, struct _memo_bank___reginfo_table *_function_mapped_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_function_mapped_bank__memo_outs__sorted_regs, bool *_function_mapped_bank_be_bitorder, int *_function_mapped_bank_function, bool (*_function_mapped_bank_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_function_mapped_bank_io_memory_access)(test_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), char const **_function_mapped_bank_name, bool *_function_mapped_bank_overlapping, bool *_function_mapped_bank_partial, bool (*_function_mapped_bank_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_function_mapped_bank_set)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_function_mapped_bank_shown_desc, exception_type_t (*_function_mapped_bank_transaction_access)(test_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_function_mapped_bank_unmapped_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_function_mapped_bank_unmapped_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_function_mapped_bank_unmapped_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *_function_mapped_bank_use_io_memory, bool (*_function_mapped_bank_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _function_mapped_bank){
        .function = _function_mapped_bank_function,
        };
    _tinit_bank(&_ret->bank, _function_mapped_bank__after_read_callbacks, _function_mapped_bank__after_write_callbacks, _function_mapped_bank__before_read_callbacks, _function_mapped_bank__before_write_callbacks, _function_mapped_bank__cached_bank_obj, _function_mapped_bank__connections, _function_mapped_bank__each_register, _function_mapped_bank__get_register, _function_mapped_bank__le_byte_order, _function_mapped_bank__memo_outs__reginfo_table, _function_mapped_bank__memo_outs__sorted_regs, _function_mapped_bank_be_bitorder, _function_mapped_bank_get, _function_mapped_bank_io_memory_access, _function_mapped_bank_name, _function_mapped_bank_overlapping, _function_mapped_bank_partial, _function_mapped_bank_read, _function_mapped_bank_set, _function_mapped_bank_shown_desc, _function_mapped_bank_transaction_access, _function_mapped_bank_unmapped_get, _function_mapped_bank_unmapped_read, _function_mapped_bank_unmapped_write, _function_mapped_bank_use_io_memory, _function_mapped_bank_write);
}
static void __attribute__((optimize("O0")))
_tinit_miss_pattern_bank(struct _miss_pattern_bank *_ret, uint32 _miss_pattern_bank__after_read_callbacks, uint32 _miss_pattern_bank__after_write_callbacks, uint32 _miss_pattern_bank__before_read_callbacks, uint32 _miss_pattern_bank__before_write_callbacks, uint32 _miss_pattern_bank__cached_bank_obj, uint32 _miss_pattern_bank__connections, _each_in_param_t _miss_pattern_bank__each_register, bool (*_miss_pattern_bank__get_register)(test_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_miss_pattern_bank__le_byte_order, struct _memo_bank___reginfo_table *_miss_pattern_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_miss_pattern_bank__memo_outs__sorted_regs, bool *_miss_pattern_bank_be_bitorder, bool (*_miss_pattern_bank_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_miss_pattern_bank_io_memory_access)(test_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), uint8 *_miss_pattern_bank_miss_pattern, char const **_miss_pattern_bank_name, bool *_miss_pattern_bank_overlapping, bool *_miss_pattern_bank_partial, bool (*_miss_pattern_bank_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_miss_pattern_bank_set)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_miss_pattern_bank_shown_desc, exception_type_t (*_miss_pattern_bank_transaction_access)(test_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_miss_pattern_bank_unmapped_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_miss_pattern_bank_unmapped_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_miss_pattern_bank_unmapped_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *_miss_pattern_bank_use_io_memory, bool (*_miss_pattern_bank_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _miss_pattern_bank){
        .miss_pattern = _miss_pattern_bank_miss_pattern,
        };
    _tinit_bank(&_ret->bank, _miss_pattern_bank__after_read_callbacks, _miss_pattern_bank__after_write_callbacks, _miss_pattern_bank__before_read_callbacks, _miss_pattern_bank__before_write_callbacks, _miss_pattern_bank__cached_bank_obj, _miss_pattern_bank__connections, _miss_pattern_bank__each_register, _miss_pattern_bank__get_register, _miss_pattern_bank__le_byte_order, _miss_pattern_bank__memo_outs__reginfo_table, _miss_pattern_bank__memo_outs__sorted_regs, _miss_pattern_bank_be_bitorder, _miss_pattern_bank_get, _miss_pattern_bank_io_memory_access, _miss_pattern_bank_name, _miss_pattern_bank_overlapping, _miss_pattern_bank_partial, _miss_pattern_bank_read, _miss_pattern_bank_set, _miss_pattern_bank_shown_desc, _miss_pattern_bank_transaction_access, _miss_pattern_bank_unmapped_get == NULL ? _DML_TM_miss_pattern_bank__unmapped_get : _miss_pattern_bank_unmapped_get, _miss_pattern_bank_unmapped_read == NULL ? _DML_TM_miss_pattern_bank__unmapped_read : _miss_pattern_bank_unmapped_read, _miss_pattern_bank_unmapped_write == NULL ? _DML_TM_miss_pattern_bank__unmapped_write : _miss_pattern_bank_unmapped_write, _miss_pattern_bank_use_io_memory, _miss_pattern_bank_write);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__function_mapped_bank__bank__unmapped_get(test_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank).trait)->miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_get(_dev, _bank, offset, bits, _out0);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__function_mapped_bank__bank__unmapped_read(test_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank).trait)->miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_read(_dev, _bank, offset, bits, aux, _out0);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__function_mapped_bank__bank__unmapped_write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank).trait)->miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_write(_dev, _bank, offset, value, bits, aux);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank___get_register(test_t *_dev, bank _bank, uint32 reg, _register *_out0)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, miss_pattern_bank.bank).trait)->function_mapped_bank.bank;
    return ((struct _bank *) _bank.trait)->_get_register(_dev, _bank, reg, _out0);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__get(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 *_out0)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, miss_pattern_bank.bank).trait)->function_mapped_bank.bank;
    return ((struct _bank *) _bank.trait)->get(_dev, _bank, offset, size, _out0);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__io_memory_access(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, miss_pattern_bank.bank).trait)->function_mapped_bank.bank;
    return ((struct _bank *) _bank.trait)->io_memory_access(_dev, _bank, memop, offset, aux);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__read(test_t *_dev, bank _bank, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, miss_pattern_bank.bank).trait)->function_mapped_bank.bank;
    return ((struct _bank *) _bank.trait)->read(_dev, _bank, offset, enabled_bytes, aux, _out0);
}
static void  
__adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__set(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 value)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, miss_pattern_bank.bank).trait)->function_mapped_bank.bank;
    ((struct _bank *) _bank.trait)->set(_dev, _bank, offset, size, value);
}
static exception_type_t 
__adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__transaction_access(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, miss_pattern_bank.bank).trait)->function_mapped_bank.bank;
    return ((struct _bank *) _bank.trait)->transaction_access(_dev, _bank, t, offset, aux);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__unmapped_get(test_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, miss_pattern_bank.bank).trait)->function_mapped_bank.bank;
    return ((struct _bank *) _bank.trait)->unmapped_get(_dev, _bank, offset, bits, _out0);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__unmapped_read(test_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, miss_pattern_bank.bank).trait)->function_mapped_bank.bank;
    return ((struct _bank *) _bank.trait)->unmapped_read(_dev, _bank, offset, bits, aux, _out0);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__unmapped_write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, miss_pattern_bank.bank).trait)->function_mapped_bank.bank;
    return ((struct _bank *) _bank.trait)->unmapped_write(_dev, _bank, offset, value, bits, aux);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 enabled_bytes, void  *aux)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, miss_pattern_bank.bank).trait)->function_mapped_bank.bank;
    return ((struct _bank *) _bank.trait)->write(_dev, _bank, offset, value, enabled_bytes, aux);
}
static void __attribute__((optimize("O0")))
_tinit___implicit_function_mapped_bank__miss_pattern_bank(struct ___implicit_function_mapped_bank__miss_pattern_bank *_ret, uint32 ___implicit_function_mapped_bank__miss_pattern_bank__after_read_callbacks, uint32 ___implicit_function_mapped_bank__miss_pattern_bank__after_write_callbacks, uint32 ___implicit_function_mapped_bank__miss_pattern_bank__before_read_callbacks, uint32 ___implicit_function_mapped_bank__miss_pattern_bank__before_write_callbacks, uint32 ___implicit_function_mapped_bank__miss_pattern_bank__cached_bank_obj, uint32 ___implicit_function_mapped_bank__miss_pattern_bank__connections, _each_in_param_t ___implicit_function_mapped_bank__miss_pattern_bank__each_register, bool (*___implicit_function_mapped_bank__miss_pattern_bank__get_register)(test_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *___implicit_function_mapped_bank__miss_pattern_bank__le_byte_order, struct _memo_bank___reginfo_table *___implicit_function_mapped_bank__miss_pattern_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *___implicit_function_mapped_bank__miss_pattern_bank__memo_outs__sorted_regs, bool *___implicit_function_mapped_bank__miss_pattern_bank_be_bitorder, int *___implicit_function_mapped_bank__miss_pattern_bank_function, bool (*___implicit_function_mapped_bank__miss_pattern_bank_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*___implicit_function_mapped_bank__miss_pattern_bank_io_memory_access)(test_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), uint8 *___implicit_function_mapped_bank__miss_pattern_bank_miss_pattern, char const **___implicit_function_mapped_bank__miss_pattern_bank_name, bool *___implicit_function_mapped_bank__miss_pattern_bank_overlapping, bool *___implicit_function_mapped_bank__miss_pattern_bank_partial, bool (*___implicit_function_mapped_bank__miss_pattern_bank_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*___implicit_function_mapped_bank__miss_pattern_bank_set)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **___implicit_function_mapped_bank__miss_pattern_bank_shown_desc, exception_type_t (*___implicit_function_mapped_bank__miss_pattern_bank_transaction_access)(test_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*___implicit_function_mapped_bank__miss_pattern_bank_unmapped_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*___implicit_function_mapped_bank__miss_pattern_bank_unmapped_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*___implicit_function_mapped_bank__miss_pattern_bank_unmapped_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *___implicit_function_mapped_bank__miss_pattern_bank_use_io_memory, bool (*___implicit_function_mapped_bank__miss_pattern_bank_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    _tinit_function_mapped_bank(&_ret->function_mapped_bank, ___implicit_function_mapped_bank__miss_pattern_bank__after_read_callbacks, ___implicit_function_mapped_bank__miss_pattern_bank__after_write_callbacks, ___implicit_function_mapped_bank__miss_pattern_bank__before_read_callbacks, ___implicit_function_mapped_bank__miss_pattern_bank__before_write_callbacks, ___implicit_function_mapped_bank__miss_pattern_bank__cached_bank_obj, ___implicit_function_mapped_bank__miss_pattern_bank__connections, ___implicit_function_mapped_bank__miss_pattern_bank__each_register, ___implicit_function_mapped_bank__miss_pattern_bank__get_register, ___implicit_function_mapped_bank__miss_pattern_bank__le_byte_order, ___implicit_function_mapped_bank__miss_pattern_bank__memo_outs__reginfo_table, ___implicit_function_mapped_bank__miss_pattern_bank__memo_outs__sorted_regs, ___implicit_function_mapped_bank__miss_pattern_bank_be_bitorder, ___implicit_function_mapped_bank__miss_pattern_bank_function, ___implicit_function_mapped_bank__miss_pattern_bank_get, ___implicit_function_mapped_bank__miss_pattern_bank_io_memory_access, ___implicit_function_mapped_bank__miss_pattern_bank_name, ___implicit_function_mapped_bank__miss_pattern_bank_overlapping, ___implicit_function_mapped_bank__miss_pattern_bank_partial, ___implicit_function_mapped_bank__miss_pattern_bank_read, ___implicit_function_mapped_bank__miss_pattern_bank_set, ___implicit_function_mapped_bank__miss_pattern_bank_shown_desc, ___implicit_function_mapped_bank__miss_pattern_bank_transaction_access, ___implicit_function_mapped_bank__miss_pattern_bank_unmapped_get == NULL ? __adj___implicit_function_mapped_bank__miss_pattern_bank__function_mapped_bank__bank__unmapped_get : ___implicit_function_mapped_bank__miss_pattern_bank_unmapped_get, ___implicit_function_mapped_bank__miss_pattern_bank_unmapped_read == NULL ? __adj___implicit_function_mapped_bank__miss_pattern_bank__function_mapped_bank__bank__unmapped_read : ___implicit_function_mapped_bank__miss_pattern_bank_unmapped_read, ___implicit_function_mapped_bank__miss_pattern_bank_unmapped_write == NULL ? __adj___implicit_function_mapped_bank__miss_pattern_bank__function_mapped_bank__bank__unmapped_write : ___implicit_function_mapped_bank__miss_pattern_bank_unmapped_write, ___implicit_function_mapped_bank__miss_pattern_bank_use_io_memory, ___implicit_function_mapped_bank__miss_pattern_bank_write);
    _tinit_miss_pattern_bank(&_ret->miss_pattern_bank, ___implicit_function_mapped_bank__miss_pattern_bank__after_read_callbacks, ___implicit_function_mapped_bank__miss_pattern_bank__after_write_callbacks, ___implicit_function_mapped_bank__miss_pattern_bank__before_read_callbacks, ___implicit_function_mapped_bank__miss_pattern_bank__before_write_callbacks, ___implicit_function_mapped_bank__miss_pattern_bank__cached_bank_obj, ___implicit_function_mapped_bank__miss_pattern_bank__connections, ___implicit_function_mapped_bank__miss_pattern_bank__each_register, ___implicit_function_mapped_bank__miss_pattern_bank__get_register == NULL ? NULL : __adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank___get_register, ___implicit_function_mapped_bank__miss_pattern_bank__le_byte_order, ___implicit_function_mapped_bank__miss_pattern_bank__memo_outs__reginfo_table, ___implicit_function_mapped_bank__miss_pattern_bank__memo_outs__sorted_regs, ___implicit_function_mapped_bank__miss_pattern_bank_be_bitorder, ___implicit_function_mapped_bank__miss_pattern_bank_get == NULL ? NULL : __adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__get, ___implicit_function_mapped_bank__miss_pattern_bank_io_memory_access == NULL ? NULL : __adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__io_memory_access, ___implicit_function_mapped_bank__miss_pattern_bank_miss_pattern, ___implicit_function_mapped_bank__miss_pattern_bank_name, ___implicit_function_mapped_bank__miss_pattern_bank_overlapping, ___implicit_function_mapped_bank__miss_pattern_bank_partial, ___implicit_function_mapped_bank__miss_pattern_bank_read == NULL ? NULL : __adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__read, ___implicit_function_mapped_bank__miss_pattern_bank_set == NULL ? NULL : __adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__set, ___implicit_function_mapped_bank__miss_pattern_bank_shown_desc, ___implicit_function_mapped_bank__miss_pattern_bank_transaction_access == NULL ? NULL : __adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__transaction_access, ___implicit_function_mapped_bank__miss_pattern_bank_unmapped_get == NULL ? NULL : __adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__unmapped_get, ___implicit_function_mapped_bank__miss_pattern_bank_unmapped_read == NULL ? NULL : __adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__unmapped_read, ___implicit_function_mapped_bank__miss_pattern_bank_unmapped_write == NULL ? NULL : __adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__unmapped_write, ___implicit_function_mapped_bank__miss_pattern_bank_use_io_memory, ___implicit_function_mapped_bank__miss_pattern_bank_write == NULL ? NULL : __adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__write);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__read_field___write_field__field(struct ___implicit__read_field___write_field__field *_ret, _each_in_param_t ___implicit__read_field___write_field__field__each_init, uint8 *___implicit__read_field___write_field__field_bitsize, uint64 (*___implicit__read_field___write_field__field_get)(test_t *arg0, _get arg1), void  (*___implicit__read_field___write_field__field_init)(test_t *arg0, init arg1), uint64 *___implicit__read_field___write_field__field_init_val, uint8 *___implicit__read_field___write_field__field_lsb, char const **___implicit__read_field___write_field__field_name, uint64 (*___implicit__read_field___write_field__field_read_field)(test_t *arg0, read_field arg1, uint64 arg2, void  *arg3), _register *___implicit__read_field___write_field__field_reg, void  (*___implicit__read_field___write_field__field_set)(test_t *arg0, _set arg1, uint64 arg2), char const **___implicit__read_field___write_field__field_shown_desc, void  (*___implicit__read_field___write_field__field_write_field)(test_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__read_field(&_ret->_read_field, ___implicit__read_field___write_field__field_bitsize, ___implicit__read_field___write_field__field_lsb, ___implicit__read_field___write_field__field_read_field);
    _tinit__write_field(&_ret->_write_field, ___implicit__read_field___write_field__field_bitsize, ___implicit__read_field___write_field__field_lsb, ___implicit__read_field___write_field__field_write_field);
    _tinit_field(&_ret->field, ___implicit__read_field___write_field__field__each_init, ___implicit__read_field___write_field__field_bitsize, ___implicit__read_field___write_field__field_get, ___implicit__read_field___write_field__field_init, ___implicit__read_field___write_field__field_init_val, ___implicit__read_field___write_field__field_lsb, ___implicit__read_field___write_field__field_name, ___implicit__read_field___write_field__field_reg, ___implicit__read_field___write_field__field_set, ___implicit__read_field___write_field__field_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit_interface(struct __interface *_ret, bool *_interface__required, char const **_interface_name, uint32 _interface_val)
{
    *_ret = (struct __interface){
        ._required = _interface__required,
        .val = _interface_val,
        };
    _tinit_object(&_ret->object, _interface_name);
}
static void __attribute__((optimize("O0")))
_tinit_connect(struct __connect *_ret, bool *_connect__attr_allow_cutoff, char const **_connect__attr_name, char const **_connect__attr_type, char const **_connect__documentation, _each_in_param_t _connect__each_interface, attr_attr_t *_connect__flags, uint32 *_connect__object_relative_dims, conf_class_t ***_connect__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_connect__parent_obj_proxy_info, bool *_connect__should_be_registered, char const **_connect_name, uint32 _connect_obj, uint32 _connect_port, bool *_connect_readable, void  (*_connect_set)(test_t *arg0, _connect arg1, conf_object_t *arg2), bool (*_connect_validate)(test_t *arg0, _connect arg1, conf_object_t *arg2), bool *_connect_writable)
{
    *_ret = (struct __connect){
        .set = _connect_set == NULL ? _DML_TM_connect__set : _connect_set,
        .validate = _connect_validate == NULL ? _DML_TM_connect__validate : _connect_validate,
        ._each_interface = _connect__each_interface,
        .obj = _connect_obj,
        .port = _connect_port,
        };
    _tinit__conf_attribute(&_ret->_conf_attribute, _connect__attr_allow_cutoff, _connect__attr_name, _connect__attr_type, _connect__documentation, _connect__flags, _connect__object_relative_dims, _connect__parent_obj_class, _connect__parent_obj_proxy_info, _connect__should_be_registered, _DML_TM_connect__get_attribute, _connect_name, _connect_readable, _DML_TM_connect__set_attribute, _connect_writable);
}
static void __attribute__((optimize("O0")))
_tinit_event(struct _event *_ret, void  (*_event__callback)(test_t *arg0, event arg1, void  *arg2), char *(*_event__describe_event)(test_t *arg0, event arg1, void  *arg2), void  (*_event__destroy)(test_t *arg0, event arg1, void  *arg2), attr_value_t (*_event__get_event_info)(test_t *arg0, event arg1, void  *arg2), event_class_t *const **_event__pevclass, void  *(*_event__set_event_info)(test_t *arg0, event arg1, attr_value_t arg2), char const **_event_name, char const **_event_shown_desc)
{
    *_ret = (struct _event){
        ._callback = _event__callback,
        ._describe_event = _event__describe_event,
        ._destroy = _event__destroy,
        ._get_event_info = _event__get_event_info,
        ._set_event_info = _event__set_event_info,
        ._pevclass = _event__pevclass,
        };
    _tinit_object(&_ret->object, _event_name);
    _tinit_shown_desc(&_ret->shown_desc, _event_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit__event(struct __event *_ret, void  (*__event__callback)(test_t *arg0, event arg1, void  *arg2), char *(*__event__describe_event)(test_t *arg0, event arg1, void  *arg2), void  (*__event__destroy)(test_t *arg0, event arg1, void  *arg2), attr_value_t (*__event__get_event_info)(test_t *arg0, event arg1, void  *arg2), event_class_t *const **__event__pevclass, void  *(*__event__set_event_info)(test_t *arg0, event arg1, attr_value_t arg2), char const **__event_name, char const **__event_shown_desc)
{
    _tinit_event(&_ret->event, __event__callback, __event__describe_event, __event__destroy, __event__get_event_info, __event__pevclass, __event__set_event_info, __event_name, __event_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit__custom_event(struct __custom_event *_ret, event_class_t *const **__custom_event__pevclass, void  (*__custom_event_destroy)(test_t *arg0, _custom_event arg1, void  *arg2), void  (*__custom_event_event)(test_t *arg0, _custom_event arg1, void  *arg2), attr_value_t (*__custom_event_get_event_info)(test_t *arg0, _custom_event arg1, void  *arg2), char const **__custom_event_name, void  *(*__custom_event_set_event_info)(test_t *arg0, _custom_event arg1, attr_value_t arg2), char const **__custom_event_shown_desc)
{
    *_ret = (struct __custom_event){
        .destroy = __custom_event_destroy,
        .event = __custom_event_event,
        .get_event_info = __custom_event_get_event_info,
        .set_event_info = __custom_event_set_event_info,
        };
    _tinit__event(&_ret->_event, _DML_TM__custom_event___callback, _DML_TM__custom_event___describe_event, _DML_TM__custom_event___destroy, _DML_TM__custom_event___get_event_info, __custom_event__pevclass, _DML_TM__custom_event___set_event_info, __custom_event_name, __custom_event_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit__cycle_event(struct __cycle_event *_ret, void  (*__cycle_event__callback)(test_t *arg0, event arg1, void  *arg2), char *(*__cycle_event__describe_event)(test_t *arg0, event arg1, void  *arg2), void  (*__cycle_event__destroy)(test_t *arg0, event arg1, void  *arg2), attr_value_t (*__cycle_event__get_event_info)(test_t *arg0, event arg1, void  *arg2), event_class_t *const **__cycle_event__pevclass, void  *(*__cycle_event__set_event_info)(test_t *arg0, event arg1, attr_value_t arg2), char const **__cycle_event_name, char const **__cycle_event_shown_desc)
{
    _tinit__event(&_ret->_event, __cycle_event__callback, __cycle_event__describe_event, __cycle_event__destroy, __cycle_event__get_event_info, __cycle_event__pevclass, __cycle_event__set_event_info, __cycle_event_name, __cycle_event_shown_desc);
}
static void  
__adj_custom_cycle_event___cycle_event___event__event___callback(test_t *_dev, event _event, void  *user)
{
    _event.trait = &((struct _custom_cycle_event *) DOWNCAST(_event, custom_cycle_event, _cycle_event._event.event).trait)->_custom_event._event.event;
    _DML_TM__custom_event___callback(_dev, _event, user);
}
static char *
__adj_custom_cycle_event___cycle_event___event__event___describe_event(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _custom_cycle_event *) DOWNCAST(_event, custom_cycle_event, _cycle_event._event.event).trait)->_custom_event._event.event;
    return _DML_TM__custom_event___describe_event(_dev, _event, data);
}
static void  
__adj_custom_cycle_event___cycle_event___event__event___destroy(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _custom_cycle_event *) DOWNCAST(_event, custom_cycle_event, _cycle_event._event.event).trait)->_custom_event._event.event;
    _DML_TM__custom_event___destroy(_dev, _event, data);
}
static attr_value_t 
__adj_custom_cycle_event___cycle_event___event__event___get_event_info(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _custom_cycle_event *) DOWNCAST(_event, custom_cycle_event, _cycle_event._event.event).trait)->_custom_event._event.event;
    return _DML_TM__custom_event___get_event_info(_dev, _event, data);
}
static void  *
__adj_custom_cycle_event___cycle_event___event__event___set_event_info(test_t *_dev, event _event, attr_value_t info)
{
    _event.trait = &((struct _custom_cycle_event *) DOWNCAST(_event, custom_cycle_event, _cycle_event._event.event).trait)->_custom_event._event.event;
    return _DML_TM__custom_event___set_event_info(_dev, _event, info);
}
static void __attribute__((optimize("O0")))
_tinit_custom_cycle_event(struct _custom_cycle_event *_ret, event_class_t *const **_custom_cycle_event__pevclass, void  (*_custom_cycle_event_destroy)(test_t *arg0, _custom_event arg1, void  *arg2), void  (*_custom_cycle_event_event)(test_t *arg0, _custom_event arg1, void  *arg2), attr_value_t (*_custom_cycle_event_get_event_info)(test_t *arg0, _custom_event arg1, void  *arg2), char const **_custom_cycle_event_name, void  *(*_custom_cycle_event_set_event_info)(test_t *arg0, _custom_event arg1, attr_value_t arg2), char const **_custom_cycle_event_shown_desc)
{
    _tinit__custom_event(&_ret->_custom_event, _custom_cycle_event__pevclass, _custom_cycle_event_destroy, _custom_cycle_event_event, _custom_cycle_event_get_event_info, _custom_cycle_event_name, _custom_cycle_event_set_event_info, _custom_cycle_event_shown_desc);
    _tinit__cycle_event(&_ret->_cycle_event, __adj_custom_cycle_event___cycle_event___event__event___callback, __adj_custom_cycle_event___cycle_event___event__event___describe_event, __adj_custom_cycle_event___cycle_event___event__event___destroy, __adj_custom_cycle_event___cycle_event___event__event___get_event_info, _custom_cycle_event__pevclass, __adj_custom_cycle_event___cycle_event___event__event___set_event_info, _custom_cycle_event_name, _custom_cycle_event_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit__time_event(struct __time_event *_ret, void  (*__time_event__callback)(test_t *arg0, event arg1, void  *arg2), char *(*__time_event__describe_event)(test_t *arg0, event arg1, void  *arg2), void  (*__time_event__destroy)(test_t *arg0, event arg1, void  *arg2), attr_value_t (*__time_event__get_event_info)(test_t *arg0, event arg1, void  *arg2), event_class_t *const **__time_event__pevclass, void  *(*__time_event__set_event_info)(test_t *arg0, event arg1, attr_value_t arg2), char const **__time_event_name, char const **__time_event_shown_desc)
{
    _tinit__event(&_ret->_event, __time_event__callback, __time_event__describe_event, __time_event__destroy, __time_event__get_event_info, __time_event__pevclass, __time_event__set_event_info, __time_event_name, __time_event_shown_desc);
}
static void  
__adj_custom_time_event___time_event___event__event___callback(test_t *_dev, event _event, void  *user)
{
    _event.trait = &((struct _custom_time_event *) DOWNCAST(_event, custom_time_event, _time_event._event.event).trait)->_custom_event._event.event;
    _DML_TM__custom_event___callback(_dev, _event, user);
}
static char *
__adj_custom_time_event___time_event___event__event___describe_event(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _custom_time_event *) DOWNCAST(_event, custom_time_event, _time_event._event.event).trait)->_custom_event._event.event;
    return _DML_TM__custom_event___describe_event(_dev, _event, data);
}
static void  
__adj_custom_time_event___time_event___event__event___destroy(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _custom_time_event *) DOWNCAST(_event, custom_time_event, _time_event._event.event).trait)->_custom_event._event.event;
    _DML_TM__custom_event___destroy(_dev, _event, data);
}
static attr_value_t 
__adj_custom_time_event___time_event___event__event___get_event_info(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _custom_time_event *) DOWNCAST(_event, custom_time_event, _time_event._event.event).trait)->_custom_event._event.event;
    return _DML_TM__custom_event___get_event_info(_dev, _event, data);
}
static void  *
__adj_custom_time_event___time_event___event__event___set_event_info(test_t *_dev, event _event, attr_value_t info)
{
    _event.trait = &((struct _custom_time_event *) DOWNCAST(_event, custom_time_event, _time_event._event.event).trait)->_custom_event._event.event;
    return _DML_TM__custom_event___set_event_info(_dev, _event, info);
}
static void __attribute__((optimize("O0")))
_tinit_custom_time_event(struct _custom_time_event *_ret, event_class_t *const **_custom_time_event__pevclass, void  (*_custom_time_event_destroy)(test_t *arg0, _custom_event arg1, void  *arg2), void  (*_custom_time_event_event)(test_t *arg0, _custom_event arg1, void  *arg2), attr_value_t (*_custom_time_event_get_event_info)(test_t *arg0, _custom_event arg1, void  *arg2), char const **_custom_time_event_name, void  *(*_custom_time_event_set_event_info)(test_t *arg0, _custom_event arg1, attr_value_t arg2), char const **_custom_time_event_shown_desc)
{
    _tinit__custom_event(&_ret->_custom_event, _custom_time_event__pevclass, _custom_time_event_destroy, _custom_time_event_event, _custom_time_event_get_event_info, _custom_time_event_name, _custom_time_event_set_event_info, _custom_time_event_shown_desc);
    _tinit__time_event(&_ret->_time_event, __adj_custom_time_event___time_event___event__event___callback, __adj_custom_time_event___time_event___event__event___describe_event, __adj_custom_time_event___time_event___event__event___destroy, __adj_custom_time_event___time_event___event__event___get_event_info, _custom_time_event__pevclass, __adj_custom_time_event___time_event___event__event___set_event_info, _custom_time_event_name, _custom_time_event_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit_evt(struct _evt *_ret, void  (*_evt__callback)(test_t *arg0, event arg1, void  *arg2), char *(*_evt__describe_event)(test_t *arg0, event arg1, void  *arg2), void  (*_evt__destroy)(test_t *arg0, event arg1, void  *arg2), attr_value_t (*_evt__get_event_info)(test_t *arg0, event arg1, void  *arg2), event_class_t *const **_evt__pevclass, void  *(*_evt__set_event_info)(test_t *arg0, event arg1, attr_value_t arg2), char const **_evt_name, char const **_evt_shown_desc)
{
    _tinit_event(&_ret->event, _evt__callback, _evt__describe_event, _evt__destroy, _evt__get_event_info, _evt__pevclass, _evt__set_event_info, _evt_name, _evt_shown_desc);
}
static void  
__adj___implicit_custom_time_event__evt__evt__event___callback(test_t *_dev, event _event, void  *user)
{
    _event.trait = &((struct ___implicit_custom_time_event__evt *) DOWNCAST(_event, __implicit_custom_time_event__evt, evt.event).trait)->custom_time_event._custom_event._event.event;
    _DML_TM__custom_event___callback(_dev, _event, user);
}
static char *
__adj___implicit_custom_time_event__evt__evt__event___describe_event(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct ___implicit_custom_time_event__evt *) DOWNCAST(_event, __implicit_custom_time_event__evt, evt.event).trait)->custom_time_event._custom_event._event.event;
    return _DML_TM__custom_event___describe_event(_dev, _event, data);
}
static void  
__adj___implicit_custom_time_event__evt__evt__event___destroy(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct ___implicit_custom_time_event__evt *) DOWNCAST(_event, __implicit_custom_time_event__evt, evt.event).trait)->custom_time_event._custom_event._event.event;
    _DML_TM__custom_event___destroy(_dev, _event, data);
}
static attr_value_t 
__adj___implicit_custom_time_event__evt__evt__event___get_event_info(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct ___implicit_custom_time_event__evt *) DOWNCAST(_event, __implicit_custom_time_event__evt, evt.event).trait)->custom_time_event._custom_event._event.event;
    return _DML_TM__custom_event___get_event_info(_dev, _event, data);
}
static void  *
__adj___implicit_custom_time_event__evt__evt__event___set_event_info(test_t *_dev, event _event, attr_value_t info)
{
    _event.trait = &((struct ___implicit_custom_time_event__evt *) DOWNCAST(_event, __implicit_custom_time_event__evt, evt.event).trait)->custom_time_event._custom_event._event.event;
    return _DML_TM__custom_event___set_event_info(_dev, _event, info);
}
static void __attribute__((optimize("O0")))
_tinit___implicit_custom_time_event__evt(struct ___implicit_custom_time_event__evt *_ret, event_class_t *const **___implicit_custom_time_event__evt__pevclass, void  (*___implicit_custom_time_event__evt_destroy)(test_t *arg0, _custom_event arg1, void  *arg2), void  (*___implicit_custom_time_event__evt_event)(test_t *arg0, _custom_event arg1, void  *arg2), attr_value_t (*___implicit_custom_time_event__evt_get_event_info)(test_t *arg0, _custom_event arg1, void  *arg2), char const **___implicit_custom_time_event__evt_name, void  *(*___implicit_custom_time_event__evt_set_event_info)(test_t *arg0, _custom_event arg1, attr_value_t arg2), char const **___implicit_custom_time_event__evt_shown_desc)
{
    _tinit_custom_time_event(&_ret->custom_time_event, ___implicit_custom_time_event__evt__pevclass, ___implicit_custom_time_event__evt_destroy, ___implicit_custom_time_event__evt_event, ___implicit_custom_time_event__evt_get_event_info, ___implicit_custom_time_event__evt_name, ___implicit_custom_time_event__evt_set_event_info, ___implicit_custom_time_event__evt_shown_desc);
    _tinit_evt(&_ret->evt, __adj___implicit_custom_time_event__evt__evt__event___callback, __adj___implicit_custom_time_event__evt__evt__event___describe_event, __adj___implicit_custom_time_event__evt__evt__event___destroy, __adj___implicit_custom_time_event__evt__evt__event___get_event_info, ___implicit_custom_time_event__evt__pevclass, __adj___implicit_custom_time_event__evt__evt__event___set_event_info, ___implicit_custom_time_event__evt_name, ___implicit_custom_time_event__evt_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit_port(struct _port *_ret, uint32 _port__cached_port_obj, char const **_port_name)
{
    *_ret = (struct _port){
        ._cached_port_obj = _port__cached_port_obj,
        };
    _tinit_object(&_ret->object, _port_name);
}
static void __attribute__((optimize("O0")))
_tinit__simple_event(struct __simple_event *_ret, event_class_t *const **__simple_event__pevclass, void  (*__simple_event_event)(test_t *arg0, _simple_event arg1), char const **__simple_event_name, char const **__simple_event_shown_desc)
{
    *_ret = (struct __simple_event){
        .event = __simple_event_event,
        };
    _tinit__event(&_ret->_event, _DML_TM__simple_event___callback, _DML_TM__simple_event___describe_event, _DML_TM__simple_event___destroy, _DML_TM__simple_event___get_event_info, __simple_event__pevclass, _DML_TM__simple_event___set_event_info, __simple_event_name, __simple_event_shown_desc);
}
static void  
__adj_simple_cycle_event___cycle_event___event__event___callback(test_t *_dev, event _event, void  *user)
{
    _event.trait = &((struct _simple_cycle_event *) DOWNCAST(_event, simple_cycle_event, _cycle_event._event.event).trait)->_simple_event._event.event;
    _DML_TM__simple_event___callback(_dev, _event, user);
}
static char *
__adj_simple_cycle_event___cycle_event___event__event___describe_event(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _simple_cycle_event *) DOWNCAST(_event, simple_cycle_event, _cycle_event._event.event).trait)->_simple_event._event.event;
    return _DML_TM__simple_event___describe_event(_dev, _event, data);
}
static void  
__adj_simple_cycle_event___cycle_event___event__event___destroy(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _simple_cycle_event *) DOWNCAST(_event, simple_cycle_event, _cycle_event._event.event).trait)->_simple_event._event.event;
    _DML_TM__simple_event___destroy(_dev, _event, data);
}
static attr_value_t 
__adj_simple_cycle_event___cycle_event___event__event___get_event_info(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _simple_cycle_event *) DOWNCAST(_event, simple_cycle_event, _cycle_event._event.event).trait)->_simple_event._event.event;
    return _DML_TM__simple_event___get_event_info(_dev, _event, data);
}
static void  *
__adj_simple_cycle_event___cycle_event___event__event___set_event_info(test_t *_dev, event _event, attr_value_t info)
{
    _event.trait = &((struct _simple_cycle_event *) DOWNCAST(_event, simple_cycle_event, _cycle_event._event.event).trait)->_simple_event._event.event;
    return _DML_TM__simple_event___set_event_info(_dev, _event, info);
}
static void __attribute__((optimize("O0")))
_tinit_simple_cycle_event(struct _simple_cycle_event *_ret, event_class_t *const **_simple_cycle_event__pevclass, void  (*_simple_cycle_event_event)(test_t *arg0, _simple_event arg1), char const **_simple_cycle_event_name, char const **_simple_cycle_event_shown_desc)
{
    _tinit__cycle_event(&_ret->_cycle_event, __adj_simple_cycle_event___cycle_event___event__event___callback, __adj_simple_cycle_event___cycle_event___event__event___describe_event, __adj_simple_cycle_event___cycle_event___event__event___destroy, __adj_simple_cycle_event___cycle_event___event__event___get_event_info, _simple_cycle_event__pevclass, __adj_simple_cycle_event___cycle_event___event__event___set_event_info, _simple_cycle_event_name, _simple_cycle_event_shown_desc);
    _tinit__simple_event(&_ret->_simple_event, _simple_cycle_event__pevclass, _simple_cycle_event_event, _simple_cycle_event_name, _simple_cycle_event_shown_desc);
}
static void  
__adj_simple_time_event___time_event___event__event___callback(test_t *_dev, event _event, void  *user)
{
    _event.trait = &((struct _simple_time_event *) DOWNCAST(_event, simple_time_event, _time_event._event.event).trait)->_simple_event._event.event;
    _DML_TM__simple_event___callback(_dev, _event, user);
}
static char *
__adj_simple_time_event___time_event___event__event___describe_event(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _simple_time_event *) DOWNCAST(_event, simple_time_event, _time_event._event.event).trait)->_simple_event._event.event;
    return _DML_TM__simple_event___describe_event(_dev, _event, data);
}
static void  
__adj_simple_time_event___time_event___event__event___destroy(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _simple_time_event *) DOWNCAST(_event, simple_time_event, _time_event._event.event).trait)->_simple_event._event.event;
    _DML_TM__simple_event___destroy(_dev, _event, data);
}
static attr_value_t 
__adj_simple_time_event___time_event___event__event___get_event_info(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _simple_time_event *) DOWNCAST(_event, simple_time_event, _time_event._event.event).trait)->_simple_event._event.event;
    return _DML_TM__simple_event___get_event_info(_dev, _event, data);
}
static void  *
__adj_simple_time_event___time_event___event__event___set_event_info(test_t *_dev, event _event, attr_value_t info)
{
    _event.trait = &((struct _simple_time_event *) DOWNCAST(_event, simple_time_event, _time_event._event.event).trait)->_simple_event._event.event;
    return _DML_TM__simple_event___set_event_info(_dev, _event, info);
}
static void __attribute__((optimize("O0")))
_tinit_simple_time_event(struct _simple_time_event *_ret, event_class_t *const **_simple_time_event__pevclass, void  (*_simple_time_event_event)(test_t *arg0, _simple_event arg1), char const **_simple_time_event_name, char const **_simple_time_event_shown_desc)
{
    _tinit__simple_event(&_ret->_simple_event, _simple_time_event__pevclass, _simple_time_event_event, _simple_time_event_name, _simple_time_event_shown_desc);
    _tinit__time_event(&_ret->_time_event, __adj_simple_time_event___time_event___event__event___callback, __adj_simple_time_event___time_event___event__event___describe_event, __adj_simple_time_event___time_event___event__event___destroy, __adj_simple_time_event___time_event___event__event___get_event_info, _simple_time_event__pevclass, __adj_simple_time_event___time_event___event__event___set_event_info, _simple_time_event_name, _simple_time_event_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit__uint64_event(struct __uint64_event *_ret, event_class_t *const **__uint64_event__pevclass, void  (*__uint64_event_event)(test_t *arg0, _uint64_event arg1, uint64 arg2), char const **__uint64_event_name, char const **__uint64_event_shown_desc)
{
    *_ret = (struct __uint64_event){
        .event = __uint64_event_event,
        };
    _tinit__event(&_ret->_event, _DML_TM__uint64_event___callback, _DML_TM__uint64_event___describe_event, _DML_TM__uint64_event___destroy, _DML_TM__uint64_event___get_event_info, __uint64_event__pevclass, _DML_TM__uint64_event___set_event_info, __uint64_event_name, __uint64_event_shown_desc);
}
static void  
__adj_uint64_time_event___time_event___event__event___callback(test_t *_dev, event _event, void  *user)
{
    _event.trait = &((struct _uint64_time_event *) DOWNCAST(_event, uint64_time_event, _time_event._event.event).trait)->_uint64_event._event.event;
    _DML_TM__uint64_event___callback(_dev, _event, user);
}
static char *
__adj_uint64_time_event___time_event___event__event___describe_event(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _uint64_time_event *) DOWNCAST(_event, uint64_time_event, _time_event._event.event).trait)->_uint64_event._event.event;
    return _DML_TM__uint64_event___describe_event(_dev, _event, data);
}
static void  
__adj_uint64_time_event___time_event___event__event___destroy(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _uint64_time_event *) DOWNCAST(_event, uint64_time_event, _time_event._event.event).trait)->_uint64_event._event.event;
    _DML_TM__uint64_event___destroy(_dev, _event, data);
}
static attr_value_t 
__adj_uint64_time_event___time_event___event__event___get_event_info(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _uint64_time_event *) DOWNCAST(_event, uint64_time_event, _time_event._event.event).trait)->_uint64_event._event.event;
    return _DML_TM__uint64_event___get_event_info(_dev, _event, data);
}
static void  *
__adj_uint64_time_event___time_event___event__event___set_event_info(test_t *_dev, event _event, attr_value_t info)
{
    _event.trait = &((struct _uint64_time_event *) DOWNCAST(_event, uint64_time_event, _time_event._event.event).trait)->_uint64_event._event.event;
    return _DML_TM__uint64_event___set_event_info(_dev, _event, info);
}
static void __attribute__((optimize("O0")))
_tinit_uint64_time_event(struct _uint64_time_event *_ret, event_class_t *const **_uint64_time_event__pevclass, void  (*_uint64_time_event_event)(test_t *arg0, _uint64_event arg1, uint64 arg2), char const **_uint64_time_event_name, char const **_uint64_time_event_shown_desc)
{
    _tinit__time_event(&_ret->_time_event, __adj_uint64_time_event___time_event___event__event___callback, __adj_uint64_time_event___time_event___event__event___describe_event, __adj_uint64_time_event___time_event___event__event___destroy, __adj_uint64_time_event___time_event___event__event___get_event_info, _uint64_time_event__pevclass, __adj_uint64_time_event___time_event___event__event___set_event_info, _uint64_time_event_name, _uint64_time_event_shown_desc);
    _tinit__uint64_event(&_ret->_uint64_event, _uint64_time_event__pevclass, _uint64_time_event_event, _uint64_time_event_name, _uint64_time_event_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit_hard_reset(struct __hard_reset *_ret, void  (*_hard_reset__default_hard_reset)(test_t *arg0, _hard_reset arg1), _each_in_param_t _hard_reset__each_hard_reset, void  (*_hard_reset_hard_reset)(test_t *arg0, _hard_reset arg1))
{
    *_ret = (struct __hard_reset){
        ._default_hard_reset = _hard_reset__default_hard_reset == NULL ? _DML_TM_hard_reset___default_hard_reset : _hard_reset__default_hard_reset,
        .hard_reset = _hard_reset_hard_reset == NULL ? _DML_TM_hard_reset__hard_reset : _hard_reset_hard_reset,
        ._each_hard_reset = _hard_reset__each_hard_reset,
        };
}
static void  init__trampoline_from_init(test_t *_dev, init _init)
{
    _DML_M_init(_dev);
}
static void  post_init__trampoline_from_post_init(test_t *_dev, post_init _post_init)
{
    _DML_M_post_init(_dev);
}
static void  destroy__trampoline_from_destroy(test_t *_dev, destroy _destroy)
{
    _DML_M_destroy(_dev);
}
static attr_value_t a__get__trampoline_from_attribute(test_t *_dev, attribute _attribute)
{
    return _DML_M_a__get(_dev);
}
static bool a__set__trampoline_from_attribute(test_t *_dev, attribute _attribute, attr_value_t val)
{
    return _DML_M_a__set(_dev, val);
}
static bool access__io_memory_access__trampoline_from_bank(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    return _DML_M_access__io_memory_access(_dev, memop, offset, aux);
}
static exception_type_t access__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_access__transaction_access(_dev, t, offset, aux);
}
static bool ai__set__trampoline_from_attribute(test_t *_dev, attribute _attribute, attr_value_t value)
{
    return _DML_M_ai__set(_dev, value);
}
static exception_type_t arr__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    uint32 _flat_index = _bank.id.encoded_index;
    return _DML_M_arr__transaction_access(_dev, ((_flat_index / 1) % 16), t, offset, aux);
}
static exception_type_t arri__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    uint32 _flat_index = _bank.id.encoded_index;
    return _DML_M_arri__transaction_access(_dev, ((_flat_index / 1) % 16), t, offset, aux);
}
static exception_type_t b__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_b__transaction_access(_dev, t, offset, aux);
}
static void  b__hard_reset__trampoline_from_hard_reset(test_t *_dev, _hard_reset __hard_reset)
{
    _DML_M_b__hard_reset(_dev);
}
static void  b__soft_reset__trampoline_from_soft_reset(test_t *_dev, _soft_reset __soft_reset)
{
    _DML_M_b__soft_reset(_dev);
}
static void  b__r__f__set__trampoline_from__set(test_t *_dev, _set __set, uint64 val)
{
    _DML_M_b__r__f__set(_dev, val);
}
static uint64 b__r__f__read__trampoline_from_read(test_t *_dev, __read ___read)
{
    return _DML_M_b__r__f__read(_dev);
}
static void  b__r__f__write__trampoline_from_write(test_t *_dev, __write ___write, uint64 val)
{
    _DML_M_b__r__f__write(_dev, val);
}
static void  b__r__f3__write__trampoline_from_write(test_t *_dev, __write ___write, uint64 value)
{
    _DML_M_b__r__f3__write(_dev, value);
}
static uint64 b__r6__read__trampoline_from_read(test_t *_dev, __read ___read)
{
    return _DML_M_b__r6__read(_dev);
}
static void  b__r6__write__trampoline_from_write(test_t *_dev, __write ___write, uint64 val)
{
    _DML_M_b__r6__write(_dev, val);
}
static exception_type_t b2__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_b2__transaction_access(_dev, t, offset, aux);
}
static void  b2__r__set__trampoline_from__set(test_t *_dev, _set __set, uint64 value)
{
    _DML_M_b2__r__set(_dev, value);
}
static uint64 b2__r__read_register__trampoline_from_read_register(test_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
{
    return _DML_M_b2__r__read_register(_dev, enabled_bytes, aux);
}
static void  b2__r__write_register__trampoline_from_write_register(test_t *_dev, write_register _write_register, uint64 foo, uint64 enabled_bytes, void  *aux)
{
    _DML_M_b2__r__write_register(_dev, foo, enabled_bytes, aux);
}
static uint64 b2__r__f2__read_field__trampoline_from_read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    return _DML_M_b2__r__f2__read_field(_dev, enabled_bits, aux);
}
static void  b2__r__f2__write_field__trampoline_from_write_field(test_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_b2__r__f2__write_field(_dev, value, enabled_bits, aux);
}
static uint64 b2__r2__read_register__trampoline_from_read_register(test_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
{
    return _DML_M_b2__r2__read_register(_dev, enabled_bytes, aux);
}
static void  b2__r3__write_register__trampoline_from_write_register(test_t *_dev, write_register _write_register, uint64 foo, uint64 enabled_bytes, void  *aux)
{
    _DML_M_b2__r3__write_register(_dev, foo, enabled_bytes, aux);
}
static uint64 b2__r4__read_register__trampoline_from_read_register(test_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
{
    return _DML_M_b2__r4__read_register(_dev, enabled_bytes, aux);
}
static void  b2__r5__write_register__trampoline_from_write_register(test_t *_dev, write_register _write_register, uint64 value, uint64 enabled_bytes, void  *aux)
{
    _DML_M_b2__r5__write_register(_dev, value, enabled_bytes, aux);
}
static uint64 b2__r7__read_register__trampoline_from_read_register(test_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
{
    return _DML_M_b2__r7__read_register(_dev, enabled_bytes, aux);
}
static void  b2__r7__write_register__trampoline_from_write_register(test_t *_dev, write_register _write_register, uint64 value, uint64 enabled_bytes, void  *aux)
{
    _DML_M_b2__r7__write_register(_dev, value, enabled_bytes, aux);
}
static bool c__validate__trampoline_from_connect(test_t *_dev, _connect __connect, conf_object_t *obj)
{
    return _DML_M_c__validate(_dev, obj);
}
static void  c__set__trampoline_from_connect(test_t *_dev, _connect __connect, conf_object_t *obj)
{
    _DML_M_c__set(_dev, obj);
}
static void  custom_ev__event__trampoline_from__custom_event(test_t *_dev, _custom_event __custom_event, void  *data)
{
    _DML_M_custom_ev__event(_dev, data);
}
static attr_value_t custom_ev__get_event_info__trampoline_from__custom_event(test_t *_dev, _custom_event __custom_event, void  *data)
{
    return _DML_M_custom_ev__get_event_info(_dev, data);
}
static void  *custom_ev__set_event_info__trampoline_from__custom_event(test_t *_dev, _custom_event __custom_event, attr_value_t attr)
{
    return _DML_M_custom_ev__set_event_info(_dev, attr);
}
static void  custom_ev__destroy__trampoline_from__custom_event(test_t *_dev, _custom_event __custom_event, void  *data)
{
    _DML_M_custom_ev__destroy(_dev, data);
}
static attr_value_t enum_attr__get__trampoline_from_attribute(test_t *_dev, attribute _attribute)
{
    return _DML_M_enum_attr__get(_dev);
}
static bool enum_attr__set__trampoline_from_attribute(test_t *_dev, attribute _attribute, attr_value_t v)
{
    return _DML_M_enum_attr__set(_dev, v);
}
static void  ev2__event__trampoline_from__custom_event(test_t *_dev, _custom_event __custom_event, void  *data)
{
    _DML_M_ev2__event(_dev, data);
}
static attr_value_t ev2__get_event_info__trampoline_from__custom_event(test_t *_dev, _custom_event __custom_event, void  *data)
{
    return _DML_M_ev2__get_event_info(_dev, data);
}
static void  *ev2__set_event_info__trampoline_from__custom_event(test_t *_dev, _custom_event __custom_event, attr_value_t attr)
{
    return _DML_M_ev2__set_event_info(_dev, attr);
}
static void  ev2__destroy__trampoline_from__custom_event(test_t *_dev, _custom_event __custom_event, void  *data)
{
    _DML_M_ev2__destroy(_dev, data);
}
static bool miss__unmapped_read__trampoline_from_bank(test_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
{
    return _DML_M_miss__unmapped_read(_dev, offset, bits, aux, _out0);
}
static bool miss__unmapped_write__trampoline_from_bank(test_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 value, void  *aux)
{
    return _DML_M_miss__unmapped_write(_dev, offset, bits, value, aux);
}
static exception_type_t miss__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_miss__transaction_access(_dev, t, offset, aux);
}
static bool miss_access__unmapped_read__trampoline_from_bank(test_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
{
    return _DML_M_miss_access__unmapped_read(_dev, offset, bits, aux, _out0);
}
static bool miss_access__unmapped_write__trampoline_from_bank(test_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 value, void  *aux)
{
    return _DML_M_miss_access__unmapped_write(_dev, offset, bits, value, aux);
}
static exception_type_t miss_access__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_miss_access__transaction_access(_dev, t, offset, aux);
}
static bool read_access_memop__io_memory_access__trampoline_from_bank(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    return _DML_M_read_access_memop__io_memory_access(_dev, memop, offset, aux);
}
static exception_type_t read_access_memop__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_read_access_memop__transaction_access(_dev, t, offset, aux);
}
static bool rw_access__read__trampoline_from_bank(test_t *_dev, bank _bank, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
{
    return _DML_M_rw_access__read(_dev, offset, enabled_bytes, aux, _out0);
}
static bool rw_access__write__trampoline_from_bank(test_t *_dev, bank _bank, uint64 offset, uint64 enabled_bytes, uint64 value, void  *aux)
{
    return _DML_M_rw_access__write(_dev, offset, enabled_bytes, value, aux);
}
static exception_type_t rw_access__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_rw_access__transaction_access(_dev, t, offset, aux);
}
static void  simple_ev__event__trampoline_from__simple_event(test_t *_dev, _simple_event __simple_event)
{
    _DML_M_simple_ev__event(_dev);
}
static void  simple_ev2__event__trampoline_from__simple_event(test_t *_dev, _simple_event __simple_event)
{
    _DML_M_simple_ev2__event(_dev);
}
static void  uint64_ev__event__trampoline_from__uint64_event(test_t *_dev, _uint64_event __uint64_event, uint64 data)
{
    _DML_M_uint64_ev__event(_dev, data);
}
static bool write_access_memop__io_memory_access__trampoline_from_bank(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    return _DML_M_write_access_memop__io_memory_access(_dev, memop, offset, aux);
}
static exception_type_t write_access_memop__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_write_access_memop__transaction_access(_dev, t, offset, aux);
}
static void __attribute__((optimize("O0"))) _initialize_traits0(void)
{
    _tinit_device(&_tr__dev__device, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__dev, .num = 19, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, destroy__trampoline_from_destroy, init__trampoline_from_init, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "test"; &_tmp; }), post_init__trampoline_from_post_init);
    _tinit_attribute(&_tr_a__attribute, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "n"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), a__get__trampoline_from_attribute, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "a"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), a__set__trampoline_from_attribute, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_bool_attr(&_tr_ab__bool_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ab"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "b"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ab"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, offsetof(test_t, ab.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_bank(&_tr_access__bank, offsetof(test_t, access._after_read_callbacks), offsetof(test_t, access._after_write_callbacks), offsetof(test_t, access._before_read_callbacks), offsetof(test_t, access._before_write_callbacks), offsetof(test_t, access._cached_bank_obj), offsetof(test_t, access._connections), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, access__io_memory_access__trampoline_from_bank, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "access"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), access__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_access_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_access_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_access_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_access_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_access_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_access_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_double_attr(&_tr_ad__double_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ad"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static double _tmp __attribute__((aligned(2))); _tmp = 0x0.0p+0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ad"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, offsetof(test_t, ad.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_int64_attr(&_tr_ai__int64_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ai"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "xyz"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )1LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static int64 _tmp __attribute__((aligned(2))); _tmp = 0LL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ai"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ai__set__trampoline_from_attribute, NULL, offsetof(test_t, ai.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_bank(&_tr_arr__bank, offsetof(test_t, arr._after_read_callbacks[0ULL]), offsetof(test_t, arr._after_write_callbacks[0ULL]), offsetof(test_t, arr._before_read_callbacks[0ULL]), offsetof(test_t, arr._before_write_callbacks[0ULL]), offsetof(test_t, arr._cached_bank_obj[0ULL]), offsetof(test_t, arr._connections[0ULL]), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), calloc(1, sizeof(struct _memo_bank___reginfo_table [16LL])), calloc(1, sizeof(struct _memo_bank___sorted_regs [16LL])), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "arr"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), arr__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_arr_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_arr_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_arr_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_arr_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_arr_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_arr_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_bank(&_tr_arri__bank, offsetof(test_t, arri._after_read_callbacks[0ULL]), offsetof(test_t, arri._after_write_callbacks[0ULL]), offsetof(test_t, arri._before_read_callbacks[0ULL]), offsetof(test_t, arri._before_write_callbacks[0ULL]), offsetof(test_t, arri._cached_bank_obj[0ULL]), offsetof(test_t, arri._connections[0ULL]), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), calloc(1, sizeof(struct _memo_bank___reginfo_table [16LL])), calloc(1, sizeof(struct _memo_bank___sorted_regs [16LL])), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "arri"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), arri__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
}
static void __attribute__((optimize("O0"))) _initialize_traits1(void)
{
    _tinit_implement(&_tr_arri_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_arri_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_arri_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_arri_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_arri_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_arri_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_uint64_attr(&_tr_au__uint64_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "au"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "au"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, offsetof(test_t, au.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_uint64_attr(&_tr_au1__uint64_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "au1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "au1"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, offsetof(test_t, au1.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit___implicit_function_mapped_bank__miss_pattern_bank(&_tr_b____implicit_function_mapped_bank__miss_pattern_bank, offsetof(test_t, b._after_read_callbacks), offsetof(test_t, b._after_write_callbacks), offsetof(test_t, b._before_read_callbacks), offsetof(test_t, b._before_write_callbacks), offsetof(test_t, b._cached_bank_obj), offsetof(test_t, b._connections), (_each_in_param_t){.base_idx = _each__register__in__b, .num = 8, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static int _tmp __attribute__((aligned(2))); _tmp = (int32 )3LL; &_tmp; }), NULL, NULL, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )252ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "b"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), b__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_hard_reset(&_tr_b__hard_reset, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, b__hard_reset__trampoline_from_hard_reset);
    _tinit_soft_reset(&_tr_b__soft_reset, NULL, (_each_in_param_t){.base_idx = _each__soft_reset__in__b, .num = 1, .array_idx = 0, .array_size = 1}, b__soft_reset__trampoline_from_soft_reset);
    _tinit_implement(&_tr_b_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_b_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_b_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_register(&_tr_b_r__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register b.r"; &_tmp; }), (_each_in_param_t){.base_idx = _each__init__in__b_r, .num = 3, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_b; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "b" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__b_r, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each___set_field__in__b_r, .num = 1, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__b_r, .num = 2, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__b_r, .num = 3, .array_idx = 0, .array_size = 1}, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, b.r.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__read_field___set_field___write_field__field__read__soft_reset_val__write(&_tr_b_r_f____implicit__read_field___set_field___write_field__field__read__soft_reset_val__write, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )2ULL; &_tmp; }), NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 3ULL; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )3ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), b__r__f__read__trampoline_from_read, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_b_r__register), ((_identity_t) {.id = 35, .encoded_index = 0})}); &_tmp; }), b__r__f__set__trampoline_from__set, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 4ULL; &_tmp; }), b__r__f__write__trampoline_from_write);
    {
        uint8 (*_param_bitsize)[3LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[3LL] = malloc(sizeof(*_param_init_val));
        uint8 (*_param_lsb)[3LL] = malloc(sizeof(*_param_lsb));
        for (unsigned _i0 = 0; _i0 < 3; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )(((5ULL + (uint64 )(_i0)) - (5ULL + (uint64 )(_i0))) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((DML_shr(0LL, (int64 )(5ULL + (uint64 )(_i0)), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3728)) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )(((5ULL + (uint64 )(_i0)) - (5ULL + (uint64 )(_i0))) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_lsb)[_i0] = (uint8 )(5ULL + (uint64 )(_i0));
        }
        _tinit_field(&_tr_b_r_f2__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), (void *)((uintptr_t)_param_lsb + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f2"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_b_r__register), ((_identity_t) {.id = 35, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }));
    }
    _tinit___implicit__write_field__field__write(&_tr_b_r_f3____implicit__write_field__field__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )2ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f3"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_b_r__register), ((_identity_t) {.id = 35, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), b__r__f3__write__trampoline_from_write);
    _tinit_unmapped(&_tr_b_r10__unmapped, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r10"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register b.r10"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_b; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "b" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r10"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xffffffffffffffffULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, b.r10.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit_register(&_tr_b_r11__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r11"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register b.r11"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_b; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "b" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r11"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xffffffffffffffffULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, b.r11.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit_register(&_tr_b_r12__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r12"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register b.r12"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_b; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "b" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r12"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xffffffffffffffffULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, b.r12.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit_register(&_tr_b_r4__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r4"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register b.r4"; &_tmp; }), (_each_in_param_t){.base_idx = _each__init__in__b_r4, .num = 4, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_b; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "b" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__b_r4, .num = 3, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__b_r4, .num = 3, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__b_r4, .num = 4, .array_idx = 0, .array_size = 1}, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r4"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 3ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, b.r4.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
}
static void __attribute__((optimize("O0"))) _initialize_traits2(void)
{
    _tinit___implicit__write_field__field__write_unimpl(&_tr_b_r4_f0____implicit__write_field__field__write_unimpl, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f0"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_b_r4__register), ((_identity_t) {.id = 43, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }));
    _tinit___implicit__read_field__field__read_unimpl(&_tr_b_r4_f1____implicit__read_field__field__read_unimpl, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f1"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_b_r4__register), ((_identity_t) {.id = 43, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }));
    _tinit___implicit__read_field___write_field__field__silent_unimpl(&_tr_b_r4_f2____implicit__read_field___write_field__field__silent_unimpl, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )2ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f2"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_b_r4__register), ((_identity_t) {.id = 43, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }));
    {
        uint8 (*_param_bitsize)[3LL] = malloc(sizeof(*_param_bitsize));
        uint64 (*_param_init_val)[3LL] = malloc(sizeof(*_param_init_val));
        uint8 (*_param_lsb)[3LL] = malloc(sizeof(*_param_lsb));
        for (unsigned _i0 = 0; _i0 < 3; ++_i0) {
            (*_param_bitsize)[_i0] = (uint8 )(((5ULL + (uint64 )(_i0)) - (5ULL + (uint64 )(_i0))) + 1ULL);
            (*_param_init_val)[_i0] = (uint64 )((DML_shr(0LL, (int64 )(5ULL + (uint64 )(_i0)), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3728)) & ((int64 )((uint64 )(DML_shl(1LL, (int64 )(((5ULL + (uint64 )(_i0)) - (5ULL + (uint64 )(_i0))) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3366)) - 1ULL)));
            (*_param_lsb)[_i0] = (uint8 )(5ULL + (uint64 )(_i0));
        }
        _tinit___implicit__read_field___write_field__field__unimpl(&_tr_b_r4_f3____implicit__read_field___write_field__field__unimpl, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (void *)((uintptr_t)_param_bitsize + 1), NULL, NULL, (void *)((uintptr_t)_param_init_val + 1), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), (void *)((uintptr_t)_param_lsb + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f3"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_b_r4__register), ((_identity_t) {.id = 43, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }));
    }
    _tinit___implicit__reg_read_as_field___reg_write_as_field__read__write(&_tr_b_r6____implicit__reg_read_as_field___reg_write_as_field__read__write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r6"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register b.r6"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_b; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "b" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r6"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 5ULL; &_tmp; }), b__r6__read__trampoline_from_read, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, b.r6.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), b__r6__write__trampoline_from_write, NULL);
    {
        bool (*_param_mapped)[30LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[30LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 30; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(10ULL + (uint64 )((int64 )(_i0) == 0LL ? 0LL : ((int64 )(_i0) == 1LL ? 1LL : ((int64 )(_i0) == 2LL ? 2LL : ((int64 )(_i0) == 3LL ? 3LL : ((int64 )(_i0) == 4LL ? 4LL : ((int64 )(_i0) == 5LL ? 5LL : ((int64 )(_i0) == 6LL ? 6LL : ((int64 )(_i0) == 7LL ? 7LL : ((int64 )(_i0) == 8LL ? 8LL : ((int64 )(_i0) == 9LL ? 9LL : ((int64 )(_i0) == 10LL ? 10LL : ((int64 )(_i0) == 11LL ? 11LL : ((int64 )(_i0) == 12LL ? 12LL : ((int64 )(_i0) == 13LL ? 13LL : ((int64 )(_i0) == 14LL ? 14LL : ((int64 )(_i0) == 15LL ? 15LL : ((int64 )(_i0) == 16LL ? 16LL : ((int64 )(_i0) == 17LL ? 17LL : ((int64 )(_i0) == 18LL ? 18LL : ((int64 )(_i0) == 19LL ? 19LL : ((int64 )(_i0) == 20LL ? 20LL : ((int64 )(_i0) == 21LL ? 21LL : ((int64 )(_i0) == 22LL ? 22LL : ((int64 )(_i0) == 23LL ? 23LL : ((int64 )(_i0) == 24LL ? 24LL : ((int64 )(_i0) == 25LL ? 25LL : ((int64 )(_i0) == 26LL ? 26LL : ((int64 )(_i0) == 27LL ? 27LL : ((int64 )(_i0) == 28LL ? 28LL : ((int64 )(_i0) == 29LL ? 29LL : 0LL)))))))))))))))))))))))))))))), 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 10ULL + (uint64 )((int64 )(_i0) == 0LL ? 0LL : ((int64 )(_i0) == 1LL ? 1LL : ((int64 )(_i0) == 2LL ? 2LL : ((int64 )(_i0) == 3LL ? 3LL : ((int64 )(_i0) == 4LL ? 4LL : ((int64 )(_i0) == 5LL ? 5LL : ((int64 )(_i0) == 6LL ? 6LL : ((int64 )(_i0) == 7LL ? 7LL : ((int64 )(_i0) == 8LL ? 8LL : ((int64 )(_i0) == 9LL ? 9LL : ((int64 )(_i0) == 10LL ? 10LL : ((int64 )(_i0) == 11LL ? 11LL : ((int64 )(_i0) == 12LL ? 12LL : ((int64 )(_i0) == 13LL ? 13LL : ((int64 )(_i0) == 14LL ? 14LL : ((int64 )(_i0) == 15LL ? 15LL : ((int64 )(_i0) == 16LL ? 16LL : ((int64 )(_i0) == 17LL ? 17LL : ((int64 )(_i0) == 18LL ? 18LL : ((int64 )(_i0) == 19LL ? 19LL : ((int64 )(_i0) == 20LL ? 20LL : ((int64 )(_i0) == 21LL ? 21LL : ((int64 )(_i0) == 22LL ? 22LL : ((int64 )(_i0) == 23LL ? 23LL : ((int64 )(_i0) == 24LL ? 24LL : ((int64 )(_i0) == 25LL ? 25LL : ((int64 )(_i0) == 26LL ? 26LL : ((int64 )(_i0) == 27LL ? 27LL : ((int64 )(_i0) == 28LL ? 28LL : ((int64 )(_i0) == 29LL ? 29LL : 0LL))))))))))))))))))))))))))))));
        }
        _tinit_register(&_tr_b_r8__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r8"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register b.r8[i]"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_b; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "b" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r8"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, b.r8.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    _tinit_register(&_tr_b_r9__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r9"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register b.r9"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_b; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "b" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r9"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xffffffffffffffffULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, b.r9.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit_implement(&_tr_b_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_b_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_b_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_bank(&_tr_b2__bank, offsetof(test_t, b2._after_read_callbacks), offsetof(test_t, b2._after_write_callbacks), offsetof(test_t, b2._before_read_callbacks), offsetof(test_t, b2._before_write_callbacks), offsetof(test_t, b2._cached_bank_obj), offsetof(test_t, b2._connections), (_each_in_param_t){.base_idx = _each__register__in__b2, .num = 6, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "b2"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), b2__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_b2_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_b2_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_b2_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_register(&_tr_b2_r__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register b2.r"; &_tmp; }), (_each_in_param_t){.base_idx = _each__init__in__b2_r, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_b2; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "b2" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__b2_r, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__b2_r, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__b2_r, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), b2__r__read_register__trampoline_from_read_register, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), b2__r__set__trampoline_from__set, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, b2.r.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), b2__r__write_register__trampoline_from_write_register, NULL);
    _tinit___implicit__read_field___write_field__field(&_tr_b2_r_f2____implicit__read_field___write_field__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f2"; &_tmp; }), b2__r__f2__read_field__trampoline_from_read_field, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_b2_r__register), ((_identity_t) {.id = 55, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), b2__r__f2__write_field__trampoline_from_write_field);
    _tinit_register(&_tr_b2_r2__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register b2.r2"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_b2; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "b2" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r2"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 1ULL; &_tmp; }), b2__r2__read_register__trampoline_from_read_register, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, b2.r2.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit_register(&_tr_b2_r3__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r3"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register b2.r3"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_b2; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "b2" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r3"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 2ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, b2.r3.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), b2__r3__write_register__trampoline_from_write_register, NULL);
    _tinit_register(&_tr_b2_r4__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r4"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register b2.r4"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_b2; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "b2" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r4"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 3ULL; &_tmp; }), b2__r4__read_register__trampoline_from_read_register, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, b2.r4.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit_register(&_tr_b2_r5__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r5"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register b2.r5"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_b2; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "b2" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r5"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 4ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, b2.r5.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), b2__r5__write_register__trampoline_from_write_register, NULL);
}
static void __attribute__((optimize("O0"))) _initialize_traits3(void)
{
    _tinit_register(&_tr_b2_r7__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r7"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register b2.r7"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_b2; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "b2" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r7"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 6ULL; &_tmp; }), b2__r7__read_register__trampoline_from_read_register, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), offsetof(test_t, b2.r7.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), b2__r7__write_register__trampoline_from_write_register, NULL);
    _tinit_implement(&_tr_b2_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_b2_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_b2_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_connect(&_tr_c__connect, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "c"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "o|[os]|n"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), (_each_in_param_t){.base_idx = _each__interface__in__c, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "c"; &_tmp; }), offsetof(test_t, c.obj), offsetof(test_t, c.port), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), c__set__trampoline_from_connect, c__validate__trampoline_from_connect, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_interface(&_tr_c_signal__interface, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "signal"; &_tmp; }), offsetof(test_t, c.signal.val));
    _tinit_connect(&_tr_c2__connect, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "c2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "o|[os]|n"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented\012\012Required interfaces: <iface>signal</iface>."; &_tmp; }), (_each_in_param_t){.base_idx = _each__interface__in__c2, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "c2"; &_tmp; }), offsetof(test_t, c2.obj), offsetof(test_t, c2.port), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_interface(&_tr_c2_signal__interface, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "signal"; &_tmp; }), offsetof(test_t, c2.signal.val));
    _tinit_custom_cycle_event(&_tr_custom_ev__custom_cycle_event, ({static event_class_t *const *_tmp __attribute__((aligned(2))); _tmp = &(_send_now_evclass_69); &_tmp; }), custom_ev__destroy__trampoline_from__custom_event, custom_ev__event__trampoline_from__custom_event, custom_ev__get_event_info__trampoline_from__custom_event, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "custom_ev"; &_tmp; }), custom_ev__set_event_info__trampoline_from__custom_event, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }));
    _tinit_attribute(&_tr_enum_attr__attribute, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "enum_attr"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), enum_attr__get__trampoline_from_attribute, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "enum_attr"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), enum_attr__set__trampoline_from_attribute, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit___implicit_custom_time_event__evt(&_tr_ev2____implicit_custom_time_event__evt, ({static event_class_t *const *_tmp __attribute__((aligned(2))); _tmp = &(_send_now_evclass_71); &_tmp; }), ev2__destroy__trampoline_from__custom_event, ev2__event__trampoline_from__custom_event, ev2__get_event_info__trampoline_from__custom_event, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ev2"; &_tmp; }), ev2__set_event_info__trampoline_from__custom_event, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }));
    _tinit_bank(&_tr_miss__bank, offsetof(test_t, miss._after_read_callbacks), offsetof(test_t, miss._after_write_callbacks), offsetof(test_t, miss._before_read_callbacks), offsetof(test_t, miss._before_write_callbacks), offsetof(test_t, miss._cached_bank_obj), offsetof(test_t, miss._connections), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "miss"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), miss__transaction_access__trampoline_from_bank, NULL, miss__unmapped_read__trampoline_from_bank, miss__unmapped_write__trampoline_from_bank, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_miss_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_miss_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_miss_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_miss_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_miss_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_miss_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_bank(&_tr_miss_access__bank, offsetof(test_t, miss_access._after_read_callbacks), offsetof(test_t, miss_access._after_write_callbacks), offsetof(test_t, miss_access._before_read_callbacks), offsetof(test_t, miss_access._before_write_callbacks), offsetof(test_t, miss_access._cached_bank_obj), offsetof(test_t, miss_access._connections), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "miss_access"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), miss_access__transaction_access__trampoline_from_bank, NULL, miss_access__unmapped_read__trampoline_from_bank, miss_access__unmapped_write__trampoline_from_bank, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_miss_access_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
}
static void __attribute__((optimize("O0"))) _initialize_traits4(void)
{
    _tinit_implement(&_tr_miss_access_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_miss_access_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_miss_access_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_miss_access_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_miss_access_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_port(&_tr_p1__port, offsetof(test_t, p1._cached_port_obj), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "p1"; &_tmp; }));
    _tinit_port(&_tr_p2__port, offsetof(test_t, p2._cached_port_obj), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "p2"; &_tmp; }));
    _tinit_port(&_tr_p3__port, offsetof(test_t, p3._cached_port_obj), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "p3"; &_tmp; }));
    _tinit_port(&_tr_pp__port, offsetof(test_t, pp._cached_port_obj), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pp"; &_tmp; }));
    _tinit_bank(&_tr_read_access_memop__bank, offsetof(test_t, read_access_memop._after_read_callbacks), offsetof(test_t, read_access_memop._after_write_callbacks), offsetof(test_t, read_access_memop._before_read_callbacks), offsetof(test_t, read_access_memop._before_write_callbacks), offsetof(test_t, read_access_memop._cached_bank_obj), offsetof(test_t, read_access_memop._connections), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, read_access_memop__io_memory_access__trampoline_from_bank, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "read_access_memop"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), read_access_memop__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_read_access_memop_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_read_access_memop_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_read_access_memop_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_read_access_memop_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_read_access_memop_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_read_access_memop_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_bank(&_tr_rw_access__bank, offsetof(test_t, rw_access._after_read_callbacks), offsetof(test_t, rw_access._after_write_callbacks), offsetof(test_t, rw_access._before_read_callbacks), offsetof(test_t, rw_access._before_write_callbacks), offsetof(test_t, rw_access._cached_bank_obj), offsetof(test_t, rw_access._connections), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "rw_access"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), rw_access__read__trampoline_from_bank, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), rw_access__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), rw_access__write__trampoline_from_bank);
    _tinit_implement(&_tr_rw_access_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_rw_access_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_rw_access_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
}
static void __attribute__((optimize("O0"))) _initialize_traits5(void)
{
    _tinit_implement(&_tr_rw_access_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_rw_access_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_rw_access_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_simple_cycle_event(&_tr_simple_ev__simple_cycle_event, ({static event_class_t *const *_tmp __attribute__((aligned(2))); _tmp = &(_send_now_evclass_104); &_tmp; }), simple_ev__event__trampoline_from__simple_event, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "simple_ev"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }));
    _tinit_simple_time_event(&_tr_simple_ev2__simple_time_event, ({static event_class_t *const *_tmp __attribute__((aligned(2))); _tmp = &(_send_now_evclass_105); &_tmp; }), simple_ev2__event__trampoline_from__simple_event, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "simple_ev2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }));
    _tinit_uint64_time_event(&_tr_uint64_ev__uint64_time_event, ({static event_class_t *const *_tmp __attribute__((aligned(2))); _tmp = &(_send_now_evclass_106); &_tmp; }), uint64_ev__event__trampoline_from__uint64_event, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "uint64_ev"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }));
    _tinit_bank(&_tr_write_access_memop__bank, offsetof(test_t, write_access_memop._after_read_callbacks), offsetof(test_t, write_access_memop._after_write_callbacks), offsetof(test_t, write_access_memop._before_read_callbacks), offsetof(test_t, write_access_memop._before_write_callbacks), offsetof(test_t, write_access_memop._cached_bank_obj), offsetof(test_t, write_access_memop._connections), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, write_access_memop__io_memory_access__trampoline_from_bank, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "write_access_memop"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), write_access_memop__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_write_access_memop_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_write_access_memop_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_write_access_memop_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_write_access_memop_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_write_access_memop_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_write_access_memop_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
}
static void __attribute__((optimize("O0"))) _initialize_traits(void)
{
    _initialize_traits0();
    _initialize_traits1();
    _initialize_traits2();
    _initialize_traits3();
    _initialize_traits4();
    _initialize_traits5();
}
static const uint32 _each__init__in__dev UNUSED = 0;
static const uint32 _each__init__in__b_r UNUSED = 19;
static const uint32 _each__init__in__b_r4 UNUSED = 22;
static const uint32 _each__init__in__b2_r UNUSED = 26;
static const _vtable_list_t _each__init[27] UNUSED = {
    {&_tr_ab__bool_attr.init, 1, 3},
    {&_tr_ad__double_attr.init, 1, 11},
    {&_tr_ai__int64_attr.init, 1, 12},
    {&_tr_au__uint64_attr.init, 1, 27},
    {&_tr_au1__uint64_attr.init, 1, 28},
    {&_tr_b_r__register.init_val.init, 1, 35},
    {&_tr_b_r10__unmapped._register.init_val.init, 1, 36},
    {&_tr_b_r11__register.init_val.init, 1, 37},
    {&_tr_b_r12__register.init_val.init, 1, 38},
    {&_tr_b_r4__register.init_val.init, 1, 43},
    {&_tr_b_r6____implicit__reg_read_as_field___reg_write_as_field__read__write._reg_read_as_field._register.init_val.init, 1, 44},
    {&_tr_b_r8__register.init_val.init, 30, 45},
    {&_tr_b_r9__register.init_val.init, 1, 46},
    {&_tr_b2_r__register.init_val.init, 1, 55},
    {&_tr_b2_r2__register.init_val.init, 1, 56},
    {&_tr_b2_r3__register.init_val.init, 1, 57},
    {&_tr_b2_r4__register.init_val.init, 1, 58},
    {&_tr_b2_r5__register.init_val.init, 1, 59},
    {&_tr_b2_r7__register.init_val.init, 1, 60},
    {&_tr_b_r_f____implicit__read_field___set_field___write_field__field__read__soft_reset_val__write.field.init_val.init, 1, 32},
    {&_tr_b_r_f2__field.init_val.init, 3, 33},
    {&_tr_b_r_f3____implicit__write_field__field__write.field.init_val.init, 1, 34},
    {&_tr_b_r4_f0____implicit__write_field__field__write_unimpl.field.init_val.init, 1, 39},
    {&_tr_b_r4_f1____implicit__read_field__field__read_unimpl.field.init_val.init, 1, 40},
    {&_tr_b_r4_f2____implicit__read_field___write_field__field__silent_unimpl.field.init_val.init, 1, 41},
    {&_tr_b_r4_f3____implicit__read_field___write_field__field__unimpl.field.init_val.init, 3, 42},
    {&_tr_b2_r_f2____implicit__read_field___write_field__field.field.init_val.init, 1, 54}
};
static const _vtable_list_t *const _each__post_init UNUSED = NULL;
static const _vtable_list_t *const _each__destroy UNUSED = NULL;
static const uint32 _each__hard_reset__in__dev UNUSED = 0;
static const _vtable_list_t _each__hard_reset[1] UNUSED = {
    {&_tr_b__hard_reset, 1, 50}
};
static const uint32 _each__soft_reset__in__dev UNUSED = 0;
static const uint32 _each__soft_reset__in__b UNUSED = 1;
static const _vtable_list_t _each__soft_reset[2] UNUSED = {
    {&_tr_b__soft_reset, 1, 50},
    {&_tr_b_r_f____implicit__read_field___set_field___write_field__field__read__soft_reset_val__write.soft_reset_val._soft_reset, 1, 32}
};
static const uint32 _each__register__in__b UNUSED = 0;
static const uint32 _each__register__in__b2 UNUSED = 8;
static const _vtable_list_t _each__register[14] UNUSED = {
    {&_tr_b_r__register, 1, 35},
    {&_tr_b_r10__unmapped._register, 1, 36},
    {&_tr_b_r11__register, 1, 37},
    {&_tr_b_r12__register, 1, 38},
    {&_tr_b_r4__register, 1, 43},
    {&_tr_b_r6____implicit__reg_read_as_field___reg_write_as_field__read__write._reg_read_as_field._register, 1, 44},
    {&_tr_b_r8__register, 30, 45},
    {&_tr_b_r9__register, 1, 46},
    {&_tr_b2_r__register, 1, 55},
    {&_tr_b2_r2__register, 1, 56},
    {&_tr_b2_r3__register, 1, 57},
    {&_tr_b2_r4__register, 1, 58},
    {&_tr_b2_r5__register, 1, 59},
    {&_tr_b2_r7__register, 1, 60}
};
static const uint32 _each__field__in__b_r UNUSED = 0;
static const uint32 _each__field__in__b_r4 UNUSED = 3;
static const uint32 _each__field__in__b2_r UNUSED = 7;
static const _vtable_list_t _each__field[8] UNUSED = {
    {&_tr_b_r_f____implicit__read_field___set_field___write_field__field__read__soft_reset_val__write.field, 1, 32},
    {&_tr_b_r_f2__field, 3, 33},
    {&_tr_b_r_f3____implicit__write_field__field__write.field, 1, 34},
    {&_tr_b_r4_f0____implicit__write_field__field__write_unimpl.field, 1, 39},
    {&_tr_b_r4_f1____implicit__read_field__field__read_unimpl.field, 1, 40},
    {&_tr_b_r4_f2____implicit__read_field___write_field__field__silent_unimpl.field, 1, 41},
    {&_tr_b_r4_f3____implicit__read_field___write_field__field__unimpl.field, 3, 42},
    {&_tr_b2_r_f2____implicit__read_field___write_field__field.field, 1, 54}
};
static const _vtable_list_t *const _each___get_field UNUSED = NULL;
static const uint32 _each___set_field__in__b_r UNUSED = 0;
static const _vtable_list_t _each___set_field[1] UNUSED = {
    {&_tr_b_r_f____implicit__read_field___set_field___write_field__field__read__soft_reset_val__write._set_field, 1, 32}
};
static const uint32 _each___read_field__in__b_r UNUSED = 0;
static const uint32 _each___read_field__in__b_r4 UNUSED = 1;
static const uint32 _each___read_field__in__b2_r UNUSED = 4;
static const _vtable_list_t _each___read_field[5] UNUSED = {
    {&_tr_b_r_f____implicit__read_field___set_field___write_field__field__read__soft_reset_val__write._read_field, 1, 32},
    {&_tr_b_r4_f1____implicit__read_field__field__read_unimpl._read_field, 1, 40},
    {&_tr_b_r4_f2____implicit__read_field___write_field__field__silent_unimpl._read_field, 1, 41},
    {&_tr_b_r4_f3____implicit__read_field___write_field__field__unimpl._read_field, 3, 42},
    {&_tr_b2_r_f2____implicit__read_field___write_field__field._read_field, 1, 54}
};
static const uint32 _each___write_field__in__b_r UNUSED = 0;
static const uint32 _each___write_field__in__b_r4 UNUSED = 2;
static const uint32 _each___write_field__in__b2_r UNUSED = 5;
static const _vtable_list_t _each___write_field[6] UNUSED = {
    {&_tr_b_r_f____implicit__read_field___set_field___write_field__field__read__soft_reset_val__write._write_field, 1, 32},
    {&_tr_b_r_f3____implicit__write_field__field__write._write_field, 1, 34},
    {&_tr_b_r4_f0____implicit__write_field__field__write_unimpl._write_field, 1, 39},
    {&_tr_b_r4_f2____implicit__read_field___write_field__field__silent_unimpl._write_field, 1, 41},
    {&_tr_b_r4_f3____implicit__read_field___write_field__field__unimpl._write_field, 3, 42},
    {&_tr_b2_r_f2____implicit__read_field___write_field__field._write_field, 1, 54}
};
static const uint32 _each__interface__in__c UNUSED = 0;
static const uint32 _each__interface__in__c2 UNUSED = 1;
static const _vtable_list_t _each__interface[2] UNUSED = {
    {&_tr_c_signal__interface, 1, 65},
    {&_tr_c2_signal__interface, 1, 67}
};
static const uint32 _each___conf_attribute__in__dev UNUSED = 0;
static const _vtable_list_t _each___conf_attribute[23] UNUSED = {
    {&_tr_a__attribute._conf_attribute, 1, 2},
    {&_tr_ab__bool_attr.attribute._conf_attribute, 1, 3},
    {&_tr_ad__double_attr.attribute._conf_attribute, 1, 11},
    {&_tr_ai__int64_attr.attribute._conf_attribute, 1, 12},
    {&_tr_au__uint64_attr.attribute._conf_attribute, 1, 27},
    {&_tr_au1__uint64_attr.attribute._conf_attribute, 1, 28},
    {&_tr_b_r__register._conf_attribute, 1, 35},
    {&_tr_b_r10__unmapped._register._conf_attribute, 1, 36},
    {&_tr_b_r11__register._conf_attribute, 1, 37},
    {&_tr_b_r12__register._conf_attribute, 1, 38},
    {&_tr_b_r4__register._conf_attribute, 1, 43},
    {&_tr_b_r6____implicit__reg_read_as_field___reg_write_as_field__read__write._reg_read_as_field._register._conf_attribute, 1, 44},
    {&_tr_b_r8__register._conf_attribute, 30, 45},
    {&_tr_b_r9__register._conf_attribute, 1, 46},
    {&_tr_b2_r__register._conf_attribute, 1, 55},
    {&_tr_b2_r2__register._conf_attribute, 1, 56},
    {&_tr_b2_r3__register._conf_attribute, 1, 57},
    {&_tr_b2_r4__register._conf_attribute, 1, 58},
    {&_tr_b2_r5__register._conf_attribute, 1, 59},
    {&_tr_b2_r7__register._conf_attribute, 1, 60},
    {&_tr_c__connect._conf_attribute, 1, 66},
    {&_tr_c2__connect._conf_attribute, 1, 68},
    {&_tr_enum_attr__attribute._conf_attribute, 1, 70}
};
static const _vtable_list_t *const _each__name UNUSED = NULL;
static const _vtable_list_t *const _each___qname UNUSED = NULL;
static const _vtable_list_t *const _each__desc UNUSED = NULL;
static const _vtable_list_t *const _each__documentation UNUSED = NULL;
static const _vtable_list_t *const _each__limitations UNUSED = NULL;
static const _vtable_list_t *const _each__object UNUSED = NULL;
static const _vtable_list_t *const _each__implement UNUSED = NULL;
static const _vtable_list_t *const _each__bank_transaction UNUSED = NULL;
static const _vtable_list_t *const _each__bank_io_memory UNUSED = NULL;
static const _vtable_list_t *const _each__shown_desc UNUSED = NULL;
static const _vtable_list_t *const _each__bank UNUSED = NULL;
static const _vtable_list_t *const _each__get_val UNUSED = NULL;
static const _vtable_list_t *const _each___get UNUSED = NULL;
static const _vtable_list_t *const _each__get UNUSED = NULL;
static const _vtable_list_t *const _each__set_val UNUSED = NULL;
static const _vtable_list_t *const _each___set UNUSED = NULL;
static const _vtable_list_t *const _each__set UNUSED = NULL;
static const _vtable_list_t *const _each___bitsize UNUSED = NULL;
static const _vtable_list_t *const _each__read_register UNUSED = NULL;
static const _vtable_list_t *const _each__write_register UNUSED = NULL;
static const _vtable_list_t *const _each__init_val UNUSED = NULL;
static const _vtable_list_t *const _each___lsb UNUSED = NULL;
static const _vtable_list_t *const _each__write_field UNUSED = NULL;
static const _vtable_list_t *const _each__read_field UNUSED = NULL;
static const _vtable_list_t *const _each__event UNUSED = NULL;
static const _vtable_list_t *const _each___event UNUSED = NULL;
static const _vtable_list_t *const _each___custom_event UNUSED = NULL;
static const _vtable_list_t *const _each___time_event UNUSED = NULL;
static const _vtable_list_t *const _each__custom_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__evt UNUSED = NULL;
static const _vtable_list_t *const _each___cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each__custom_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___uint64_event UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_time_event UNUSED = NULL;
static const _vtable_list_t *const _each___simple_event UNUSED = NULL;
static const _vtable_list_t *const _each__simple_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__simple_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each__connect UNUSED = NULL;
static const _vtable_list_t *const _each__half_dead UNUSED = NULL;
static const _vtable_list_t *const _each__port UNUSED = NULL;
static const _vtable_list_t *const _each__inferior_y UNUSED = NULL;
static const _vtable_list_t *const _each__inferior_x UNUSED = NULL;
static const _vtable_list_t *const _each__superior3 UNUSED = NULL;
static const _vtable_list_t *const _each__inferior_y2 UNUSED = NULL;
static const _vtable_list_t *const _each__superior2 UNUSED = NULL;
static const _vtable_list_t *const _each__superior1 UNUSED = NULL;
static const _vtable_list_t *const _each__attribute UNUSED = NULL;
static const _vtable_list_t *const _each__bool_attr UNUSED = NULL;
static const _vtable_list_t *const _each__double_attr UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_attr UNUSED = NULL;
static const _vtable_list_t *const _each__int64_attr UNUSED = NULL;
static const _vtable_list_t *const _each__local_no_inline UNUSED = NULL;
static const _vtable_list_t *const _each__t UNUSED = NULL;
static const _vtable_list_t *const _each__unmapped_copy UNUSED = NULL;
static const _vtable_list_t *const _each__unmapped UNUSED = NULL;
static const _vtable_list_t *const _each__write UNUSED = NULL;
static const _vtable_list_t *const _each__read UNUSED = NULL;
static const _vtable_list_t *const _each___simple_write UNUSED = NULL;
static const _vtable_list_t *const _each___reg_or_field UNUSED = NULL;
static const _vtable_list_t *const _each___log_unimpl_write UNUSED = NULL;
static const _vtable_list_t *const _each__write_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each___log_unimpl_read UNUSED = NULL;
static const _vtable_list_t *const _each__read_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__silent_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__soft_reset_val UNUSED = NULL;
static const _vtable_list_t *const _each__function_mapped_bank UNUSED = NULL;
static const _vtable_list_t *const _each__miss_pattern_bank UNUSED = NULL;
static const _vtable_list_t *const _each__device UNUSED = NULL;
static const _vtable_list_t *const _each___reg_write_as_field UNUSED = NULL;
static const _vtable_list_t *const _each___reg_read_as_field UNUSED = NULL;
static const _vtable_list_t *const _each__read_only UNUSED = NULL;
static const _vtable_list_t *const _each__dead UNUSED = NULL;
static const _vtable_list_t *const _each__group UNUSED = NULL;
static const _vtable_list_t *const _each__pseudo_attr UNUSED = NULL;
static const _vtable_list_t *const _each__read_only_attr UNUSED = NULL;
static const _vtable_list_t *const _each__write_only_attr UNUSED = NULL;
static const _vtable_list_t *const _each__init_as_subobj UNUSED = NULL;
static const _vtable_list_t *const _each__subdevice UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each__power_on_reset UNUSED = NULL;
static const _vtable_list_t *const _each___init_val_power_on_reset UNUSED = NULL;
static const _vtable_list_t *const _each__poreset UNUSED = NULL;
static const _vtable_list_t *const _each___init_val_hard_reset UNUSED = NULL;
static const _vtable_list_t *const _each__hreset UNUSED = NULL;
static const _vtable_list_t *const _each___init_val_soft_reset UNUSED = NULL;
static const _vtable_list_t *const _each__sreset UNUSED = NULL;
static const _vtable_list_t *const _each__ignore_write UNUSED = NULL;
static const _vtable_list_t *const _each__read_zero UNUSED = NULL;
static const _vtable_list_t *const _each__write_only UNUSED = NULL;
static const _vtable_list_t *const _each__write_1_clears UNUSED = NULL;
static const _vtable_list_t *const _each__clear_on_read UNUSED = NULL;
static const _vtable_list_t *const _each__write_1_only UNUSED = NULL;
static const _vtable_list_t *const _each__write_0_only UNUSED = NULL;
static const _vtable_list_t *const _each__read_constant UNUSED = NULL;
static const _vtable_list_t *const _each__no_reset UNUSED = NULL;
static const _vtable_list_t *const _each__constant UNUSED = NULL;
static const _vtable_list_t *const _each__silent_constant UNUSED = NULL;
static const _vtable_list_t *const _each__zeros UNUSED = NULL;
static const _vtable_list_t *const _each__ones UNUSED = NULL;
static const _vtable_list_t *const _each__ignore UNUSED = NULL;
static const _vtable_list_t *const _each__reserved UNUSED = NULL;
static const _vtable_list_t *const _each__undocumented UNUSED = NULL;
static const _vtable_list_t *const _each__sticky UNUSED = NULL;
static const _vtable_list_t *const _each__design_limitation UNUSED = NULL;
static const _vtable_list_t *const _each__function_io_memory UNUSED = NULL;
static const _vtable_list_t *const _each__bank_obj UNUSED = NULL;
static const _vtable_list_t *const _each__map_target UNUSED = NULL;
static const _vtable_list_t *const _each__signal_port UNUSED = NULL;
static const _vtable_list_t *const _each__signal_connect UNUSED = NULL;
static const _vtable_list_t *const _each____implicit_function_mapped_bank__miss_pattern_bank UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__read_field___set_field___write_field__field__read__soft_reset_val__write UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__write_field__field__write UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__write_field__field__write_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__read_field__field__read_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__read_field___write_field__field__silent_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__read_field___write_field__field__unimpl UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__reg_read_as_field___reg_write_as_field__read__write UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__read_field___write_field__field UNUSED = NULL;
static const _vtable_list_t *const _each____implicit_custom_time_event__evt UNUSED = NULL;
static void _initialize_typeseq_after_on_hook_hts(void)
{
}
static void _simple_event_0_callback(conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _simple_event_data_t *data = (_simple_event_data_t *)_data;
    _DML_M_p(_dev);
    if (data) {
        _free_simple_event_data(*data);
        MM_FREE(data);
    }
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _simple_event_only_domains_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, NULL, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_only_domains_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, 0, NULL, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return out;
}

static void _cancel_simple_delay_events(conf_object_t *_obj, conf_object_t *_clock, const _identity_t *_domain)
{
    int (*_pred)(lang_void *, lang_void *) UNUSED = _domain ? _simple_event_predicate : NULL;
    SIM_event_cancel_time(_clock, _evclass_p, _obj, _pred, (lang_void *)_domain);
}
static void _cancel_simple_events(conf_object_t *_obj, _identity_t _domain)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (!SIM_marked_for_deletion(_obj) && SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), &_domain);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), &_domain);
    }
    _DML_cancel_afters_in_detached_hook_queues(_dev->_detached_hook_queue_stack, _domain);
}

static void _initialize_identity_ht(void)
{
    ht_insert_str(&_id_info_ht, "test", &_id_infos[0]);
    for (uint64 i = 0; i < 113; ++i) {
        ht_insert_str(&_id_info_ht, _id_infos[i].logname, &_id_infos[i]);
    }
}
static void _register_events(conf_class_t *class)
{
    _send_now_evclass_69 = SIM_register_event("custom_ev", class, 0, _DML_EV_custom_ev____callback, _DML_EV_custom_ev____destroy, _DML_EV_custom_ev____get_event_info, _DML_EV_custom_ev____set_event_info, _DML_EV_custom_ev____describe_event);
    _send_now_evclass_71 = SIM_register_event("ev2", class, 0, _DML_EV_ev2____callback, _DML_EV_ev2____destroy, _DML_EV_ev2____get_event_info, _DML_EV_ev2____set_event_info, _DML_EV_ev2____describe_event);
    _send_now_evclass_104 = SIM_register_event("simple_ev", class, 0, _DML_EV_simple_ev____callback, _DML_EV_simple_ev____destroy, _DML_EV_simple_ev____get_event_info, _DML_EV_simple_ev____set_event_info, _DML_EV_simple_ev____describe_event);
    _send_now_evclass_105 = SIM_register_event("simple_ev2", class, 0, _DML_EV_simple_ev2____callback, _DML_EV_simple_ev2____destroy, _DML_EV_simple_ev2____get_event_info, _DML_EV_simple_ev2____set_event_info, _DML_EV_simple_ev2____describe_event);
    _send_now_evclass_106 = SIM_register_event("uint64_ev", class, 0, _DML_EV_uint64_ev____callback, _DML_EV_uint64_ev____destroy, _DML_EV_uint64_ev____get_event_info, _DML_EV_uint64_ev____set_event_info, _DML_EV_uint64_ev____describe_event);
    _evclass_p = SIM_register_event("p", class, 0, _simple_event_0_callback, _destroy_simple_event_data, _simple_event_only_domains_get_value, _simple_event_only_domains_set_value, NULL);
}

static void _init_port_objs(test_t *_dev)
{
    _dev->access._obj = _init_port_object(&_dev->obj, "bank.access", 0, NULL);
    for (int _i0 = 0; _i0 < 16; ++_i0) {
        strbuf_t portname = sb_newf("bank.arr[%d]", _i0);
        _dev->arr._obj[_i0] = _init_port_object(&_dev->obj, sb_str(&portname), 1, _indices_[_i0]);
        sb_free(&portname);
    }
    for (int _i0 = 0; _i0 < 16; ++_i0) {
        strbuf_t portname = sb_newf("bank.arri[%d]", _i0);
        _dev->arri._obj[_i0] = _init_port_object(&_dev->obj, sb_str(&portname), 1, _indices_[_i0]);
        sb_free(&portname);
    }
    _dev->b._obj = _init_port_object(&_dev->obj, "bank.b", 0, NULL);
    _dev->b2._obj = _init_port_object(&_dev->obj, "bank.b2", 0, NULL);
    _dev->miss._obj = _init_port_object(&_dev->obj, "bank.miss", 0, NULL);
    _dev->miss_access._obj = _init_port_object(&_dev->obj, "bank.miss_access", 0, NULL);
    _dev->p1._obj = _init_port_object(&_dev->obj, "port.p1", 0, NULL);
    _dev->p2._obj = _init_port_object(&_dev->obj, "port.p2", 0, NULL);
    _dev->p3._obj = _init_port_object(&_dev->obj, "port.p3", 0, NULL);
    _dev->pp._obj = _init_port_object(&_dev->obj, "port.pp", 0, NULL);
    _dev->read_access_memop._obj = _init_port_object(&_dev->obj, "bank.read_access_memop", 0, NULL);
    _dev->rw_access._obj = _init_port_object(&_dev->obj, "bank.rw_access", 0, NULL);
    _dev->write_access_memop._obj = _init_port_object(&_dev->obj, "bank.write_access_memop", 0, NULL);
}
static void _init_static_vars(test_t *_dev)
{
}

// DML serialization functions
static attr_value_t _trampoline_DML_M__get_attribute_attr_trampoline(conf_object_t *_obj, void  *info)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    attr_value_t result = _DML_M__get_attribute_attr_trampoline(_dev, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static set_error_t _trampoline_DML_M__set_attribute_attr_trampoline(conf_object_t *_obj, attr_value_t *val, void  *info)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    set_error_t result = _DML_M__set_attribute_attr_trampoline(_dev, val, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static set_error_t _trampoline_DML_M__set_attribute_attr(conf_object_t *_obj, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset, attr_value_t *val)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    set_error_t result = _DML_M__set_attribute_attr(_dev, _conf_info, start_dim, flat_index_offset, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static attr_value_t _trampoline_DML_M__get_attribute_attr(conf_object_t *_obj, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    attr_value_t result = _DML_M__get_attribute_attr(_dev, _conf_info, start_dim, flat_index_offset);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static const uint32 _indices_[16][1] UNUSED = {{0},
    {1},
    {2},
    {3},
    {4},
    {5},
    {6},
    {7},
    {8},
    {9},
    {10},
    {11},
    {12},
    {13},
    {14},
    {15}};

