[2025-09-16 20:31:42] START suite=cs trace=cloud9_phase5_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2331264 heartbeat IPC: 4.29 cumulative IPC: 4.29 (Simulation time: 00 hr 00 min 22 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4500743 cumulative IPC: 4.444 (Simulation time: 00 hr 00 min 43 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4500743 cumulative IPC: 4.444 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4500744 heartbeat IPC: 4.609 cumulative IPC: 5 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 15572272 heartbeat IPC: 0.9032 cumulative IPC: 0.9032 (Simulation time: 00 hr 01 min 24 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 26560863 heartbeat IPC: 0.91 cumulative IPC: 0.9066 (Simulation time: 00 hr 02 min 05 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core1.trace.xz")
Heartbeat CPU 0 instructions: 50000010 cycles: 37181209 heartbeat IPC: 0.9416 cumulative IPC: 0.918 (Simulation time: 00 hr 02 min 39 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 48244787 heartbeat IPC: 0.9039 cumulative IPC: 0.9144 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 59468109 heartbeat IPC: 0.891 cumulative IPC: 0.9096 (Simulation time: 00 hr 04 min 12 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 70619054 heartbeat IPC: 0.8968 cumulative IPC: 0.9075 (Simulation time: 00 hr 05 min 22 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 81459627 heartbeat IPC: 0.9225 cumulative IPC: 0.9096 (Simulation time: 00 hr 06 min 29 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000021 cycles: 92261307 heartbeat IPC: 0.9258 cumulative IPC: 0.9116 (Simulation time: 00 hr 07 min 32 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 103374439 heartbeat IPC: 0.8998 cumulative IPC: 0.9103 (Simulation time: 00 hr 08 min 35 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 110083055 cumulative IPC: 0.9084 (Simulation time: 00 hr 09 min 44 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 110083055 cumulative IPC: 0.9084 (Simulation time: 00 hr 09 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9084 instructions: 100000001 cycles: 110083055
CPU 0 Branch Prediction Accuracy: 96.82% MPKI: 0.5716 Average ROB Occupancy at Mispredict: 959.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.5638
BRANCH_INDIRECT: 0.00396
BRANCH_CONDITIONAL: 0.00378
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 105517
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 255.11667
REPLAY_LOAD: 95.49372
NON_REPLAY_LOAD: 53.360657

== Total ==
ADDR_TRANS: 30614
REPLAY_LOAD: 22823
NON_REPLAY_LOAD: 52080

== Counts ==
ADDR_TRANS: 120
REPLAY_LOAD: 239
NON_REPLAY_LOAD: 976

cpu0->cpu0_STLB TOTAL        ACCESS:     102265 HIT:      97487 MISS:       4778 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     102265 HIT:      97487 MISS:       4778 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 283.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     407917 HIT:     211577 MISS:     196340 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     237447 HIT:      58133 MISS:     179314 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      23754 HIT:      16320 MISS:       7434 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     136841 HIT:     136771 MISS:         70 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9875 HIT:        353 MISS:       9522 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 89.72 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   11854959 HIT:   11841452 MISS:      13507 MSHR_MERGE:       3786
cpu0->cpu0_L1I LOAD         ACCESS:   11854959 HIT:   11841452 MISS:      13507 MSHR_MERGE:       3786
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 56.53 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   18996763 HIT:   18641615 MISS:     355148 MSHR_MERGE:      93793
cpu0->cpu0_L1D LOAD         ACCESS:   12810191 HIT:   12531205 MISS:     278986 MSHR_MERGE:      51260
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6175728 HIT:    6109497 MISS:      66231 MSHR_MERGE:      42477
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10844 HIT:        913 MISS:       9931 MSHR_MERGE:         56
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 76.57 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10092414 HIT:   10088379 MISS:       4035 MSHR_MERGE:       2117
cpu0->cpu0_ITLB LOAD         ACCESS:   10092414 HIT:   10088379 MISS:       4035 MSHR_MERGE:       2117
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 53.69 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18891195 HIT:   18780742 MISS:     110453 MSHR_MERGE:      10106
cpu0->cpu0_DTLB LOAD         ACCESS:   18891195 HIT:   18780742 MISS:     110453 MSHR_MERGE:      10106
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 17.42 cycles
cpu0->LLC TOTAL        ACCESS:     298121 HIT:     150889 MISS:     147232 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     179314 HIT:      46761 MISS:     132553 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       7434 HIT:        787 MISS:       6647 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     101851 HIT:     101742 MISS:        109 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9522 HIT:       1599 MISS:       7923 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 85.27 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        402
  ROW_BUFFER_MISS:     146720
  AVG DBUS CONGESTED CYCLE: 6.944
Channel 0 WQ ROW_BUFFER_HIT:       7548
  ROW_BUFFER_MISS:      75241
  FULL:          0
Channel 0 REFRESHES ISSUED:       9173

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        32587        17740        17541        29895
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6           23          197         1485
  STLB miss resolved @ L2C                0            8            8           88          564
  STLB miss resolved @ LLC                0           17           31          472         1653
  STLB miss resolved @ MEM                0           14          177         1445         6629

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               2334           19          554          158          229
---------------------------------------------------------------
  STLB miss resolved @ L1D                6            2            0           12          114
  STLB miss resolved @ L2C                2            0            2            8            6
  STLB miss resolved @ LLC               22            2           10           25           62
  STLB miss resolved @ MEM               37            4            8           46          387
[2025-09-16 20:41:26] END   suite=cs trace=cloud9_phase5_core1 (rc=0)
