Tvoj pÃ´vodnÃ½ kÃ³d implementuje **synchronizovanÃ½ debounce** mechanizmus pre mechanickÃ© tlaÄidlo. Je funkÄnÃ½ a beÅ¾ne pouÅ¾Ã­vanÃ½, ale mÃ¡ niekoÄ¾ko oblastÃ­ na zlepÅ¡enie, najmÃ¤ ak sa mÃ¡ syntetizovaÅ¥ v **Quartus (Intel FPGA)** a pouÅ¾iÅ¥ v reÃ¡lnych systÃ©moch.

---

## ğŸ” **AnalÃ½za pÃ´vodnÃ©ho kÃ³du**

### âœ”ï¸ Plusy:

* DvojitÃ¡ synchronizÃ¡cia (`PB_sync_0`, `PB_sync_1`) â†’ sprÃ¡vne odstraÅˆuje metastabilitu.
* PouÅ¾itie 16-bitovÃ©ho ÄÃ­taÄa â†’ robustnÃ½ spÃ´sob potlaÄenia zÃ¡kmitov (glitchov).
* Detekcia prechodov (`PB_down`, `PB_up`) je sprÃ¡vne rieÅ¡enÃ¡ ako **jednohÄºbkovÃ© pulzy**.

### â— Nedostatky:

1. **NejasnÃ© oddelenie medzi synchronizÃ¡ciou, debounce logikou a FSM**.
2. **`PB_state` je aktualizovanÃ½ v tom istom `always` bloku ako ÄÃ­taÄ**, Äo robÃ­ logiku menej Äistou.
3. **MoÅ¾nÃ© glitchy pri generovanÃ­ `PB_down` a `PB_up`**, lebo sÃº to ÄistÃ© kombinÃ¡cie vÃ½stupov bez registrÃ¡cie.
4. **NevyhnutnosÅ¥ resetu**: chÃ½ba asynchrÃ³nny alebo synchrÃ³nny reset â€“ nevyhovuje v niektorÃ½ch FPGA aplikÃ¡ciÃ¡ch.
5. **VÃ½stupy `PB_down`, `PB_up` nie sÃº registrovanÃ©**, Äo mÃ´Å¾e spÃ´sobiÅ¥ problÃ©my pri ich pouÅ¾itÃ­ v inÃ½ch synchrÃ³nnych moduloch.

---

## âœ… **VylepÅ¡enÃ½ nÃ¡vrh â€“ Ciele**

* PouÅ¾itie **oddelenÃ½ch logickÃ½ch blokov** pre synchronizÃ¡ciu, debounce ÄÃ­taÄ a vÃ½stupnÃº logiku.
* RegistrovanÃ© vÃ½stupy pre **PB\_down** a **PB\_up**.
* Pridanie **resetu**.
* ZabezpeÄenie **jednohodinovÃ©ho pulzu** pre prechody.
* Kompatibilita so **synthÃ©zou v Quartus**.

---

## ğŸ§¾ **VylepÅ¡enÃ½ a syntetizovateÄ¾nÃ½ SystemVerilog kÃ³d**

```systemverilog
module PushButton_Debouncer #(
    parameter integer COUNTER_WIDTH = 16
)(
    input  logic clk,
    input  logic rst,       // synchronous reset, active high
    input  logic PB_n,      // active-low tlaÄidlo, glitchy

    output logic PB_state,  // 1 = stlaÄenÃ©, 0 = nie je stlaÄenÃ©
    output logic PB_down,   // 1 clk pulse na stlaÄenie
    output logic PB_up      // 1 clk pulse na uvoÄ¾nenie
);

    // 1. SynchronizÃ¡cia do clk domÃ©ny (inverznÃ½ vstup na active-high)
    logic pb_sync_0, pb_sync_1;
    always_ff @(posedge clk) begin
        pb_sync_0 <= ~PB_n;
        pb_sync_1 <= pb_sync_0;
    end

    // 2. Debounce ÄÃ­taÄ
    logic [COUNTER_WIDTH-1:0] debounce_cnt;
    logic pb_changed = (PB_state != pb_sync_1);
    logic debounce_done = &debounce_cnt; // vÅ¡etky bity sÃº 1 => overflow

    always_ff @(posedge clk) begin
        if (rst) begin
            debounce_cnt <= 0;
            PB_state     <= 0;
        end else if (pb_changed) begin
            debounce_cnt <= debounce_cnt + 1;
            if (debounce_done) begin
                PB_state <= pb_sync_1;
                debounce_cnt <= 0;  // reset counter po potvrdenÃ­ zmeny
            end
        end else begin
            debounce_cnt <= 0;
        end
    end

    // 3. Detekcia hrÃ¡n (prechodov)
    logic PB_state_d;

    always_ff @(posedge clk) begin
        if (rst)
            PB_state_d <= 0;
        else
            PB_state_d <= PB_state;
    end

    assign PB_down = (PB_state == 1) && (PB_state_d == 0); // rising edge
    assign PB_up   = (PB_state == 0) && (PB_state_d == 1); // falling edge

endmodule
```

---

## ğŸ§  **PoznÃ¡mky k pouÅ¾itiu vo FPGA (Quartus):**

* Funguje bez problÃ©mov vo **Quartus Prime**, vÅ¡etko je registrovanÃ©.
* Ak mÃ¡Å¡ veÄ¾a vstupov, odporÃºÄa sa parametrizovaÅ¥ `COUNTER_WIDTH` podÄ¾a poÅ¾adovanej dÄºÅ¾ky debouncingu.
* V prÃ­pade pouÅ¾itia s viacnÃ¡sobnÃ½mi tlaÄidlami, mÃ´Å¾eÅ¡ tento modul replikovaÅ¥ alebo upraviÅ¥ na pole.

---

Ak chceÅ¡, viem ti pripraviÅ¥ aj **testbench** alebo **variant pre viacero tlaÄidiel (parametrizovanÃ½ vektormi)**. ChceÅ¡?
