0.4
2016.2
E:/Coding Projects/CECS 201 FALL 2019/project_6/project_6.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
E:/Coding Projects/CECS 201 FALL 2019/project_6/project_6.srcs/sim_1/new/four_bit_adder_tb.v,1573173428,verilog,,,,,,,,,,,
E:/Coding Projects/CECS 201 FALL 2019/project_6/project_6.srcs/sources_1/new/four_bit_adder.v,1573001660,verilog,,,,,,,,,,,
E:/Coding Projects/CECS 201 FALL 2019/project_6/project_6.srcs/sources_1/new/full_adder.v,1572572690,verilog,,,,,,,,,,,
