// Seed: 2234652340
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input tri0 id_2,
    output uwire id_3
);
  wire id_5;
endmodule
module module_1 (
    output logic id_0,
    output tri0  id_1,
    output tri   id_2,
    input  tri1  id_3,
    input  tri   id_4
);
  parameter id_6 = 1;
  parameter id_7 = (id_6);
  parameter id_8 = -1'b0;
  always @(posedge 1'b0) begin : LABEL_0
    if (1)
      if (id_7) id_0 <= "" + 1'h0 - -1 - id_4;
      else begin : LABEL_1
        `define pp_9 0
        return 1;
      end
  end
  wire id_10;
  ;
  assign id_2 = id_7 ? -1 : id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
