# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sat Jan 11 14:11:35 2025


##### DESIGN INFO #######################################################

Top View:                "MMU"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                         Requested     Requested     Clock                                                        Clock                     Clock
Clock                                         Frequency     Period        Type                                                         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     48.0 MHz      20.830        inferred                                                     Autoconstr_clkgroup_0     10   
DRAM_HOLD_TIME|D_Q3_derived_clock             48.0 MHz      20.830        derived (from DELAY_OSCILLATOR|DELAY_CLK_inferred_clock)     Autoconstr_clkgroup_0     1    
MMU|PHI_0                                     284.8 MHz     3.511         inferred                                                     Autoconstr_clkgroup_1     22   
System                                        1.0 MHz       1000.000      system                                                       system_clkgroup           0    
======================================================================================================================================================================
