ARM GAS  /tmp/ccpCzC8b.s 			page 1


   1              		.arch armv8.1-m.main
   2              		.fpu fpv5-d16
   3              		.arch_extension dsp
   4              		.arch_extension fp
   5              		.arch_extension fp.dp
   6              		.arch_extension mve
   7              		.arch_extension mve.fp
   8              		.eabi_attribute 5, "cortex-m55"
   9              		.eabi_attribute 28, 1
  10              		.eabi_attribute 20, 1
  11              		.eabi_attribute 21, 1
  12              		.eabi_attribute 23, 3
  13              		.eabi_attribute 24, 1
  14              		.eabi_attribute 25, 1
  15              		.eabi_attribute 26, 1
  16              		.eabi_attribute 30, 6
  17              		.eabi_attribute 34, 1
  18              		.eabi_attribute 38, 1
  19              		.eabi_attribute 18, 4
  20              		.file	"ll_aton_runtime.c"
  21              		.text
  22              	.Ltext0:
  23              		.cfi_sections	.debug_frame
  24              		.file 1 "Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c"
  25              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
  26              		.align	1
  27              		.syntax unified
  28              		.thumb
  29              		.thumb_func
  31              	__NVIC_EnableIRQ:
  32              	.LFB155:
  33              		.file 2 "STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h"
   1:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**************************************************************************//**
   2:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * @file     core_cm55.h
   3:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * @brief    CMSIS Cortex-M55 Core Peripheral Access Layer Header File
   4:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * @version  V1.2.4
   5:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * @date     21. April 2022
   6:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
   7:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*
   8:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * Copyright (c) 2018-2022 Arm Limited. All rights reserved.
   9:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  10:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * SPDX-License-Identifier: Apache-2.0
  11:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  12:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * not use this file except in compliance with the License.
  14:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * You may obtain a copy of the License at
  15:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  16:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  18:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * Unless required by applicable law or agreed to in writing, software
  19:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * See the License for the specific language governing permissions and
  22:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * limitations under the License.
  23:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  24:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  25:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if   defined ( __ICCARM__ )
ARM GAS  /tmp/ccpCzC8b.s 			page 2


  26:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #pragma system_include                        /* treat file as system include file for MISRA chec
  27:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined (__clang__)
  28:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #pragma clang system_header                   /* treat file as system include file */
  29:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __GNUC__ )
  30:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #pragma GCC diagnostic ignored "-Wpedantic"   /* disable pedantic warning due to unnamed structs/
  31:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
  32:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  33:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CORE_CM55_H_GENERIC
  34:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CORE_CM55_H_GENERIC
  35:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  36:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include <stdint.h>
  37:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  38:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
  39:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  extern "C" {
  40:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
  41:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  42:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
  43:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  44:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   CMSIS violates the following MISRA-C:2004 rules:
  45:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  46:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  47:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      Function definitions in header files are used to allow 'inlining'.
  48:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  49:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  50:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      Unions are used for effective representation of core registers.
  51:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  52:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  53:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      Function-like macros are used to allow more efficient code.
  54:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  55:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  56:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  57:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
  58:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *                 CMSIS definitions
  59:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
  61:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup Cortex_M55
  62:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
  63:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  64:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  65:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include "cmsis_version.h"
  66:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  67:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*  CMSIS CM55 definitions */
  68:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CM55_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:
  69:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CM55_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [15:
  70:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CM55_CMSIS_VERSION       ((__CM55_CMSIS_VERSION_MAIN << 16U) | \
  71:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                                      __CM55_CMSIS_VERSION_SUB           )     /*!< \deprecated CMSI
  72:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  73:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CORTEX_M                      (55U)                                 /*!< Cortex-M Core */
  74:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  75:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined ( __CC_ARM )
  76:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #error Legacy Arm Compiler does not support Armv8.1-M target architecture.
  77:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  78:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined __ARM_FP
  79:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  80:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
  81:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
  82:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
ARM GAS  /tmp/ccpCzC8b.s 			page 3


  83:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
  84:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
  85:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
  86:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
  87:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
  88:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  89:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined(__ARM_FEATURE_DSP)
  90:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
  91:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
  92:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
  93:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
  94:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       0U
  95:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
  96:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
  97:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
  98:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
  99:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __GNUC__ )
 101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined(__ARM_FEATURE_DSP)
 113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
 115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED         0U
 118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
 121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __ICCARM__ )
 124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined __ARMVFP__
 125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined(__ARM_FEATURE_DSP)
 136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
 138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
ARM GAS  /tmp/ccpCzC8b.s 			page 4


 140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED         0U
 141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
 144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __TI_ARM__ )
 147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined __TI_VFP_SUPPORT__
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __TASKING__ )
 159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined __FPU_VFP__
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __CSMC__ )
 171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if ( __CSMC__ & 0x400U)
 172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* __CORE_CM55_H_GENERIC */
 192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CMSIS_GENERIC
 194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CORE_CM55_H_DEPENDANT
 196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CORE_CM55_H_DEPENDANT
ARM GAS  /tmp/ccpCzC8b.s 			page 5


 197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  extern "C" {
 200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* check device defines and use defaults */
 203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined __CHECK_DEVICE_DEFINES
 204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __CM55_REV
 205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __CM55_REV               0x0000U
 206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__CM55_REV not defined in device header file; using default!"
 207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __FPU_PRESENT
 210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_PRESENT             0U
 211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if __FPU_PRESENT != 0U
 215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #ifndef __FPU_DP
 216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_DP             0U
 217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #warning "__FPU_DP not defined in device header file; using default!"
 218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __MPU_PRESENT
 222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __MPU_PRESENT             0U
 223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __ICACHE_PRESENT
 227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __ICACHE_PRESENT          0U
 228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __DCACHE_PRESENT
 232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DCACHE_PRESENT          0U
 233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __VTOR_PRESENT
 237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __VTOR_PRESENT             1U
 238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __PMU_PRESENT
 242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __PMU_PRESENT             0U
 243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__PMU_PRESENT not defined in device header file; using default!"
 244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if __PMU_PRESENT != 0U
 247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #ifndef __PMU_NUM_EVENTCNT
 248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __PMU_NUM_EVENTCNT      8U
 249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #warning "__PMU_NUM_EVENTCNT not defined in device header file; using default!"
 250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #elif (__PMU_NUM_EVENTCNT > 8 || __PMU_NUM_EVENTCNT < 2)
 251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #error "__PMU_NUM_EVENTCNT is out of range in device header file!" */
 252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
ARM GAS  /tmp/ccpCzC8b.s 			page 6


 254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __SAUREGION_PRESENT
 256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __SAUREGION_PRESENT       0U
 257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __DSP_PRESENT
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_PRESENT             0U
 262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__DSP_PRESENT not defined in device header file; using default!"
 263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __NVIC_PRIO_BITS
 266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __NVIC_PRIO_BITS          3U
 267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __Vendor_SysTickConfig
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __Vendor_SysTickConfig    0U
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* IO definitions (access restrictions to peripheral registers) */
 277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     <strong>IO Type Qualifiers</strong> are used
 281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     \li to specify the access to peripheral variables.
 282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     \li for automatic generation of peripheral register debug information.
 283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
 284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
 287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* following defines should be used for structure members */
 293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group Cortex_M55 */
 298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
 302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *                 Register Abstraction
 303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   Core Register contain:
 304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Register
 305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core NVIC Register
 306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core EWIC Register
 307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SCB Register
 308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SysTick Register
 309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Debug Register
 310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core PMU Register
ARM GAS  /tmp/ccpCzC8b.s 			page 7


 311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core MPU Register
 312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SAU Register
 313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core FPU Register
 314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
 315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
 319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
 322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Core Register type definitions.
 324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } APSR_Type;
 345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* APSR Register Definitions */
 347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
ARM GAS  /tmp/ccpCzC8b.s 			page 8


 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } IPSR_Type;
 378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* IPSR Register Definitions */
 380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } xPSR_Type;
 405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* xPSR Register Definitions */
 407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 9


 425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Control Registers (CONTROL).
 437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
 444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
 445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
 446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
 447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } CONTROL_Type;
 450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* CONTROL Register Definitions */
 452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SFPA_Pos                    3U                                            /*!< CONT
 453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONT
 454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_CORE */
 465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
 469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Type definitions for the NVIC Registers
 471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
 478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[16U];
 481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
ARM GAS  /tmp/ccpCzC8b.s 			page 10


 482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RSERVED1[16U];
 483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[16U];
 485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[16U];
 487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[16U];
 489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Regis
 490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[16U];
 491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[580U];
 493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }  NVIC_Type;
 495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Software Triggered Interrupt Register Definitions */
 497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_NVIC */
 501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
 505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the System Control Block Registers
 507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the System Control Block (SCB).
 512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
 514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
ARM GAS  /tmp/ccpCzC8b.s 			page 11


 539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Regist
 540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[21U];
 541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFSR;                   /*!< Offset: 0x0E4 (R/W)  Secure Fault Status Register */
 542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFAR;                   /*!< Offset: 0x0E8 (R/W)  Secure Fault Address Register */
 543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[69U];
 544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RFSR;                   /*!< Offset: 0x204 (R/W)  RAS Fault Status Register */
 546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[14U];
 547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
 551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[1U];
 553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t BPIALL;                 /*!< Offset: 0x278 ( /W)  Branch Predictor Invalidate All 
 562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } SCB_Type;
 563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB CPUID Register Definitions */
 565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Interrupt Control State Register Definitions */
 581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB 
 582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB 
 583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB 
 585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB 
 586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB 
 588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB 
 589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 12


 596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB 
 603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB 
 604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Vector Table Offset Register Definitions */
 621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB 
 635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB 
 636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB 
 638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB 
 639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_IESB_Pos                  5U                                            /*!< SCB 
 644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_IESB_Msk                 (1UL << SCB_AIRCR_IESB_Pos)                    /*!< SCB 
 645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_DIT_Pos                   4U                                            /*!< SCB 
 647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_DIT_Msk                  (1UL << SCB_AIRCR_DIT_Pos)                     /*!< SCB 
 648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB 
 650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB 
 651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
ARM GAS  /tmp/ccpCzC8b.s 			page 13


 653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB System Control Register Definitions */
 659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB 
 663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB 
 664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Configuration Control Register Definitions */
 672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_TRD_Pos                    20U                                            /*!< SCB 
 673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_TRD_Msk                    (1UL << SCB_CCR_TRD_Pos)                       /*!< SCB 
 674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_LOB_Pos                    19U                                            /*!< SCB 
 676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_LOB_Msk                    (1UL << SCB_CCR_LOB_Pos)                       /*!< SCB 
 677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BP_Pos                     18U                                            /*!< SCB 
 679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_IC_Pos                     17U                                            /*!< SCB 
 682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DC_Pos                     16U                                            /*!< SCB 
 685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB 
 688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB 
 689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB System Handler Control and State Register Definitions */
 703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB 
 704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB 
 705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB 
 707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB 
 708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB 
ARM GAS  /tmp/ccpCzC8b.s 			page 14


 710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB 
 711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB 
 746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB 
 747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB 
 749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB 
 750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB 
 755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB 
 756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Configurable Fault Status Register Definitions */
 764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 15


 767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB 
 822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB 
 823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 16


 824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Hard Fault Status Register Definitions */
 837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Debug Fault Status Register Definitions */
 847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_PMU_Pos                    5U                                            /*!< SCB 
 848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_PMU_Msk                   (1UL << SCB_DFSR_PMU_Pos)                      /*!< SCB 
 849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Non-Secure Access Control Register Definitions */
 866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB 
 867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB 
 868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB 
 870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB 
 871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP7_Pos                   7U                                            /*!< SCB 
 873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP7_Msk                  (1UL << SCB_NSACR_CP7_Pos)                     /*!< SCB 
 874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP6_Pos                   6U                                            /*!< SCB 
 876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP6_Msk                  (1UL << SCB_NSACR_CP6_Pos)                     /*!< SCB 
 877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP5_Pos                   5U                                            /*!< SCB 
 879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP5_Msk                  (1UL << SCB_NSACR_CP5_Pos)                     /*!< SCB 
 880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 17


 881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP4_Pos                   4U                                            /*!< SCB 
 882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP4_Msk                  (1UL << SCB_NSACR_CP4_Pos)                     /*!< SCB 
 883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP3_Pos                   3U                                            /*!< SCB 
 885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP3_Msk                  (1UL << SCB_NSACR_CP3_Pos)                     /*!< SCB 
 886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP2_Pos                   2U                                            /*!< SCB 
 888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP2_Msk                  (1UL << SCB_NSACR_CP2_Pos)                     /*!< SCB 
 889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP1_Pos                   1U                                            /*!< SCB 
 891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP1_Msk                  (1UL << SCB_NSACR_CP1_Pos)                     /*!< SCB 
 892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP0_Pos                   0U                                            /*!< SCB 
 894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP0_Msk                  (1UL /*<< SCB_NSACR_CP0_Pos*/)                 /*!< SCB 
 895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Debug Feature Register 0 Definitions */
 897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_UDE_Pos                 28U                                            /*!< SCB 
 898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_UDE_Msk                 (0xFUL << SCB_ID_DFR_UDE_Pos)                  /*!< SCB 
 899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_MProfDbg_Pos            20U                                            /*!< SCB 
 901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_MProfDbg_Msk            (0xFUL << SCB_ID_DFR_MProfDbg_Pos)             /*!< SCB 
 902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Cache Level ID Register Definitions */
 904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Cache Type Register Definitions */
 911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Cache Size ID Register Definitions */
 927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
ARM GAS  /tmp/ccpCzC8b.s 			page 18


 938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Cache Size Selection Register Definitions */
 949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Software Triggered Interrupt Register Definitions */
 956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB RAS Fault Status Register Definitions */
 960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_V_Pos                     31U                                            /*!< SCB 
 961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_V_Msk                     (1UL << SCB_RFSR_V_Pos)                        /*!< SCB 
 962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 963:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_IS_Pos                    16U                                            /*!< SCB 
 964:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_IS_Msk                    (0x7FFFUL << SCB_RFSR_IS_Pos)                  /*!< SCB 
 965:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 966:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_UET_Pos                    0U                                            /*!< SCB 
 967:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_UET_Msk                   (3UL /*<< SCB_RFSR_UET_Pos*/)                  /*!< SCB 
 968:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 969:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 970:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 971:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 972:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 973:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 974:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 976:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 978:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 980:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 981:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 982:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 984:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 985:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 986:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 987:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 988:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 989:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 990:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SCB */
 991:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 992:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 993:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
ARM GAS  /tmp/ccpCzC8b.s 			page 19


 995:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_ICB Implementation Control Block register (ICB)
 996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Implementation Control Block Register
 997:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 999:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1000:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1001:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Implementation Control Block (ICB).
1002:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1003:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1004:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1005:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1U];
1006:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
1007:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
1008:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Regis
1009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } ICB_Type;
1010:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Auxiliary Control Register Definitions */
1012:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUW_Pos     27U                                               /*!< ACTL
1013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUW_Msk     (1UL << ICB_ACTLR_DISCRITAXIRUW_Pos)              /*!< ACTL
1014:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1015:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISDI_Pos             16U                                               /*!< ACTL
1016:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISDI_Msk             (3UL << ICB_ACTLR_DISDI_Pos)                      /*!< ACTL
1017:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1018:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUR_Pos     15U                                               /*!< ACTL
1019:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUR_Msk     (1UL << ICB_ACTLR_DISCRITAXIRUR_Pos)              /*!< ACTL
1020:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1021:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_Pos        14U                                               /*!< ACTL
1022:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_Msk        (1UL << ICB_ACTLR_EVENTBUSEN_Pos)                 /*!< ACTL
1023:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1024:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_S_Pos      13U                                               /*!< ACTL
1025:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_S_Msk      (1UL << ICB_ACTLR_EVENTBUSEN_S_Pos)               /*!< ACTL
1026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1027:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISITMATBFLUSH_Pos    12U                                               /*!< ACTL
1028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISITMATBFLUSH_Msk    (1UL << ICB_ACTLR_DISITMATBFLUSH_Pos)             /*!< ACTL
1029:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISNWAMODE_Pos        11U                                               /*!< ACTL
1031:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISNWAMODE_Msk        (1UL << ICB_ACTLR_DISNWAMODE_Pos)                 /*!< ACTL
1032:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1033:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_FPEXCODIS_Pos         10U                                               /*!< ACTL
1034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_FPEXCODIS_Msk         (1UL << ICB_ACTLR_FPEXCODIS_Pos)                  /*!< ACTL
1035:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1036:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAP_Pos            7U                                               /*!< ACTL
1037:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAP_Msk           (1UL << ICB_ACTLR_DISOLAP_Pos)                    /*!< ACTL
1038:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1039:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAPS_Pos           6U                                               /*!< ACTL
1040:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAPS_Msk          (1UL << ICB_ACTLR_DISOLAPS_Pos)                   /*!< ACTL
1041:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1042:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOBR_Pos            5U                                               /*!< ACTL
1043:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOBR_Msk           (1UL << ICB_ACTLR_DISLOBR_Pos)                    /*!< ACTL
1044:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1045:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLO_Pos              4U                                               /*!< ACTL
1046:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLO_Msk             (1UL << ICB_ACTLR_DISLO_Pos)                      /*!< ACTL
1047:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1048:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOLEP_Pos           3U                                               /*!< ACTL
1049:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOLEP_Msk          (1UL << ICB_ACTLR_DISLOLEP_Pos)                   /*!< ACTL
1050:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1051:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISFOLD_Pos            2U                                               /*!< ACTL
ARM GAS  /tmp/ccpCzC8b.s 			page 20


1052:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISFOLD_Msk           (1UL << ICB_ACTLR_DISFOLD_Pos)                    /*!< ACTL
1053:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1054:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Interrupt Controller Type Register Definitions */
1055:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ICTR_INTLINESNUM_Pos         0U                                               /*!< ICTR
1056:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< ICB_ICTR_INTLINESNUM_Pos*/)           /*!< ICTR
1057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1058:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_ICB */
1059:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1060:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1061:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1062:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1063:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
1064:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the System Timer Registers.
1065:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1066:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1067:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1068:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1069:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the System Timer (SysTick).
1070:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1071:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1072:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1073:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
1074:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
1075:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
1076:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
1077:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } SysTick_Type;
1078:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1079:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SysTick Control / Status Register Definitions */
1080:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
1081:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
1082:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1083:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
1084:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
1085:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1086:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
1087:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
1088:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1089:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
1090:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
1091:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1092:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SysTick Reload Register Definitions */
1093:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
1094:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
1095:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1096:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SysTick Current Register Definitions */
1097:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
1098:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
1099:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SysTick Calibration Register Definitions */
1101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
1102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
1103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
1105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
1106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
1108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
ARM GAS  /tmp/ccpCzC8b.s 			page 21


1109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SysTick */
1111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  union
1126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
1127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[864U];
1132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[15U];
1134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[15U];
1136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[32U];
1138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[43U];
1139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
1142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register
1143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[3U];
1144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  ITM Device Type Register */
1145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } ITM_Type;
1158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ITM Stimulus Port Register Definitions */
1160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM 
1161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM 
1162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM 
1164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM 
1165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 22


1166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ITM Trace Privilege Register Definitions */
1167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
1169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ITM Trace Control Register Definitions */
1171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM 
1175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM 
1176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM 
1181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM 
1182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM 
1184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM 
1185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ITM Lock Status Register Definitions */
1202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_ITM */
1212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
ARM GAS  /tmp/ccpCzC8b.s 			page 23


1223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[1U];
1236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[1U];
1238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[1U];
1240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[1U];
1242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
1244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[1U];
1246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[1U];
1248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED8[1U];
1250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
1251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED9[1U];
1252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
1253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED10[1U];
1254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
1255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED11[1U];
1256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
1257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED12[1U];
1258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
1259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED13[1U];
1260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
1261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED14[1U];
1262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
1263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED15[1U];
1264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
1265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED16[1U];
1266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
1267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED17[1U];
1268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
1269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED18[1U];
1270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
1271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED19[1U];
1272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
1273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED20[1U];
1274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
1275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED21[1U];
1276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
1277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED22[1U];
1278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
1279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED23[1U];
ARM GAS  /tmp/ccpCzC8b.s 			page 24


1280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
1281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED24[1U];
1282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
1283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED25[1U];
1284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
1285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED26[1U];
1286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
1287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED27[1U];
1288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
1289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED28[1U];
1290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
1291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED29[1U];
1292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
1293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED30[1U];
1294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
1295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED31[1U];
1296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
1297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED32[934U];
1298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED33[1U];
1300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
1301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } DWT_Type;
1302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Control Register Definitions */
1304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTR
1320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTR
1321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 25


1337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT CPI Count Register Definitions */
1362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Exception Overhead Count Register Definitions */
1366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Sleep Count Register Definitions */
1370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT LSU Count Register Definitions */
1374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Folded-instruction Count Register Definitions */
1378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Comparator Function Register Definitions */
1382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUN
1383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUN
1384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUN
1392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUN
1393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 26


1394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUN
1395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUN
1396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_DWT */
1398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup MemSysCtl_Type     Memory System Control Registers (IMPLEMENTATION DEFINED)
1403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Memory System Control Registers (MEMSYSCTL)
1404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Memory System Control Registers (MEMSYSCTL).
1409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MSCR;                   /*!< Offset: 0x000 (R/W)  Memory System Control Register *
1413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PFCR;                   /*!< Offset: 0x004 (R/W)  Prefetcher Control Register */
1414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[2U];
1415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x010 (R/W)  ITCM Control Register */
1416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x014 (R/W)  DTCM Control Register */
1417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PAHBCR;                 /*!< Offset: 0x018 (R/W)  P-AHB Control Register */
1418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[313U];
1419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_CTRL;              /*!< Offset: 0x500 (R/W)  ITGU Control Register */
1420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_CFG;               /*!< Offset: 0x504 (R/W)  ITGU Configuration Register */
1421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[2U];
1422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_LUT[16U];          /*!< Offset: 0x510 (R/W)  ITGU Look Up Table Register */
1423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[44U];
1424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_CTRL;              /*!< Offset: 0x600 (R/W)  DTGU Control Registers */
1425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_CFG;               /*!< Offset: 0x604 (R/W)  DTGU Configuration Register */
1426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[2U];
1427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_LUT[16U];          /*!< Offset: 0x610 (R/W)  DTGU Look Up Table Register */
1428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } MemSysCtl_Type;
1429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL Memory System Control Register (MSCR) Register Definitions */
1431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_CPWRDN_Pos          17U                                         /*!< MEMSYSC
1432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_CPWRDN_Msk          (0x1UL << MEMSYSCTL_MSCR_CPWRDN_Pos)        /*!< MEMSYSC
1433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCCLEAN_Pos         16U                                         /*!< MEMSYSC
1435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCCLEAN_Msk         (0x1UL << MEMSYSCTL_MSCR_DCCLEAN_Pos)       /*!< MEMSYSC
1436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ICACTIVE_Pos        13U                                         /*!< MEMSYSC
1438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ICACTIVE_Msk        (0x1UL << MEMSYSCTL_MSCR_ICACTIVE_Pos)      /*!< MEMSYSC
1439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCACTIVE_Pos        12U                                         /*!< MEMSYSC
1441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCACTIVE_Msk        (0x1UL << MEMSYSCTL_MSCR_DCACTIVE_Pos)      /*!< MEMSYSC
1442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_TECCCHKDIS_Pos       4U                                         /*!< MEMSYSC
1444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_TECCCHKDIS_Msk      (0x1UL << MEMSYSCTL_MSCR_TECCCHKDIS_Pos)    /*!< MEMSYSC
1445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_EVECCFAULT_Pos       3U                                         /*!< MEMSYSC
1447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_EVECCFAULT_Msk      (0x1UL << MEMSYSCTL_MSCR_EVECCFAULT_Pos)    /*!< MEMSYSC
1448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_FORCEWT_Pos          2U                                         /*!< MEMSYSC
1450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_FORCEWT_Msk         (0x1UL << MEMSYSCTL_MSCR_FORCEWT_Pos)       /*!< MEMSYSC
ARM GAS  /tmp/ccpCzC8b.s 			page 27


1451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ECCEN_Pos            1U                                         /*!< MEMSYSC
1453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ECCEN_Msk           (0x1UL << MEMSYSCTL_MSCR_ECCEN_Pos)         /*!< MEMSYSC
1454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL Prefetcher Control Register (PFCR) Register Definitions */
1456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_OS_Pos           7U                                         /*!< MEMSYSC
1457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_OS_Msk          (0x7UL << MEMSYSCTL_PFCR_MAX_OS_Pos)        /*!< MEMSYSC
1458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_LA_Pos           4U                                         /*!< MEMSYSC
1460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_LA_Msk          (0x7UL << MEMSYSCTL_PFCR_MAX_LA_Pos)        /*!< MEMSYSC
1461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MIN_LA_Pos           1U                                         /*!< MEMSYSC
1463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MIN_LA_Msk          (0x7UL << MEMSYSCTL_PFCR_MIN_LA_Pos)        /*!< MEMSYSC
1464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_ENABLE_Pos           0U                                         /*!< MEMSYSC
1466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_ENABLE_Msk          (0x1UL /*<< MEMSYSCTL_PFCR_ENABLE_Pos*/)    /*!< MEMSYSC
1467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL ITCM Control Register (ITCMCR) Register Definitions */
1469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_SZ_Pos             3U                                         /*!< MEMSYSC
1470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_SZ_Msk            (0xFUL << MEMSYSCTL_ITCMCR_SZ_Pos)          /*!< MEMSYSC
1471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_EN_Pos             0U                                         /*!< MEMSYSC
1473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_EN_Msk            (0x1UL /*<< MEMSYSCTL_ITCMCR_EN_Pos*/)      /*!< MEMSYSC
1474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL DTCM Control Register (DTCMCR) Register Definitions */
1476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_SZ_Pos             3U                                         /*!< MEMSYSC
1477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_SZ_Msk            (0xFUL << MEMSYSCTL_DTCMCR_SZ_Pos)          /*!< MEMSYSC
1478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_EN_Pos             0U                                         /*!< MEMSYSC
1480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_EN_Msk            (0x1UL /*<< MEMSYSCTL_DTCMCR_EN_Pos*/)      /*!< MEMSYSC
1481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL P-AHB Control Register (PAHBCR) Register Definitions */
1483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_SZ_Pos             1U                                         /*!< MEMSYSC
1484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_SZ_Msk            (0x7UL << MEMSYSCTL_PAHBCR_SZ_Pos)          /*!< MEMSYSC
1485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_EN_Pos             0U                                         /*!< MEMSYSC
1487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_EN_Msk            (0x1UL /*<< MEMSYSCTL_PAHBCR_EN_Pos*/)      /*!< MEMSYSC
1488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL ITGU Control Register (ITGU_CTRL) Register Definitions */
1490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DEREN_Pos       1U                                         /*!< MEMSYSC
1491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DEREN_Msk      (0x1UL << MEMSYSCTL_ITGU_CTRL_DEREN_Pos)    /*!< MEMSYSC
1492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DBFEN_Pos       0U                                         /*!< MEMSYSC
1494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DBFEN_Msk      (0x1UL /*<< MEMSYSCTL_ITGU_CTRL_DBFEN_Pos*/) /*!< MEMSYS
1495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL ITGU Configuration Register (ITGU_CFG) Register Definitions */
1497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_PRESENT_Pos     31U                                         /*!< MEMSYSC
1498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_PRESENT_Msk     (0x1UL << MEMSYSCTL_ITGU_CFG_PRESENT_Pos)   /*!< MEMSYSC
1499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos      8U                                         /*!< MEMSYSC
1501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk     (0xFUL << MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos)   /*!< MEMSYSC
1502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_BLKSZ_Pos        0U                                         /*!< MEMSYSC
1504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_BLKSZ_Msk       (0xFUL /*<< MEMSYSCTL_ITGU_CFG_BLKSZ_Pos*/) /*!< MEMSYSC
1505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL DTGU Control Registers (DTGU_CTRL) Register Definitions */
1507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DEREN_Pos       1U                                         /*!< MEMSYSC
ARM GAS  /tmp/ccpCzC8b.s 			page 28


1508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DEREN_Msk      (0x1UL << MEMSYSCTL_DTGU_CTRL_DEREN_Pos)    /*!< MEMSYSC
1509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DBFEN_Pos       0U                                         /*!< MEMSYSC
1511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DBFEN_Msk      (0x1UL /*<< MEMSYSCTL_DTGU_CTRL_DBFEN_Pos*/) /*!< MEMSYS
1512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL DTGU Configuration Register (DTGU_CFG) Register Definitions */
1514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_PRESENT_Pos     31U                                         /*!< MEMSYSC
1515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_PRESENT_Msk     (0x1UL << MEMSYSCTL_DTGU_CFG_PRESENT_Pos)   /*!< MEMSYSC
1516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos      8U                                         /*!< MEMSYSC
1518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk     (0xFUL << MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos)   /*!< MEMSYSC
1519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_BLKSZ_Pos        0U                                         /*!< MEMSYSC
1521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_BLKSZ_Msk       (0xFUL /*<< MEMSYSCTL_DTGU_CFG_BLKSZ_Pos*/) /*!< MEMSYSC
1522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group MemSysCtl_Type */
1525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup PwrModCtl_Type     Power Mode Control Registers
1530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Power Mode Control Registers (PWRMODCTL)
1531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Power Mode Control Registers (PWRMODCTL).
1536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPDLPSTATE;             /*!< Offset: 0x000 (R/W)  Core Power Domain Low Power Stat
1540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DPDLPSTATE;             /*!< Offset: 0x004 (R/W)  Debug Power Domain Low Power Sta
1541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } PwrModCtl_Type;
1542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* PWRMODCTL Core Power Domain Low Power State (CPDLPSTATE) Register Definitions */
1544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos   8U                                              /*!< PW
1545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk  (0x3UL << PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos)     /*!< PW
1546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos   4U                                              /*!< PW
1548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk  (0x3UL << PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos)     /*!< PW
1549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos   0U                                              /*!< PW
1551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk  (0x3UL /*<< PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos*/) /*!< PW
1552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* PWRMODCTL Debug Power Domain Low Power State (DPDLPSTATE) Register Definitions */
1554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos   0U                                              /*!< PW
1555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk  (0x3UL /*<< PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos*/) /*!< PW
1556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group PwrModCtl_Type */
1558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup EWIC_Type     External Wakeup Interrupt Controller Registers
1563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the External Wakeup Interrupt Controller Registers (EWIC)
1564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
ARM GAS  /tmp/ccpCzC8b.s 			page 29


1565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the External Wakeup Interrupt Controller Registers (EWIC).
1569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t EVENTSPR;               /*!< Offset: 0x000 ( /W)  Event Set Pending Register */
1573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[31U];
1574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EVENTMASKA;             /*!< Offset: 0x080 (R/W)  Event Mask A Register */
1575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EVENTMASK[15];          /*!< Offset: 0x084 (R/W)  Event Mask Register */
1576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } EWIC_Type;
1577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* EWIC External Wakeup Interrupt Controller (EVENTSPR) Register Definitions */
1579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_EDBGREQ_Pos   2U                                                 /*!< EWIC EV
1580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_EDBGREQ_Msk  (0x1UL << EWIC_EVENTSPR_EDBGREQ_Pos)                /*!< EWIC EV
1581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_NMI_Pos   1U                                                     /*!< EWIC EV
1583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_NMI_Msk  (0x1UL << EWIC_EVENTSPR_NMI_Pos)                        /*!< EWIC EV
1584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_EVENT_Pos   0U                                                   /*!< EWIC EV
1586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_EVENT_Msk  (0x1UL /*<< EWIC_EVENTSPR_EVENT_Pos*/)                /*!< EWIC EV
1587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* EWIC External Wakeup Interrupt Controller (EVENTMASKA) Register Definitions */
1589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_EDBGREQ_Pos   2U                                               /*!< EWIC EV
1590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_EDBGREQ_Msk  (0x1UL << EWIC_EVENTMASKA_EDBGREQ_Pos)            /*!< EWIC EV
1591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_NMI_Pos   1U                                                   /*!< EWIC EV
1593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_NMI_Msk  (0x1UL << EWIC_EVENTMASKA_NMI_Pos)                    /*!< EWIC EV
1594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_EVENT_Pos   0U                                                 /*!< EWIC EV
1596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_EVENT_Msk  (0x1UL /*<< EWIC_EVENTMASKA_EVENT_Pos*/)            /*!< EWIC EV
1597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* EWIC External Wakeup Interrupt Controller (EVENTMASK) Register Definitions */
1599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASK_IRQ_Pos   0U                                                    /*!< EWIC EV
1600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASK_IRQ_Msk  (0xFFFFFFFFUL /*<< EWIC_EVENTMASKA_IRQ_Pos*/)          /*!< EWIC EV
1601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group EWIC_Type */
1603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup ErrBnk_Type     Error Banking Registers (IMPLEMENTATION DEFINED)
1608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Error Banking Registers (ERRBNK)
1609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Error Banking Registers (ERRBNK).
1614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IEBR0;                  /*!< Offset: 0x000 (R/W)  Instruction Cache Error Bank Reg
1618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IEBR1;                  /*!< Offset: 0x004 (R/W)  Instruction Cache Error Bank Reg
1619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEBR0;                  /*!< Offset: 0x010 (R/W)  Data Cache Error Bank Register 0
1621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEBR1;                  /*!< Offset: 0x014 (R/W)  Data Cache Error Bank Register 1
ARM GAS  /tmp/ccpCzC8b.s 			page 30


1622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[2U];
1623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TEBR0;                  /*!< Offset: 0x020 (R/W)  TCM Error Bank Register 0 */
1624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[1U];
1625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TEBR1;                  /*!< Offset: 0x028 (R/W)  TCM Error Bank Register 1 */
1626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } ErrBnk_Type;
1627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK Instruction Cache Error Bank Register 0 (IEBR0) Register Definitions */
1629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_SWDEF_Msk             (0x3UL << ERRBNK_IEBR0_SWDEF_Pos)           /*!< ERRBNK 
1631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_BANK_Pos              16U                                         /*!< ERRBNK 
1633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_BANK_Msk              (0x1UL << ERRBNK_IEBR0_BANK_Pos)            /*!< ERRBNK 
1634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCATION_Msk          (0x3FFFUL << ERRBNK_IEBR0_LOCATION_Pos)     /*!< ERRBNK 
1637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCKED_Msk            (0x1UL << ERRBNK_IEBR0_LOCKED_Pos)          /*!< ERRBNK 
1640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_VALID_Msk             (0x1UL << /*ERRBNK_IEBR0_VALID_Pos*/)       /*!< ERRBNK 
1643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK Instruction Cache Error Bank Register 1 (IEBR1) Register Definitions */
1645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_SWDEF_Msk             (0x3UL << ERRBNK_IEBR1_SWDEF_Pos)           /*!< ERRBNK 
1647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_BANK_Pos              16U                                         /*!< ERRBNK 
1649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_BANK_Msk              (0x1UL << ERRBNK_IEBR1_BANK_Pos)            /*!< ERRBNK 
1650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCATION_Msk          (0x3FFFUL << ERRBNK_IEBR1_LOCATION_Pos)     /*!< ERRBNK 
1653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCKED_Msk            (0x1UL << ERRBNK_IEBR1_LOCKED_Pos)          /*!< ERRBNK 
1656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_VALID_Msk             (0x1UL << /*ERRBNK_IEBR1_VALID_Pos*/)       /*!< ERRBNK 
1659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK Data Cache Error Bank Register 0 (DEBR0) Register Definitions */
1661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_SWDEF_Msk             (0x3UL << ERRBNK_DEBR0_SWDEF_Pos)           /*!< ERRBNK 
1663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_TYPE_Pos              17U                                         /*!< ERRBNK 
1665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_TYPE_Msk              (0x1UL << ERRBNK_DEBR0_TYPE_Pos)            /*!< ERRBNK 
1666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_BANK_Pos              16U                                         /*!< ERRBNK 
1668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_BANK_Msk              (0x1UL << ERRBNK_DEBR0_BANK_Pos)            /*!< ERRBNK 
1669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCATION_Msk          (0x3FFFUL << ERRBNK_DEBR0_LOCATION_Pos)     /*!< ERRBNK 
1672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCKED_Msk            (0x1UL << ERRBNK_DEBR0_LOCKED_Pos)          /*!< ERRBNK 
1675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_VALID_Msk             (0x1UL << /*ERRBNK_DEBR0_VALID_Pos*/)       /*!< ERRBNK 
1678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 31


1679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK Data Cache Error Bank Register 1 (DEBR1) Register Definitions */
1680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_SWDEF_Msk             (0x3UL << ERRBNK_DEBR1_SWDEF_Pos)           /*!< ERRBNK 
1682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_TYPE_Pos              17U                                         /*!< ERRBNK 
1684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_TYPE_Msk              (0x1UL << ERRBNK_DEBR1_TYPE_Pos)            /*!< ERRBNK 
1685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_BANK_Pos              16U                                         /*!< ERRBNK 
1687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_BANK_Msk              (0x1UL << ERRBNK_DEBR1_BANK_Pos)            /*!< ERRBNK 
1688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCATION_Msk          (0x3FFFUL << ERRBNK_DEBR1_LOCATION_Pos)     /*!< ERRBNK 
1691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCKED_Msk            (0x1UL << ERRBNK_DEBR1_LOCKED_Pos)          /*!< ERRBNK 
1694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_VALID_Msk             (0x1UL << /*ERRBNK_DEBR1_VALID_Pos*/)       /*!< ERRBNK 
1697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK TCM Error Bank Register 0 (TEBR0) Register Definitions */
1699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_SWDEF_Msk             (0x3UL << ERRBNK_TEBR0_SWDEF_Pos)           /*!< ERRBNK 
1701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_POISON_Pos            28U                                         /*!< ERRBNK 
1703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_POISON_Msk            (0x1UL << ERRBNK_TEBR0_POISON_Pos)          /*!< ERRBNK 
1704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_TYPE_Pos              27U                                         /*!< ERRBNK 
1706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_TYPE_Msk              (0x1UL << ERRBNK_TEBR0_TYPE_Pos)            /*!< ERRBNK 
1707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_BANK_Pos              24U                                         /*!< ERRBNK 
1709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_BANK_Msk              (0x3UL << ERRBNK_TEBR0_BANK_Pos)            /*!< ERRBNK 
1710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCATION_Msk          (0x3FFFFFUL << ERRBNK_TEBR0_LOCATION_Pos)   /*!< ERRBNK 
1713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCKED_Msk            (0x1UL << ERRBNK_TEBR0_LOCKED_Pos)          /*!< ERRBNK 
1716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_VALID_Msk             (0x1UL << /*ERRBNK_TEBR0_VALID_Pos*/)       /*!< ERRBNK 
1719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK TCM Error Bank Register 1 (TEBR1) Register Definitions */
1721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_SWDEF_Msk             (0x3UL << ERRBNK_TEBR1_SWDEF_Pos)           /*!< ERRBNK 
1723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_POISON_Pos            28U                                         /*!< ERRBNK 
1725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_POISON_Msk            (0x1UL << ERRBNK_TEBR1_POISON_Pos)          /*!< ERRBNK 
1726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_TYPE_Pos              27U                                         /*!< ERRBNK 
1728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_TYPE_Msk              (0x1UL << ERRBNK_TEBR1_TYPE_Pos)            /*!< ERRBNK 
1729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_BANK_Pos              24U                                         /*!< ERRBNK 
1731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_BANK_Msk              (0x3UL << ERRBNK_TEBR1_BANK_Pos)            /*!< ERRBNK 
1732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCATION_Msk          (0x3FFFFFUL << ERRBNK_TEBR1_LOCATION_Pos)   /*!< ERRBNK 
1735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 32


1736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCKED_Msk            (0x1UL << ERRBNK_TEBR1_LOCKED_Pos)          /*!< ERRBNK 
1738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_VALID_Msk             (0x1UL << /*ERRBNK_TEBR1_VALID_Pos*/)       /*!< ERRBNK 
1741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group ErrBnk_Type */
1743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup PrcCfgInf_Type     Processor Configuration Information Registers (IMPLEMENTATION DEFINE
1748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Processor Configuration Information Registerss (PRCCFGINF)
1749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Processor Configuration Information Registerss (PRCCFGINF).
1754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t CFGINFOSEL;             /*!< Offset: 0x000 ( /W)  Processor Configuration Informat
1758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CFGINFORD;              /*!< Offset: 0x004 (R/ )  Processor Configuration Informat
1759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } PrcCfgInf_Type;
1760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* PRCCFGINF Processor Configuration Information Selection Register (CFGINFOSEL) Definitions */
1762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* PRCCFGINF Processor Configuration Information Read Data Register (CFGINFORD) Definitions */
1764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group PrcCfgInf_Type */
1766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup STL_Type     Software Test Library Observation Registers
1771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Software Test Library Observation Registerss (STL)
1772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Software Test Library Observation Registerss (STL).
1777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLNVICPENDOR;          /*!< Offset: 0x000 (R/ )  NVIC Pending Priority Tree Regis
1781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLNVICACTVOR;          /*!< Offset: 0x004 (R/ )  NVIC Active Priority Tree Regist
1782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t STLIDMPUSR;             /*!< Offset: 0x010 ( /W)  MPU Sanple Register */
1784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLIMPUOR;              /*!< Offset: 0x014 (R/ )  MPU Region Hit Register */
1785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLD0MPUOR;             /*!< Offset: 0x018 (R/ )  MPU Memory Attributes Register 0
1786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLD1MPUOR;             /*!< Offset: 0x01C (R/ )  MPU Memory Attributes Register 1
1787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } STL_Type;
1789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLNVICPENDOR) Definitions */
1791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_VALID_Pos        18U                                         /*!< STL STL
1792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_VALID_Msk        (0x1UL << STL_STLNVICPENDOR_VALID_Pos)      /*!< STL STL
ARM GAS  /tmp/ccpCzC8b.s 			page 33


1793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_TARGET_Pos       17U                                         /*!< STL STL
1795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_TARGET_Msk       (0x1UL << STL_STLNVICPENDOR_TARGET_Pos)     /*!< STL STL
1796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_PRIORITY_Pos      9U                                         /*!< STL STL
1798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_PRIORITY_Msk     (0xFFUL << STL_STLNVICPENDOR_PRIORITY_Pos)  /*!< STL STL
1799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_INTNUM_Pos        0U                                         /*!< STL STL
1801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_INTNUM_Msk       (0x1FFUL /*<< STL_STLNVICPENDOR_INTNUM_Pos*/) /*!< STL S
1802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLNVICACTVOR) Definitions */
1804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_VALID_Pos        18U                                         /*!< STL STL
1805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_VALID_Msk        (0x1UL << STL_STLNVICACTVOR_VALID_Pos)      /*!< STL STL
1806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_TARGET_Pos       17U                                         /*!< STL STL
1808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_TARGET_Msk       (0x1UL << STL_STLNVICACTVOR_TARGET_Pos)     /*!< STL STL
1809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_PRIORITY_Pos      9U                                         /*!< STL STL
1811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_PRIORITY_Msk     (0xFFUL << STL_STLNVICACTVOR_PRIORITY_Pos)  /*!< STL STL
1812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_INTNUM_Pos        0U                                         /*!< STL STL
1814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_INTNUM_Msk       (0x1FFUL /*<< STL_STLNVICACTVOR_INTNUM_Pos*/) /*!< STL S
1815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLIDMPUSR) Definitions */
1817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_ADDR_Pos             5U                                         /*!< STL STL
1818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_ADDR_Msk            (0x7FFFFFFUL << STL_STLIDMPUSR_ADDR_Pos)    /*!< STL STL
1819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_INSTR_Pos            2U                                         /*!< STL STL
1821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_INSTR_Msk           (0x1UL << STL_STLIDMPUSR_INSTR_Pos)         /*!< STL STL
1822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_DATA_Pos             1U                                         /*!< STL STL
1824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_DATA_Msk            (0x1UL << STL_STLIDMPUSR_DATA_Pos)          /*!< STL STL
1825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLIMPUOR) Definitions */
1827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_HITREGION_Pos         9U                                         /*!< STL STL
1828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_HITREGION_Msk        (0xFFUL << STL_STLIMPUOR_HITREGION_Pos)     /*!< STL STL
1829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_ATTR_Pos              0U                                         /*!< STL STL
1831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_ATTR_Msk             (0x1FFUL /*<< STL_STLIMPUOR_ATTR_Pos*/)     /*!< STL STL
1832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLD0MPUOR) Definitions */
1834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_HITREGION_Pos        9U                                         /*!< STL STL
1835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_HITREGION_Msk       (0xFFUL << STL_STLD0MPUOR_HITREGION_Pos)    /*!< STL STL
1836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_ATTR_Pos             0U                                         /*!< STL STL
1838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_ATTR_Msk            (0x1FFUL /*<< STL_STLD0MPUOR_ATTR_Pos*/)    /*!< STL STL
1839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLD1MPUOR) Definitions */
1841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_HITREGION_Pos        9U                                         /*!< STL STL
1842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_HITREGION_Msk       (0xFFUL << STL_STLD1MPUOR_HITREGION_Pos)    /*!< STL STL
1843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_ATTR_Pos             0U                                         /*!< STL STL
1845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_ATTR_Msk            (0x1FFUL /*<< STL_STLD1MPUOR_ATTR_Pos*/)    /*!< STL STL
1846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group STL_Type */
1848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 34


1850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Sizes Re
1863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Sizes Regi
1864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[55U];
1867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[131U];
1869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control
1872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[809U];
1873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  Software Lock Access Register */
1874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  Software Lock Status Register */
1875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[4U];
1876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0xFC8 (R/ )  Device Identifier Register */
1877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Register */
1878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } TPI_Type;
1879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Selected Pin Protocol Register Definitions */
1885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Formatter and Flush Status Register Definitions */
1889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Formatter and Flush Control Register Definitions */
1902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFC
1906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFC
ARM GAS  /tmp/ccpCzC8b.s 			page 35


1907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_EnFmt_Pos                  0U                                         /*!< TPI FFC
1909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_EnFmt_Msk                 (0x3UL << /*TPI_FFCR_EnFmt_Pos*/)           /*!< TPI FFC
1910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Periodic Synchronization Control Register Definitions */
1912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_PSCR_PSCount_Pos                0U                                         /*!< TPI PSC
1913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_PSCR_PSCount_Msk               (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/)        /*!< TPI PSC
1914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Software Lock Status Register Definitions */
1916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_nTT_Pos                     1U                                         /*!< TPI LSR
1917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_nTT_Msk                    (0x1UL << TPI_LSR_nTT_Pos)                  /*!< TPI LSR
1918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_SLK_Pos                     1U                                         /*!< TPI LSR
1920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_SLK_Msk                    (0x1UL << TPI_LSR_SLK_Pos)                  /*!< TPI LSR
1921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_SLI_Pos                     0U                                         /*!< TPI LSR
1923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_SLI_Msk                    (0x1UL /*<< TPI_LSR_SLI_Pos*/)              /*!< TPI LSR
1924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI DEVID Register Definitions */
1926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEV
1936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEV
1937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI DEVTYPE Register Definitions */
1939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_TPI */
1946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
1948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_PMU     Performance Monitoring Unit (PMU)
1951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Performance Monitoring Unit (PMU)
1952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Performance Monitoring Unit (PMU).
1957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EVCNTR[__PMU_NUM_EVENTCNT];        /*!< Offset: 0x0 (R/W)    PMU Event Counter Reg
1961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if __PMU_NUM_EVENTCNT<31
1962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[31U-__PMU_NUM_EVENTCNT];
1963:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
ARM GAS  /tmp/ccpCzC8b.s 			page 36


1964:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCNTR;                             /*!< Offset: 0x7C (R/W)   PMU Cycle Counter Reg
1965:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[224];
1966:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EVTYPER[__PMU_NUM_EVENTCNT];       /*!< Offset: 0x400 (R/W)  PMU Event Type and Fi
1967:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if __PMU_NUM_EVENTCNT<31
1968:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[31U-__PMU_NUM_EVENTCNT];
1969:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
1970:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCFILTR;                           /*!< Offset: 0x47C (R/W)  PMU Cycle Counter Fil
1971:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[480];
1972:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CNTENSET;                          /*!< Offset: 0xC00 (R/W)  PMU Count Enable Set 
1973:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[7];
1974:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CNTENCLR;                          /*!< Offset: 0xC20 (R/W)  PMU Count Enable Clea
1975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[7];
1976:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t INTENSET;                          /*!< Offset: 0xC40 (R/W)  PMU Interrupt Enable 
1977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[7];
1978:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t INTENCLR;                          /*!< Offset: 0xC60 (R/W)  PMU Interrupt Enable 
1979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[7];
1980:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t OVSCLR;                            /*!< Offset: 0xC80 (R/W)  PMU Overflow Flag Sta
1981:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED8[7];
1982:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SWINC;                             /*!< Offset: 0xCA0 (R/W)  PMU Software Incremen
1983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED9[7];
1984:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t OVSSET;                            /*!< Offset: 0xCC0 (R/W)  PMU Overflow Flag Sta
1985:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED10[79];
1986:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TYPE;                              /*!< Offset: 0xE00 (R/W)  PMU Type Register */
1987:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                              /*!< Offset: 0xE04 (R/W)  PMU Control Register 
1988:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED11[108];
1989:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AUTHSTATUS;                        /*!< Offset: 0xFB8 (R/W)  PMU Authentication St
1990:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEVARCH;                           /*!< Offset: 0xFBC (R/W)  PMU Device Architectu
1991:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED12[3];
1992:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEVTYPE;                           /*!< Offset: 0xFCC (R/W)  PMU Device Type Regis
1993:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR4;                             /*!< Offset: 0xFD0 (R/W)  PMU Peripheral Identi
1994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED13[3];
1995:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR0;                             /*!< Offset: 0xFE0 (R/W)  PMU Peripheral Identi
1996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR1;                             /*!< Offset: 0xFE4 (R/W)  PMU Peripheral Identi
1997:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR2;                             /*!< Offset: 0xFE8 (R/W)  PMU Peripheral Identi
1998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR3;                             /*!< Offset: 0xFEC (R/W)  PMU Peripheral Identi
1999:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CIDR0;                             /*!< Offset: 0xFF0 (R/W)  PMU Component Identif
2000:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CIDR1;                             /*!< Offset: 0xFF4 (R/W)  PMU Component Identif
2001:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CIDR2;                             /*!< Offset: 0xFF8 (R/W)  PMU Component Identif
2002:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CIDR3;                             /*!< Offset: 0xFFC (R/W)  PMU Component Identif
2003:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } PMU_Type;
2004:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2005:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Event Counter Registers (0-30) Definitions  */
2006:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2007:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVCNTR_CNT_Pos                    0U                                           /*!< PMU
2008:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVCNTR_CNT_Msk                   (0xFFFFUL /*<< PMU_EVCNTRx_CNT_Pos*/)         /*!< PMU
2009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2010:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Event Type and Filter Registers (0-30) Definitions  */
2011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2012:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVTYPER_EVENTTOCNT_Pos            0U                                           /*!< PMU
2013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVTYPER_EVENTTOCNT_Msk           (0xFFFFUL /*<< EVTYPERx_EVENTTOCNT_Pos*/)     /*!< PMU
2014:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2015:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Count Enable Set Register Definitions */
2016:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2017:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2018:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU
2019:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2020:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU
ARM GAS  /tmp/ccpCzC8b.s 			page 37


2021:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT1_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT1_ENABLE_Pos)         /*!< PMU
2022:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2023:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2024:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT2_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT2_ENABLE_Pos)         /*!< PMU
2025:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2027:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT3_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT3_ENABLE_Pos)         /*!< PMU
2028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2029:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT4_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT4_ENABLE_Pos)         /*!< PMU
2031:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2032:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2033:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT5_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT5_ENABLE_Pos)         /*!< PMU
2034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2035:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2036:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT6_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT6_ENABLE_Pos)         /*!< PMU
2037:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2038:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2039:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT7_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT7_ENABLE_Pos)         /*!< PMU
2040:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2041:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2042:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT8_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT8_ENABLE_Pos)         /*!< PMU
2043:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2044:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2045:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT9_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT9_ENABLE_Pos)         /*!< PMU
2046:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2047:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2048:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT10_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT10_ENABLE_Pos)        /*!< PMU
2049:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2050:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2051:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT11_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT11_ENABLE_Pos)        /*!< PMU
2052:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2053:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2054:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT12_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT12_ENABLE_Pos)        /*!< PMU
2055:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2056:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT13_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT13_ENABLE_Pos)        /*!< PMU
2058:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2059:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2060:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT14_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT14_ENABLE_Pos)        /*!< PMU
2061:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2062:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2063:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT15_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT15_ENABLE_Pos)        /*!< PMU
2064:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2065:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2066:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT16_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT16_ENABLE_Pos)        /*!< PMU
2067:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2068:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2069:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT17_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT17_ENABLE_Pos)        /*!< PMU
2070:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2071:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2072:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT18_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT18_ENABLE_Pos)        /*!< PMU
2073:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2074:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2075:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT19_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT19_ENABLE_Pos)        /*!< PMU
2076:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2077:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU
ARM GAS  /tmp/ccpCzC8b.s 			page 38


2078:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT20_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT20_ENABLE_Pos)        /*!< PMU
2079:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2080:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2081:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT21_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT21_ENABLE_Pos)        /*!< PMU
2082:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2083:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2084:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT22_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT22_ENABLE_Pos)        /*!< PMU
2085:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2086:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2087:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT23_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT23_ENABLE_Pos)        /*!< PMU
2088:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2089:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2090:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT24_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT24_ENABLE_Pos)        /*!< PMU
2091:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2092:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2093:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT25_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT25_ENABLE_Pos)        /*!< PMU
2094:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2095:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2096:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT26_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT26_ENABLE_Pos)        /*!< PMU
2097:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2098:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2099:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT27_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT27_ENABLE_Pos)        /*!< PMU
2100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT28_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT28_ENABLE_Pos)        /*!< PMU
2103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT29_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT29_ENABLE_Pos)        /*!< PMU
2106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT30_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT30_ENABLE_Pos)        /*!< PMU
2109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CCNTR_ENABLE_Pos         31U                                          /*!< PMU
2111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENSET_CCNTR_ENABLE_Pos)        /*!< PMU
2112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Count Enable Clear Register Definitions */
2114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU
2117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT1_ENABLE_Pos)         /*!< PMU
2120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT2_ENABLE_Pos)         /*!< PMU
2123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT3_ENABLE_Pos)         /*!< PMU
2126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT4_ENABLE_Pos)         /*!< PMU
2129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT5_ENABLE_Pos)         /*!< PMU
2132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT6_ENABLE_Pos)         /*!< PMU
ARM GAS  /tmp/ccpCzC8b.s 			page 39


2135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT7_ENABLE_Pos)         /*!< PMU
2138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT8_ENABLE_Pos)         /*!< PMU
2141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT9_ENABLE_Pos)         /*!< PMU
2144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT10_ENABLE_Pos)        /*!< PMU
2147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT11_ENABLE_Pos)        /*!< PMU
2150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT12_ENABLE_Pos)        /*!< PMU
2153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT13_ENABLE_Pos)        /*!< PMU
2156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT14_ENABLE_Pos)        /*!< PMU
2159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT15_ENABLE_Pos)        /*!< PMU
2162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT16_ENABLE_Pos)        /*!< PMU
2165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT17_ENABLE_Pos)        /*!< PMU
2168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT18_ENABLE_Pos)        /*!< PMU
2171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT19_ENABLE_Pos)        /*!< PMU
2174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT20_ENABLE_Pos)        /*!< PMU
2177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT21_ENABLE_Pos)        /*!< PMU
2180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT22_ENABLE_Pos)        /*!< PMU
2183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT23_ENABLE_Pos)        /*!< PMU
2186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT24_ENABLE_Pos)        /*!< PMU
2189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT25_ENABLE_Pos)        /*!< PMU
ARM GAS  /tmp/ccpCzC8b.s 			page 40


2192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT26_ENABLE_Pos)        /*!< PMU
2195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT27_ENABLE_Pos)        /*!< PMU
2198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT28_ENABLE_Pos)        /*!< PMU
2201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT29_ENABLE_Pos)        /*!< PMU
2204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT30_ENABLE_Pos)        /*!< PMU
2207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CCNTR_ENABLE_Pos         31U                                          /*!< PMU
2209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENCLR_CCNTR_ENABLE_Pos)        /*!< PMU
2210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Interrupt Enable Set Register Definitions */
2212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU
2215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT1_ENABLE_Msk         (1UL << PMU_INTENSET_CNT1_ENABLE_Pos)         /*!< PMU
2218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT2_ENABLE_Msk         (1UL << PMU_INTENSET_CNT2_ENABLE_Pos)         /*!< PMU
2221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT3_ENABLE_Msk         (1UL << PMU_INTENSET_CNT3_ENABLE_Pos)         /*!< PMU
2224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT4_ENABLE_Msk         (1UL << PMU_INTENSET_CNT4_ENABLE_Pos)         /*!< PMU
2227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT5_ENABLE_Msk         (1UL << PMU_INTENSET_CNT5_ENABLE_Pos)         /*!< PMU
2230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT6_ENABLE_Msk         (1UL << PMU_INTENSET_CNT6_ENABLE_Pos)         /*!< PMU
2233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT7_ENABLE_Msk         (1UL << PMU_INTENSET_CNT7_ENABLE_Pos)         /*!< PMU
2236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT8_ENABLE_Msk         (1UL << PMU_INTENSET_CNT8_ENABLE_Pos)         /*!< PMU
2239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT9_ENABLE_Msk         (1UL << PMU_INTENSET_CNT9_ENABLE_Pos)         /*!< PMU
2242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT10_ENABLE_Msk        (1UL << PMU_INTENSET_CNT10_ENABLE_Pos)        /*!< PMU
2245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT11_ENABLE_Msk        (1UL << PMU_INTENSET_CNT11_ENABLE_Pos)        /*!< PMU
2248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 41


2249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT12_ENABLE_Msk        (1UL << PMU_INTENSET_CNT12_ENABLE_Pos)        /*!< PMU
2251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT13_ENABLE_Msk        (1UL << PMU_INTENSET_CNT13_ENABLE_Pos)        /*!< PMU
2254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT14_ENABLE_Msk        (1UL << PMU_INTENSET_CNT14_ENABLE_Pos)        /*!< PMU
2257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT15_ENABLE_Msk        (1UL << PMU_INTENSET_CNT15_ENABLE_Pos)        /*!< PMU
2260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT16_ENABLE_Msk        (1UL << PMU_INTENSET_CNT16_ENABLE_Pos)        /*!< PMU
2263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT17_ENABLE_Msk        (1UL << PMU_INTENSET_CNT17_ENABLE_Pos)        /*!< PMU
2266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT18_ENABLE_Msk        (1UL << PMU_INTENSET_CNT18_ENABLE_Pos)        /*!< PMU
2269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT19_ENABLE_Msk        (1UL << PMU_INTENSET_CNT19_ENABLE_Pos)        /*!< PMU
2272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT20_ENABLE_Msk        (1UL << PMU_INTENSET_CNT20_ENABLE_Pos)        /*!< PMU
2275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT21_ENABLE_Msk        (1UL << PMU_INTENSET_CNT21_ENABLE_Pos)        /*!< PMU
2278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT22_ENABLE_Msk        (1UL << PMU_INTENSET_CNT22_ENABLE_Pos)        /*!< PMU
2281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT23_ENABLE_Msk        (1UL << PMU_INTENSET_CNT23_ENABLE_Pos)        /*!< PMU
2284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT24_ENABLE_Msk        (1UL << PMU_INTENSET_CNT24_ENABLE_Pos)        /*!< PMU
2287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT25_ENABLE_Msk        (1UL << PMU_INTENSET_CNT25_ENABLE_Pos)        /*!< PMU
2290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT26_ENABLE_Msk        (1UL << PMU_INTENSET_CNT26_ENABLE_Pos)        /*!< PMU
2293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT27_ENABLE_Msk        (1UL << PMU_INTENSET_CNT27_ENABLE_Pos)        /*!< PMU
2296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT28_ENABLE_Msk        (1UL << PMU_INTENSET_CNT28_ENABLE_Pos)        /*!< PMU
2299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT29_ENABLE_Msk        (1UL << PMU_INTENSET_CNT29_ENABLE_Pos)        /*!< PMU
2302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT30_ENABLE_Msk        (1UL << PMU_INTENSET_CNT30_ENABLE_Pos)        /*!< PMU
2305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 42


2306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU
2307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CCYCNT_ENABLE_Msk       (1UL << PMU_INTENSET_CYCCNT_ENABLE_Pos)       /*!< PMU
2308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Interrupt Enable Clear Register Definitions */
2310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU
2313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT1_ENABLE_Pos)         /*!< PMU
2316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT2_ENABLE_Pos)         /*!< PMU
2319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT3_ENABLE_Pos)         /*!< PMU
2322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT4_ENABLE_Pos)         /*!< PMU
2325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT5_ENABLE_Pos)         /*!< PMU
2328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT6_ENABLE_Pos)         /*!< PMU
2331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT7_ENABLE_Pos)         /*!< PMU
2334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT8_ENABLE_Pos)         /*!< PMU
2337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT9_ENABLE_Pos)         /*!< PMU
2340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT10_ENABLE_Pos)        /*!< PMU
2343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT11_ENABLE_Pos)        /*!< PMU
2346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT12_ENABLE_Pos)        /*!< PMU
2349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT13_ENABLE_Pos)        /*!< PMU
2352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT14_ENABLE_Pos)        /*!< PMU
2355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT15_ENABLE_Pos)        /*!< PMU
2358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT16_ENABLE_Pos)        /*!< PMU
2361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU
ARM GAS  /tmp/ccpCzC8b.s 			page 43


2363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT17_ENABLE_Pos)        /*!< PMU
2364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT18_ENABLE_Pos)        /*!< PMU
2367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT19_ENABLE_Pos)        /*!< PMU
2370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT20_ENABLE_Pos)        /*!< PMU
2373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT21_ENABLE_Pos)        /*!< PMU
2376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT22_ENABLE_Pos)        /*!< PMU
2379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT23_ENABLE_Pos)        /*!< PMU
2382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT24_ENABLE_Pos)        /*!< PMU
2385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT25_ENABLE_Pos)        /*!< PMU
2388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT26_ENABLE_Pos)        /*!< PMU
2391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT27_ENABLE_Pos)        /*!< PMU
2394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT28_ENABLE_Pos)        /*!< PMU
2397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT29_ENABLE_Pos)        /*!< PMU
2400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT30_ENABLE_Pos)        /*!< PMU
2403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU
2405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CYCCNT_ENABLE_Msk       (1UL << PMU_INTENCLR_CYCCNT_ENABLE_Pos)       /*!< PMU
2406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Overflow Flag Status Set Register Definitions */
2408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT0_STATUS_Pos            0U                                           /*!< PMU
2410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSSET_CNT0_STATUS_Pos*/)       /*!< PMU
2411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT1_STATUS_Pos            1U                                           /*!< PMU
2413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT1_STATUS_Msk           (1UL << PMU_OVSSET_CNT1_STATUS_Pos)           /*!< PMU
2414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT2_STATUS_Pos            2U                                           /*!< PMU
2416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT2_STATUS_Msk           (1UL << PMU_OVSSET_CNT2_STATUS_Pos)           /*!< PMU
2417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT3_STATUS_Pos            3U                                           /*!< PMU
2419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT3_STATUS_Msk           (1UL << PMU_OVSSET_CNT3_STATUS_Pos)           /*!< PMU
ARM GAS  /tmp/ccpCzC8b.s 			page 44


2420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT4_STATUS_Pos            4U                                           /*!< PMU
2422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT4_STATUS_Msk           (1UL << PMU_OVSSET_CNT4_STATUS_Pos)           /*!< PMU
2423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT5_STATUS_Pos            5U                                           /*!< PMU
2425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT5_STATUS_Msk           (1UL << PMU_OVSSET_CNT5_STATUS_Pos)           /*!< PMU
2426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT6_STATUS_Pos            6U                                           /*!< PMU
2428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT6_STATUS_Msk           (1UL << PMU_OVSSET_CNT6_STATUS_Pos)           /*!< PMU
2429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT7_STATUS_Pos            7U                                           /*!< PMU
2431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT7_STATUS_Msk           (1UL << PMU_OVSSET_CNT7_STATUS_Pos)           /*!< PMU
2432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT8_STATUS_Pos            8U                                           /*!< PMU
2434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT8_STATUS_Msk           (1UL << PMU_OVSSET_CNT8_STATUS_Pos)           /*!< PMU
2435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT9_STATUS_Pos            9U                                           /*!< PMU
2437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT9_STATUS_Msk           (1UL << PMU_OVSSET_CNT9_STATUS_Pos)           /*!< PMU
2438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT10_STATUS_Pos           10U                                          /*!< PMU
2440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT10_STATUS_Msk          (1UL << PMU_OVSSET_CNT10_STATUS_Pos)          /*!< PMU
2441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT11_STATUS_Pos           11U                                          /*!< PMU
2443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT11_STATUS_Msk          (1UL << PMU_OVSSET_CNT11_STATUS_Pos)          /*!< PMU
2444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT12_STATUS_Pos           12U                                          /*!< PMU
2446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT12_STATUS_Msk          (1UL << PMU_OVSSET_CNT12_STATUS_Pos)          /*!< PMU
2447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT13_STATUS_Pos           13U                                          /*!< PMU
2449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT13_STATUS_Msk          (1UL << PMU_OVSSET_CNT13_STATUS_Pos)          /*!< PMU
2450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT14_STATUS_Pos           14U                                          /*!< PMU
2452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT14_STATUS_Msk          (1UL << PMU_OVSSET_CNT14_STATUS_Pos)          /*!< PMU
2453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT15_STATUS_Pos           15U                                          /*!< PMU
2455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT15_STATUS_Msk          (1UL << PMU_OVSSET_CNT15_STATUS_Pos)          /*!< PMU
2456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT16_STATUS_Pos           16U                                          /*!< PMU
2458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT16_STATUS_Msk          (1UL << PMU_OVSSET_CNT16_STATUS_Pos)          /*!< PMU
2459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT17_STATUS_Pos           17U                                          /*!< PMU
2461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT17_STATUS_Msk          (1UL << PMU_OVSSET_CNT17_STATUS_Pos)          /*!< PMU
2462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT18_STATUS_Pos           18U                                          /*!< PMU
2464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT18_STATUS_Msk          (1UL << PMU_OVSSET_CNT18_STATUS_Pos)          /*!< PMU
2465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT19_STATUS_Pos           19U                                          /*!< PMU
2467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT19_STATUS_Msk          (1UL << PMU_OVSSET_CNT19_STATUS_Pos)          /*!< PMU
2468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT20_STATUS_Pos           20U                                          /*!< PMU
2470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT20_STATUS_Msk          (1UL << PMU_OVSSET_CNT20_STATUS_Pos)          /*!< PMU
2471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT21_STATUS_Pos           21U                                          /*!< PMU
2473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT21_STATUS_Msk          (1UL << PMU_OVSSET_CNT21_STATUS_Pos)          /*!< PMU
2474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT22_STATUS_Pos           22U                                          /*!< PMU
2476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT22_STATUS_Msk          (1UL << PMU_OVSSET_CNT22_STATUS_Pos)          /*!< PMU
ARM GAS  /tmp/ccpCzC8b.s 			page 45


2477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT23_STATUS_Pos           23U                                          /*!< PMU
2479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT23_STATUS_Msk          (1UL << PMU_OVSSET_CNT23_STATUS_Pos)          /*!< PMU
2480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT24_STATUS_Pos           24U                                          /*!< PMU
2482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT24_STATUS_Msk          (1UL << PMU_OVSSET_CNT24_STATUS_Pos)          /*!< PMU
2483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT25_STATUS_Pos           25U                                          /*!< PMU
2485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT25_STATUS_Msk          (1UL << PMU_OVSSET_CNT25_STATUS_Pos)          /*!< PMU
2486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT26_STATUS_Pos           26U                                          /*!< PMU
2488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT26_STATUS_Msk          (1UL << PMU_OVSSET_CNT26_STATUS_Pos)          /*!< PMU
2489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT27_STATUS_Pos           27U                                          /*!< PMU
2491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT27_STATUS_Msk          (1UL << PMU_OVSSET_CNT27_STATUS_Pos)          /*!< PMU
2492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT28_STATUS_Pos           28U                                          /*!< PMU
2494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT28_STATUS_Msk          (1UL << PMU_OVSSET_CNT28_STATUS_Pos)          /*!< PMU
2495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT29_STATUS_Pos           29U                                          /*!< PMU
2497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT29_STATUS_Msk          (1UL << PMU_OVSSET_CNT29_STATUS_Pos)          /*!< PMU
2498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT30_STATUS_Pos           30U                                          /*!< PMU
2500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT30_STATUS_Msk          (1UL << PMU_OVSSET_CNT30_STATUS_Pos)          /*!< PMU
2501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CYCCNT_STATUS_Pos          31U                                          /*!< PMU
2503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CYCCNT_STATUS_Msk         (1UL << PMU_OVSSET_CYCCNT_STATUS_Pos)         /*!< PMU
2504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Overflow Flag Status Clear Register Definitions */
2506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT0_STATUS_Pos            0U                                           /*!< PMU
2508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSCLR_CNT0_STATUS_Pos*/)       /*!< PMU
2509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT1_STATUS_Pos            1U                                           /*!< PMU
2511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT1_STATUS_Msk           (1UL << PMU_OVSCLR_CNT1_STATUS_Pos)           /*!< PMU
2512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT2_STATUS_Pos            2U                                           /*!< PMU
2514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT2_STATUS_Msk           (1UL << PMU_OVSCLR_CNT2_STATUS_Pos)           /*!< PMU
2515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT3_STATUS_Pos            3U                                           /*!< PMU
2517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT3_STATUS_Msk           (1UL << PMU_OVSCLR_CNT3_STATUS_Pos)           /*!< PMU
2518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT4_STATUS_Pos            4U                                           /*!< PMU
2520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT4_STATUS_Msk           (1UL << PMU_OVSCLR_CNT4_STATUS_Pos)           /*!< PMU
2521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT5_STATUS_Pos            5U                                           /*!< PMU
2523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT5_STATUS_Msk           (1UL << PMU_OVSCLR_CNT5_STATUS_Pos)           /*!< PMU
2524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT6_STATUS_Pos            6U                                           /*!< PMU
2526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT6_STATUS_Msk           (1UL << PMU_OVSCLR_CNT6_STATUS_Pos)           /*!< PMU
2527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT7_STATUS_Pos            7U                                           /*!< PMU
2529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT7_STATUS_Msk           (1UL << PMU_OVSCLR_CNT7_STATUS_Pos)           /*!< PMU
2530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT8_STATUS_Pos            8U                                           /*!< PMU
2532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT8_STATUS_Msk           (1UL << PMU_OVSCLR_CNT8_STATUS_Pos)           /*!< PMU
2533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 46


2534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT9_STATUS_Pos            9U                                           /*!< PMU
2535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT9_STATUS_Msk           (1UL << PMU_OVSCLR_CNT9_STATUS_Pos)           /*!< PMU
2536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT10_STATUS_Pos           10U                                          /*!< PMU
2538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT10_STATUS_Msk          (1UL << PMU_OVSCLR_CNT10_STATUS_Pos)          /*!< PMU
2539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT11_STATUS_Pos           11U                                          /*!< PMU
2541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT11_STATUS_Msk          (1UL << PMU_OVSCLR_CNT11_STATUS_Pos)          /*!< PMU
2542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT12_STATUS_Pos           12U                                          /*!< PMU
2544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT12_STATUS_Msk          (1UL << PMU_OVSCLR_CNT12_STATUS_Pos)          /*!< PMU
2545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT13_STATUS_Pos           13U                                          /*!< PMU
2547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT13_STATUS_Msk          (1UL << PMU_OVSCLR_CNT13_STATUS_Pos)          /*!< PMU
2548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT14_STATUS_Pos           14U                                          /*!< PMU
2550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT14_STATUS_Msk          (1UL << PMU_OVSCLR_CNT14_STATUS_Pos)          /*!< PMU
2551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT15_STATUS_Pos           15U                                          /*!< PMU
2553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT15_STATUS_Msk          (1UL << PMU_OVSCLR_CNT15_STATUS_Pos)          /*!< PMU
2554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT16_STATUS_Pos           16U                                          /*!< PMU
2556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT16_STATUS_Msk          (1UL << PMU_OVSCLR_CNT16_STATUS_Pos)          /*!< PMU
2557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT17_STATUS_Pos           17U                                          /*!< PMU
2559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT17_STATUS_Msk          (1UL << PMU_OVSCLR_CNT17_STATUS_Pos)          /*!< PMU
2560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT18_STATUS_Pos           18U                                          /*!< PMU
2562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT18_STATUS_Msk          (1UL << PMU_OVSCLR_CNT18_STATUS_Pos)          /*!< PMU
2563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT19_STATUS_Pos           19U                                          /*!< PMU
2565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT19_STATUS_Msk          (1UL << PMU_OVSCLR_CNT19_STATUS_Pos)          /*!< PMU
2566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT20_STATUS_Pos           20U                                          /*!< PMU
2568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT20_STATUS_Msk          (1UL << PMU_OVSCLR_CNT20_STATUS_Pos)          /*!< PMU
2569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT21_STATUS_Pos           21U                                          /*!< PMU
2571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT21_STATUS_Msk          (1UL << PMU_OVSCLR_CNT21_STATUS_Pos)          /*!< PMU
2572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT22_STATUS_Pos           22U                                          /*!< PMU
2574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT22_STATUS_Msk          (1UL << PMU_OVSCLR_CNT22_STATUS_Pos)          /*!< PMU
2575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT23_STATUS_Pos           23U                                          /*!< PMU
2577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT23_STATUS_Msk          (1UL << PMU_OVSCLR_CNT23_STATUS_Pos)          /*!< PMU
2578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT24_STATUS_Pos           24U                                          /*!< PMU
2580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT24_STATUS_Msk          (1UL << PMU_OVSCLR_CNT24_STATUS_Pos)          /*!< PMU
2581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT25_STATUS_Pos           25U                                          /*!< PMU
2583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT25_STATUS_Msk          (1UL << PMU_OVSCLR_CNT25_STATUS_Pos)          /*!< PMU
2584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT26_STATUS_Pos           26U                                          /*!< PMU
2586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT26_STATUS_Msk          (1UL << PMU_OVSCLR_CNT26_STATUS_Pos)          /*!< PMU
2587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT27_STATUS_Pos           27U                                          /*!< PMU
2589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT27_STATUS_Msk          (1UL << PMU_OVSCLR_CNT27_STATUS_Pos)          /*!< PMU
2590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 47


2591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT28_STATUS_Pos           28U                                          /*!< PMU
2592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT28_STATUS_Msk          (1UL << PMU_OVSCLR_CNT28_STATUS_Pos)          /*!< PMU
2593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT29_STATUS_Pos           29U                                          /*!< PMU
2595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT29_STATUS_Msk          (1UL << PMU_OVSCLR_CNT29_STATUS_Pos)          /*!< PMU
2596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT30_STATUS_Pos           30U                                          /*!< PMU
2598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT30_STATUS_Msk          (1UL << PMU_OVSCLR_CNT30_STATUS_Pos)          /*!< PMU
2599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CYCCNT_STATUS_Pos          31U                                          /*!< PMU
2601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CYCCNT_STATUS_Msk         (1UL << PMU_OVSCLR_CYCCNT_STATUS_Pos)         /*!< PMU
2602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Software Increment Counter */
2604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT0_Pos                    0U                                           /*!< PMU
2606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT0_Msk                   (1UL /*<< PMU_SWINC_CNT0_Pos */)              /*!< PMU
2607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT1_Pos                    1U                                           /*!< PMU
2609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT1_Msk                   (1UL << PMU_SWINC_CNT1_Pos)                   /*!< PMU
2610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT2_Pos                    2U                                           /*!< PMU
2612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT2_Msk                   (1UL << PMU_SWINC_CNT2_Pos)                   /*!< PMU
2613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT3_Pos                    3U                                           /*!< PMU
2615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT3_Msk                   (1UL << PMU_SWINC_CNT3_Pos)                   /*!< PMU
2616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT4_Pos                    4U                                           /*!< PMU
2618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT4_Msk                   (1UL << PMU_SWINC_CNT4_Pos)                   /*!< PMU
2619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT5_Pos                    5U                                           /*!< PMU
2621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT5_Msk                   (1UL << PMU_SWINC_CNT5_Pos)                   /*!< PMU
2622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT6_Pos                    6U                                           /*!< PMU
2624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT6_Msk                   (1UL << PMU_SWINC_CNT6_Pos)                   /*!< PMU
2625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT7_Pos                    7U                                           /*!< PMU
2627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT7_Msk                   (1UL << PMU_SWINC_CNT7_Pos)                   /*!< PMU
2628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT8_Pos                    8U                                           /*!< PMU
2630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT8_Msk                   (1UL << PMU_SWINC_CNT8_Pos)                   /*!< PMU
2631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT9_Pos                    9U                                           /*!< PMU
2633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT9_Msk                   (1UL << PMU_SWINC_CNT9_Pos)                   /*!< PMU
2634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT10_Pos                   10U                                          /*!< PMU
2636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT10_Msk                  (1UL << PMU_SWINC_CNT10_Pos)                  /*!< PMU
2637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT11_Pos                   11U                                          /*!< PMU
2639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT11_Msk                  (1UL << PMU_SWINC_CNT11_Pos)                  /*!< PMU
2640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT12_Pos                   12U                                          /*!< PMU
2642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT12_Msk                  (1UL << PMU_SWINC_CNT12_Pos)                  /*!< PMU
2643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT13_Pos                   13U                                          /*!< PMU
2645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT13_Msk                  (1UL << PMU_SWINC_CNT13_Pos)                  /*!< PMU
2646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT14_Pos                   14U                                          /*!< PMU
ARM GAS  /tmp/ccpCzC8b.s 			page 48


2648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT14_Msk                  (1UL << PMU_SWINC_CNT14_Pos)                  /*!< PMU
2649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT15_Pos                   15U                                          /*!< PMU
2651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT15_Msk                  (1UL << PMU_SWINC_CNT15_Pos)                  /*!< PMU
2652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT16_Pos                   16U                                          /*!< PMU
2654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT16_Msk                  (1UL << PMU_SWINC_CNT16_Pos)                  /*!< PMU
2655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT17_Pos                   17U                                          /*!< PMU
2657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT17_Msk                  (1UL << PMU_SWINC_CNT17_Pos)                  /*!< PMU
2658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT18_Pos                   18U                                          /*!< PMU
2660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT18_Msk                  (1UL << PMU_SWINC_CNT18_Pos)                  /*!< PMU
2661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT19_Pos                   19U                                          /*!< PMU
2663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT19_Msk                  (1UL << PMU_SWINC_CNT19_Pos)                  /*!< PMU
2664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT20_Pos                   20U                                          /*!< PMU
2666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT20_Msk                  (1UL << PMU_SWINC_CNT20_Pos)                  /*!< PMU
2667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT21_Pos                   21U                                          /*!< PMU
2669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT21_Msk                  (1UL << PMU_SWINC_CNT21_Pos)                  /*!< PMU
2670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT22_Pos                   22U                                          /*!< PMU
2672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT22_Msk                  (1UL << PMU_SWINC_CNT22_Pos)                  /*!< PMU
2673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT23_Pos                   23U                                          /*!< PMU
2675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT23_Msk                  (1UL << PMU_SWINC_CNT23_Pos)                  /*!< PMU
2676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT24_Pos                   24U                                          /*!< PMU
2678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT24_Msk                  (1UL << PMU_SWINC_CNT24_Pos)                  /*!< PMU
2679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT25_Pos                   25U                                          /*!< PMU
2681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT25_Msk                  (1UL << PMU_SWINC_CNT25_Pos)                  /*!< PMU
2682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT26_Pos                   26U                                          /*!< PMU
2684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT26_Msk                  (1UL << PMU_SWINC_CNT26_Pos)                  /*!< PMU
2685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT27_Pos                   27U                                          /*!< PMU
2687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT27_Msk                  (1UL << PMU_SWINC_CNT27_Pos)                  /*!< PMU
2688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT28_Pos                   28U                                          /*!< PMU
2690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT28_Msk                  (1UL << PMU_SWINC_CNT28_Pos)                  /*!< PMU
2691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT29_Pos                   29U                                          /*!< PMU
2693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT29_Msk                  (1UL << PMU_SWINC_CNT29_Pos)                  /*!< PMU
2694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT30_Pos                   30U                                          /*!< PMU
2696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT30_Msk                  (1UL << PMU_SWINC_CNT30_Pos)                  /*!< PMU
2697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Control Register Definitions */
2699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_ENABLE_Pos                   0U                                           /*!< PMU
2701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_ENABLE_Msk                  (1UL /*<< PMU_CTRL_ENABLE_Pos*/)              /*!< PMU
2702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_EVENTCNT_RESET_Pos           1U                                           /*!< PMU
2704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_EVENTCNT_RESET_Msk          (1UL << PMU_CTRL_EVENTCNT_RESET_Pos)          /*!< PMU
ARM GAS  /tmp/ccpCzC8b.s 			page 49


2705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_RESET_Pos             2U                                           /*!< PMU
2707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_RESET_Msk            (1UL << PMU_CTRL_CYCCNT_RESET_Pos)            /*!< PMU
2708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_DISABLE_Pos           5U                                           /*!< PMU
2710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_DISABLE_Msk          (1UL << PMU_CTRL_CYCCNT_DISABLE_Pos)          /*!< PMU
2711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_FRZ_ON_OV_Pos                9U                                           /*!< PMU
2713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_FRZ_ON_OV_Msk               (1UL << PMU_CTRL_FRZ_ON_OVERFLOW_Pos)         /*!< PMU
2714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_TRACE_ON_OV_Pos              11U                                          /*!< PMU
2716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_TRACE_ON_OV_Msk             (1UL << PMU_CTRL_TRACE_ON_OVERFLOW_Pos)       /*!< PMU
2717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Type Register Definitions */
2719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_NUM_CNTS_Pos                 0U                                           /*!< PMU
2721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_NUM_CNTS_Msk                (0xFFUL /*<< PMU_TYPE_NUM_CNTS_Pos*/)         /*!< PMU
2722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_SIZE_CNTS_Pos                8U                                           /*!< PMU
2724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_SIZE_CNTS_Msk               (0x3FUL << PMU_TYPE_SIZE_CNTS_Pos)            /*!< PMU
2725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_CYCCNT_PRESENT_Pos           14U                                          /*!< PMU
2727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_CYCCNT_PRESENT_Msk          (1UL << PMU_TYPE_CYCCNT_PRESENT_Pos)          /*!< PMU
2728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_FRZ_OV_SUPPORT_Pos           21U                                          /*!< PMU
2730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_FRZ_OV_SUPPORT_Msk          (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU
2731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_TRACE_ON_OV_SUPPORT_Pos      23U                                          /*!< PMU
2733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_TRACE_ON_OV_SUPPORT_Msk     (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU
2734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Authentication Status Register Definitions */
2736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSID_Pos               0U                                           /*!< PMU
2738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSID_Msk              (0x3UL /*<< PMU_AUTHSTATUS_NSID_Pos*/)        /*!< PMU
2739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSNID_Pos              2U                                           /*!< PMU
2741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSNID_Msk             (0x3UL << PMU_AUTHSTATUS_NSNID_Pos)           /*!< PMU
2742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SID_Pos                4U                                           /*!< PMU
2744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SID_Msk               (0x3UL << PMU_AUTHSTATUS_SID_Pos)             /*!< PMU
2745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SNID_Pos               6U                                           /*!< PMU
2747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SNID_Msk              (0x3UL << PMU_AUTHSTATUS_SNID_Pos)            /*!< PMU
2748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUID_Pos              16U                                          /*!< PMU
2750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUID_Msk             (0x3UL << PMU_AUTHSTATUS_NSUID_Pos)           /*!< PMU
2751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUNID_Pos             18U                                          /*!< PMU
2753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUNID_Msk            (0x3UL << PMU_AUTHSTATUS_NSUNID_Pos)          /*!< PMU
2754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUID_Pos               20U                                          /*!< PMU
2756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUID_Msk              (0x3UL << PMU_AUTHSTATUS_SUID_Pos)            /*!< PMU
2757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUNID_Pos              22U                                          /*!< PMU
2759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUNID_Msk             (0x3UL << PMU_AUTHSTATUS_SUNID_Pos)           /*!< PMU
2760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 50


2762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_PMU */
2763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
2764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
2766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
2768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
2769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
2770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
2771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
2775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
2777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
2778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
2779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
2780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
2781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
2782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Registe
2783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register
2784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Registe
2785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register
2786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Registe
2787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register
2788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Registe
2789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1];
2790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   union {
2791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR[2];
2792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct {
2793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection
2794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection
2795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   };
2796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   };
2797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } MPU_Type;
2798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_RALIASES                  4U
2800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Type Register Definitions */
2802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
2803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
2804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
2806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
2807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
2809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
2810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Control Register Definitions */
2812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
2813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
2814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
2816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
2817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
ARM GAS  /tmp/ccpCzC8b.s 			page 51


2819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
2820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Region Number Register Definitions */
2822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
2823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
2824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Region Base Address Register Definitions */
2826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU 
2827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU 
2828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU 
2830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU 
2831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU 
2833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU 
2834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU 
2836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU 
2837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Region Limit Address Register Definitions */
2839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU 
2840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU 
2841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_PXN_Pos                    4U                                            /*!< MPU 
2843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_PXN_Msk                   (1UL << MPU_RLAR_PXN_Pos)                      /*!< MPU 
2844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU 
2846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_AttrIndx_Msk              (7UL << MPU_RLAR_AttrIndx_Pos)                 /*!< MPU 
2847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU 
2849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU 
2850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Memory Attribute Indirection Register 0 Definitions */
2852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU 
2853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU 
2854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU 
2856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU 
2857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU 
2859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU 
2860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU 
2862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU 
2863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Memory Attribute Indirection Register 1 Definitions */
2865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU 
2866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU 
2867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU 
2869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU 
2870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU 
2872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU 
2873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU 
2875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU 
ARM GAS  /tmp/ccpCzC8b.s 			page 52


2876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_MPU */
2878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
2879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
2882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
2884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
2885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Security Attribution Unit (SAU)
2886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
2887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Security Attribution Unit (SAU).
2891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
2893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
2894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
2895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
2896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
2897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
2898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register
2899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Registe
2900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
2901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[3];
2902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
2903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
2904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
2905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } SAU_Type;
2906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Control Register Definitions */
2908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU 
2909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU 
2910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU 
2912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU 
2913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Type Register Definitions */
2915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU 
2916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU 
2917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
2919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Region Number Register Definitions */
2920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU 
2921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU 
2922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Region Base Address Register Definitions */
2924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU 
2925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU 
2926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Region Limit Address Register Definitions */
2928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU 
2929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU 
2930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU 
2932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU 
ARM GAS  /tmp/ccpCzC8b.s 			page 53


2933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU 
2935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU 
2936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
2938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Secure Fault Status Register Definitions */
2940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU 
2941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU 
2942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU 
2944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU 
2945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU 
2947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU 
2948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU 
2950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU 
2951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU 
2953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU 
2954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU 
2956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU 
2957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU 
2959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU 
2960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU 
2962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU 
2963:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2964:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SAU */
2965:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
2966:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2967:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2968:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2969:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
2970:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
2971:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
2972:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
2973:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2974:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2976:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
2977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2978:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
2979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
2980:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1U];
2981:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
2982:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
2983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
2984:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and VFP Feature Register 0
2985:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and VFP Feature Register 1
2986:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and VFP Feature Register 2
2987:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } FPU_Type;
2988:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2989:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Floating-Point Context Control Register Definitions */
ARM GAS  /tmp/ccpCzC8b.s 			page 54


2990:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
2991:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
2992:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2993:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
2994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
2995:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCC
2997:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCC
2998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2999:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCC
3000:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCC
3001:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3002:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCC
3003:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCC
3004:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3005:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCC
3006:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCC
3007:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3008:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCC
3009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCC
3010:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCC
3012:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCC
3013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3014:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
3015:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
3016:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3017:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCC
3018:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCC
3019:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3020:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
3021:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
3022:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3023:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
3024:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
3025:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
3027:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
3028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3029:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
3030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
3031:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3032:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCC
3033:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCC
3034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3035:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
3036:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
3037:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3038:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
3039:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
3040:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3041:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Floating-Point Context Address Register Definitions */
3042:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
3043:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
3044:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3045:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Floating-Point Default Status Control Register Definitions */
3046:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
ARM GAS  /tmp/ccpCzC8b.s 			page 55


3047:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
3048:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3049:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
3050:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
3051:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3052:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
3053:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
3054:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3055:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
3056:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
3057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3058:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ16_Pos                19U                                            /*!< FPDS
3059:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ16_Msk                (1UL << FPU_FPDSCR_FZ16_Pos)                   /*!< FPDS
3060:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3061:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_LTPSIZE_Pos             16U                                            /*!< FPDS
3062:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_LTPSIZE_Msk             (7UL << FPU_FPDSCR_LTPSIZE_Pos)                /*!< FPDS
3063:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3064:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Media and VFP Feature Register 0 Definitions */
3065:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPRound_Pos              28U                                            /*!< MVFR
3066:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPRound_Msk              (0xFUL << FPU_MVFR0_FPRound_Pos)               /*!< MVFR
3067:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3068:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSqrt_Pos               20U                                            /*!< MVFR
3069:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSqrt_Msk               (0xFUL << FPU_MVFR0_FPSqrt_Pos)                 /*!< MVF
3070:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3071:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDivide_Pos             16U                                            /*!< MVFR
3072:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDivide_Msk             (0xFUL << FPU_MVFR0_FPDivide_Pos)              /*!< MVFR
3073:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3074:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDP_Pos                  8U                                            /*!< MVFR
3075:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDP_Msk                 (0xFUL << FPU_MVFR0_FPDP_Pos)                  /*!< MVFR
3076:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3077:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSP_Pos                  4U                                            /*!< MVFR
3078:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSP_Msk                 (0xFUL << FPU_MVFR0_FPSP_Pos)                  /*!< MVFR
3079:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3080:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_SIMDReg_Pos               0U                                            /*!< MVFR
3081:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_SIMDReg_Msk              (0xFUL /*<< FPU_MVFR0_SIMDReg_Pos*/)           /*!< MVFR
3082:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3083:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Media and VFP Feature Register 1 Definitions */
3084:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FMAC_Pos                 28U                                            /*!< MVFR
3085:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FMAC_Msk                 (0xFUL << FPU_MVFR1_FMAC_Pos)                  /*!< MVFR
3086:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3087:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPHP_Pos                 24U                                            /*!< MVFR
3088:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPHP_Msk                 (0xFUL << FPU_MVFR1_FPHP_Pos)                  /*!< MVFR
3089:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3090:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FP16_Pos                 20U                                            /*!< MVFR
3091:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FP16_Msk                 (0xFUL << FPU_MVFR1_FP16_Pos)                  /*!< MVFR
3092:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3093:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_MVE_Pos                   8U                                            /*!< MVFR
3094:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_MVE_Msk                  (0xFUL << FPU_MVFR1_MVE_Pos)                   /*!< MVFR
3095:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3096:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPDNaN_Pos                4U                                            /*!< MVFR
3097:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPDNaN_Msk               (0xFUL << FPU_MVFR1_FPDNaN_Pos)                /*!< MVFR
3098:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3099:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPFtZ_Pos                 0U                                            /*!< MVFR
3100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPFtZ_Msk                (0xFUL /*<< FPU_MVFR1_FPFtZ_Pos*/)             /*!< MVFR
3101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Media and VFP Feature Register 2 Definitions */
3103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR2_FPMisc_Pos                4U                                            /*!< MVFR
ARM GAS  /tmp/ccpCzC8b.s 			page 56


3104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR2_FPMisc_Msk               (0xFUL << FPU_MVFR2_FPMisc_Pos)                /*!< MVFR
3105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_FPU */
3107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* CoreDebug is deprecated. replaced by DCB (Debug Control Block) */
3109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
3112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Core Debug Registers
3113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  \deprecated Structure type to access the Core Debug Register (CoreDebug).
3118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
3122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
3123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
3124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
3125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DSCEMCR;                /*!< Offset: 0x010 ( /W)  Debug Set Clear Exception and Mo
3126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Reg
3127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Statu
3128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } CoreDebug_Type;
3129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Halting Control and Status Register Definitions */
3131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< \dep
3132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< \dep
3133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< \dep
3135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< \dep
3136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< \dep
3138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< \dep
3139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< \dep
3141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< \dep
3142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_FPD_Pos          23U                                            /*!< \dep
3144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_FPD_Msk          (1UL << CoreDebug_DHCSR_S_FPD_Pos)             /*!< \dep
3145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SUIDE_Pos        22U                                            /*!< \dep
3147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SUIDE_Msk        (1UL << CoreDebug_DHCSR_S_SUIDE_Pos)           /*!< \dep
3148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_NSUIDE_Pos       21U                                            /*!< \dep
3150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_NSUIDE_Msk       (1UL << CoreDebug_DHCSR_S_NSUIDE_Pos)          /*!< \dep
3151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SDE_Pos          20U                                            /*!< \dep
3153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SDE_Msk          (1UL << CoreDebug_DHCSR_S_SDE_Pos)             /*!< \dep
3154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< \dep
3156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< \dep
3157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< \dep
3159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< \dep
3160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 57


3161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< \dep
3162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< \dep
3163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< \dep
3165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< \dep
3166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_PMOV_Pos          6U                                            /*!< \dep
3168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_PMOV_Msk         (1UL << CoreDebug_DHCSR_C_PMOV_Pos)            /*!< \dep
3169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< \dep
3171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< \dep
3172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< \dep
3174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< \dep
3175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< \dep
3177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< \dep
3178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< \dep
3180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< \dep
3181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< \dep
3183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< \dep
3184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Core Register Selector Register Definitions */
3186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< \dep
3187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< \dep
3188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< \dep
3190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< \dep
3191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Exception and Monitor Control Register Definitions */
3193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< \dep
3194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< \dep
3195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< \dep
3197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< \dep
3198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< \dep
3200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< \dep
3201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< \dep
3203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< \dep
3204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< \dep
3206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< \dep
3207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< \dep
3209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< \dep
3210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< \dep
3212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< \dep
3213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< \dep
3215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< \dep
3216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< \dep
ARM GAS  /tmp/ccpCzC8b.s 			page 58


3218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< \dep
3219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< \dep
3221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< \dep
3222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< \dep
3224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< \dep
3225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< \dep
3227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< \dep
3228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< \dep
3230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< \dep
3231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Set Clear Exception and Monitor Control Register Definitions */
3233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos  19U                                            /*!< \dep
3234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk  (1UL << CoreDebug_DSCEMCR_CLR_MON_REQ_Pos)     /*!< \dep
3235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos 17U                                            /*!< \dep
3237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk (1UL << CoreDebug_DSCEMCR_CLR_MON_PEND_Pos)    /*!< \dep
3238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_REQ_Pos   3U                                            /*!< \dep
3240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_REQ_Msk  (1UL << CoreDebug_DSCEMCR_SET_MON_REQ_Pos)     /*!< \dep
3241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_PEND_Pos  1U                                            /*!< \dep
3243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_PEND_Msk (1UL << CoreDebug_DSCEMCR_SET_MON_PEND_Pos)    /*!< \dep
3244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Authentication Control Register Definitions */
3246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDEN_Pos      10U                                            /*!< \dep
3247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDEN_Msk      (1UL << CoreDebug_DAUTHCTRL_UIDEN_Pos)         /*!< \dep
3248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDAPEN_Pos     9U                                            /*!< \dep
3250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDAPEN_Msk    (1UL << CoreDebug_DAUTHCTRL_UIDAPEN_Pos)       /*!< \dep
3251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_FSDMA_Pos       8U                                            /*!< \dep
3253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_FSDMA_Msk      (1UL << CoreDebug_DAUTHCTRL_FSDMA_Pos)         /*!< \dep
3254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< \dep
3256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< \dep
3257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< \dep
3259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< \dep
3260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< \dep
3262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< \dep
3263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< \dep
3265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< \dep
3266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Security Control and Status Register Definitions */
3268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< \dep
3269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< \dep
3270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< \dep
3272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< \dep
3273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< \dep
ARM GAS  /tmp/ccpCzC8b.s 			page 59


3275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< \dep
3276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_CoreDebug */
3278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DCB       Debug Control Block
3283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Debug Control Block Registers
3284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Debug Control Block Registers (DCB).
3289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
3293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
3294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
3295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
3296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DSCEMCR;                /*!< Offset: 0x010 ( /W)  Debug Set Clear Exception and Mo
3297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Reg
3298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Statu
3299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } DCB_Type;
3300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DHCSR, Debug Halting Control and Status Register Definitions */
3302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_DBGKEY_Pos               16U                                            /*!< DCB 
3303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL << DCB_DHCSR_DBGKEY_Pos)             /*!< DCB 
3304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            /*!< DCB 
3306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESTART_ST_Msk         (0x1UL << DCB_DHCSR_S_RESTART_ST_Pos)          /*!< DCB 
3307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESET_ST_Pos           25U                                            /*!< DCB 
3309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESET_ST_Msk           (0x1UL << DCB_DHCSR_S_RESET_ST_Pos)            /*!< DCB 
3310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            /*!< DCB 
3312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RETIRE_ST_Msk          (0x1UL << DCB_DHCSR_S_RETIRE_ST_Pos)           /*!< DCB 
3313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_FPD_Pos                23U                                            /*!< DCB 
3315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_FPD_Msk                (0x1UL << DCB_DHCSR_S_FPD_Pos)                 /*!< DCB 
3316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SUIDE_Pos              22U                                            /*!< DCB 
3318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SUIDE_Msk              (0x1UL << DCB_DHCSR_S_SUIDE_Pos)               /*!< DCB 
3319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_NSUIDE_Pos             21U                                            /*!< DCB 
3321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_NSUIDE_Msk             (0x1UL << DCB_DHCSR_S_NSUIDE_Pos)              /*!< DCB 
3322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SDE_Pos                20U                                            /*!< DCB 
3324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SDE_Msk                (0x1UL << DCB_DHCSR_S_SDE_Pos)                 /*!< DCB 
3325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_LOCKUP_Pos             19U                                            /*!< DCB 
3327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_LOCKUP_Msk             (0x1UL << DCB_DHCSR_S_LOCKUP_Pos)              /*!< DCB 
3328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SLEEP_Pos              18U                                            /*!< DCB 
3330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SLEEP_Msk              (0x1UL << DCB_DHCSR_S_SLEEP_Pos)               /*!< DCB 
3331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 60


3332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_HALT_Pos               17U                                            /*!< DCB 
3333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_HALT_Msk               (0x1UL << DCB_DHCSR_S_HALT_Pos)                /*!< DCB 
3334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_REGRDY_Pos             16U                                            /*!< DCB 
3336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_REGRDY_Msk             (0x1UL << DCB_DHCSR_S_REGRDY_Pos)              /*!< DCB 
3337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_PMOV_Pos                6U                                            /*!< DCB 
3339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_PMOV_Msk               (0x1UL << DCB_DHCSR_C_PMOV_Pos)                /*!< DCB 
3340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_SNAPSTALL_Pos           5U                                            /*!< DCB 
3342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_SNAPSTALL_Msk          (0x1UL << DCB_DHCSR_C_SNAPSTALL_Pos)           /*!< DCB 
3343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_MASKINTS_Pos            3U                                            /*!< DCB 
3345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_MASKINTS_Msk           (0x1UL << DCB_DHCSR_C_MASKINTS_Pos)            /*!< DCB 
3346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_STEP_Pos                2U                                            /*!< DCB 
3348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_STEP_Msk               (0x1UL << DCB_DHCSR_C_STEP_Pos)                /*!< DCB 
3349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_HALT_Pos                1U                                            /*!< DCB 
3351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_HALT_Msk               (0x1UL << DCB_DHCSR_C_HALT_Pos)                /*!< DCB 
3352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            /*!< DCB 
3354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_DEBUGEN_Msk            (0x1UL /*<< DCB_DHCSR_C_DEBUGEN_Pos*/)         /*!< DCB 
3355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DCRSR, Debug Core Register Select Register Definitions */
3357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGWnR_Pos               16U                                            /*!< DCB 
3358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGWnR_Msk               (0x1UL << DCB_DCRSR_REGWnR_Pos)                /*!< DCB 
3359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGSEL_Pos                0U                                            /*!< DCB 
3361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGSEL_Msk               (0x7FUL /*<< DCB_DCRSR_REGSEL_Pos*/)           /*!< DCB 
3362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DCRDR, Debug Core Register Data Register Definitions */
3364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRDR_DBGTMP_Pos                0U                                            /*!< DCB 
3365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL /*<< DCB_DCRDR_DBGTMP_Pos*/)     /*!< DCB 
3366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DEMCR, Debug Exception and Monitor Control Register Definitions */
3368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_TRCENA_Pos               24U                                            /*!< DCB 
3369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_TRCENA_Msk               (0x1UL << DCB_DEMCR_TRCENA_Pos)                /*!< DCB 
3370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MONPRKEY_Pos             23U                                            /*!< DCB 
3372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MONPRKEY_Msk             (0x1UL << DCB_DEMCR_MONPRKEY_Pos)              /*!< DCB 
3373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_UMON_EN_Pos              21U                                            /*!< DCB 
3375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_UMON_EN_Msk              (0x1UL << DCB_DEMCR_UMON_EN_Pos)               /*!< DCB 
3376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_SDME_Pos                 20U                                            /*!< DCB 
3378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_SDME_Msk                 (0x1UL << DCB_DEMCR_SDME_Pos)                  /*!< DCB 
3379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_REQ_Pos              19U                                            /*!< DCB 
3381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_REQ_Msk              (0x1UL << DCB_DEMCR_MON_REQ_Pos)               /*!< DCB 
3382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_STEP_Pos             18U                                            /*!< DCB 
3384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_STEP_Msk             (0x1UL << DCB_DEMCR_MON_STEP_Pos)              /*!< DCB 
3385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_PEND_Pos             17U                                            /*!< DCB 
3387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_PEND_Msk             (0x1UL << DCB_DEMCR_MON_PEND_Pos)              /*!< DCB 
3388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 61


3389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_EN_Pos               16U                                            /*!< DCB 
3390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_EN_Msk               (0x1UL << DCB_DEMCR_MON_EN_Pos)                /*!< DCB 
3391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_SFERR_Pos             11U                                            /*!< DCB 
3393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_SFERR_Msk             (0x1UL << DCB_DEMCR_VC_SFERR_Pos)              /*!< DCB 
3394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_HARDERR_Pos           10U                                            /*!< DCB 
3396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_HARDERR_Msk           (0x1UL << DCB_DEMCR_VC_HARDERR_Pos)            /*!< DCB 
3397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_INTERR_Pos             9U                                            /*!< DCB 
3399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_INTERR_Msk            (0x1UL << DCB_DEMCR_VC_INTERR_Pos)             /*!< DCB 
3400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_BUSERR_Pos             8U                                            /*!< DCB 
3402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_BUSERR_Msk            (0x1UL << DCB_DEMCR_VC_BUSERR_Pos)             /*!< DCB 
3403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_STATERR_Pos            7U                                            /*!< DCB 
3405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_STATERR_Msk           (0x1UL << DCB_DEMCR_VC_STATERR_Pos)            /*!< DCB 
3406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CHKERR_Pos             6U                                            /*!< DCB 
3408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CHKERR_Msk            (0x1UL << DCB_DEMCR_VC_CHKERR_Pos)             /*!< DCB 
3409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_NOCPERR_Pos            5U                                            /*!< DCB 
3411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_NOCPERR_Msk           (0x1UL << DCB_DEMCR_VC_NOCPERR_Pos)            /*!< DCB 
3412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_MMERR_Pos              4U                                            /*!< DCB 
3414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_MMERR_Msk             (0x1UL << DCB_DEMCR_VC_MMERR_Pos)              /*!< DCB 
3415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CORERESET_Pos          0U                                            /*!< DCB 
3417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CORERESET_Msk         (0x1UL /*<< DCB_DEMCR_VC_CORERESET_Pos*/)      /*!< DCB 
3418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DSCEMCR, Debug Set Clear Exception and Monitor Control Register Definitions */
3420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_REQ_Pos        19U                                            /*!< DCB 
3421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_REQ_Msk        (0x1UL << DCB_DSCEMCR_CLR_MON_REQ_Pos)         /*!< DCB 
3422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_PEND_Pos       17U                                            /*!< DCB 
3424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_PEND_Msk       (0x1UL << DCB_DSCEMCR_CLR_MON_PEND_Pos)        /*!< DCB 
3425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_REQ_Pos         3U                                            /*!< DCB 
3427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_REQ_Msk        (0x1UL << DCB_DSCEMCR_SET_MON_REQ_Pos)         /*!< DCB 
3428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_PEND_Pos        1U                                            /*!< DCB 
3430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_PEND_Msk       (0x1UL << DCB_DSCEMCR_SET_MON_PEND_Pos)        /*!< DCB 
3431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DAUTHCTRL, Debug Authentication Control Register Definitions */
3433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDEN_Pos            10U                                            /*!< DCB 
3434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDEN_Msk            (0x1UL << DCB_DAUTHCTRL_UIDEN_Pos)             /*!< DCB 
3435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDAPEN_Pos           9U                                            /*!< DCB 
3437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDAPEN_Msk          (0x1UL << DCB_DAUTHCTRL_UIDAPEN_Pos)           /*!< DCB 
3438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_FSDMA_Pos             8U                                            /*!< DCB 
3440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_FSDMA_Msk            (0x1UL << DCB_DAUTHCTRL_FSDMA_Pos)             /*!< DCB 
3441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            /*!< DCB 
3443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (0x1UL << DCB_DAUTHCTRL_INTSPNIDEN_Pos)        /*!< DCB 
3444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            /*!< DCB 
ARM GAS  /tmp/ccpCzC8b.s 			page 62


3446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (0x1UL << DCB_DAUTHCTRL_SPNIDENSEL_Pos)        /*!< DCB 
3447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            /*!< DCB 
3449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPIDEN_Msk        (0x1UL << DCB_DAUTHCTRL_INTSPIDEN_Pos)         /*!< DCB 
3450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            /*!< DCB 
3452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPIDENSEL_Msk        (0x1UL /*<< DCB_DAUTHCTRL_SPIDENSEL_Pos*/)     /*!< DCB 
3453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DSCSR, Debug Security Control and Status Register Definitions */
3455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDSKEY_Pos               17U                                            /*!< DCB 
3456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDSKEY_Msk               (0x1UL << DCB_DSCSR_CDSKEY_Pos)                /*!< DCB 
3457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDS_Pos                  16U                                            /*!< DCB 
3459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDS_Msk                  (0x1UL << DCB_DSCSR_CDS_Pos)                   /*!< DCB 
3460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSEL_Pos                1U                                            /*!< DCB 
3462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSEL_Msk               (0x1UL << DCB_DSCSR_SBRSEL_Pos)                /*!< DCB 
3463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSELEN_Pos              0U                                            /*!< DCB 
3465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSELEN_Msk             (0x1UL /*<< DCB_DSCSR_SBRSELEN_Pos*/)          /*!< DCB 
3466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_DCB */
3468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DIB       Debug Identification Block
3474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Debug Identification Block Registers
3475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Debug Identification Block Registers (DIB).
3480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DLAR;                   /*!< Offset: 0x000 ( /W)  SCS Software Lock Access Registe
3484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DLSR;                   /*!< Offset: 0x004 (R/ )  SCS Software Lock Status Registe
3485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DAUTHSTATUS;            /*!< Offset: 0x008 (R/ )  Debug Authentication Status Regi
3486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DDEVARCH;               /*!< Offset: 0x00C (R/ )  SCS Device Architecture Register
3487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DDEVTYPE;               /*!< Offset: 0x010 (R/ )  SCS Device Type Register */
3488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } DIB_Type;
3489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DLAR, SCS Software Lock Access Register Definitions */
3491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLAR_KEY_Pos                    0U                                            /*!< DIB 
3492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLAR_KEY_Msk                   (0xFFFFFFFFUL /*<< DIB_DLAR_KEY_Pos */)        /*!< DIB 
3493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DLSR, SCS Software Lock Status Register Definitions */
3495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_nTT_Pos                    2U                                            /*!< DIB 
3496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_nTT_Msk                   (0x1UL << DIB_DLSR_nTT_Pos )                   /*!< DIB 
3497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_SLK_Pos                    1U                                            /*!< DIB 
3499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_SLK_Msk                   (0x1UL << DIB_DLSR_SLK_Pos )                   /*!< DIB 
3500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_SLI_Pos                    0U                                            /*!< DIB 
3502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_SLI_Msk                   (0x1UL /*<< DIB_DLSR_SLI_Pos*/)                /*!< DIB 
ARM GAS  /tmp/ccpCzC8b.s 			page 63


3503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DAUTHSTATUS, Debug Authentication Status Register Definitions */
3505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUNID_Pos          22U                                            /*!< DIB 
3506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUNID_Msk          (0x3UL << DIB_DAUTHSTATUS_SUNID_Pos )          /*!< DIB 
3507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUID_Pos           20U                                            /*!< DIB 
3509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUID_Msk           (0x3UL << DIB_DAUTHSTATUS_SUID_Pos )           /*!< DIB 
3510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUNID_Pos         18U                                            /*!< DIB 
3512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUNID_Msk         (0x3UL << DIB_DAUTHSTATUS_NSUNID_Pos )         /*!< DIB 
3513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUID_Pos          16U                                            /*!< DIB 
3515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSUID_Pos )          /*!< DIB 
3516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SNID_Pos            6U                                            /*!< DIB 
3518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL << DIB_DAUTHSTATUS_SNID_Pos )           /*!< DIB 
3519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SID_Pos             4U                                            /*!< DIB 
3521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SID_Msk            (0x3UL << DIB_DAUTHSTATUS_SID_Pos )            /*!< DIB 
3522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            /*!< DIB 
3524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSNID_Pos )          /*!< DIB 
3525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSID_Pos            0U                                            /*!< DIB 
3527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL /*<< DIB_DAUTHSTATUS_NSID_Pos*/)        /*!< DIB 
3528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DDEVARCH, SCS Device Architecture Register Definitions */
3530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            /*!< DIB 
3531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL << DIB_DDEVARCH_ARCHITECT_Pos )       /*!< DIB 
3532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_PRESENT_Pos           20U                                            /*!< DIB 
3534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL << DIB_DDEVARCH_PRESENT_Pos )          /*!< DIB 
3535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_REVISION_Pos          16U                                            /*!< DIB 
3537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_REVISION_Msk          (0xFUL << DIB_DDEVARCH_REVISION_Pos )          /*!< DIB 
3538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHVER_Pos           12U                                            /*!< DIB 
3540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL << DIB_DDEVARCH_ARCHVER_Pos )           /*!< DIB 
3541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHPART_Pos           0U                                            /*!< DIB 
3543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL /*<< DIB_DDEVARCH_ARCHPART_Pos*/)     /*!< DIB 
3544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DDEVTYPE, SCS Device Type Register Definitions */
3546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_SUB_Pos                4U                                            /*!< DIB 
3547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_SUB_Msk               (0xFUL << DIB_DDEVTYPE_SUB_Pos )               /*!< DIB 
3548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_MAJOR_Pos              0U                                            /*!< DIB 
3550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL /*<< DIB_DDEVTYPE_MAJOR_Pos*/)          /*!< DIB 
3551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_DIB */
3554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
3558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
3559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
ARM GAS  /tmp/ccpCzC8b.s 			page 64


3560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
3565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] field  Name of the register bit field.
3566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
3567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return           Masked and shifted value.
3568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
3569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
3570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief     Mask and shift a register value to extract a bit filed value.
3573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] field  Name of the register bit field.
3574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
3575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return           Masked and shifted bit field value.
3576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
3577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
3578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_core_bitfield */
3580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
3584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_core_base     Core Definitions
3585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Definitions for base addresses, unions, and structures.
3586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Memory mapping of Core Hardware */
3590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space 
3591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
3592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
3593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define MEMSYSCTL_BASE      (0xE001E000UL)                             /*!< Memory System Control
3594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ERRBNK_BASE         (0xE001E100UL)                             /*!< Error Banking Base Ad
3595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PWRMODCTL_BASE      (0xE001E300UL)                             /*!< Power Mode Control Ba
3596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC_BASE           (0xE001E400UL)                             /*!< External Wakeup Inter
3597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PRCCFGINF_BASE      (0xE001E700UL)                             /*!< Processor Configurati
3598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define STL_BASE            (0xE001E800UL)                             /*!< Software Test Library
3599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
3600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< \deprecated Core Debu
3601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_BASE            (0xE000EDF0UL)                             /*!< DCB Base Address */
3602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_BASE            (0xE000EFB0UL)                             /*!< DIB Base Address */
3603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address 
3604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
3605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block 
3606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ICB                 ((ICB_Type       *)     SCS_BASE         ) /*!< System control Regist
3608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration str
3609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration
3610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration st
3611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration str
3612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration str
3613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration str
3614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define MEMSYSCTL           ((MemSysCtl_Type *)     MEMSYSCTL_BASE   ) /*!< Memory System Control
3615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ERRBNK              ((ErrBnk_Type    *)     ERRBNK_BASE      ) /*!< Error Banking configu
3616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PWRMODCTL           ((PwrModCtl_Type *)     PWRMODCTL_BASE   ) /*!< Power Mode Control co
ARM GAS  /tmp/ccpCzC8b.s 			page 65


3617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC                ((EWIC_Type      *)     EWIC_BASE        ) /*!< EWIC configuration st
3618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PRCCFGINF           ((PrcCfgInf_Type *)     PRCCFGINF_BASE   ) /*!< Processor Configurati
3619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define STL                 ((STL_Type       *)     STL_BASE         ) /*!< Software Test Library
3620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< \deprecated Core Debu
3621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB                 ((DCB_Type       *)     DCB_BASE         ) /*!< DCB configuration str
3622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB                 ((DIB_Type       *)     DIB_BASE         ) /*!< DIB configuration str
3623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
3625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Uni
3626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Uni
3627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
3630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define PMU_BASE          (0xE0003000UL)                             /*!< PMU Base Address */
3631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define PMU               ((PMU_Type       *)     PMU_BASE         ) /*!< PMU configuration str
3632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution 
3636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution 
3637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit *
3640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit *
3641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space 
3644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< \deprecated Core Debu
3645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_BASE_NS         (0xE002EDF0UL)                             /*!< DCB Base Address     
3646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_BASE_NS         (0xE002EFB0UL)                             /*!< DIB Base Address     
3647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address 
3648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address    
3649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block 
3650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ICB_NS              ((ICB_Type       *)     SCS_BASE_NS      ) /*!< System control Regist
3652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration str
3653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration
3654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration st
3655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< \deprecated Core Debu
3656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) /*!< DCB configuration str
3657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) /*!< DIB configuration str
3658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
3660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Uni
3661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Uni
3662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit  
3665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit  
3666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
3668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} */
3669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
3673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_register_aliases     Backwards Compatibility Aliases
ARM GAS  /tmp/ccpCzC8b.s 			page 66


3674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Register alias definitions for backwards compatibility.
3675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ID_ADR  (ID_AFR)    /*!< SCB Auxiliary Feature Register */
3678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* 'SCnSCB' is deprecated and replaced by 'ICB' */
3680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef ICB_Type SCnSCB_Type;
3681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Auxiliary Control Register Definitions */
3683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISCRITAXIRUW_Pos   (ICB_ACTLR_DISCRITAXIRUW_Pos)
3684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISCRITAXIRUW_Msk   (ICB_ACTLR_DISCRITAXIRUW_Msk)
3685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISDI_Pos           (ICB_ACTLR_DISDI_Pos)
3687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISDI_Msk           (ICB_ACTLR_DISDI_Msk)
3688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Pos   (ICB_ACTLR_DISCRITAXIRUR_Pos)
3690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Msk   (ICB_ACTLR_DISCRITAXIRUR_Msk)
3691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_EVENTBUSEN_Pos      (ICB_ACTLR_EVENTBUSEN_Pos)
3693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_EVENTBUSEN_Msk      (ICB_ACTLR_EVENTBUSEN_Msk)
3694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_EVENTBUSEN_S_Pos    (ICB_ACTLR_EVENTBUSEN_S_Pos)
3696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_EVENTBUSEN_S_Msk    (ICB_ACTLR_EVENTBUSEN_S_Msk)
3697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos  (ICB_ACTLR_DISITMATBFLUSH_Pos)
3699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk  (ICB_ACTLR_DISITMATBFLUSH_Msk)
3700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISNWAMODE_Pos      (ICB_ACTLR_DISNWAMODE_Pos)
3702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISNWAMODE_Msk      (ICB_ACTLR_DISNWAMODE_Msk)
3703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos       (ICB_ACTLR_FPEXCODIS_Pos)
3705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk       (ICB_ACTLR_FPEXCODIS_Msk)
3706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISOLAP_Pos         (ICB_ACTLR_DISOLAP_Pos)
3708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISOLAP_Msk         (ICB_ACTLR_DISOLAP_Msk)
3709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISOLAPS_Pos        (ICB_ACTLR_DISOLAPS_Pos)
3711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISOLAPS_Msk        (ICB_ACTLR_DISOLAPS_Msk)
3712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLOBR_Pos         (ICB_ACTLR_DISLOBR_Pos)
3714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLOBR_Msk         (ICB_ACTLR_DISLOBR_Msk)
3715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLO_Pos           (ICB_ACTLR_DISLO_Pos)
3717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLO_Msk           (ICB_ACTLR_DISLO_Msk)
3718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLOLEP_Pos        (ICB_ACTLR_DISLOLEP_Pos)
3720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLOLEP_Msk        (ICB_ACTLR_DISLOLEP_Msk)
3721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISFOLD_Pos         (ICB_ACTLR_DISFOLD_Pos)
3723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISFOLD_Msk         (ICB_ACTLR_DISFOLD_Msk)
3724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Interrupt Controller Type Register Definitions */
3726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos      (ICB_ICTR_INTLINESNUM_Pos)
3727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk      (ICB_ICTR_INTLINESNUM_Msk)
3728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB                           (ICB)
3730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_NS                        (ICB_NS)
ARM GAS  /tmp/ccpCzC8b.s 			page 67


3731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} */
3733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
3736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *                Hardware Abstraction Layer
3737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   Core Function Interface contains:
3738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core NVIC Functions
3739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SysTick Functions
3740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Debug Functions
3741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Register Access Functions
3742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
3743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
3745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
3746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##########################   NVIC functions  #################################### */
3750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
3752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
3753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
3754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef CMSIS_NVIC_VIRTUAL
3758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
3759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
3760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
3762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
3764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
3765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
3766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
3767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
3768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
3769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
3770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
3771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetActive              __NVIC_GetActive
3772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
3773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
3774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
3775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* CMSIS_NVIC_VIRTUAL */
3776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef CMSIS_VECTAB_VIRTUAL
3778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
3779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
3780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
3782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetVector              __NVIC_SetVector
3784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetVector              __NVIC_GetVector
3785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
3786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_USER_IRQ_OFFSET          16
ARM GAS  /tmp/ccpCzC8b.s 			page 68


3788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Special LR values for Secure/Non-Secure call handling and exception handling                    
3791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secu
3793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch  
3794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
3796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN
3797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=No
3798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called register
3799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point 
3800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handl
3801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore cont
3802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken
3803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking 
3805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point e
3806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RET
3807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-poi
3809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
3810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Priority Grouping
3814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the priority grouping field using the required unlock sequence.
3815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
3816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            Only values from 0..7 are used.
3817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            In case of a conflict between priority grouping and available
3818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
3819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      PriorityGroup  Priority grouping field.
3820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
3822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t reg_value;
3824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
3825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
3827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
3828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  (reg_value                                   |
3829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
3830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
3831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SCB->AIRCR =  reg_value;
3832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Priority Grouping
3837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
3838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
3839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
3841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
3843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 69


3845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Enable Interrupt
3848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
3849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
3853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
  34              		.loc 2 3853 1
  35              		.cfi_startproc
  36              		@ args = 0, pretend = 0, frame = 8
  37              		@ frame_needed = 1, uses_anonymous_args = 0
  38              		@ link register save eliminated.
  39 0000 80B4     		push	{r7}
  40              		.cfi_def_cfa_offset 4
  41              		.cfi_offset 7, -4
  42 0002 83B0     		sub	sp, sp, #12
  43              		.cfi_def_cfa_offset 16
  44 0004 00AF     		add	r7, sp, #0
  45              		.cfi_def_cfa_register 7
  46 0006 0346     		mov	r3, r0
  47 0008 FB80     		strh	r3, [r7, #6]	@ movhi
3854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
  48              		.loc 2 3854 6
  49 000a B7F90630 		ldrsh	r3, [r7, #6]
  50 000e 002B     		cmp	r3, #0
  51 0010 0BDB     		blt	.L3
3855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
  52              		.loc 2 3856 5
3857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  53              		.loc 2 3857 81
  54 0012 FB88     		ldrh	r3, [r7, #6]
  55 0014 03F01F02 		and	r2, r3, #31
  56              		.loc 2 3857 9
  57 0018 0749     		ldr	r1, .L4
  58              		.loc 2 3857 18
  59 001a B7F90630 		ldrsh	r3, [r7, #6]
  60              		.loc 2 3857 34
  61 001e 5B09     		lsrs	r3, r3, #5
  62              		.loc 2 3857 45
  63 0020 0120     		movs	r0, #1
  64 0022 00FA02F2 		lsl	r2, r0, r2
  65              		.loc 2 3857 43
  66 0026 41F82320 		str	r2, [r1, r3, lsl #2]
3858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
  67              		.loc 2 3858 5
  68              	.L3:
3859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
  69              		.loc 2 3860 1
  70 002a 00BF     		nop
  71 002c 0C37     		adds	r7, r7, #12
  72              		.cfi_def_cfa_offset 4
  73 002e BD46     		mov	sp, r7
  74              		.cfi_def_cfa_register 13
ARM GAS  /tmp/ccpCzC8b.s 			page 70


  75              		@ sp needed
  76 0030 5DF8047B 		ldr	r7, [sp], #4
  77              		.cfi_restore 7
  78              		.cfi_def_cfa_offset 0
  79 0034 7047     		bx	lr
  80              	.L5:
  81 0036 00BF     		.align	2
  82              	.L4:
  83 0038 00E100E0 		.word	-536813312
  84              		.cfi_endproc
  85              	.LFE155:
  87              		.section	.text.__NVIC_DisableIRQ,"ax",%progbits
  88              		.align	1
  89              		.syntax unified
  90              		.thumb
  91              		.thumb_func
  93              	__NVIC_DisableIRQ:
  94              	.LFB157:
3861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Enable status
3865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
3866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt is not enabled.
3868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt is enabled.
3869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
3872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
3874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
3876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
3878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
3880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Disable Interrupt
3886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
3887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
3891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
  95              		.loc 2 3891 1
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 8
  98              		@ frame_needed = 1, uses_anonymous_args = 0
  99              		@ link register save eliminated.
 100 0000 80B4     		push	{r7}
 101              		.cfi_def_cfa_offset 4
 102              		.cfi_offset 7, -4
ARM GAS  /tmp/ccpCzC8b.s 			page 71


 103 0002 83B0     		sub	sp, sp, #12
 104              		.cfi_def_cfa_offset 16
 105 0004 00AF     		add	r7, sp, #0
 106              		.cfi_def_cfa_register 7
 107 0006 0346     		mov	r3, r0
 108 0008 FB80     		strh	r3, [r7, #6]	@ movhi
3892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
 109              		.loc 2 3892 6
 110 000a B7F90630 		ldrsh	r3, [r7, #6]
 111 000e 002B     		cmp	r3, #0
 112 0010 12DB     		blt	.L8
3893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 113              		.loc 2 3894 81
 114 0012 FB88     		ldrh	r3, [r7, #6]
 115 0014 03F01F02 		and	r2, r3, #31
 116              		.loc 2 3894 9
 117 0018 0A49     		ldr	r1, .L9
 118              		.loc 2 3894 18
 119 001a B7F90630 		ldrsh	r3, [r7, #6]
 120              		.loc 2 3894 34
 121 001e 5B09     		lsrs	r3, r3, #5
 122              		.loc 2 3894 45
 123 0020 0120     		movs	r0, #1
 124 0022 00FA02F2 		lsl	r2, r0, r2
 125              		.loc 2 3894 43
 126 0026 2033     		adds	r3, r3, #32
 127 0028 41F82320 		str	r2, [r1, r3, lsl #2]
 128              	.LBB11:
 129              	.LBB12:
 130              		.file 3 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h"
   1:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
ARM GAS  /tmp/ccpCzC8b.s 			page 72


  27:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /tmp/ccpCzC8b.s 			page 73


  84:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 74


 141:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 75


 198:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
ARM GAS  /tmp/ccpCzC8b.s 			page 76


 255:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 131              		.loc 3 271 3
 132              		.syntax unified
 133              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 134 002c BFF34F8F 		dsb 0xF
 135              	@ 0 "" 2
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 136              		.loc 3 272 1
 137              		.thumb
 138              		.syntax unified
 139 0030 00BF     		nop
 140              	.LBE12:
 141              	.LBE11:
 142              	.LBB13:
 143              	.LBB14:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144              		.loc 3 260 3
 145              		.syntax unified
 146              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 147 0032 BFF36F8F 		isb 0xF
 148              	@ 0 "" 2
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 149              		.loc 3 261 1
 150              		.thumb
 151              		.syntax unified
 152 0036 00BF     		nop
 153              	.L8:
 154              	.LBE14:
 155              	.LBE13:
3895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
3896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
3897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 156              		.loc 2 3898 1
 157 0038 00BF     		nop
 158 003a 0C37     		adds	r7, r7, #12
 159              		.cfi_def_cfa_offset 4
 160 003c BD46     		mov	sp, r7
 161              		.cfi_def_cfa_register 13
 162              		@ sp needed
 163 003e 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  /tmp/ccpCzC8b.s 			page 77


 164              		.cfi_restore 7
 165              		.cfi_def_cfa_offset 0
 166 0042 7047     		bx	lr
 167              	.L10:
 168              		.align	2
 169              	.L9:
 170 0044 00E100E0 		.word	-536813312
 171              		.cfi_endproc
 172              	.LFE157:
 174              		.section	.text.EpochBlock_IsLastEpochBlock,"ax",%progbits
 175              		.align	1
 176              		.syntax unified
 177              		.thumb
 178              		.thumb_func
 180              	EpochBlock_IsLastEpochBlock:
 181              	.LFB4814:
 182              		.file 4 "Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h"
   1:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** /**
   2:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  ******************************************************************************
   3:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @file    ll_aton_NN_interface.h
   4:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @author  SRA Artificial Intelligence & Embedded Architectures
   5:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @brief   Interface that defines a NN generated by the AtoNN Compiler.
   6:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  ******************************************************************************
   7:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @attention
   8:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  *
   9:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * Copyright (c) 2024 STMicroelectronics.
  10:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * All rights reserved.
  11:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  *
  12:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * in the root directory of this software component.
  14:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  *
  16:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  ******************************************************************************
  17:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  */
  18:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  19:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifndef __LL_ATON_NN_INTERFACE_H
  20:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #define __LL_ATON_NN_INTERFACE_H
  21:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  22:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifdef __cplusplus
  23:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** extern "C"
  24:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** {
  25:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif
  26:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  27:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <assert.h>
  28:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <stdbool.h>
  29:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <stddef.h>
  30:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <stdint.h>
  31:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  32:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include "ll_aton_config.h"
  33:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  34:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include "ll_aton_attributes.h"
  35:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include "ll_aton_util.h"
  36:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  37:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup User I/O Return Values & Callback Event Types
  38:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
  39:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
  40:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 78


  41:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum LL_ATON_User_IO_Result
  42:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  43:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_NOERROR,     /**< */
  44:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_WRONG_ALIGN, /**< */
  45:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_WRONG_SIZE,  /**< */
  46:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_WRONG_INDEX, /**< */
  47:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } LL_ATON_User_IO_Result_t;
  48:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  49:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum LL_ATON_RT_Callbacktype
  50:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  51:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_PRE_START,  /**< Callback called before start_epoch_block */
  52:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_POST_START, /**< Callback called after start_epoch_block */
  53:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_PRE_END,    /**< Callback called before end_epoch_block */
  54:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_POST_END,   /**< Callback called after end_epoch_block */
  55:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_NN_Init,    /**< Callback called after `LL_ATON_RT_Init_Network`,
  56:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                          *     NOTE: 3rd parameter passed is `NULL` */
  57:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_NN_DeInit,  /**< Callback called after `LL_ATON_RT_DeInit_Network`,
  58:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                          *     NOTE: 3rd parameter passed is `NULL` */
  59:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_RT_Init,    /**< Callback called after `LL_ATON_RT_RuntimeInit` */
  60:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_RT_Deinit,  /**< Callback called before `LL_ATON_RT_RuntimeDeInit` */
  61:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } LL_ATON_RT_Callbacktype_t;
  62:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  63:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
  64:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
  65:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
  66:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  67:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Handle-style Data Types for Epoch Blocks
  68:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
  69:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
  70:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  71:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /* this is needed to avoid some compilers (e.g. KEIL) that observe a strict semantic about conver
  72:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * pointers to integers in cost initializers
  73:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
  74:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef union
  75:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  76:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     unsigned char *p;
  77:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uintptr_t i;
  78:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } __LL_address_t;
  79:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  80:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void (*EpochBlock_FuncPtr_t)(const void *epoch_block);
  81:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  82:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum
  83:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_NONE = 0x0,                 /**< */
  85:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_epoch_start = (0x1 << 0),   /**< First EpochBlock of an Epoch */
  86:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_epoch_end = (0x1 << 1),     /**< Last EpochBlock of an Epoch */
  87:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_blob = (0x1 << 2),          /**< Item is an Epoch Blob */
  88:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_last_eb = (0x1 << 3),       /**< Last EpochBlock */
  89:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_pure_hw = (0x1 << 4),       /**< Pure HW EpochBlock */
  90:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_pure_sw = (0x1 << 5),       /**< Pure SW EpochBlock */
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_hybrid = (0x1 << 6),        /**< Hybrid EpochBlock (i.e. mixed HW/SW) */
  92:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_internal = (0x1 << 7),      /**< ATON lib internal EpochBlock (used to impleme
  93:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_blob_encrypted = (0x1 << 8) /**< The blob is encrypted and must be decrypted o
  94:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } EpochBlock_Flags_t;
  95:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  96:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
  97:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
ARM GAS  /tmp/ccpCzC8b.s 			page 79


  98:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_FuncPtr_t start_epoch_block; /**< Method to execute the EpochBlock */
  99:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_FuncPtr_t end_epoch_block;   /**< Method to be executed when the EpochBlock ends */
 100:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uintptr_t blob_address;                 /**< Blob address (in case this EpochBlock represents a
 101:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t wait_mask;                     /**< Mask needed to check when an EpochBlock ends
 102:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                              *    - if epoch blob: number (not bitmask) of epoch co
 103:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                              *    - otherwise: bitmask with all output streaming en
 104:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint16_t flags;                         /**< EpochBlock flags */
 105:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifdef LL_ATON_EB_DBG_INFO
 106:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int16_t epoch_num;             /**< Epoch number / First epoch number within blob */
 107:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int16_t last_epoch_num;        /**< Epoch number / Last epoch number within blob */
 108:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t in_streng_mask;       /**< Debug information about input streaming engines used in epo
 109:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t out_streng_mask;      /**< Debug information about output streaming engines used in ep
 110:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint64_t estimated_npu_cycles; /**< Debug information estimates for NPU cycles in epoch w/o mem
 111:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint64_t estimated_tot_cycles; /**< Debug information estimates for NPU cycles in epoch w/ memo
 112:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif                             // LL_ATON_EB_DBG_INFO
 113:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } EpochBlock_ItemTypeDef;
 114:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef EpochBlock_ItemTypeDef LL_ATON_RT_EpochBlockItem_t;
 115:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 116:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 117:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
 118:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 119:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 120:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Helper Function Declarations for User Callbacks
 121:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 122:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 123:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 124:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 125:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the last one of an array of `const EpochBlock_ItemType
 126:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 127:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 128:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsLastEpochBlock(const EpochBlock_ItemTypeDef *eb);
 129:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 130:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 131:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the first EpochBlock of an Epoch
 132:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 133:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 134:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochStart(const EpochBlock_ItemTypeDef *eb);
 135:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 136:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 137:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the last EpochBlock of an Epoch
 138:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 139:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 140:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochEnd(const EpochBlock_ItemTypeDef *eb);
 141:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 142:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 143:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the an Epoch Blob
 144:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 145:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 146:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochBlob(const EpochBlock_ItemTypeDef *eb);
 147:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 148:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 149:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if - in case this epoch is a blob (see above) - the blob is encrypted
 150:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 151:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 152:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsBlobEncrypted(const EpochBlock_ItemTypeDef *eb);
 153:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 154:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
ARM GAS  /tmp/ccpCzC8b.s 			page 80


 155:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is pure SW epoch
 156:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 157:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 158:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureSW(const EpochBlock_ItemTypeDef *eb);
 159:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 160:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 161:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is a pure HW or mixed SW/HW epoch
 162:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 163:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 164:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureHW(const EpochBlock_ItemTypeDef *eb);
 165:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 166:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 167:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is a hybrid epoch
 168:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 169:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 170:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochHybrid(const EpochBlock_ItemTypeDef *eb);
 171:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 172:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 173:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is an internal epoch
 174:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 175:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 176:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochInternal(const EpochBlock_ItemTypeDef *eb);
 177:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 178:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 179:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Returns the Epoch controller id to use
 180:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 181:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 182:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t EpochBlock_EpochControllerUnit(const EpochBlock_ItemTypeDef *eb);
 183:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 184:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 185:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Returns the address of the configuration of the epoch controller (the blob address)
 186:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 187:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 188:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uintptr_t EpochBlock_EpochBlobAddr(const EpochBlock_ItemTypeDef *eb);
 189:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 190:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 191:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief ATON buffer types definition
 192:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 193:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 194:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 195:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 197:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 198:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Handle-style Data Types for Input, Output, and Internal Buffers
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 200:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 201:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 202:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum
 203:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 204:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UNDEFINED = 0,
 205:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_FLOAT = 1,
 206:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT2 = 2,
 207:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT2 = 3,
 208:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT4 = 4,
 209:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT4 = 5,
 210:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT8 = 6,
 211:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT8 = 7,
ARM GAS  /tmp/ccpCzC8b.s 			page 81


 212:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT16 = 8,
 213:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT16 = 9,
 214:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT32 = 10,
 215:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT64 = 11,
 216:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_STRING = 12,
 217:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_BOOL = 13,
 218:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_FLOAT16 = 14,
 219:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_DOUBLE = 15,
 220:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT32 = 16,
 221:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT64 = 17,
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_COMPLEX64 = 18,
 223:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_COMPLEX128 = 19,
 224:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_BFLOAT16 = 20,
 225:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_FXP = 100 // AtoNN specific
 226:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } Buffer_DataType_TypeDef;
 227:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 228:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 229:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief ATON buffer Channel position
 230:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 231:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 232:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum
 233:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 234:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_UNDEFINED = 0, /**< No channel present */
 235:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_First = 1,     /**< Channel First         ( ...B C H W )*/
 236:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_Last = 2,      /**< Channel Last          ( ...B H W C ) */
 237:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_Mixed = 3,     /**< Channel with Batch(b) ( ...B C/b H W b ) */
 238:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } Buffer_CHPos_TypeDef;
 239:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 240:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 241:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief ATON buffer definition
 242:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 243:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
 244:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 245:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const char *name;             /**< Buffer name. NULL if end of list */
 246:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     __LL_address_t addr_base;     /**< Buffer base address */
 247:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t offset_start;        /**< Offset of the buffer start address from the base address */
 248:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t offset_end;          /**< Offset of the buffer end address from the base address
 249:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                    *   (first bytes address beyond buffer length) */
 250:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t offset_limit;        /**< Offset of the limiter address from the base address,
 251:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                    *   (needed for configuring streaming engines) */
 252:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t is_user_allocated;    /**< */
 253:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t is_param;             /**< */
 254:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint16_t epoch;               /**< */
 255:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t batch;               /**< */
 256:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const uint32_t *mem_shape;    /**< shape as seen by the user in memory (only valid for input/ou
 257:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint16_t mem_ndims;           /**< Number of dimensions of mem_shape (Length of mem_shape) */
 258:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     Buffer_CHPos_TypeDef chpos;   /**< Position  of channels dimension in mem shape */
 259:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     Buffer_DataType_TypeDef type; /**< */
 260:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int8_t Qm;                    /**< */
 261:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int8_t Qn;                    /**< */
 262:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t Qunsigned;            /**< */
 263:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t ndims;                /**< */
 264:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t nbits;                /**< */
 265:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t per_channel;          /**< */
 266:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const uint32_t *shape;        /**< */
 267:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const float *scale;           /**< */
 268:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const int16_t *offset;        /**< This can become int8 or uint8 based on the Qunsigned field.
ARM GAS  /tmp/ccpCzC8b.s 			page 82


 269:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                    *   (This field Must have the same format of the quantized value
 270:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } LL_Buffer_InfoTypeDef;
 271:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 272:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 273:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
 274:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 275:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 276:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Helper Function Declarations for Buffer Analysis
 277:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 278:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 279:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 280:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 281:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the base address of the mem pool the buffer is allocated in
 282:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 283:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 284:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_base(const LL_Buffer_InfoTypeDef *buf);
 285:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 286:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 287:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the start address of the buffer
 288:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 289:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 290:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_start(const LL_Buffer_InfoTypeDef *buf);
 291:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 292:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 293:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the end address of the buffer
 294:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 295:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 296:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_end(const LL_Buffer_InfoTypeDef *buf);
 297:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 298:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 299:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the limit address of the buffer
 300:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 301:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 302:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_limit(const LL_Buffer_InfoTypeDef *buf);
 303:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 304:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 305:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the length of the buffer
 306:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 307:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 308:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t LL_Buffer_len(const LL_Buffer_InfoTypeDef *buf);
 309:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 310:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 311:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the buffer elements number of bits
 312:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 313:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 314:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t LL_Buffer_bits(const LL_Buffer_InfoTypeDef *buf);
 315:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 316:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 317:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
 318:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 319:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 320:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Handle-style Data Types and Declaration Macros for ATON Runtime Execution & User AP
 321:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 322:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 323:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 324:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   struct __nn_instance_struct; // forward declaration
 325:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct __nn_instance_struct NN_Instance_TypeDef;
ARM GAS  /tmp/ccpCzC8b.s 			page 83


 326:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 327:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** /**
 328:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @brief Declare the function prototypes for named NN interface functions generated by the AtoNN c
 329:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @param network_name name of the network as provided by option `--network-name`
 330:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  */
 331:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #define LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)                                              
 332:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern bool LL_ATON_EC_Network_Init_##network_name(void);                                        
 333:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern bool LL_ATON_EC_Inference_Init_##network_name(void);                                      
 334:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern LL_ATON_User_IO_Result_t LL_ATON_Set_User_Input_Buffer_##network_name(uint32_t num, void *
 335:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                                                                uint32_t size);     
 336:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern void *LL_ATON_Get_User_Input_Buffer_##network_name(uint32_t num);                         
 337:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern LL_ATON_User_IO_Result_t LL_ATON_Set_User_Output_Buffer_##network_name(uint32_t num, void 
 338:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                                                                 uint32_t size);    
 339:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern void *LL_ATON_Get_User_Output_Buffer_##network_name(uint32_t num);                        
 340:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const EpochBlock_ItemTypeDef *LL_ATON_EpochBlockItems_##network_name(void);               
 341:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Output_Buffers_Info_##network_name(void);            
 342:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Input_Buffers_Info_##network_name(void);             
 343:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Internal_Buffers_Info_##network_name(void);
 344:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 345:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 346:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Type definitions for NN interface functions
 347:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 348:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef bool (*NN_EC_Hook_TypeDef)(void);
 349:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef LL_ATON_User_IO_Result_t (*NN_InputSetter_TypeDef)(uint32_t num, void *buffer, uint32_t s
 350:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void *(*NN_InputGetter_TypeDef)(uint32_t num);
 351:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef LL_ATON_User_IO_Result_t (*NN_OutputSetter_TypeDef)(uint32_t num, void *buffer, uint32_t 
 352:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void *(*NN_OutputGetter_TypeDef)(uint32_t num);
 353:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef const EpochBlock_ItemTypeDef *(*NN_EpochBlockItems_TypeDef)(void);
 354:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef const LL_Buffer_InfoTypeDef *(*NN_Buffers_Info_TypeDef)(void);
 355:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 356:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void (*TraceRuntime_FuncPtr_t)(LL_ATON_RT_Callbacktype_t ctype);
 357:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 358:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void (*TraceEpochBlock_FuncPtr_t)(LL_ATON_RT_Callbacktype_t ctype, const NN_Instance_Type
 359:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                             const EpochBlock_ItemTypeDef *epoch_block);
 360:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 361:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
 362:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 363:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const char *network_name;
 364:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_EC_Hook_TypeDef ec_network_init;
 365:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_EC_Hook_TypeDef ec_inference_init;
 366:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_InputSetter_TypeDef input_setter;
 367:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_InputGetter_TypeDef input_getter;
 368:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_OutputSetter_TypeDef output_setter;
 369:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_OutputGetter_TypeDef output_getter;
 370:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_EpochBlockItems_TypeDef epoch_block_items;
 371:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Buffers_Info_TypeDef output_buffers_info;
 372:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Buffers_Info_TypeDef input_buffers_info;
 373:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Buffers_Info_TypeDef internal_buffers_info;
 374:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } NN_Interface_TypeDef;
 375:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 376:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
 377:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 378:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile current_epoch_block; // pointer to current epoch block
 379:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile first_epoch_block;   // pointer to first epoch block in 
 380:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile next_epoch_block;    // pointer to epoch block to be ins
 381:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 382:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile saved_current_epoch_block; // pointer to saved current e
ARM GAS  /tmp/ccpCzC8b.s 			page 84


 383:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef
 384:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****         *volatile saved_first_epoch_block; // pointer to saved first epoch block in current epoch l
 385:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 386:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     bool inference_started; // inference has been started
 387:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 388:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 389:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile uint32_t triggered_events;        // currently triggered events/IRQs in current epoch
 390:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile bool current_epoch_block_started; // has current epoch block already been started
 391:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif                                         // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 392:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 393:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifndef NDEBUG
 394:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile uint32_t
 395:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****         nr_of_epoch_blocks; // number of epoch blocks in network (includes also terminating empty e
 396:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile uint32_t saved_nr_of_epoch_blocks; // number of epoch blocks in saved network (include
 397:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                                 // empty epoch block)
 398:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif                                          // NDEBUG
 399:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 400:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     TraceEpochBlock_FuncPtr_t epoch_callback_function; // epoch callback function
 401:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 402:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #if defined(LL_ATON_RT_RELOC)
 403:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t inst_reloc;
 404:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif
 405:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 406:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } NN_Execution_State_TypeDef;
 407:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 408:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   struct __nn_instance_struct
 409:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 410:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const NN_Interface_TypeDef *network;
 411:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Execution_State_TypeDef exec_state;
 412:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   };
 413:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 414:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 415:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
 416:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 417:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 418:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Helper Function Inline Implementations
 419:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 420:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 421:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 422:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsLastEpochBlock(const EpochBlock_ItemTypeDef *eb)
 423:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 183              		.loc 4 423 3
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 8
 186              		@ frame_needed = 1, uses_anonymous_args = 0
 187              		@ link register save eliminated.
 188 0000 80B4     		push	{r7}
 189              		.cfi_def_cfa_offset 4
 190              		.cfi_offset 7, -4
 191 0002 83B0     		sub	sp, sp, #12
 192              		.cfi_def_cfa_offset 16
 193 0004 00AF     		add	r7, sp, #0
 194              		.cfi_def_cfa_register 7
 195 0006 7860     		str	r0, [r7, #4]
 424:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_last_eb) != 0);
 196              		.loc 4 424 16
 197 0008 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccpCzC8b.s 			page 85


 198 000a 1B8A     		ldrh	r3, [r3, #16]
 199              		.loc 4 424 24
 200 000c 03F00803 		and	r3, r3, #8
 201              		.loc 4 424 52
 202 0010 002B     		cmp	r3, #0
 203 0012 14BF     		ite	ne
 204 0014 0123     		movne	r3, #1
 205 0016 0023     		moveq	r3, #0
 206 0018 DBB2     		uxtb	r3, r3
 425:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 207              		.loc 4 425 3
 208 001a 1846     		mov	r0, r3
 209 001c 0C37     		adds	r7, r7, #12
 210              		.cfi_def_cfa_offset 4
 211 001e BD46     		mov	sp, r7
 212              		.cfi_def_cfa_register 13
 213              		@ sp needed
 214 0020 5DF8047B 		ldr	r7, [sp], #4
 215              		.cfi_restore 7
 216              		.cfi_def_cfa_offset 0
 217 0024 7047     		bx	lr
 218              		.cfi_endproc
 219              	.LFE4814:
 221              		.section	.text.EpochBlock_IsEpochStart,"ax",%progbits
 222              		.align	1
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 227              	EpochBlock_IsEpochStart:
 228              	.LFB4815:
 426:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 427:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochStart(const EpochBlock_ItemTypeDef *eb)
 428:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 229              		.loc 4 428 3
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 8
 232              		@ frame_needed = 1, uses_anonymous_args = 0
 233              		@ link register save eliminated.
 234 0000 80B4     		push	{r7}
 235              		.cfi_def_cfa_offset 4
 236              		.cfi_offset 7, -4
 237 0002 83B0     		sub	sp, sp, #12
 238              		.cfi_def_cfa_offset 16
 239 0004 00AF     		add	r7, sp, #0
 240              		.cfi_def_cfa_register 7
 241 0006 7860     		str	r0, [r7, #4]
 429:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_epoch_start) != 0);
 242              		.loc 4 429 16
 243 0008 7B68     		ldr	r3, [r7, #4]
 244 000a 1B8A     		ldrh	r3, [r3, #16]
 245              		.loc 4 429 24
 246 000c 03F00103 		and	r3, r3, #1
 247              		.loc 4 429 56
 248 0010 002B     		cmp	r3, #0
 249 0012 14BF     		ite	ne
 250 0014 0123     		movne	r3, #1
 251 0016 0023     		moveq	r3, #0
ARM GAS  /tmp/ccpCzC8b.s 			page 86


 252 0018 DBB2     		uxtb	r3, r3
 430:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 253              		.loc 4 430 3
 254 001a 1846     		mov	r0, r3
 255 001c 0C37     		adds	r7, r7, #12
 256              		.cfi_def_cfa_offset 4
 257 001e BD46     		mov	sp, r7
 258              		.cfi_def_cfa_register 13
 259              		@ sp needed
 260 0020 5DF8047B 		ldr	r7, [sp], #4
 261              		.cfi_restore 7
 262              		.cfi_def_cfa_offset 0
 263 0024 7047     		bx	lr
 264              		.cfi_endproc
 265              	.LFE4815:
 267              		.section	.text.EpochBlock_IsEpochBlob,"ax",%progbits
 268              		.align	1
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 273              	EpochBlock_IsEpochBlob:
 274              	.LFB4817:
 431:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 432:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochEnd(const EpochBlock_ItemTypeDef *eb)
 433:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 434:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_epoch_end) != 0);
 435:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 436:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 437:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochBlob(const EpochBlock_ItemTypeDef *eb)
 438:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 275              		.loc 4 438 3
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 8
 278              		@ frame_needed = 1, uses_anonymous_args = 0
 279              		@ link register save eliminated.
 280 0000 80B4     		push	{r7}
 281              		.cfi_def_cfa_offset 4
 282              		.cfi_offset 7, -4
 283 0002 83B0     		sub	sp, sp, #12
 284              		.cfi_def_cfa_offset 16
 285 0004 00AF     		add	r7, sp, #0
 286              		.cfi_def_cfa_register 7
 287 0006 7860     		str	r0, [r7, #4]
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_blob) != 0);
 288              		.loc 4 439 16
 289 0008 7B68     		ldr	r3, [r7, #4]
 290 000a 1B8A     		ldrh	r3, [r3, #16]
 291              		.loc 4 439 24
 292 000c 03F00403 		and	r3, r3, #4
 293              		.loc 4 439 49
 294 0010 002B     		cmp	r3, #0
 295 0012 14BF     		ite	ne
 296 0014 0123     		movne	r3, #1
 297 0016 0023     		moveq	r3, #0
 298 0018 DBB2     		uxtb	r3, r3
 440:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 299              		.loc 4 440 3
ARM GAS  /tmp/ccpCzC8b.s 			page 87


 300 001a 1846     		mov	r0, r3
 301 001c 0C37     		adds	r7, r7, #12
 302              		.cfi_def_cfa_offset 4
 303 001e BD46     		mov	sp, r7
 304              		.cfi_def_cfa_register 13
 305              		@ sp needed
 306 0020 5DF8047B 		ldr	r7, [sp], #4
 307              		.cfi_restore 7
 308              		.cfi_def_cfa_offset 0
 309 0024 7047     		bx	lr
 310              		.cfi_endproc
 311              	.LFE4817:
 313              		.section	.text.EpochBlock_IsEpochPureHW,"ax",%progbits
 314              		.align	1
 315              		.syntax unified
 316              		.thumb
 317              		.thumb_func
 319              	EpochBlock_IsEpochPureHW:
 320              	.LFB4820:
 441:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 442:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsBlobEncrypted(const EpochBlock_ItemTypeDef *eb)
 443:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_blob_encrypted) != 0);
 445:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 446:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 447:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureSW(const EpochBlock_ItemTypeDef *eb)
 448:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 449:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_pure_sw) != 0);
 450:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 451:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 452:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureHW(const EpochBlock_ItemTypeDef *eb)
 453:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 321              		.loc 4 453 3
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 8
 324              		@ frame_needed = 1, uses_anonymous_args = 0
 325              		@ link register save eliminated.
 326 0000 80B4     		push	{r7}
 327              		.cfi_def_cfa_offset 4
 328              		.cfi_offset 7, -4
 329 0002 83B0     		sub	sp, sp, #12
 330              		.cfi_def_cfa_offset 16
 331 0004 00AF     		add	r7, sp, #0
 332              		.cfi_def_cfa_register 7
 333 0006 7860     		str	r0, [r7, #4]
 454:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_pure_hw) != 0);
 334              		.loc 4 454 16
 335 0008 7B68     		ldr	r3, [r7, #4]
 336 000a 1B8A     		ldrh	r3, [r3, #16]
 337              		.loc 4 454 24
 338 000c 03F01003 		and	r3, r3, #16
 339              		.loc 4 454 52
 340 0010 002B     		cmp	r3, #0
 341 0012 14BF     		ite	ne
 342 0014 0123     		movne	r3, #1
 343 0016 0023     		moveq	r3, #0
 344 0018 DBB2     		uxtb	r3, r3
ARM GAS  /tmp/ccpCzC8b.s 			page 88


 455:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 345              		.loc 4 455 3
 346 001a 1846     		mov	r0, r3
 347 001c 0C37     		adds	r7, r7, #12
 348              		.cfi_def_cfa_offset 4
 349 001e BD46     		mov	sp, r7
 350              		.cfi_def_cfa_register 13
 351              		@ sp needed
 352 0020 5DF8047B 		ldr	r7, [sp], #4
 353              		.cfi_restore 7
 354              		.cfi_def_cfa_offset 0
 355 0024 7047     		bx	lr
 356              		.cfi_endproc
 357              	.LFE4820:
 359              		.section	.text.EpochBlock_IsEpochHybrid,"ax",%progbits
 360              		.align	1
 361              		.syntax unified
 362              		.thumb
 363              		.thumb_func
 365              	EpochBlock_IsEpochHybrid:
 366              	.LFB4821:
 456:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 457:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochHybrid(const EpochBlock_ItemTypeDef *eb)
 458:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 367              		.loc 4 458 3
 368              		.cfi_startproc
 369              		@ args = 0, pretend = 0, frame = 8
 370              		@ frame_needed = 1, uses_anonymous_args = 0
 371              		@ link register save eliminated.
 372 0000 80B4     		push	{r7}
 373              		.cfi_def_cfa_offset 4
 374              		.cfi_offset 7, -4
 375 0002 83B0     		sub	sp, sp, #12
 376              		.cfi_def_cfa_offset 16
 377 0004 00AF     		add	r7, sp, #0
 378              		.cfi_def_cfa_register 7
 379 0006 7860     		str	r0, [r7, #4]
 459:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_hybrid) != 0);
 380              		.loc 4 459 16
 381 0008 7B68     		ldr	r3, [r7, #4]
 382 000a 1B8A     		ldrh	r3, [r3, #16]
 383              		.loc 4 459 24
 384 000c 03F04003 		and	r3, r3, #64
 385              		.loc 4 459 51
 386 0010 002B     		cmp	r3, #0
 387 0012 14BF     		ite	ne
 388 0014 0123     		movne	r3, #1
 389 0016 0023     		moveq	r3, #0
 390 0018 DBB2     		uxtb	r3, r3
 460:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 391              		.loc 4 460 3
 392 001a 1846     		mov	r0, r3
 393 001c 0C37     		adds	r7, r7, #12
 394              		.cfi_def_cfa_offset 4
 395 001e BD46     		mov	sp, r7
 396              		.cfi_def_cfa_register 13
 397              		@ sp needed
ARM GAS  /tmp/ccpCzC8b.s 			page 89


 398 0020 5DF8047B 		ldr	r7, [sp], #4
 399              		.cfi_restore 7
 400              		.cfi_def_cfa_offset 0
 401 0024 7047     		bx	lr
 402              		.cfi_endproc
 403              	.LFE4821:
 405              		.section	.text.EpochBlock_IsEpochInternal,"ax",%progbits
 406              		.align	1
 407              		.syntax unified
 408              		.thumb
 409              		.thumb_func
 411              	EpochBlock_IsEpochInternal:
 412              	.LFB4822:
 461:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 462:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochInternal(const EpochBlock_ItemTypeDef *eb)
 463:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 413              		.loc 4 463 3
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 8
 416              		@ frame_needed = 1, uses_anonymous_args = 0
 417              		@ link register save eliminated.
 418 0000 80B4     		push	{r7}
 419              		.cfi_def_cfa_offset 4
 420              		.cfi_offset 7, -4
 421 0002 83B0     		sub	sp, sp, #12
 422              		.cfi_def_cfa_offset 16
 423 0004 00AF     		add	r7, sp, #0
 424              		.cfi_def_cfa_register 7
 425 0006 7860     		str	r0, [r7, #4]
 464:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_internal) != 0);
 426              		.loc 4 464 16
 427 0008 7B68     		ldr	r3, [r7, #4]
 428 000a 1B8A     		ldrh	r3, [r3, #16]
 429              		.loc 4 464 24
 430 000c 03F08003 		and	r3, r3, #128
 431              		.loc 4 464 53
 432 0010 002B     		cmp	r3, #0
 433 0012 14BF     		ite	ne
 434 0014 0123     		movne	r3, #1
 435 0016 0023     		moveq	r3, #0
 436 0018 DBB2     		uxtb	r3, r3
 465:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 437              		.loc 4 465 3
 438 001a 1846     		mov	r0, r3
 439 001c 0C37     		adds	r7, r7, #12
 440              		.cfi_def_cfa_offset 4
 441 001e BD46     		mov	sp, r7
 442              		.cfi_def_cfa_register 13
 443              		@ sp needed
 444 0020 5DF8047B 		ldr	r7, [sp], #4
 445              		.cfi_restore 7
 446              		.cfi_def_cfa_offset 0
 447 0024 7047     		bx	lr
 448              		.cfi_endproc
 449              	.LFE4822:
 451              		.section	.rodata
 452              		.align	2
ARM GAS  /tmp/ccpCzC8b.s 			page 90


 453              	.LC0:
 454 0000 45706F63 		.ascii	"EpochBlock_IsEpochBlob(eb)\000"
 454      68426C6F 
 454      636B5F49 
 454      7345706F 
 454      6368426C 
 455 001b 00       		.align	2
 456              	.LC1:
 457 001c 4C69622F 		.ascii	"Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h\000"
 457      41495F52 
 457      756E7469 
 457      6D652F4E 
 457      70752F6C 
 458              		.section	.text.EpochBlock_EpochControllerUnit,"ax",%progbits
 459              		.align	1
 460              		.syntax unified
 461              		.thumb
 462              		.thumb_func
 464              	EpochBlock_EpochControllerUnit:
 465              	.LFB4823:
 466:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 467:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t EpochBlock_EpochControllerUnit(const EpochBlock_ItemTypeDef *eb)
 468:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 466              		.loc 4 468 3
 467              		.cfi_startproc
 468              		@ args = 0, pretend = 0, frame = 8
 469              		@ frame_needed = 1, uses_anonymous_args = 0
 470 0000 80B5     		push	{r7, lr}
 471              		.cfi_def_cfa_offset 8
 472              		.cfi_offset 7, -8
 473              		.cfi_offset 14, -4
 474 0002 82B0     		sub	sp, sp, #8
 475              		.cfi_def_cfa_offset 16
 476 0004 00AF     		add	r7, sp, #0
 477              		.cfi_def_cfa_register 7
 478 0006 7860     		str	r0, [r7, #4]
 469:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_ASSERT(EpochBlock_IsEpochBlob(eb));
 479              		.loc 4 469 5
 480 0008 7868     		ldr	r0, [r7, #4]
 481 000a FFF7FEFF 		bl	EpochBlock_IsEpochBlob
 482 000e 0346     		mov	r3, r0
 483              		.loc 4 469 5 is_stmt 0 discriminator 1
 484 0010 002B     		cmp	r3, #0
 485 0012 06D1     		bne	.L24
 486 0014 064B     		ldr	r3, .L26
 487 0016 074A     		ldr	r2, .L26+4
 488 0018 40F2D511 		movw	r1, #469
 489 001c 0648     		ldr	r0, .L26+8
 490 001e FFF7FEFF 		bl	__assert_func
 491              	.L24:
 470:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return eb->wait_mask;
 492              		.loc 4 470 14 is_stmt 1
 493 0022 7B68     		ldr	r3, [r7, #4]
 494 0024 DB68     		ldr	r3, [r3, #12]
 471:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 495              		.loc 4 471 3
 496 0026 1846     		mov	r0, r3
ARM GAS  /tmp/ccpCzC8b.s 			page 91


 497 0028 0837     		adds	r7, r7, #8
 498              		.cfi_def_cfa_offset 8
 499 002a BD46     		mov	sp, r7
 500              		.cfi_def_cfa_register 13
 501              		@ sp needed
 502 002c 80BD     		pop	{r7, pc}
 503              	.L27:
 504 002e 00BF     		.align	2
 505              	.L26:
 506 0030 00000000 		.word	.LC0
 507 0034 00000000 		.word	__func__.5
 508 0038 1C000000 		.word	.LC1
 509              		.cfi_endproc
 510              	.LFE4823:
 512              		.section	.text.EpochBlock_EpochBlobAddr,"ax",%progbits
 513              		.align	1
 514              		.syntax unified
 515              		.thumb
 516              		.thumb_func
 518              	EpochBlock_EpochBlobAddr:
 519              	.LFB4824:
 472:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 473:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uintptr_t EpochBlock_EpochBlobAddr(const EpochBlock_ItemTypeDef *eb)
 474:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 520              		.loc 4 474 3
 521              		.cfi_startproc
 522              		@ args = 0, pretend = 0, frame = 8
 523              		@ frame_needed = 1, uses_anonymous_args = 0
 524 0000 80B5     		push	{r7, lr}
 525              		.cfi_def_cfa_offset 8
 526              		.cfi_offset 7, -8
 527              		.cfi_offset 14, -4
 528 0002 82B0     		sub	sp, sp, #8
 529              		.cfi_def_cfa_offset 16
 530 0004 00AF     		add	r7, sp, #0
 531              		.cfi_def_cfa_register 7
 532 0006 7860     		str	r0, [r7, #4]
 475:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_ASSERT(EpochBlock_IsEpochBlob(eb));
 533              		.loc 4 475 5
 534 0008 7868     		ldr	r0, [r7, #4]
 535 000a FFF7FEFF 		bl	EpochBlock_IsEpochBlob
 536 000e 0346     		mov	r3, r0
 537              		.loc 4 475 5 is_stmt 0 discriminator 1
 538 0010 002B     		cmp	r3, #0
 539 0012 06D1     		bne	.L29
 540 0014 064B     		ldr	r3, .L31
 541 0016 074A     		ldr	r2, .L31+4
 542 0018 40F2DB11 		movw	r1, #475
 543 001c 0648     		ldr	r0, .L31+8
 544 001e FFF7FEFF 		bl	__assert_func
 545              	.L29:
 476:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return eb->blob_address;
 546              		.loc 4 476 14 is_stmt 1
 547 0022 7B68     		ldr	r3, [r7, #4]
 548 0024 9B68     		ldr	r3, [r3, #8]
 477:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 549              		.loc 4 477 3
ARM GAS  /tmp/ccpCzC8b.s 			page 92


 550 0026 1846     		mov	r0, r3
 551 0028 0837     		adds	r7, r7, #8
 552              		.cfi_def_cfa_offset 8
 553 002a BD46     		mov	sp, r7
 554              		.cfi_def_cfa_register 13
 555              		@ sp needed
 556 002c 80BD     		pop	{r7, pc}
 557              	.L32:
 558 002e 00BF     		.align	2
 559              	.L31:
 560 0030 00000000 		.word	.LC0
 561 0034 00000000 		.word	__func__.4
 562 0038 1C000000 		.word	.LC1
 563              		.cfi_endproc
 564              	.LFE4824:
 566              		.section	.rodata
 567 004e 0000     		.align	2
 568              	.LC2:
 569 0050 6E65775F 		.ascii	"new_owner != __ll_current_aton_ip_owner\000"
 569      6F776E65 
 569      7220213D 
 569      205F5F6C 
 569      6C5F6375 
 570              		.align	2
 571              	.LC3:
 572 0078 4C69622F 		.ascii	"Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h\000"
 572      41495F52 
 572      756E7469 
 572      6D652F4E 
 572      70752F6C 
 573 00a5 000000   		.align	2
 574              	.LC4:
 575 00a8 5F5F6C6C 		.ascii	"__ll_current_aton_ip_owner == ((void *)0)\000"
 575      5F637572 
 575      72656E74 
 575      5F61746F 
 575      6E5F6970 
 576 00d2 0000     		.align	2
 577              	.LC5:
 578 00d4 5F5F6C6C 		.ascii	"__ll_current_wait_mask == 0\000"
 578      5F637572 
 578      72656E74 
 578      5F776169 
 578      745F6D61 
 579              		.section	.text.__ll_set_aton_owner,"ax",%progbits
 580              		.align	1
 581              		.syntax unified
 582              		.thumb
 583              		.thumb_func
 585              	__ll_set_aton_owner:
 586              	.LFB4844:
 587              		.file 5 "Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h"
   1:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** /**
   2:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  ******************************************************************************
   3:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * @file    ll_aton_runtime.h
   4:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * @author  SRA Artificial Intelligence & Embedded Architectures
   5:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * @brief   Header file of ATON LL runtime.
ARM GAS  /tmp/ccpCzC8b.s 			page 93


   6:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * @note    ATON LL runtime currently assumes a single network run
   7:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  ******************************************************************************
   8:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * @attention
   9:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  *
  10:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * Copyright (c) 2024 STMicroelectronics.
  11:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * All rights reserved.
  12:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  *
  13:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * This software is licensed under terms that can be found in the LICENSE file
  14:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * in the root directory of this software component.
  15:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  *
  17:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  ******************************************************************************
  18:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  */
  19:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  20:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef __LL_ATON_RUNTIME_H
  21:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #define __LL_ATON_RUNTIME_H
  22:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  23:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifdef __cplusplus
  24:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** extern "C"
  25:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** {
  26:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif
  27:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  28:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include <assert.h>
  29:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include <stdint.h>
  30:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include <stdio.h>
  31:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include <stdlib.h>
  32:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  33:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include "ll_aton_rt_user_api.h"
  34:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  35:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   /*** Helper Functions ***/
  36:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  37:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __ll_set_aton_owner(NN_Instance_TypeDef *new_owner)
  38:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 588              		.loc 5 38 3
 589              		.cfi_startproc
 590              		@ args = 0, pretend = 0, frame = 8
 591              		@ frame_needed = 1, uses_anonymous_args = 0
 592 0000 80B5     		push	{r7, lr}
 593              		.cfi_def_cfa_offset 8
 594              		.cfi_offset 7, -8
 595              		.cfi_offset 14, -4
 596 0002 82B0     		sub	sp, sp, #8
 597              		.cfi_def_cfa_offset 16
 598 0004 00AF     		add	r7, sp, #0
 599              		.cfi_def_cfa_register 7
 600 0006 7860     		str	r0, [r7, #4]
  39:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
  40:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(new_owner != __ll_current_aton_ip_owner);
 601              		.loc 5 40 5
 602 0008 124B     		ldr	r3, .L37
 603 000a 1B68     		ldr	r3, [r3]
 604 000c 7A68     		ldr	r2, [r7, #4]
 605 000e 9A42     		cmp	r2, r3
 606 0010 05D1     		bne	.L34
 607              		.loc 5 40 5 is_stmt 0 discriminator 1
 608 0012 114B     		ldr	r3, .L37+4
 609 0014 114A     		ldr	r2, .L37+8
ARM GAS  /tmp/ccpCzC8b.s 			page 94


 610 0016 2821     		movs	r1, #40
 611 0018 1148     		ldr	r0, .L37+12
 612 001a FFF7FEFF 		bl	__assert_func
 613              	.L34:
  41:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  42:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_OSAL_LOCK_ATON();
  43:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  44:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_aton_ip_owner == NULL);
 614              		.loc 5 44 5 is_stmt 1
 615 001e 0D4B     		ldr	r3, .L37
 616 0020 1B68     		ldr	r3, [r3]
 617 0022 002B     		cmp	r3, #0
 618 0024 05D0     		beq	.L35
 619              		.loc 5 44 5 is_stmt 0 discriminator 1
 620 0026 0F4B     		ldr	r3, .L37+16
 621 0028 0C4A     		ldr	r2, .L37+8
 622 002a 2C21     		movs	r1, #44
 623 002c 0C48     		ldr	r0, .L37+12
 624 002e FFF7FEFF 		bl	__assert_func
 625              	.L35:
  45:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  46:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
  47:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern uint32_t volatile __ll_current_wait_mask;
  48:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_wait_mask == 0);
 626              		.loc 5 48 5 is_stmt 1
 627 0032 0D4B     		ldr	r3, .L37+20
 628 0034 1B68     		ldr	r3, [r3]
 629 0036 002B     		cmp	r3, #0
 630 0038 05D0     		beq	.L36
 631              		.loc 5 48 5 is_stmt 0 discriminator 1
 632 003a 0C4B     		ldr	r3, .L37+24
 633 003c 074A     		ldr	r2, .L37+8
 634 003e 3021     		movs	r1, #48
 635 0040 0748     		ldr	r0, .L37+12
 636 0042 FFF7FEFF 		bl	__assert_func
 637              	.L36:
  49:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // NDEBUG
  50:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  51:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     __ll_current_aton_ip_owner = new_owner;
 638              		.loc 5 51 32 is_stmt 1
 639 0046 034A     		ldr	r2, .L37
 640 0048 7B68     		ldr	r3, [r7, #4]
 641 004a 1360     		str	r3, [r2]
  52:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 642              		.loc 5 52 3
 643 004c 00BF     		nop
 644 004e 0837     		adds	r7, r7, #8
 645              		.cfi_def_cfa_offset 8
 646 0050 BD46     		mov	sp, r7
 647              		.cfi_def_cfa_register 13
 648              		@ sp needed
 649 0052 80BD     		pop	{r7, pc}
 650              	.L38:
 651              		.align	2
 652              	.L37:
 653 0054 00000000 		.word	__ll_current_aton_ip_owner
 654 0058 50000000 		.word	.LC2
ARM GAS  /tmp/ccpCzC8b.s 			page 95


 655 005c 00000000 		.word	__func__.7
 656 0060 78000000 		.word	.LC3
 657 0064 A8000000 		.word	.LC4
 658 0068 00000000 		.word	__ll_current_wait_mask
 659 006c D4000000 		.word	.LC5
 660              		.cfi_endproc
 661              	.LFE4844:
 663              		.section	.rodata
 664              		.align	2
 665              	.LC6:
 666 00f0 63757272 		.ascii	"current_owner == __ll_current_aton_ip_owner\000"
 666      656E745F 
 666      6F776E65 
 666      72203D3D 
 666      205F5F6C 
 667              		.section	.text.__ll_clear_aton_owner,"ax",%progbits
 668              		.align	1
 669              		.syntax unified
 670              		.thumb
 671              		.thumb_func
 673              	__ll_clear_aton_owner:
 674              	.LFB4845:
  53:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  54:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __ll_clear_aton_owner(NN_Instance_TypeDef *current_owner)
  55:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 675              		.loc 5 55 3
 676              		.cfi_startproc
 677              		@ args = 0, pretend = 0, frame = 8
 678              		@ frame_needed = 1, uses_anonymous_args = 0
 679 0000 80B5     		push	{r7, lr}
 680              		.cfi_def_cfa_offset 8
 681              		.cfi_offset 7, -8
 682              		.cfi_offset 14, -4
 683 0002 82B0     		sub	sp, sp, #8
 684              		.cfi_def_cfa_offset 16
 685 0004 00AF     		add	r7, sp, #0
 686              		.cfi_def_cfa_register 7
 687 0006 7860     		str	r0, [r7, #4]
  56:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
  57:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(current_owner == __ll_current_aton_ip_owner);
 688              		.loc 5 57 5
 689 0008 0D4B     		ldr	r3, .L42
 690 000a 1B68     		ldr	r3, [r3]
 691 000c 7A68     		ldr	r2, [r7, #4]
 692 000e 9A42     		cmp	r2, r3
 693 0010 05D0     		beq	.L40
 694              		.loc 5 57 5 is_stmt 0 discriminator 1
 695 0012 0C4B     		ldr	r3, .L42+4
 696 0014 0C4A     		ldr	r2, .L42+8
 697 0016 3921     		movs	r1, #57
 698 0018 0C48     		ldr	r0, .L42+12
 699 001a FFF7FEFF 		bl	__assert_func
 700              	.L40:
  58:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  59:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
  60:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern uint32_t volatile __ll_current_wait_mask;
  61:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_wait_mask == 0);
ARM GAS  /tmp/ccpCzC8b.s 			page 96


 701              		.loc 5 61 5 is_stmt 1
 702 001e 0C4B     		ldr	r3, .L42+16
 703 0020 1B68     		ldr	r3, [r3]
 704 0022 002B     		cmp	r3, #0
 705 0024 05D0     		beq	.L41
 706              		.loc 5 61 5 is_stmt 0 discriminator 1
 707 0026 0B4B     		ldr	r3, .L42+20
 708 0028 074A     		ldr	r2, .L42+8
 709 002a 3D21     		movs	r1, #61
 710 002c 0748     		ldr	r0, .L42+12
 711 002e FFF7FEFF 		bl	__assert_func
 712              	.L41:
  62:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // NDEBUG
  63:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  64:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     __ll_current_aton_ip_owner = NULL;
 713              		.loc 5 64 32 is_stmt 1
 714 0032 034B     		ldr	r3, .L42
 715 0034 0022     		movs	r2, #0
 716 0036 1A60     		str	r2, [r3]
  65:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_OSAL_UNLOCK_ATON();
  66:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 717              		.loc 5 66 3
 718 0038 00BF     		nop
 719 003a 0837     		adds	r7, r7, #8
 720              		.cfi_def_cfa_offset 8
 721 003c BD46     		mov	sp, r7
 722              		.cfi_def_cfa_register 13
 723              		@ sp needed
 724 003e 80BD     		pop	{r7, pc}
 725              	.L43:
 726              		.align	2
 727              	.L42:
 728 0040 00000000 		.word	__ll_current_aton_ip_owner
 729 0044 F0000000 		.word	.LC6
 730 0048 00000000 		.word	__func__.12
 731 004c 78000000 		.word	.LC3
 732 0050 00000000 		.word	__ll_current_wait_mask
 733 0054 D4000000 		.word	.LC5
 734              		.cfi_endproc
 735              	.LFE4845:
 737              		.section	.rodata
 738              		.align	2
 739              	.LC7:
 740 011c 6E6E5F69 		.ascii	"nn_instance != ((void *)0)\000"
 740      6E737461 
 740      6E636520 
 740      213D2028 
 740      28766F69 
 741 0137 00       		.align	2
 742              	.LC8:
 743 0138 6E6E5F69 		.ascii	"nn_instance->exec_state.triggered_events == 0x0\000"
 743      6E737461 
 743      6E63652D 
 743      3E657865 
 743      635F7374 
 744              		.section	.text.__LL_ATON_RT_Start_AtoNN_Epoch,"ax",%progbits
 745              		.align	1
ARM GAS  /tmp/ccpCzC8b.s 			page 97


 746              		.syntax unified
 747              		.thumb
 748              		.thumb_func
 750              	__LL_ATON_RT_Start_AtoNN_Epoch:
 751              	.LFB4846:
  67:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  68:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   /**
  69:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****    *  Note: the following function may only be called at the beginning of
  70:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****    *       `LL_ATON_Start_EpochBlock<n>()` functions, assuming also that at that point
  71:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****    *       no streaming engine interrupts might trigger (anymore)!
  72:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****    **/
  73:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __LL_ATON_RT_Start_AtoNN_Epoch(NN_Instance_TypeDef *nn_instance)
  74:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 752              		.loc 5 74 3
 753              		.cfi_startproc
 754              		@ args = 0, pretend = 0, frame = 8
 755              		@ frame_needed = 1, uses_anonymous_args = 0
 756 0000 80B5     		push	{r7, lr}
 757              		.cfi_def_cfa_offset 8
 758              		.cfi_offset 7, -8
 759              		.cfi_offset 14, -4
 760 0002 82B0     		sub	sp, sp, #8
 761              		.cfi_def_cfa_offset 16
 762 0004 00AF     		add	r7, sp, #0
 763              		.cfi_def_cfa_register 7
 764 0006 7860     		str	r0, [r7, #4]
  75:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(nn_instance != NULL);
 765              		.loc 5 75 5
 766 0008 7B68     		ldr	r3, [r7, #4]
 767 000a 002B     		cmp	r3, #0
 768 000c 05D1     		bne	.L45
 769              		.loc 5 75 5 is_stmt 0 discriminator 1
 770 000e 0A4B     		ldr	r3, .L48
 771 0010 0A4A     		ldr	r2, .L48+4
 772 0012 4B21     		movs	r1, #75
 773 0014 0A48     		ldr	r0, .L48+8
 774 0016 FFF7FEFF 		bl	__assert_func
 775              	.L45:
  76:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  77:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(nn_instance->exec_state.triggered_events ==
 776              		.loc 5 77 5 is_stmt 1
 777 001a 7B68     		ldr	r3, [r7, #4]
 778 001c DB69     		ldr	r3, [r3, #28]
 779 001e 002B     		cmp	r3, #0
 780 0020 05D0     		beq	.L47
 781              		.loc 5 77 5 is_stmt 0 discriminator 1
 782 0022 084B     		ldr	r3, .L48+12
 783 0024 054A     		ldr	r2, .L48+4
 784 0026 4D21     		movs	r1, #77
 785 0028 0548     		ldr	r0, .L48+8
 786 002a FFF7FEFF 		bl	__assert_func
 787              	.L47:
  78:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                    0x0); // with the removal of parallel SW/HW epochs execution all triggered event
  79:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                          // cleared at this point in time!
  80:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif
  81:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 788              		.loc 5 81 3 is_stmt 1
ARM GAS  /tmp/ccpCzC8b.s 			page 98


 789 002e 00BF     		nop
 790 0030 0837     		adds	r7, r7, #8
 791              		.cfi_def_cfa_offset 8
 792 0032 BD46     		mov	sp, r7
 793              		.cfi_def_cfa_register 13
 794              		@ sp needed
 795 0034 80BD     		pop	{r7, pc}
 796              	.L49:
 797 0036 00BF     		.align	2
 798              	.L48:
 799 0038 1C010000 		.word	.LC7
 800 003c 00000000 		.word	__func__.8
 801 0040 78000000 		.word	.LC3
 802 0044 38010000 		.word	.LC8
 803              		.cfi_endproc
 804              	.LFE4846:
 806              		.section	.rodata
 807              		.align	2
 808              	.LC9:
 809 0168 5F5F6C6C 		.ascii	"__ll_current_aton_ip_owner != ((void *)0)\000"
 809      5F637572 
 809      72656E74 
 809      5F61746F 
 809      6E5F6970 
 810              		.section	.text.__LL_ATON_RT_SetWaitMask,"ax",%progbits
 811              		.align	1
 812              		.syntax unified
 813              		.thumb
 814              		.thumb_func
 816              	__LL_ATON_RT_SetWaitMask:
 817              	.LFB4849:
  82:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  83:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline uint32_t __LL_ATON_RT_GetCurrEpochBlockIndex(NN_Instance_TypeDef *nn_instance)
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
  85:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     const LL_ATON_RT_EpochBlockItem_t *_current_epoch_block = nn_instance->exec_state.current_epoch
  86:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     const LL_ATON_RT_EpochBlockItem_t *_first_epoch_block = nn_instance->exec_state.first_epoch_blo
  87:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(_first_epoch_block <= _current_epoch_block); // should never happen
  88:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  89:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     return (_current_epoch_block - _first_epoch_block);
  90:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  92:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __LL_ATON_RT_SetCurrentEpochBlock(int32_t index, NN_Instance_TypeDef *nn_insta
  93:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
  94:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
  95:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* should never happen (assumes that a `nn_instance->exec_state.current_epoch_block++` will be
  96:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****        performed by the runtime immediately afterwards) */
  97:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(index < (int32_t)(nn_instance->exec_state.nr_of_epoch_blocks - 1));
  98:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif
  99:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 100:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.current_epoch_block = &nn_instance->exec_state.first_epoch_block[index]
 101:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 102:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 103:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   /* set wait mask(s) in interrupt controller */
 104:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __LL_ATON_RT_SetWaitMask(uint32_t wait_mask)
 105:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 818              		.loc 5 105 3
 819              		.cfi_startproc
ARM GAS  /tmp/ccpCzC8b.s 			page 99


 820              		@ args = 0, pretend = 0, frame = 8
 821              		@ frame_needed = 1, uses_anonymous_args = 0
 822 0000 80B5     		push	{r7, lr}
 823              		.cfi_def_cfa_offset 8
 824              		.cfi_offset 7, -8
 825              		.cfi_offset 14, -4
 826 0002 82B0     		sub	sp, sp, #8
 827              		.cfi_def_cfa_offset 16
 828 0004 00AF     		add	r7, sp, #0
 829              		.cfi_def_cfa_register 7
 830 0006 7860     		str	r0, [r7, #4]
 106:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
 107:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
 108:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
 831              		.loc 5 108 5
 832 0008 0A4B     		ldr	r3, .L52
 833 000a 1B68     		ldr	r3, [r3]
 834 000c 002B     		cmp	r3, #0
 835 000e 05D1     		bne	.L51
 836              		.loc 5 108 5 is_stmt 0 discriminator 1
 837 0010 094B     		ldr	r3, .L52+4
 838 0012 0A4A     		ldr	r2, .L52+8
 839 0014 6C21     		movs	r1, #108
 840 0016 0A48     		ldr	r0, .L52+12
 841 0018 FFF7FEFF 		bl	__assert_func
 842              	.L51:
 109:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 110:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern uint32_t volatile __ll_current_wait_mask;
 111:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     __ll_current_wait_mask = wait_mask;
 843              		.loc 5 111 28 is_stmt 1
 844 001c 094A     		ldr	r2, .L52+16
 845 001e 7B68     		ldr	r3, [r7, #4]
 846 0020 1360     		str	r3, [r2]
 112:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // NDEBUG
 113:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 114:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 115:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     wait_mask <<= ATON_STRENG_INT(0);
 116:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef LL_ATON_RT_USE_IRQ_OR_MASK
 117:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* configure interrupt controller AND mask for epoch block */
 118:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     ATON_INTCTRL_STD_INTANDMSK_SET(~wait_mask);
 847              		.loc 5 118 5
 848 0022 094A     		ldr	r2, .L52+20
 849 0024 7B68     		ldr	r3, [r7, #4]
 850 0026 DB43     		mvns	r3, r3
 851 0028 1360     		str	r3, [r2]
 119:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #else  // LL_ATON_RT_USE_IRQ_OR_MASK
 120:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* configure interrupt controller OR mask for epoch block */
 121:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     uint32_t val = ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0); // disable all streaming engine eve
 122:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                                                                 // (all other events & errors are e
 123:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     val &= ~wait_mask;
 124:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     ATON_INTCTRL_STD_INTORMSK_SET(val);
 125:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // LL_ATON_RT_USE_IRQ_OR_MASK
 126:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 127:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 852              		.loc 5 127 3
 853 002a 00BF     		nop
 854 002c 0837     		adds	r7, r7, #8
ARM GAS  /tmp/ccpCzC8b.s 			page 100


 855              		.cfi_def_cfa_offset 8
 856 002e BD46     		mov	sp, r7
 857              		.cfi_def_cfa_register 13
 858              		@ sp needed
 859 0030 80BD     		pop	{r7, pc}
 860              	.L53:
 861 0032 00BF     		.align	2
 862              	.L52:
 863 0034 00000000 		.word	__ll_current_aton_ip_owner
 864 0038 68010000 		.word	.LC9
 865 003c 00000000 		.word	__func__.6
 866 0040 78000000 		.word	.LC3
 867 0044 00000000 		.word	__ll_current_wait_mask
 868 0048 24100E58 		.word	1477316644
 869              		.cfi_endproc
 870              	.LFE4849:
 872              		.section	.rodata
 873 0192 0000     		.align	2
 874              	.LC10:
 875 0194 6E6E5F69 		.ascii	"nn_instance == ((void *)0)\000"
 875      6E737461 
 875      6E636520 
 875      3D3D2028 
 875      28766F69 
 876 01af 00       		.align	2
 877              	.LC11:
 878 01b0 756E6C6F 		.ascii	"unlock ? EpochBlock_IsLastEpochBlock(nn_instance->e"
 878      636B203F 
 878      2045706F 
 878      6368426C 
 878      6F636B5F 
 879 01e3 7865635F 		.ascii	"xec_state.current_epoch_block) : EpochBlock_IsEpoch"
 879      73746174 
 879      652E6375 
 879      7272656E 
 879      745F6570 
 880 0216 496E7465 		.ascii	"Internal(nn_instance->exec_state.current_epoch_bloc"
 880      726E616C 
 880      286E6E5F 
 880      696E7374 
 880      616E6365 
 881 0249 6B2900   		.ascii	"k)\000"
 882              		.align	2
 883              	.LC12:
 884 024c 45706F63 		.ascii	"EpochBlock_IsEpochHybrid(nn_instance->exec_state.sa"
 884      68426C6F 
 884      636B5F49 
 884      7345706F 
 884      63684879 
 885 027f 7665645F 		.ascii	"ved_current_epoch_block)\000"
 885      63757272 
 885      656E745F 
 885      65706F63 
 885      685F626C 
 886              		.align	2
 887              	.LC13:
 888 0298 6E6E5F69 		.ascii	"nn_instance->exec_state.next_epoch_block == ((void "
ARM GAS  /tmp/ccpCzC8b.s 			page 101


 888      6E737461 
 888      6E63652D 
 888      3E657865 
 888      635F7374 
 889 02cb 2A293029 		.ascii	"*)0)\000"
 889      00
 890              		.section	.text.__LL_ATON_RT_RetFromLibEpochBlockArray,"ax",%progbits
 891              		.align	1
 892              		.syntax unified
 893              		.thumb
 894              		.thumb_func
 896              	__LL_ATON_RT_RetFromLibEpochBlockArray:
 897              	.LFB4850:
 128:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 129:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   /* return from inserted epoch block */
 130:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __LL_ATON_RT_RetFromLibEpochBlockArray(bool unlock, NN_Instance_TypeDef *nn_in
 131:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 898              		.loc 5 131 3
 899              		.cfi_startproc
 900              		@ args = 0, pretend = 0, frame = 8
 901              		@ frame_needed = 1, uses_anonymous_args = 0
 902 0000 80B5     		push	{r7, lr}
 903              		.cfi_def_cfa_offset 8
 904              		.cfi_offset 7, -8
 905              		.cfi_offset 14, -4
 906 0002 82B0     		sub	sp, sp, #8
 907              		.cfi_def_cfa_offset 16
 908 0004 00AF     		add	r7, sp, #0
 909              		.cfi_def_cfa_register 7
 910 0006 0346     		mov	r3, r0
 911 0008 3960     		str	r1, [r7]
 912 000a FB71     		strb	r3, [r7, #7]
 132:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
 133:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 134:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     if (!unlock)
 913              		.loc 5 134 9
 914 000c FB79     		ldrb	r3, [r7, #7]
 915 000e 83F00103 		eor	r3, r3, #1
 916 0012 DBB2     		uxtb	r3, r3
 917              		.loc 5 134 8
 918 0014 002B     		cmp	r3, #0
 919 0016 15D0     		beq	.L55
 135:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     {
 136:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****       LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
 920              		.loc 5 136 7
 921 0018 384B     		ldr	r3, .L65
 922 001a 1B68     		ldr	r3, [r3]
 923 001c 002B     		cmp	r3, #0
 924 001e 05D1     		bne	.L56
 925              		.loc 5 136 7 is_stmt 0 discriminator 1
 926 0020 374B     		ldr	r3, .L65+4
 927 0022 384A     		ldr	r2, .L65+8
 928 0024 8821     		movs	r1, #136
 929 0026 3848     		ldr	r0, .L65+12
 930 0028 FFF7FEFF 		bl	__assert_func
 931              	.L56:
 137:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****       LL_ATON_ASSERT(nn_instance == NULL);
ARM GAS  /tmp/ccpCzC8b.s 			page 102


 932              		.loc 5 137 7 is_stmt 1
 933 002c 3B68     		ldr	r3, [r7]
 934 002e 002B     		cmp	r3, #0
 935 0030 05D0     		beq	.L57
 936              		.loc 5 137 7 is_stmt 0 discriminator 1
 937 0032 364B     		ldr	r3, .L65+16
 938 0034 334A     		ldr	r2, .L65+8
 939 0036 8921     		movs	r1, #137
 940 0038 3348     		ldr	r0, .L65+12
 941 003a FFF7FEFF 		bl	__assert_func
 942              	.L57:
 138:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 139:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****       nn_instance = __ll_current_aton_ip_owner;
 943              		.loc 5 139 19 is_stmt 1
 944 003e 2F4B     		ldr	r3, .L65
 945 0040 1B68     		ldr	r3, [r3]
 946 0042 3B60     		str	r3, [r7]
 947              	.L55:
 140:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     }
 141:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 142:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
 948              		.loc 5 142 5
 949 0044 2D4B     		ldr	r3, .L65
 950 0046 1B68     		ldr	r3, [r3]
 951 0048 002B     		cmp	r3, #0
 952 004a 05D1     		bne	.L58
 953              		.loc 5 142 5 is_stmt 0 discriminator 1
 954 004c 2C4B     		ldr	r3, .L65+4
 955 004e 2D4A     		ldr	r2, .L65+8
 956 0050 8E21     		movs	r1, #142
 957 0052 2D48     		ldr	r0, .L65+12
 958 0054 FFF7FEFF 		bl	__assert_func
 959              	.L58:
 143:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(unlock ? EpochBlock_IsLastEpochBlock(nn_instance->exec_state.current_epoch_block
 960              		.loc 5 143 5 is_stmt 1
 961 0058 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 962 005a 002B     		cmp	r3, #0
 963 005c 06D0     		beq	.L59
 964              		.loc 5 143 5 is_stmt 0 discriminator 1
 965 005e 3B68     		ldr	r3, [r7]
 966 0060 5B68     		ldr	r3, [r3, #4]
 967 0062 1846     		mov	r0, r3
 968 0064 FFF7FEFF 		bl	EpochBlock_IsLastEpochBlock
 969 0068 0346     		mov	r3, r0
 970 006a 05E0     		b	.L60
 971              	.L59:
 972              		.loc 5 143 5 discriminator 2
 973 006c 3B68     		ldr	r3, [r7]
 974 006e 5B68     		ldr	r3, [r3, #4]
 975 0070 1846     		mov	r0, r3
 976 0072 FFF7FEFF 		bl	EpochBlock_IsEpochInternal
 977 0076 0346     		mov	r3, r0
 978              	.L60:
 979              		.loc 5 143 5 discriminator 4
 980 0078 002B     		cmp	r3, #0
 981 007a 05D1     		bne	.L61
 982              		.loc 5 143 5 discriminator 5
ARM GAS  /tmp/ccpCzC8b.s 			page 103


 983 007c 244B     		ldr	r3, .L65+20
 984 007e 214A     		ldr	r2, .L65+8
 985 0080 8F21     		movs	r1, #143
 986 0082 2148     		ldr	r0, .L65+12
 987 0084 FFF7FEFF 		bl	__assert_func
 988              	.L61:
 144:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                           : EpochBlock_IsEpochInternal(nn_instance->exec_state.current_epoch_block)
 145:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(EpochBlock_IsEpochHybrid(nn_instance->exec_state.saved_current_epoch_block));
 989              		.loc 5 145 5 is_stmt 1
 990 0088 3B68     		ldr	r3, [r7]
 991 008a 1B69     		ldr	r3, [r3, #16]
 992 008c 1846     		mov	r0, r3
 993 008e FFF7FEFF 		bl	EpochBlock_IsEpochHybrid
 994 0092 0346     		mov	r3, r0
 995              		.loc 5 145 5 is_stmt 0 discriminator 1
 996 0094 002B     		cmp	r3, #0
 997 0096 05D1     		bne	.L62
 998 0098 1E4B     		ldr	r3, .L65+24
 999 009a 1A4A     		ldr	r2, .L65+8
 1000 009c 9121     		movs	r1, #145
 1001 009e 1A48     		ldr	r0, .L65+12
 1002 00a0 FFF7FEFF 		bl	__assert_func
 1003              	.L62:
 146:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 147:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* Clear owner */
 148:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     if (unlock)
 1004              		.loc 5 148 8 is_stmt 1
 1005 00a4 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1006 00a6 002B     		cmp	r3, #0
 1007 00a8 04D0     		beq	.L63
 149:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     {
 150:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****       __ll_clear_aton_owner(__ll_current_aton_ip_owner);
 1008              		.loc 5 150 7
 1009 00aa 144B     		ldr	r3, .L65
 1010 00ac 1B68     		ldr	r3, [r3]
 1011 00ae 1846     		mov	r0, r3
 1012 00b0 FFF7FEFF 		bl	__ll_clear_aton_owner
 1013              	.L63:
 151:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     }
 152:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 153:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* set old context */
 154:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(nn_instance->exec_state.next_epoch_block == NULL);
 1014              		.loc 5 154 5
 1015 00b4 3B68     		ldr	r3, [r7]
 1016 00b6 DB68     		ldr	r3, [r3, #12]
 1017 00b8 002B     		cmp	r3, #0
 1018 00ba 05D0     		beq	.L64
 1019              		.loc 5 154 5 is_stmt 0 discriminator 1
 1020 00bc 164B     		ldr	r3, .L65+28
 1021 00be 114A     		ldr	r2, .L65+8
 1022 00c0 9A21     		movs	r1, #154
 1023 00c2 1148     		ldr	r0, .L65+12
 1024 00c4 FFF7FEFF 		bl	__assert_func
 1025              	.L64:
 155:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.current_epoch_block = nn_instance->exec_state.saved_current_epoch_block
 1026              		.loc 5 155 74 is_stmt 1
 1027 00c8 3B68     		ldr	r3, [r7]
ARM GAS  /tmp/ccpCzC8b.s 			page 104


 1028 00ca 1A69     		ldr	r2, [r3, #16]
 1029              		.loc 5 155 49
 1030 00cc 3B68     		ldr	r3, [r7]
 1031 00ce 5A60     		str	r2, [r3, #4]
 156:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.saved_first_epoch_block;
 1032              		.loc 5 156 72
 1033 00d0 3B68     		ldr	r3, [r7]
 1034 00d2 5A69     		ldr	r2, [r3, #20]
 1035              		.loc 5 156 47
 1036 00d4 3B68     		ldr	r3, [r7]
 1037 00d6 9A60     		str	r2, [r3, #8]
 157:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 158:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
 159:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.nr_of_epoch_blocks = nn_instance->exec_state.saved_nr_of_epoch_blocks;
 1038              		.loc 5 159 73
 1039 00d8 3B68     		ldr	r3, [r7]
 1040 00da 9A6A     		ldr	r2, [r3, #40]
 1041              		.loc 5 159 48
 1042 00dc 3B68     		ldr	r3, [r7]
 1043 00de 5A62     		str	r2, [r3, #36]
 160:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif
 161:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 162:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* reset saved context */
 163:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.saved_current_epoch_block = NULL;
 1044              		.loc 5 163 55
 1045 00e0 3B68     		ldr	r3, [r7]
 1046 00e2 0022     		movs	r2, #0
 1047 00e4 1A61     		str	r2, [r3, #16]
 164:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.saved_first_epoch_block = NULL;
 1048              		.loc 5 164 53
 1049 00e6 3B68     		ldr	r3, [r7]
 1050 00e8 0022     		movs	r2, #0
 1051 00ea 5A61     		str	r2, [r3, #20]
 165:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
 166:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
 1052              		.loc 5 166 54
 1053 00ec 3B68     		ldr	r3, [r7]
 1054 00ee 0022     		movs	r2, #0
 1055 00f0 9A62     		str	r2, [r3, #40]
 167:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif
 168:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 1056              		.loc 5 168 3
 1057 00f2 00BF     		nop
 1058 00f4 0837     		adds	r7, r7, #8
 1059              		.cfi_def_cfa_offset 8
 1060 00f6 BD46     		mov	sp, r7
 1061              		.cfi_def_cfa_register 13
 1062              		@ sp needed
 1063 00f8 80BD     		pop	{r7, pc}
 1064              	.L66:
 1065 00fa 00BF     		.align	2
 1066              	.L65:
 1067 00fc 00000000 		.word	__ll_current_aton_ip_owner
 1068 0100 68010000 		.word	.LC9
 1069 0104 00000000 		.word	__func__.10
 1070 0108 78000000 		.word	.LC3
 1071 010c 94010000 		.word	.LC10
ARM GAS  /tmp/ccpCzC8b.s 			page 105


 1072 0110 B0010000 		.word	.LC11
 1073 0114 4C020000 		.word	.LC12
 1074 0118 98020000 		.word	.LC13
 1075              		.cfi_endproc
 1076              	.LFE4850:
 1078              		.section	.text.dump_dma_state,"ax",%progbits
 1079              		.align	1
 1080              		.weak	dump_dma_state
 1081              		.syntax unified
 1082              		.thumb
 1083              		.thumb_func
 1085              	dump_dma_state:
 1086              	.LFB4854:
   1:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
   2:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  ******************************************************************************
   3:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @file    ll_aton_runtime.c
   4:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @author  SRA Artificial Intelligence & Embedded Architectures
   5:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief   ATON LL runtime.
   6:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @note    ATON LL runtime currently assumes a single network run
   7:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  ******************************************************************************
   8:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @attention
   9:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
  10:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * Copyright (c) 2024 STMicroelectronics.
  11:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * All rights reserved.
  12:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
  13:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * This software is licensed under terms that can be found in the LICENSE file
  14:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * in the root directory of this software component.
  15:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
  17:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  ******************************************************************************
  18:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
  19:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  20:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include <inttypes.h>
  21:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include <limits.h>
  22:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include <stdbool.h>
  23:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include <stdint.h>
  24:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  25:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include "ll_aton_util.h" // Leave blank line after the include
  26:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  27:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include "ll_aton.h"
  28:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include "ll_aton_runtime.h"
  29:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  30:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
  31:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include "ll_aton_reloc_network.h"
  32:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
  33:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  34:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /*** ATON RT Variables ***/
  35:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  36:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* Check if current runtime is prepared for underlying ATON IP instance */
  37:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if !defined(ATON_INTCTRL_INTS) || !defined(ATON_STRENG_NUM)
  38:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #error macros `ATON_INTCTRL_INTS` & `ATON_STRENG_NUM` MUST be defined but at least one is not!
  39:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else // `ATON_INTCTRL_INTS` and `ATON_STRENG_NUM` are defined
  40:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  41:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INTCTRL_INTS(0) > 64) || ((ATON_STRENG_NUM + ATON_STRENG_INT(0)) > 32)
  42:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #error current ATON runtime supports only up to 64 ATON interrupts and up to 32 streaming engines (
  43:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (ATON_INTCTRL_INTS(0) > 64) || ((ATON_STRENG_NUM + ATON_STRENG_INT(0)) > 32)
  44:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 106


  45:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM) && (ATON_EPOCHCTRL_NUM > 32)
  46:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #error current ATON runtime supports only up to 32 epoch controllers!
  47:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (ATON_EPOCHCTRL_NUM > 32)
  48:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  49:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // `ATON_INT_NR` and `ATON_STRENG_NUM` are defined
  50:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  51:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** LL_ATON_WEAK void dump_dma_state(void){};
 1087              		.loc 1 51 39
 1088              		.cfi_startproc
 1089              		@ args = 0, pretend = 0, frame = 0
 1090              		@ frame_needed = 1, uses_anonymous_args = 0
 1091              		@ link register save eliminated.
 1092 0000 80B4     		push	{r7}
 1093              		.cfi_def_cfa_offset 4
 1094              		.cfi_offset 7, -4
 1095 0002 00AF     		add	r7, sp, #0
 1096              		.cfi_def_cfa_register 7
 1097              		.loc 1 51 40
 1098 0004 00BF     		nop
 1099 0006 BD46     		mov	sp, r7
 1100              		.cfi_def_cfa_register 13
 1101              		@ sp needed
 1102 0008 5DF8047B 		ldr	r7, [sp], #4
 1103              		.cfi_restore 7
 1104              		.cfi_def_cfa_offset 0
 1105 000c 7047     		bx	lr
 1106              		.cfi_endproc
 1107              	.LFE4854:
 1109              		.global	__ll_current_aton_ip_owner
 1110              		.section	.bss.__ll_current_aton_ip_owner,"aw",%nobits
 1111              		.align	2
 1114              	__ll_current_aton_ip_owner:
 1115 0000 00000000 		.space	4
 1116              		.global	__ll_current_wait_mask
 1117              		.section	.bss.__ll_current_wait_mask,"aw",%nobits
 1118              		.align	2
 1121              	__ll_current_wait_mask:
 1122 0000 00000000 		.space	4
 1123              		.section	.bss.ll_aton_init_deinit_trace,"aw",%nobits
 1124              		.align	2
 1127              	ll_aton_init_deinit_trace:
 1128 0000 00000000 		.space	4
 1129              		.section	.text.__LL_ATON_RT_CntEpochBlocks,"ax",%progbits
 1130              		.align	1
 1131              		.syntax unified
 1132              		.thumb
 1133              		.thumb_func
 1135              	__LL_ATON_RT_CntEpochBlocks:
 1136              	.LFB4855:
  52:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  53:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* Global variable for the current ATON IP owner */
  54:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner = NULL;
  55:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
  56:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* Current wait mask set */
  57:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** uint32_t volatile __ll_current_wait_mask = 0;
  58:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // NDEBUG
  59:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 107


  60:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* Trace runtime callback */
  61:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static TraceRuntime_FuncPtr_t ll_aton_init_deinit_trace = NULL;
  62:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  63:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* Forward declaration */
  64:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void ATON_STD_IRQHandler(void);
  65:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  66:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #define LL_ATON_DISABLE_ALL_IRQs()                                                                 
  67:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   do                                                                                               
  68:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {                                                                                                
  69:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_OSAL_DISABLE_IRQ(0);                                                                   
  70:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_OSAL_DISABLE_IRQ(1);                                                                   
  71:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_OSAL_DISABLE_IRQ(2);                                                                   
  72:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_OSAL_DISABLE_IRQ(3);                                                                   
  73:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   } while (0)
  74:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  75:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /*** Helper Functions ***/
  76:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  77:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
  78:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static uint32_t __LL_ATON_RT_CntEpochBlocks(const LL_ATON_RT_EpochBlockItem_t *list)
  79:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 1137              		.loc 1 79 1
 1138              		.cfi_startproc
 1139              		@ args = 0, pretend = 0, frame = 16
 1140              		@ frame_needed = 1, uses_anonymous_args = 0
 1141 0000 80B5     		push	{r7, lr}
 1142              		.cfi_def_cfa_offset 8
 1143              		.cfi_offset 7, -8
 1144              		.cfi_offset 14, -4
 1145 0002 84B0     		sub	sp, sp, #16
 1146              		.cfi_def_cfa_offset 24
 1147 0004 00AF     		add	r7, sp, #0
 1148              		.cfi_def_cfa_register 7
 1149 0006 7860     		str	r0, [r7, #4]
  80:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   int i = 0;
 1150              		.loc 1 80 7
 1151 0008 0023     		movs	r3, #0
 1152 000a FB60     		str	r3, [r7, #12]
  81:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  82:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (list != NULL)
 1153              		.loc 1 82 6
 1154 000c 7B68     		ldr	r3, [r7, #4]
 1155 000e 002B     		cmp	r3, #0
 1156 0010 11D0     		beq	.L69
  83:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     for (i = 1; !EpochBlock_IsLastEpochBlock(list); i++)
 1157              		.loc 1 84 12
 1158 0012 0123     		movs	r3, #1
 1159 0014 FB60     		str	r3, [r7, #12]
 1160              		.loc 1 84 5
 1161 0016 05E0     		b	.L70
 1162              	.L71:
  85:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
  86:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       list++;
 1163              		.loc 1 86 11
 1164 0018 7B68     		ldr	r3, [r7, #4]
 1165 001a 1433     		adds	r3, r3, #20
 1166 001c 7B60     		str	r3, [r7, #4]
ARM GAS  /tmp/ccpCzC8b.s 			page 108


  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 1167              		.loc 1 84 54 discriminator 3
 1168 001e FB68     		ldr	r3, [r7, #12]
 1169 0020 0133     		adds	r3, r3, #1
 1170 0022 FB60     		str	r3, [r7, #12]
 1171              	.L70:
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 1172              		.loc 1 84 18 discriminator 1
 1173 0024 7868     		ldr	r0, [r7, #4]
 1174 0026 FFF7FEFF 		bl	EpochBlock_IsLastEpochBlock
 1175 002a 0346     		mov	r3, r0
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 1176              		.loc 1 84 17 discriminator 1
 1177 002c 83F00103 		eor	r3, r3, #1
 1178 0030 DBB2     		uxtb	r3, r3
 1179 0032 002B     		cmp	r3, #0
 1180 0034 F0D1     		bne	.L71
 1181              	.L69:
  87:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
  88:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
  89:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  90:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   return i;
 1182              		.loc 1 90 10
 1183 0036 FB68     		ldr	r3, [r7, #12]
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1184              		.loc 1 91 1
 1185 0038 1846     		mov	r0, r3
 1186 003a 1037     		adds	r7, r7, #16
 1187              		.cfi_def_cfa_offset 8
 1188 003c BD46     		mov	sp, r7
 1189              		.cfi_def_cfa_register 13
 1190              		@ sp needed
 1191 003e 80BD     		pop	{r7, pc}
 1192              		.cfi_endproc
 1193              	.LFE4855:
 1195              		.section	.rodata
 1196              		.align	2
 1197              	.LC14:
 1198 02d0 4C69622F 		.ascii	"Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c\000"
 1198      41495F52 
 1198      756E7469 
 1198      6D652F4E 
 1198      70752F6C 
 1199 02fd 000000   		.align	2
 1200              	.LC15:
 1201 0300 5F5F6C6C 		.ascii	"__ll_current_aton_ip_owner == nn_instance\000"
 1201      5F637572 
 1201      72656E74 
 1201      5F61746F 
 1201      6E5F6970 
 1202 032a 0000     		.align	2
 1203              	.LC16:
 1204 032c 65634964 		.ascii	"ecId < 1\000"
 1204      203C2031 
 1204      00
 1205              		.section	.text.__LL_ATON_RT_ExecStartEpochBlock,"ax",%progbits
 1206              		.align	1
ARM GAS  /tmp/ccpCzC8b.s 			page 109


 1207              		.syntax unified
 1208              		.thumb
 1209              		.thumb_func
 1211              	__LL_ATON_RT_ExecStartEpochBlock:
 1212              	.LFB4856:
  92:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
  93:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  94:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_ExecStartEpochBlock(const LL_ATON_RT_EpochBlockItem_t *eb,
  95:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                                     NN_Instance_TypeDef *nn_instance)
  96:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 1213              		.loc 1 96 1
 1214              		.cfi_startproc
 1215              		@ args = 0, pretend = 0, frame = 24
 1216              		@ frame_needed = 1, uses_anonymous_args = 0
 1217 0000 80B5     		push	{r7, lr}
 1218              		.cfi_def_cfa_offset 8
 1219              		.cfi_offset 7, -8
 1220              		.cfi_offset 14, -4
 1221 0002 86B0     		sub	sp, sp, #24
 1222              		.cfi_def_cfa_offset 32
 1223 0004 00AF     		add	r7, sp, #0
 1224              		.cfi_def_cfa_register 7
 1225 0006 7860     		str	r0, [r7, #4]
 1226 0008 3960     		str	r1, [r7]
  97:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance->exec_state.next_epoch_block == NULL);
 1227              		.loc 1 97 3
 1228 000a 3B68     		ldr	r3, [r7]
 1229 000c DB68     		ldr	r3, [r3, #12]
 1230 000e 002B     		cmp	r3, #0
 1231 0010 05D0     		beq	.L74
 1232              		.loc 1 97 3 is_stmt 0 discriminator 1
 1233 0012 4A4B     		ldr	r3, .L88
 1234 0014 4A4A     		ldr	r2, .L88+4
 1235 0016 6121     		movs	r1, #97
 1236 0018 4A48     		ldr	r0, .L88+8
 1237 001a FFF7FEFF 		bl	__assert_func
 1238              	.L74:
  98:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  99:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 1239              		.loc 1 99 30 is_stmt 1
 1240 001e 3B68     		ldr	r3, [r7]
 1241 0020 DB6A     		ldr	r3, [r3, #44]
 1242              		.loc 1 99 6
 1243 0022 002B     		cmp	r3, #0
 1244 0024 05D0     		beq	.L75
 100:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_START, nn_instance,
 1245              		.loc 1 100 28
 1246 0026 3B68     		ldr	r3, [r7]
 1247 0028 DB6A     		ldr	r3, [r3, #44]
 1248              		.loc 1 100 5
 1249 002a 7A68     		ldr	r2, [r7, #4]
 1250 002c 3968     		ldr	r1, [r7]
 1251 002e 0020     		movs	r0, #0
 1252 0030 9847     		blx	r3
 1253              	.LVL0:
 1254              	.L75:
 101:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 110


 102:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Is it the first epoch block in an AtoNN epoch? */
 103:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochStart(eb))
 1255              		.loc 1 103 7
 1256 0032 7868     		ldr	r0, [r7, #4]
 1257 0034 FFF7FEFF 		bl	EpochBlock_IsEpochStart
 1258 0038 0346     		mov	r3, r0
 1259              		.loc 1 103 6 discriminator 1
 1260 003a 002B     		cmp	r3, #0
 1261 003c 02D0     		beq	.L76
 104:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 105:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_Start_AtoNN_Epoch(nn_instance);
 1262              		.loc 1 105 5
 1263 003e 3868     		ldr	r0, [r7]
 1264 0040 FFF7FEFF 		bl	__LL_ATON_RT_Start_AtoNN_Epoch
 1265              	.L76:
 106:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 107:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 108:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Grab ATON IP lock in case not a pure SW or internal epoch */
 109:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochPureHW(eb) ||
 1266              		.loc 1 109 7
 1267 0044 7868     		ldr	r0, [r7, #4]
 1268 0046 FFF7FEFF 		bl	EpochBlock_IsEpochPureHW
 1269 004a 0346     		mov	r3, r0
 1270              		.loc 1 109 6 discriminator 1
 1271 004c 002B     		cmp	r3, #0
 1272 004e 05D1     		bne	.L77
 110:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochHybrid(eb)) // epoch blobs are flagged as pure HW, so checking for epoch bl
 1273              		.loc 1 110 7
 1274 0050 7868     		ldr	r0, [r7, #4]
 1275 0052 FFF7FEFF 		bl	EpochBlock_IsEpochHybrid
 1276 0056 0346     		mov	r3, r0
 109:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochHybrid(eb)) // epoch blobs are flagged as pure HW, so checking for epoch bl
 1277              		.loc 1 109 36 discriminator 1
 1278 0058 002B     		cmp	r3, #0
 1279 005a 02D0     		beq	.L78
 1280              	.L77:
 111:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 112:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_set_aton_owner(nn_instance);
 1281              		.loc 1 112 5
 1282 005c 3868     		ldr	r0, [r7]
 1283 005e FFF7FEFF 		bl	__ll_set_aton_owner
 1284              	.L78:
 113:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 114:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 115:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (!EpochBlock_IsEpochBlob(eb))
 1285              		.loc 1 115 8
 1286 0062 7868     		ldr	r0, [r7, #4]
 1287 0064 FFF7FEFF 		bl	EpochBlock_IsEpochBlob
 1288 0068 0346     		mov	r3, r0
 1289              		.loc 1 115 7 discriminator 1
 1290 006a 83F00103 		eor	r3, r3, #1
 1291 006e DBB2     		uxtb	r3, r3
 1292              		.loc 1 115 6 discriminator 1
 1293 0070 002B     		cmp	r3, #0
 1294 0072 1CD0     		beq	.L79
 116:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // standard epoch block handling based on streaming engines
 117:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* set wait mask(s) in interrupt controller */
ARM GAS  /tmp/ccpCzC8b.s 			page 111


 118:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (EpochBlock_IsEpochPureHW(eb) || EpochBlock_IsEpochInternal(eb))
 1295              		.loc 1 118 9
 1296 0074 7868     		ldr	r0, [r7, #4]
 1297 0076 FFF7FEFF 		bl	EpochBlock_IsEpochPureHW
 1298 007a 0346     		mov	r3, r0
 1299              		.loc 1 118 8 discriminator 1
 1300 007c 002B     		cmp	r3, #0
 1301 007e 05D1     		bne	.L80
 1302              		.loc 1 118 41 discriminator 1
 1303 0080 7868     		ldr	r0, [r7, #4]
 1304 0082 FFF7FEFF 		bl	EpochBlock_IsEpochInternal
 1305 0086 0346     		mov	r3, r0
 1306              		.loc 1 118 38 discriminator 1
 1307 0088 002B     		cmp	r3, #0
 1308 008a 14D0     		beq	.L81
 1309              	.L80:
 119:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 120:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(__ll_current_aton_ip_owner == nn_instance);
 1310              		.loc 1 120 7
 1311 008c 2E4B     		ldr	r3, .L88+12
 1312 008e 1B68     		ldr	r3, [r3]
 1313 0090 3A68     		ldr	r2, [r7]
 1314 0092 9A42     		cmp	r2, r3
 1315 0094 05D0     		beq	.L82
 1316              		.loc 1 120 7 is_stmt 0 discriminator 1
 1317 0096 2D4B     		ldr	r3, .L88+16
 1318 0098 294A     		ldr	r2, .L88+4
 1319 009a 7821     		movs	r1, #120
 1320 009c 2948     		ldr	r0, .L88+8
 1321 009e FFF7FEFF 		bl	__assert_func
 1322              	.L82:
 121:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_SetWaitMask(eb->wait_mask);
 1323              		.loc 1 121 34 is_stmt 1
 1324 00a2 7B68     		ldr	r3, [r7, #4]
 1325 00a4 DB68     		ldr	r3, [r3, #12]
 1326              		.loc 1 121 7
 1327 00a6 1846     		mov	r0, r3
 1328 00a8 FFF7FEFF 		bl	__LL_ATON_RT_SetWaitMask
 1329 00ac 03E0     		b	.L81
 1330              	.L79:
 122:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 123:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 124:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 125:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // epoch blob handling based on epoch controller
 126:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM) &&                                                                 
 127:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC) // Polling mode is not allowed/supported when using the e
 128:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* reset wait mask(s) in interrupt controller, but ignore stream engine completion event interr
 129:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_SetWaitMask(ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0));
 1331              		.loc 1 129 5
 1332 00ae 40F2FF30 		movw	r0, #1023
 1333 00b2 FFF7FEFF 		bl	__LL_ATON_RT_SetWaitMask
 1334              	.L81:
 130:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else // !ATON_EPOCHCTRL_NUM || LL_ATON_RT_POLLING
 131:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Trying to execute an epoch blob, but\n\t"
 132:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                    "- either ATON machine configuration does not contain an epoch controller unit o
 133:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                    "- ATON runtime is configured for polling mode execution which does not support 
 134:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                    "controllers\n");
ARM GAS  /tmp/ccpCzC8b.s 			page 112


 135:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_PLAT_HAS_FFLUSH)
 136:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_FFLUSH(stdout);
 137:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_PLAT_HAS_FFLUSH
 138:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(false); // may never happen
 139:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !ATON_EPOCHCTRL_NUM || LL_ATON_RT_POLLING
 140:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 141:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 142:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (eb->start_epoch_block != NULL)
 1335              		.loc 1 142 9
 1336 00b6 7B68     		ldr	r3, [r7, #4]
 1337 00b8 1B68     		ldr	r3, [r3]
 1338              		.loc 1 142 6
 1339 00ba 002B     		cmp	r3, #0
 1340 00bc 03D0     		beq	.L83
 143:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 144:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* start epoch block */
 145:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
 146:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.inst_reloc != 0)
 147:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 148:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       ai_rel_call_start_end_function(nn_instance->exec_state.inst_reloc, eb->start_epoch_block, (co
 149:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 150:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     else
 151:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 152:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       eb->start_epoch_block((const void *)eb);
 153:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 154:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
 155:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     eb->start_epoch_block((const void *)eb);
 1341              		.loc 1 155 7
 1342 00be 7B68     		ldr	r3, [r7, #4]
 1343 00c0 1B68     		ldr	r3, [r3]
 1344              		.loc 1 155 5
 1345 00c2 7868     		ldr	r0, [r7, #4]
 1346 00c4 9847     		blx	r3
 1347              	.LVL1:
 1348              	.L83:
 156:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 157:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 158:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 159:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochBlob(eb))
 1349              		.loc 1 159 7
 1350 00c6 7868     		ldr	r0, [r7, #4]
 1351 00c8 FFF7FEFF 		bl	EpochBlock_IsEpochBlob
 1352 00cc 0346     		mov	r3, r0
 1353              		.loc 1 159 6 discriminator 1
 1354 00ce 002B     		cmp	r3, #0
 1355 00d0 26D0     		beq	.L84
 1356              	.LBB15:
 160:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 161:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 162:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* configure epoch controller */
 163:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t ecId = EpochBlock_EpochControllerUnit(eb);
 1357              		.loc 1 163 21
 1358 00d2 7868     		ldr	r0, [r7, #4]
 1359 00d4 FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 1360 00d8 7861     		str	r0, [r7, #20]
 164:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 1361              		.loc 1 164 5
ARM GAS  /tmp/ccpCzC8b.s 			page 113


 1362 00da 7B69     		ldr	r3, [r7, #20]
 1363 00dc 002B     		cmp	r3, #0
 1364 00de 05D0     		beq	.L85
 1365              		.loc 1 164 5 is_stmt 0 discriminator 1
 1366 00e0 1B4B     		ldr	r3, .L88+20
 1367 00e2 174A     		ldr	r2, .L88+4
 1368 00e4 A421     		movs	r1, #164
 1369 00e6 1748     		ldr	r0, .L88+8
 1370 00e8 FFF7FEFF 		bl	__assert_func
 1371              	.L85:
 165:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 166:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_EpochCtrl_InitTypeDef conf;
 167:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.stepmode = 0;
 1372              		.loc 1 167 19 is_stmt 1
 1373 00ec 3B7B     		ldrb	r3, [r7, #12]
 1374 00ee 23F00103 		bic	r3, r3, #1
 1375 00f2 3B73     		strb	r3, [r7, #12]
 168:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.blobaddr = EpochBlock_EpochBlobAddr(eb);
 1376              		.loc 1 168 21
 1377 00f4 7868     		ldr	r0, [r7, #4]
 1378 00f6 FFF7FEFF 		bl	EpochBlock_EpochBlobAddr
 1379 00fa 0346     		mov	r3, r0
 1380              		.loc 1 168 19 discriminator 1
 1381 00fc BB60     		str	r3, [r7, #8]
 169:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 170:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_EpochCtrl_Init(ecId, &conf);
 1382              		.loc 1 170 5
 1383 00fe 7B69     		ldr	r3, [r7, #20]
 1384 0100 07F10802 		add	r2, r7, #8
 1385 0104 1146     		mov	r1, r2
 1386 0106 1846     		mov	r0, r3
 1387 0108 FFF7FEFF 		bl	LL_EpochCtrl_Init
 1388              	.LBB16:
 171:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 172:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* start/enable epoch controller */
 173:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_ENABLE(EPOCHCTRL, ecId);
 1389              		.loc 1 173 5
 1390 010c 114B     		ldr	r3, .L88+24
 1391 010e 1B68     		ldr	r3, [r3]
 1392 0110 3B61     		str	r3, [r7, #16]
 1393 0112 3B69     		ldr	r3, [r7, #16]
 1394 0114 43F00103 		orr	r3, r3, #1
 1395 0118 3B61     		str	r3, [r7, #16]
 1396 011a 0E4A     		ldr	r2, .L88+24
 1397 011c 3B69     		ldr	r3, [r7, #16]
 1398 011e 1360     		str	r3, [r2]
 1399              	.L84:
 1400              	.LBE16:
 1401              	.LBE15:
 174:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 175:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(false); // may never happen
 176:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !ATON_EPOCHCTRL_NUM
 177:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 178:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 179:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 1402              		.loc 1 179 30
 1403 0120 3B68     		ldr	r3, [r7]
ARM GAS  /tmp/ccpCzC8b.s 			page 114


 1404 0122 DB6A     		ldr	r3, [r3, #44]
 1405              		.loc 1 179 6
 1406 0124 002B     		cmp	r3, #0
 1407 0126 05D0     		beq	.L87
 180:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_START, nn_instance
 1408              		.loc 1 180 28
 1409 0128 3B68     		ldr	r3, [r7]
 1410 012a DB6A     		ldr	r3, [r3, #44]
 1411              		.loc 1 180 5
 1412 012c 7A68     		ldr	r2, [r7, #4]
 1413 012e 3968     		ldr	r1, [r7]
 1414 0130 0120     		movs	r0, #1
 1415 0132 9847     		blx	r3
 1416              	.LVL2:
 1417              	.L87:
 181:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1418              		.loc 1 181 1
 1419 0134 00BF     		nop
 1420 0136 1837     		adds	r7, r7, #24
 1421              		.cfi_def_cfa_offset 8
 1422 0138 BD46     		mov	sp, r7
 1423              		.cfi_def_cfa_register 13
 1424              		@ sp needed
 1425 013a 80BD     		pop	{r7, pc}
 1426              	.L89:
 1427              		.align	2
 1428              	.L88:
 1429 013c 98020000 		.word	.LC13
 1430 0140 00000000 		.word	__func__.9
 1431 0144 D0020000 		.word	.LC14
 1432 0148 00000000 		.word	__ll_current_aton_ip_owner
 1433 014c 00030000 		.word	.LC15
 1434 0150 2C030000 		.word	.LC16
 1435 0154 00E00F58 		.word	1477435392
 1436              		.cfi_endproc
 1437              	.LFE4856:
 1439              		.section	.rodata
 1440 0335 000000   		.align	2
 1441              	.LC17:
 1442 0338 6E6E5F69 		.ascii	"nn_instance == __ll_current_aton_ip_owner\000"
 1442      6E737461 
 1442      6E636520 
 1442      3D3D205F 
 1442      5F6C6C5F 
 1443 0362 0000     		.align	2
 1444              	.LC18:
 1445 0364 45706F63 		.ascii	"EpochBlock_IsEpochInternal(eb) || EpochBlock_IsEpoc"
 1445      68426C6F 
 1445      636B5F49 
 1445      7345706F 
 1445      6368496E 
 1446 0397 68487962 		.ascii	"hHybrid(eb) || (__ll_current_aton_ip_owner != nn_in"
 1446      72696428 
 1446      65622920 
 1446      7C7C2028 
 1446      5F5F6C6C 
 1447 03ca 7374616E 		.ascii	"stance)\000"
ARM GAS  /tmp/ccpCzC8b.s 			page 115


 1447      63652900 
 1448              		.section	.text.__LL_ATON_RT_ExecEndEpochBlock,"ax",%progbits
 1449              		.align	1
 1450              		.syntax unified
 1451              		.thumb
 1452              		.thumb_func
 1454              	__LL_ATON_RT_ExecEndEpochBlock:
 1455              	.LFB4857:
 182:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 183:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_ExecEndEpochBlock(const LL_ATON_RT_EpochBlockItem_t *eb,
 184:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                                   NN_Instance_TypeDef *nn_instance)
 185:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 1456              		.loc 1 185 1
 1457              		.cfi_startproc
 1458              		@ args = 0, pretend = 0, frame = 16
 1459              		@ frame_needed = 1, uses_anonymous_args = 0
 1460 0000 80B5     		push	{r7, lr}
 1461              		.cfi_def_cfa_offset 8
 1462              		.cfi_offset 7, -8
 1463              		.cfi_offset 14, -4
 1464 0002 84B0     		sub	sp, sp, #16
 1465              		.cfi_def_cfa_offset 24
 1466 0004 00AF     		add	r7, sp, #0
 1467              		.cfi_def_cfa_register 7
 1468 0006 7860     		str	r0, [r7, #4]
 1469 0008 3960     		str	r1, [r7]
 186:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 1470              		.loc 1 186 30
 1471 000a 3B68     		ldr	r3, [r7]
 1472 000c DB6A     		ldr	r3, [r3, #44]
 1473              		.loc 1 186 6
 1474 000e 002B     		cmp	r3, #0
 1475 0010 05D0     		beq	.L91
 187:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_END, nn_instance, e
 1476              		.loc 1 187 28
 1477 0012 3B68     		ldr	r3, [r7]
 1478 0014 DB6A     		ldr	r3, [r3, #44]
 1479              		.loc 1 187 5
 1480 0016 7A68     		ldr	r2, [r7, #4]
 1481 0018 3968     		ldr	r1, [r7]
 1482 001a 0220     		movs	r0, #2
 1483 001c 9847     		blx	r3
 1484              	.LVL3:
 1485              	.L91:
 188:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 189:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochBlob(eb))
 1486              		.loc 1 189 7
 1487 001e 7868     		ldr	r0, [r7, #4]
 1488 0020 FFF7FEFF 		bl	EpochBlock_IsEpochBlob
 1489 0024 0346     		mov	r3, r0
 1490              		.loc 1 189 6 discriminator 1
 1491 0026 002B     		cmp	r3, #0
 1492 0028 33D0     		beq	.L92
 1493              	.LBB17:
 190:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 191:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 192:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* stop/disable epoch controller */
ARM GAS  /tmp/ccpCzC8b.s 			page 116


 193:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t ecId = EpochBlock_EpochControllerUnit(eb);
 1494              		.loc 1 193 21
 1495 002a 7868     		ldr	r0, [r7, #4]
 1496 002c FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 1497 0030 F860     		str	r0, [r7, #12]
 194:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 1498              		.loc 1 194 5
 1499 0032 FB68     		ldr	r3, [r7, #12]
 1500 0034 002B     		cmp	r3, #0
 1501 0036 05D0     		beq	.L93
 1502              		.loc 1 194 5 is_stmt 0 discriminator 1
 1503 0038 484B     		ldr	r3, .L106
 1504 003a 494A     		ldr	r2, .L106+4
 1505 003c C221     		movs	r1, #194
 1506 003e 4948     		ldr	r0, .L106+8
 1507 0040 FFF7FEFF 		bl	__assert_func
 1508              	.L93:
 195:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t t;
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_DISABLE_CLR_CONFCLR(EPOCHCTRL, ecId);
 1509              		.loc 1 196 5 is_stmt 1
 1510 0044 0023     		movs	r3, #0
 1511 0046 BB60     		str	r3, [r7, #8]
 1512 0048 BB68     		ldr	r3, [r7, #8]
 1513 004a 23F00103 		bic	r3, r3, #1
 1514 004e BB60     		str	r3, [r7, #8]
 1515 0050 BB68     		ldr	r3, [r7, #8]
 1516 0052 43F00203 		orr	r3, r3, #2
 1517 0056 BB60     		str	r3, [r7, #8]
 1518 0058 434A     		ldr	r2, .L106+12
 1519 005a BB68     		ldr	r3, [r7, #8]
 1520 005c 1360     		str	r3, [r2]
 1521              	.L94:
 1522              		.loc 1 196 5 is_stmt 0 discriminator 2
 1523 005e 424B     		ldr	r3, .L106+12
 1524 0060 1B68     		ldr	r3, [r3]
 1525 0062 03F00203 		and	r3, r3, #2
 1526 0066 002B     		cmp	r3, #0
 1527 0068 F9D1     		bne	.L94
 1528              		.loc 1 196 5 discriminator 3
 1529 006a 0023     		movs	r3, #0
 1530 006c BB60     		str	r3, [r7, #8]
 1531 006e BB68     		ldr	r3, [r7, #8]
 1532 0070 43F08043 		orr	r3, r3, #1073741824
 1533 0074 BB60     		str	r3, [r7, #8]
 1534 0076 3C4A     		ldr	r2, .L106+12
 1535 0078 BB68     		ldr	r3, [r7, #8]
 1536 007a 1360     		str	r3, [r2]
 1537              	.L95:
 1538              		.loc 1 196 5 discriminator 5
 1539 007c 3A4B     		ldr	r3, .L106+12
 1540 007e 1B68     		ldr	r3, [r3]
 1541 0080 03F08043 		and	r3, r3, #1073741824
 1542 0084 002B     		cmp	r3, #0
 1543 0086 F9D1     		bne	.L95
 197:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 198:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* disable epoch controller clock */
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_DisableClock(ATON_EPOCHCTRL_CLKB_CLK(ecId));
ARM GAS  /tmp/ccpCzC8b.s 			page 117


 1544              		.loc 1 199 26 is_stmt 1
 1545 0088 FB68     		ldr	r3, [r7, #12]
 1546 008a 1933     		adds	r3, r3, #25
 1547              		.loc 1 199 5
 1548 008c 1846     		mov	r0, r3
 1549 008e FFF7FEFF 		bl	LL_ATON_DisableClock
 1550              	.L92:
 1551              	.LBE17:
 200:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 201:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(false); // may never happen
 202:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !ATON_EPOCHCTRL_NUM
 203:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 204:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 205:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (eb->end_epoch_block != NULL)
 1552              		.loc 1 205 9
 1553 0092 7B68     		ldr	r3, [r7, #4]
 1554 0094 5B68     		ldr	r3, [r3, #4]
 1555              		.loc 1 205 6
 1556 0096 002B     		cmp	r3, #0
 1557 0098 03D0     		beq	.L96
 206:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 207:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
 208:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.inst_reloc != 0)
 209:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 210:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       ai_rel_call_start_end_function(nn_instance->exec_state.inst_reloc, eb->end_epoch_block, eb);
 211:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 212:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     else
 213:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 214:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       eb->end_epoch_block((const void *)eb);
 215:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 216:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
 217:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     eb->end_epoch_block((const void *)eb);
 1558              		.loc 1 217 7
 1559 009a 7B68     		ldr	r3, [r7, #4]
 1560 009c 5B68     		ldr	r3, [r3, #4]
 1561              		.loc 1 217 5
 1562 009e 7868     		ldr	r0, [r7, #4]
 1563 00a0 9847     		blx	r3
 1564              	.LVL4:
 1565              	.L96:
 218:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 219:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 220:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 221:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Reset wait mask */
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochPureHW(eb) ||
 1566              		.loc 1 222 7
 1567 00a2 7868     		ldr	r0, [r7, #4]
 1568 00a4 FFF7FEFF 		bl	EpochBlock_IsEpochPureHW
 1569 00a8 0346     		mov	r3, r0
 1570              		.loc 1 222 6 discriminator 1
 1571 00aa 002B     		cmp	r3, #0
 1572 00ac 05D1     		bne	.L97
 223:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochInternal(eb)) // epoch blobs are flagged as pure HW, so checking for epoch 
 1573              		.loc 1 223 7
 1574 00ae 7868     		ldr	r0, [r7, #4]
 1575 00b0 FFF7FEFF 		bl	EpochBlock_IsEpochInternal
 1576 00b4 0346     		mov	r3, r0
ARM GAS  /tmp/ccpCzC8b.s 			page 118


 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochInternal(eb)) // epoch blobs are flagged as pure HW, so checking for epoch 
 1577              		.loc 1 222 36 discriminator 1
 1578 00b6 002B     		cmp	r3, #0
 1579 00b8 0DD0     		beq	.L98
 1580              	.L97:
 224:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 225:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(nn_instance == __ll_current_aton_ip_owner);
 1581              		.loc 1 225 5
 1582 00ba 2C4B     		ldr	r3, .L106+16
 1583 00bc 1B68     		ldr	r3, [r3]
 1584 00be 3A68     		ldr	r2, [r7]
 1585 00c0 9A42     		cmp	r2, r3
 1586 00c2 05D0     		beq	.L99
 1587              		.loc 1 225 5 is_stmt 0 discriminator 1
 1588 00c4 2A4B     		ldr	r3, .L106+20
 1589 00c6 264A     		ldr	r2, .L106+4
 1590 00c8 E121     		movs	r1, #225
 1591 00ca 2648     		ldr	r0, .L106+8
 1592 00cc FFF7FEFF 		bl	__assert_func
 1593              	.L99:
 226:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_SetWaitMask(0);
 1594              		.loc 1 226 5 is_stmt 1
 1595 00d0 0020     		movs	r0, #0
 1596 00d2 FFF7FEFF 		bl	__LL_ATON_RT_SetWaitMask
 1597              	.L98:
 227:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 228:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 229:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Release ATON IP unlock in case it's a pure HW epoch */
 230:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochPureHW(eb) || ((EpochBlock_IsEpochHybrid(eb) || EpochBlock_IsEpochInternal(
 1598              		.loc 1 230 7
 1599 00d6 7868     		ldr	r0, [r7, #4]
 1600 00d8 FFF7FEFF 		bl	EpochBlock_IsEpochPureHW
 1601 00dc 0346     		mov	r3, r0
 1602              		.loc 1 230 6 discriminator 1
 1603 00de 002B     		cmp	r3, #0
 1604 00e0 13D1     		bne	.L100
 1605              		.loc 1 230 41 discriminator 1
 1606 00e2 7868     		ldr	r0, [r7, #4]
 1607 00e4 FFF7FEFF 		bl	EpochBlock_IsEpochHybrid
 1608 00e8 0346     		mov	r3, r0
 1609              		.loc 1 230 36 discriminator 1
 1610 00ea 002B     		cmp	r3, #0
 1611 00ec 05D1     		bne	.L101
 1612              		.loc 1 230 73 discriminator 3
 1613 00ee 7868     		ldr	r0, [r7, #4]
 1614 00f0 FFF7FEFF 		bl	EpochBlock_IsEpochInternal
 1615 00f4 0346     		mov	r3, r0
 1616              		.loc 1 230 70 discriminator 1
 1617 00f6 002B     		cmp	r3, #0
 1618 00f8 0AD0     		beq	.L102
 1619              	.L101:
 231:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.saved_current_epoch_block == NULL) 
 1620              		.loc 1 231 64
 1621 00fa 3B68     		ldr	r3, [r7]
 1622 00fc 1B69     		ldr	r3, [r3, #16]
 230:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.saved_current_epoch_block == NULL) 
 1623              		.loc 1 230 105 discriminator 4
ARM GAS  /tmp/ccpCzC8b.s 			page 119


 1624 00fe 002B     		cmp	r3, #0
 1625 0100 06D1     		bne	.L102
 232:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.next_epoch_block ==
 1626              		.loc 1 232 64
 1627 0102 3B68     		ldr	r3, [r7]
 1628 0104 DB68     		ldr	r3, [r3, #12]
 231:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.saved_current_epoch_block == NULL) 
 1629              		.loc 1 231 100
 1630 0106 002B     		cmp	r3, #0
 1631 0108 02D1     		bne	.L102
 1632              	.L100:
 233:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                         NULL))) /* hybrid has finished after that last part has bee
 234:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 235:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_clear_aton_owner(nn_instance);
 1633              		.loc 1 235 5
 1634 010a 3868     		ldr	r0, [r7]
 1635 010c FFF7FEFF 		bl	__ll_clear_aton_owner
 1636              	.L102:
 236:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 237:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(EpochBlock_IsEpochInternal(eb) || EpochBlock_IsEpochHybrid(eb) ||
 1637              		.loc 1 237 3
 1638 0110 7868     		ldr	r0, [r7, #4]
 1639 0112 FFF7FEFF 		bl	EpochBlock_IsEpochInternal
 1640 0116 0346     		mov	r3, r0
 1641              		.loc 1 237 3 is_stmt 0 discriminator 1
 1642 0118 002B     		cmp	r3, #0
 1643 011a 10D1     		bne	.L103
 1644 011c 7868     		ldr	r0, [r7, #4]
 1645 011e FFF7FEFF 		bl	EpochBlock_IsEpochHybrid
 1646 0122 0346     		mov	r3, r0
 1647 0124 002B     		cmp	r3, #0
 1648 0126 0AD1     		bne	.L103
 1649              		.loc 1 237 3 discriminator 2
 1650 0128 104B     		ldr	r3, .L106+16
 1651 012a 1B68     		ldr	r3, [r3]
 1652 012c 3A68     		ldr	r2, [r7]
 1653 012e 9A42     		cmp	r2, r3
 1654 0130 05D1     		bne	.L103
 1655              		.loc 1 237 3 discriminator 3
 1656 0132 104B     		ldr	r3, .L106+24
 1657 0134 0A4A     		ldr	r2, .L106+4
 1658 0136 ED21     		movs	r1, #237
 1659 0138 0A48     		ldr	r0, .L106+8
 1660 013a FFF7FEFF 		bl	__assert_func
 1661              	.L103:
 238:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  (__ll_current_aton_ip_owner != nn_instance));
 239:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 240:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 1662              		.loc 1 240 30 is_stmt 1
 1663 013e 3B68     		ldr	r3, [r7]
 1664 0140 DB6A     		ldr	r3, [r3, #44]
 1665              		.loc 1 240 6
 1666 0142 002B     		cmp	r3, #0
 1667 0144 05D0     		beq	.L105
 241:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 242:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_END, nn_instance, 
 1668              		.loc 1 242 28
ARM GAS  /tmp/ccpCzC8b.s 			page 120


 1669 0146 3B68     		ldr	r3, [r7]
 1670 0148 DB6A     		ldr	r3, [r3, #44]
 1671              		.loc 1 242 5
 1672 014a 7A68     		ldr	r2, [r7, #4]
 1673 014c 3968     		ldr	r1, [r7]
 1674 014e 0320     		movs	r0, #3
 1675 0150 9847     		blx	r3
 1676              	.LVL5:
 1677              	.L105:
 243:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 244:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1678              		.loc 1 244 1
 1679 0152 00BF     		nop
 1680 0154 1037     		adds	r7, r7, #16
 1681              		.cfi_def_cfa_offset 8
 1682 0156 BD46     		mov	sp, r7
 1683              		.cfi_def_cfa_register 13
 1684              		@ sp needed
 1685 0158 80BD     		pop	{r7, pc}
 1686              	.L107:
 1687 015a 00BF     		.align	2
 1688              	.L106:
 1689 015c 2C030000 		.word	.LC16
 1690 0160 00000000 		.word	__func__.3
 1691 0164 D0020000 		.word	.LC14
 1692 0168 00E00F58 		.word	1477435392
 1693 016c 00000000 		.word	__ll_current_aton_ip_owner
 1694 0170 38030000 		.word	.LC17
 1695 0174 64030000 		.word	.LC18
 1696              		.cfi_endproc
 1697              	.LFE4857:
 1699              		.section	.rodata
 1700 03d2 0000     		.align	2
 1701              	.LC19:
 1702 03d4 6E6E5F69 		.ascii	"nn_instance->exec_state.saved_current_epoch_block ="
 1702      6E737461 
 1702      6E63652D 
 1702      3E657865 
 1702      635F7374 
 1703 0407 3D202828 		.ascii	"= ((void *)0)\000"
 1703      766F6964 
 1703      202A2930 
 1703      2900
 1704              		.section	.text.__LL_ATON_RT_DetermineNextEpochBlock,"ax",%progbits
 1705              		.align	1
 1706              		.syntax unified
 1707              		.thumb
 1708              		.thumb_func
 1710              	__LL_ATON_RT_DetermineNextEpochBlock:
 1711              	.LFB4858:
 245:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 246:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static void __LL_ATON_RT_DetermineNextEpochBlock(NN_Instance_TypeDef *nn_instance)
 247:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 1712              		.loc 1 247 1
 1713              		.cfi_startproc
 1714              		@ args = 0, pretend = 0, frame = 8
 1715              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccpCzC8b.s 			page 121


 1716 0000 80B5     		push	{r7, lr}
 1717              		.cfi_def_cfa_offset 8
 1718              		.cfi_offset 7, -8
 1719              		.cfi_offset 14, -4
 1720 0002 82B0     		sub	sp, sp, #8
 1721              		.cfi_def_cfa_offset 16
 1722 0004 00AF     		add	r7, sp, #0
 1723              		.cfi_def_cfa_register 7
 1724 0006 7860     		str	r0, [r7, #4]
 248:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 1725              		.loc 1 248 3
 1726 0008 7B68     		ldr	r3, [r7, #4]
 1727 000a 002B     		cmp	r3, #0
 1728 000c 05D1     		bne	.L109
 1729              		.loc 1 248 3 is_stmt 0 discriminator 1
 1730 000e 264B     		ldr	r3, .L114
 1731 0010 264A     		ldr	r2, .L114+4
 1732 0012 F821     		movs	r1, #248
 1733 0014 2648     		ldr	r0, .L114+8
 1734 0016 FFF7FEFF 		bl	__assert_func
 1735              	.L109:
 249:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 250:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance->exec_state.triggered_events ==
 1736              		.loc 1 250 3 is_stmt 1
 1737 001a 7B68     		ldr	r3, [r7, #4]
 1738 001c DB69     		ldr	r3, [r3, #28]
 1739 001e 002B     		cmp	r3, #0
 1740 0020 05D0     		beq	.L110
 1741              		.loc 1 250 3 is_stmt 0 discriminator 1
 1742 0022 244B     		ldr	r3, .L114+12
 1743 0024 214A     		ldr	r2, .L114+4
 1744 0026 FA21     		movs	r1, #250
 1745 0028 2148     		ldr	r0, .L114+8
 1746 002a FFF7FEFF 		bl	__assert_func
 1747              	.L110:
 251:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  0x0); // with the removal of parallel SW/HW epochs execution all triggered events 
 252:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                        // cleared at this point in time!
 253:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif                 // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 254:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 255:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Determine if there is a new inserted epoch block array */
 256:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if ((nn_instance->exec_state.next_epoch_block != NULL))
 1748              		.loc 1 256 31 is_stmt 1
 1749 002e 7B68     		ldr	r3, [r7, #4]
 1750 0030 DB68     		ldr	r3, [r3, #12]
 1751              		.loc 1 256 6
 1752 0032 002B     		cmp	r3, #0
 1753 0034 2AD0     		beq	.L111
 257:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 258:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(nn_instance->exec_state.saved_current_epoch_block == NULL);
 1754              		.loc 1 258 5
 1755 0036 7B68     		ldr	r3, [r7, #4]
 1756 0038 1B69     		ldr	r3, [r3, #16]
 1757 003a 002B     		cmp	r3, #0
 1758 003c 06D0     		beq	.L112
 1759              		.loc 1 258 5 is_stmt 0 discriminator 1
 1760 003e 1E4B     		ldr	r3, .L114+16
 1761 0040 1A4A     		ldr	r2, .L114+4
ARM GAS  /tmp/ccpCzC8b.s 			page 122


 1762 0042 4FF48171 		mov	r1, #258
 1763 0046 1A48     		ldr	r0, .L114+8
 1764 0048 FFF7FEFF 		bl	__assert_func
 1765              	.L112:
 259:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 260:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* save current context */
 261:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.saved_current_epoch_block = nn_instance->exec_state.current_epoch_block
 1766              		.loc 1 261 80 is_stmt 1
 1767 004c 7B68     		ldr	r3, [r7, #4]
 1768 004e 5A68     		ldr	r2, [r3, #4]
 1769              		.loc 1 261 55
 1770 0050 7B68     		ldr	r3, [r7, #4]
 1771 0052 1A61     		str	r2, [r3, #16]
 262:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.saved_first_epoch_block = nn_instance->exec_state.first_epoch_block;
 1772              		.loc 1 262 78
 1773 0054 7B68     		ldr	r3, [r7, #4]
 1774 0056 9A68     		ldr	r2, [r3, #8]
 1775              		.loc 1 262 53
 1776 0058 7B68     		ldr	r3, [r7, #4]
 1777 005a 5A61     		str	r2, [r3, #20]
 263:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 264:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.saved_nr_of_epoch_blocks = nn_instance->exec_state.nr_of_epoch_blocks;
 1778              		.loc 1 264 79
 1779 005c 7B68     		ldr	r3, [r7, #4]
 1780 005e 5A6A     		ldr	r2, [r3, #36]
 1781              		.loc 1 264 54
 1782 0060 7B68     		ldr	r3, [r7, #4]
 1783 0062 9A62     		str	r2, [r3, #40]
 265:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 266:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 267:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* set new context */
 268:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.current_epoch_block = nn_instance->exec_state.next_epoch_block;
 1784              		.loc 1 268 74
 1785 0064 7B68     		ldr	r3, [r7, #4]
 1786 0066 DA68     		ldr	r2, [r3, #12]
 1787              		.loc 1 268 49
 1788 0068 7B68     		ldr	r3, [r7, #4]
 1789 006a 5A60     		str	r2, [r3, #4]
 269:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.next_epoch_block;
 1790              		.loc 1 269 72
 1791 006c 7B68     		ldr	r3, [r7, #4]
 1792 006e DA68     		ldr	r2, [r3, #12]
 1793              		.loc 1 269 47
 1794 0070 7B68     		ldr	r3, [r7, #4]
 1795 0072 9A60     		str	r2, [r3, #8]
 270:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 271:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.nr_of_epoch_blocks = __LL_ATON_RT_CntEpochBlocks(nn_instance->exec_stat
 1796              		.loc 1 271 101
 1797 0074 7B68     		ldr	r3, [r7, #4]
 1798 0076 9B68     		ldr	r3, [r3, #8]
 1799              		.loc 1 271 50
 1800 0078 1846     		mov	r0, r3
 1801 007a FFF7FEFF 		bl	__LL_ATON_RT_CntEpochBlocks
 1802 007e 0246     		mov	r2, r0
 1803              		.loc 1 271 48 discriminator 1
 1804 0080 7B68     		ldr	r3, [r7, #4]
 1805 0082 5A62     		str	r2, [r3, #36]
ARM GAS  /tmp/ccpCzC8b.s 			page 123


 272:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 273:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 274:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* reset next epoch block */
 275:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.next_epoch_block = NULL;
 1806              		.loc 1 275 46
 1807 0084 7B68     		ldr	r3, [r7, #4]
 1808 0086 0022     		movs	r2, #0
 1809 0088 DA60     		str	r2, [r3, #12]
 1810 008a 05E0     		b	.L113
 1811              	.L111:
 276:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 277:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 278:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 279:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.current_epoch_block++;
 1812              		.loc 1 279 28
 1813 008c 7B68     		ldr	r3, [r7, #4]
 1814 008e 5B68     		ldr	r3, [r3, #4]
 1815              		.loc 1 279 48
 1816 0090 03F11402 		add	r2, r3, #20
 1817 0094 7B68     		ldr	r3, [r7, #4]
 1818 0096 5A60     		str	r2, [r3, #4]
 1819              	.L113:
 280:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 281:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 282:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 283:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 1820              		.loc 1 283 55
 1821 0098 7B68     		ldr	r3, [r7, #4]
 1822 009a 0022     		movs	r2, #0
 1823 009c 83F82020 		strb	r2, [r3, #32]
 284:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 285:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1824              		.loc 1 285 1
 1825 00a0 00BF     		nop
 1826 00a2 0837     		adds	r7, r7, #8
 1827              		.cfi_def_cfa_offset 8
 1828 00a4 BD46     		mov	sp, r7
 1829              		.cfi_def_cfa_register 13
 1830              		@ sp needed
 1831 00a6 80BD     		pop	{r7, pc}
 1832              	.L115:
 1833              		.align	2
 1834              	.L114:
 1835 00a8 1C010000 		.word	.LC7
 1836 00ac 00000000 		.word	__func__.16
 1837 00b0 D0020000 		.word	.LC14
 1838 00b4 38010000 		.word	.LC8
 1839 00b8 D4030000 		.word	.LC19
 1840              		.cfi_endproc
 1841              	.LFE4858:
 1843              		.section	.text.__LL_ATON_RT_GetWaitMask,"ax",%progbits
 1844              		.align	1
 1845              		.syntax unified
 1846              		.thumb
 1847              		.thumb_func
 1849              	__LL_ATON_RT_GetWaitMask:
 1850              	.LFB4859:
ARM GAS  /tmp/ccpCzC8b.s 			page 124


 286:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 287:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline uint32_t __LL_ATON_RT_GetWaitMask(const LL_ATON_RT_EpochBlockItem_t *eb)
 288:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 1851              		.loc 1 288 1
 1852              		.cfi_startproc
 1853              		@ args = 0, pretend = 0, frame = 8
 1854              		@ frame_needed = 1, uses_anonymous_args = 0
 1855 0000 80B5     		push	{r7, lr}
 1856              		.cfi_def_cfa_offset 8
 1857              		.cfi_offset 7, -8
 1858              		.cfi_offset 14, -4
 1859 0002 82B0     		sub	sp, sp, #8
 1860              		.cfi_def_cfa_offset 16
 1861 0004 00AF     		add	r7, sp, #0
 1862              		.cfi_def_cfa_register 7
 1863 0006 7860     		str	r0, [r7, #4]
 289:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochBlob(eb))
 1864              		.loc 1 289 7
 1865 0008 7868     		ldr	r0, [r7, #4]
 1866 000a FFF7FEFF 		bl	EpochBlock_IsEpochBlob
 1867 000e 0346     		mov	r3, r0
 1868              		.loc 1 289 6 discriminator 1
 1869 0010 002B     		cmp	r3, #0
 1870 0012 07D0     		beq	.L117
 290:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 291:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     // in case of epoch blob `wait_mask` contains unit number of epoch controller to use
 292:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return (1 << EpochBlock_EpochControllerUnit(eb));
 1871              		.loc 1 292 18
 1872 0014 7868     		ldr	r0, [r7, #4]
 1873 0016 FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 1874 001a 0346     		mov	r3, r0
 1875              		.loc 1 292 15 discriminator 1
 1876 001c 0122     		movs	r2, #1
 1877 001e 02FA03F3 		lsl	r3, r2, r3
 1878              		.loc 1 292 15 is_stmt 0
 1879 0022 01E0     		b	.L118
 1880              	.L117:
 293:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 294:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 295:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 296:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return eb->wait_mask; // in case of "normal" epoch block `wait_mask` contains bitmask of (outpu
 1881              		.loc 1 296 14 is_stmt 1
 1882 0024 7B68     		ldr	r3, [r7, #4]
 1883 0026 DB68     		ldr	r3, [r3, #12]
 1884              	.L118:
 297:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 298:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 299:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1885              		.loc 1 299 1
 1886 0028 1846     		mov	r0, r3
 1887 002a 0837     		adds	r7, r7, #8
 1888              		.cfi_def_cfa_offset 8
 1889 002c BD46     		mov	sp, r7
 1890              		.cfi_def_cfa_register 13
 1891              		@ sp needed
 1892 002e 80BD     		pop	{r7, pc}
 1893              		.cfi_endproc
ARM GAS  /tmp/ccpCzC8b.s 			page 125


 1894              	.LFE4859:
 1896              		.section	.text.__LL_ATON_RT_Init_Network,"ax",%progbits
 1897              		.align	1
 1898              		.syntax unified
 1899              		.thumb
 1900              		.thumb_func
 1902              	__LL_ATON_RT_Init_Network:
 1903              	.LFB4860:
 300:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 301:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_Init_Network(NN_Instance_TypeDef *nn_instance)
 302:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 1904              		.loc 1 302 1
 1905              		.cfi_startproc
 1906              		@ args = 0, pretend = 0, frame = 16
 1907              		@ frame_needed = 1, uses_anonymous_args = 0
 1908 0000 80B5     		push	{r7, lr}
 1909              		.cfi_def_cfa_offset 8
 1910              		.cfi_offset 7, -8
 1911              		.cfi_offset 14, -4
 1912 0002 84B0     		sub	sp, sp, #16
 1913              		.cfi_def_cfa_offset 24
 1914 0004 00AF     		add	r7, sp, #0
 1915              		.cfi_def_cfa_register 7
 1916 0006 7860     		str	r0, [r7, #4]
 303:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 304:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance == NULL)
 1917              		.loc 1 304 6
 1918 0008 7B68     		ldr	r3, [r7, #4]
 1919 000a 002B     		cmp	r3, #0
 1920 000c 37D0     		beq	.L123
 305:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 306:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 307:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 308:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 309:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance->network` is equal to NULL **/
 310:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->network == NULL)
 1921              		.loc 1 310 18
 1922 000e 7B68     		ldr	r3, [r7, #4]
 1923 0010 1B68     		ldr	r3, [r3]
 1924              		.loc 1 310 6
 1925 0012 002B     		cmp	r3, #0
 1926 0014 35D0     		beq	.L124
 311:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 312:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 313:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 314:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 315:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize static variables **/
 316:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* set context */
 317:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
 318:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   const LL_ATON_RT_EpochBlockItem_t *eb_list;
 319:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.inst_reloc != 0)
 320:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 321:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     eb_list = ai_rel_network_get_epoch_items(nn_instance->exec_state.inst_reloc);
 322:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 323:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 324:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 325:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     eb_list = nn_instance->network->epoch_block_items();
ARM GAS  /tmp/ccpCzC8b.s 			page 126


 326:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 327:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
 328:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   const LL_ATON_RT_EpochBlockItem_t *eb_list = nn_instance->network->epoch_block_items();
 1927              		.loc 1 328 59
 1928 0016 7B68     		ldr	r3, [r7, #4]
 1929 0018 1B68     		ldr	r3, [r3]
 1930              		.loc 1 328 68
 1931 001a DB69     		ldr	r3, [r3, #28]
 1932              		.loc 1 328 48
 1933 001c 9847     		blx	r3
 1934              	.LVL6:
 1935 001e F860     		str	r0, [r7, #12]
 329:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 330:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block = eb_list;
 1936              		.loc 1 330 47
 1937 0020 7B68     		ldr	r3, [r7, #4]
 1938 0022 FA68     		ldr	r2, [r7, #12]
 1939 0024 5A60     		str	r2, [r3, #4]
 331:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
 1940              		.loc 1 331 45
 1941 0026 7B68     		ldr	r3, [r7, #4]
 1942 0028 FA68     		ldr	r2, [r7, #12]
 1943 002a 9A60     		str	r2, [r3, #8]
 332:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.next_epoch_block = NULL;
 1944              		.loc 1 332 44
 1945 002c 7B68     		ldr	r3, [r7, #4]
 1946 002e 0022     		movs	r2, #0
 1947 0030 DA60     		str	r2, [r3, #12]
 333:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 334:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* set saved context */
 335:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_current_epoch_block = NULL;
 1948              		.loc 1 335 53
 1949 0032 7B68     		ldr	r3, [r7, #4]
 1950 0034 0022     		movs	r2, #0
 1951 0036 1A61     		str	r2, [r3, #16]
 336:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_first_epoch_block = NULL;
 1952              		.loc 1 336 51
 1953 0038 7B68     		ldr	r3, [r7, #4]
 1954 003a 0022     		movs	r2, #0
 1955 003c 5A61     		str	r2, [r3, #20]
 337:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 338:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.nr_of_epoch_blocks = __LL_ATON_RT_CntEpochBlocks(nn_instance->exec_state.
 1956              		.loc 1 338 99
 1957 003e 7B68     		ldr	r3, [r7, #4]
 1958 0040 5B68     		ldr	r3, [r3, #4]
 1959              		.loc 1 338 48
 1960 0042 1846     		mov	r0, r3
 1961 0044 FFF7FEFF 		bl	__LL_ATON_RT_CntEpochBlocks
 1962 0048 0246     		mov	r2, r0
 1963              		.loc 1 338 46 discriminator 1
 1964 004a 7B68     		ldr	r3, [r7, #4]
 1965 004c 5A62     		str	r2, [r3, #36]
 339:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
 1966              		.loc 1 339 52
 1967 004e 7B68     		ldr	r3, [r7, #4]
 1968 0050 0022     		movs	r2, #0
 1969 0052 9A62     		str	r2, [r3, #40]
ARM GAS  /tmp/ccpCzC8b.s 			page 127


 340:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 341:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 342:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* set information about running inference */
 343:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.inference_started = false;
 1970              		.loc 1 343 45
 1971 0054 7B68     		ldr	r3, [r7, #4]
 1972 0056 0022     		movs	r2, #0
 1973 0058 1A76     		strb	r2, [r3, #24]
 344:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 345:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* set asynchronous status variables */
 346:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 347:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.triggered_events = 0x0;
 1974              		.loc 1 347 44
 1975 005a 7B68     		ldr	r3, [r7, #4]
 1976 005c 0022     		movs	r2, #0
 1977 005e DA61     		str	r2, [r3, #28]
 348:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 1978              		.loc 1 348 55
 1979 0060 7B68     		ldr	r3, [r7, #4]
 1980 0062 0022     		movs	r2, #0
 1981 0064 83F82020 		strb	r2, [r3, #32]
 349:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 350:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 351:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Call epoch callback with callback type `LL_ATON_RT_Callbacktype_NN_Init` and network instance
 352:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 1982              		.loc 1 352 30
 1983 0068 7B68     		ldr	r3, [r7, #4]
 1984 006a DB6A     		ldr	r3, [r3, #44]
 1985              		.loc 1 352 6
 1986 006c 002B     		cmp	r3, #0
 1987 006e 09D0     		beq	.L119
 353:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 354:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_NN_Init, nn_instance, N
 1988              		.loc 1 354 28
 1989 0070 7B68     		ldr	r3, [r7, #4]
 1990 0072 DB6A     		ldr	r3, [r3, #44]
 1991              		.loc 1 354 5
 1992 0074 0022     		movs	r2, #0
 1993 0076 7968     		ldr	r1, [r7, #4]
 1994 0078 0420     		movs	r0, #4
 1995 007a 9847     		blx	r3
 1996              	.LVL7:
 1997 007c 02E0     		b	.L119
 1998              	.L123:
 306:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1999              		.loc 1 306 5
 2000 007e 00BF     		nop
 2001 0080 00E0     		b	.L119
 2002              	.L124:
 312:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2003              		.loc 1 312 5
 2004 0082 00BF     		nop
 2005              	.L119:
 355:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 356:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 2006              		.loc 1 356 1
 2007 0084 1037     		adds	r7, r7, #16
ARM GAS  /tmp/ccpCzC8b.s 			page 128


 2008              		.cfi_def_cfa_offset 8
 2009 0086 BD46     		mov	sp, r7
 2010              		.cfi_def_cfa_register 13
 2011              		@ sp needed
 2012 0088 80BD     		pop	{r7, pc}
 2013              		.cfi_endproc
 2014              	.LFE4860:
 2016              		.section	.text.LL_ATON_RT_SetRuntimeCallback,"ax",%progbits
 2017              		.align	1
 2018              		.global	LL_ATON_RT_SetRuntimeCallback
 2019              		.syntax unified
 2020              		.thumb
 2021              		.thumb_func
 2023              	LL_ATON_RT_SetRuntimeCallback:
 2024              	.LFB4861:
 357:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 358:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /*** User API Functions ***/
 359:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 360:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 361:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Registers callbacks for ATON runtime related events (e.g. initialization/deinitialization
 362:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * `LL_ATON_RT_Callbacktype_t`)
 363:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param rt_callback Function pointer to callback function (set to `NULL` to disable epoch tracing
 364:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
 365:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @note  This function must only be called when no network is currently executing!
 366:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 367:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_SetRuntimeCallback(TraceRuntime_FuncPtr_t rt_callback)
 368:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2025              		.loc 1 368 1
 2026              		.cfi_startproc
 2027              		@ args = 0, pretend = 0, frame = 8
 2028              		@ frame_needed = 1, uses_anonymous_args = 0
 2029              		@ link register save eliminated.
 2030 0000 80B4     		push	{r7}
 2031              		.cfi_def_cfa_offset 4
 2032              		.cfi_offset 7, -4
 2033 0002 83B0     		sub	sp, sp, #12
 2034              		.cfi_def_cfa_offset 16
 2035 0004 00AF     		add	r7, sp, #0
 2036              		.cfi_def_cfa_register 7
 2037 0006 7860     		str	r0, [r7, #4]
 369:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   ll_aton_init_deinit_trace = rt_callback;
 2038              		.loc 1 369 29
 2039 0008 044A     		ldr	r2, .L126
 2040 000a 7B68     		ldr	r3, [r7, #4]
 2041 000c 1360     		str	r3, [r2]
 370:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 2042              		.loc 1 370 1
 2043 000e 00BF     		nop
 2044 0010 0C37     		adds	r7, r7, #12
 2045              		.cfi_def_cfa_offset 4
 2046 0012 BD46     		mov	sp, r7
 2047              		.cfi_def_cfa_register 13
 2048              		@ sp needed
 2049 0014 5DF8047B 		ldr	r7, [sp], #4
 2050              		.cfi_restore 7
 2051              		.cfi_def_cfa_offset 0
 2052 0018 7047     		bx	lr
ARM GAS  /tmp/ccpCzC8b.s 			page 129


 2053              	.L127:
 2054 001a 00BF     		.align	2
 2055              	.L126:
 2056 001c 00000000 		.word	ll_aton_init_deinit_trace
 2057              		.cfi_endproc
 2058              	.LFE4861:
 2060              		.section	.text.LL_ATON_RT_SetEpochCallback,"ax",%progbits
 2061              		.align	1
 2062              		.global	LL_ATON_RT_SetEpochCallback
 2063              		.syntax unified
 2064              		.thumb
 2065              		.thumb_func
 2067              	LL_ATON_RT_SetEpochCallback:
 2068              	.LFB4862:
 371:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 372:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 373:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Register callback for tracing epoch/network related events (see `LL_ATON_RT_Callbacktype_
 374:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param epoch_block_callback Function pointer to callback function (set to `NULL` to disable epoc
 375:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance          Pointer to network instance for which to set the callback (may not b
 376:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
 377:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @deprecated This function is deprecated and will be removed in a future release.
 378:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *             Use `LL_ATON_RT_SetNetworkCallback()` instead!
 379:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 380:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_SetEpochCallback(TraceEpochBlock_FuncPtr_t epoch_block_callback, NN_Instance_TypeDe
 381:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2069              		.loc 1 381 1
 2070              		.cfi_startproc
 2071              		@ args = 0, pretend = 0, frame = 8
 2072              		@ frame_needed = 1, uses_anonymous_args = 0
 2073 0000 80B5     		push	{r7, lr}
 2074              		.cfi_def_cfa_offset 8
 2075              		.cfi_offset 7, -8
 2076              		.cfi_offset 14, -4
 2077 0002 82B0     		sub	sp, sp, #8
 2078              		.cfi_def_cfa_offset 16
 2079 0004 00AF     		add	r7, sp, #0
 2080              		.cfi_def_cfa_register 7
 2081 0006 7860     		str	r0, [r7, #4]
 2082 0008 3960     		str	r1, [r7]
 382:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 2083              		.loc 1 382 3
 2084 000a 3B68     		ldr	r3, [r7]
 2085 000c 002B     		cmp	r3, #0
 2086 000e 06D1     		bne	.L129
 2087              		.loc 1 382 3 is_stmt 0 discriminator 1
 2088 0010 064B     		ldr	r3, .L130
 2089 0012 074A     		ldr	r2, .L130+4
 2090 0014 4FF4BF71 		mov	r1, #382
 2091 0018 0648     		ldr	r0, .L130+8
 2092 001a FFF7FEFF 		bl	__assert_func
 2093              	.L129:
 383:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 2094              		.loc 1 383 51 is_stmt 1
 2095 001e 3B68     		ldr	r3, [r7]
 2096 0020 7A68     		ldr	r2, [r7, #4]
 2097 0022 DA62     		str	r2, [r3, #44]
 384:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
ARM GAS  /tmp/ccpCzC8b.s 			page 130


 2098              		.loc 1 384 1
 2099 0024 00BF     		nop
 2100 0026 0837     		adds	r7, r7, #8
 2101              		.cfi_def_cfa_offset 8
 2102 0028 BD46     		mov	sp, r7
 2103              		.cfi_def_cfa_register 13
 2104              		@ sp needed
 2105 002a 80BD     		pop	{r7, pc}
 2106              	.L131:
 2107              		.align	2
 2108              	.L130:
 2109 002c 1C010000 		.word	.LC7
 2110 0030 00000000 		.word	__func__.15
 2111 0034 D0020000 		.word	.LC14
 2112              		.cfi_endproc
 2113              	.LFE4862:
 2115              		.section	.text.LL_ATON_RT_SetNetworkCallback,"ax",%progbits
 2116              		.align	1
 2117              		.global	LL_ATON_RT_SetNetworkCallback
 2118              		.syntax unified
 2119              		.thumb
 2120              		.thumb_func
 2122              	LL_ATON_RT_SetNetworkCallback:
 2123              	.LFB4863:
 385:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 386:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 387:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Register callback for tracing epoch/network related events (see `LL_ATON_RT_Callbacktype_
 388:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance          Pointer to network instance for which to set the callback (may not b
 389:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param epoch_block_callback Function pointer to callback function (set to `NULL` to disable epoc
 390:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
 391:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @note  This function must only be called while the passed network instance is not executing
 392:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *        and should be called before `LL_ATON_RT_Init_Network()`!
 393:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 394:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_SetNetworkCallback(NN_Instance_TypeDef *nn_instance, TraceEpochBlock_FuncPtr_t epoc
 395:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2124              		.loc 1 395 1
 2125              		.cfi_startproc
 2126              		@ args = 0, pretend = 0, frame = 8
 2127              		@ frame_needed = 1, uses_anonymous_args = 0
 2128 0000 80B5     		push	{r7, lr}
 2129              		.cfi_def_cfa_offset 8
 2130              		.cfi_offset 7, -8
 2131              		.cfi_offset 14, -4
 2132 0002 82B0     		sub	sp, sp, #8
 2133              		.cfi_def_cfa_offset 16
 2134 0004 00AF     		add	r7, sp, #0
 2135              		.cfi_def_cfa_register 7
 2136 0006 7860     		str	r0, [r7, #4]
 2137 0008 3960     		str	r1, [r7]
 396:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 2138              		.loc 1 396 3
 2139 000a 7B68     		ldr	r3, [r7, #4]
 2140 000c 002B     		cmp	r3, #0
 2141 000e 06D1     		bne	.L133
 2142              		.loc 1 396 3 is_stmt 0 discriminator 1
 2143 0010 064B     		ldr	r3, .L134
 2144 0012 074A     		ldr	r2, .L134+4
ARM GAS  /tmp/ccpCzC8b.s 			page 131


 2145 0014 4FF4C671 		mov	r1, #396
 2146 0018 0648     		ldr	r0, .L134+8
 2147 001a FFF7FEFF 		bl	__assert_func
 2148              	.L133:
 397:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 2149              		.loc 1 397 51 is_stmt 1
 2150 001e 7B68     		ldr	r3, [r7, #4]
 2151 0020 3A68     		ldr	r2, [r7]
 2152 0022 DA62     		str	r2, [r3, #44]
 398:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 2153              		.loc 1 398 1
 2154 0024 00BF     		nop
 2155 0026 0837     		adds	r7, r7, #8
 2156              		.cfi_def_cfa_offset 8
 2157 0028 BD46     		mov	sp, r7
 2158              		.cfi_def_cfa_register 13
 2159              		@ sp needed
 2160 002a 80BD     		pop	{r7, pc}
 2161              	.L135:
 2162              		.align	2
 2163              	.L134:
 2164 002c 1C010000 		.word	.LC7
 2165 0030 00000000 		.word	__func__.14
 2166 0034 D0020000 		.word	.LC14
 2167              		.cfi_endproc
 2168              	.LFE4863:
 2170              		.section	.rodata
 2171 0415 000000   		.align	2
 2172              	.LC20:
 2173 0418 6E6E5F69 		.ascii	"nn_instance->network->ec_network_init != ((void *)0"
 2173      6E737461 
 2173      6E63652D 
 2173      3E6E6574 
 2173      776F726B 
 2174 044b 2900     		.ascii	")\000"
 2175 044d 000000   		.align	2
 2176              	.LC21:
 2177 0450 72657420 		.ascii	"ret == 1\000"
 2177      3D3D2031 
 2177      00
 2178              		.section	.text.LL_ATON_RT_Init_Network,"ax",%progbits
 2179              		.align	1
 2180              		.global	LL_ATON_RT_Init_Network
 2181              		.syntax unified
 2182              		.thumb
 2183              		.thumb_func
 2185              	LL_ATON_RT_Init_Network:
 2186              	.LFB4864:
 399:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 400:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 401:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Initialize a network instance
 402:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance Pointer to network instance to initialize
 403:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 404:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_Init_Network(NN_Instance_TypeDef *nn_instance)
 405:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2187              		.loc 1 405 1
 2188              		.cfi_startproc
ARM GAS  /tmp/ccpCzC8b.s 			page 132


 2189              		@ args = 0, pretend = 0, frame = 16
 2190              		@ frame_needed = 1, uses_anonymous_args = 0
 2191 0000 80B5     		push	{r7, lr}
 2192              		.cfi_def_cfa_offset 8
 2193              		.cfi_offset 7, -8
 2194              		.cfi_offset 14, -4
 2195 0002 84B0     		sub	sp, sp, #16
 2196              		.cfi_def_cfa_offset 24
 2197 0004 00AF     		add	r7, sp, #0
 2198              		.cfi_def_cfa_register 7
 2199 0006 7860     		str	r0, [r7, #4]
 406:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 407:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance == NULL)
 2200              		.loc 1 407 6
 2201 0008 7B68     		ldr	r3, [r7, #4]
 2202 000a 002B     		cmp	r3, #0
 2203 000c 23D0     		beq	.L142
 408:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 409:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 410:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 411:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 412:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance->network` is equal to NULL **/
 413:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->network == NULL)
 2204              		.loc 1 413 18
 2205 000e 7B68     		ldr	r3, [r7, #4]
 2206 0010 1B68     		ldr	r3, [r3]
 2207              		.loc 1 413 6
 2208 0012 002B     		cmp	r3, #0
 2209 0014 21D0     		beq	.L143
 414:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 415:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 416:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 417:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 418:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Care about epoch controller blobs relocation */
 419:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
 420:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   bool ret = false;
 421:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.inst_reloc != 0)
 422:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 423:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ret = ai_rel_network_ec_network_init(nn_instance->exec_state.inst_reloc);
 424:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 425:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 426:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 427:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(nn_instance->network->ec_network_init != NULL);
 428:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ret = nn_instance->network->ec_network_init();
 429:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 430:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
 431:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance->network->ec_network_init != NULL);
 2210              		.loc 1 431 3
 2211 0016 7B68     		ldr	r3, [r7, #4]
 2212 0018 1B68     		ldr	r3, [r3]
 2213 001a 5B68     		ldr	r3, [r3, #4]
 2214 001c 002B     		cmp	r3, #0
 2215 001e 06D1     		bne	.L140
 2216              		.loc 1 431 3 is_stmt 0 discriminator 1
 2217 0020 104B     		ldr	r3, .L144
 2218 0022 114A     		ldr	r2, .L144+4
 2219 0024 40F2AF11 		movw	r1, #431
ARM GAS  /tmp/ccpCzC8b.s 			page 133


 2220 0028 1048     		ldr	r0, .L144+8
 2221 002a FFF7FEFF 		bl	__assert_func
 2222              	.L140:
 432:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   bool ret = nn_instance->network->ec_network_init();
 2223              		.loc 1 432 25 is_stmt 1
 2224 002e 7B68     		ldr	r3, [r7, #4]
 2225 0030 1B68     		ldr	r3, [r3]
 2226              		.loc 1 432 34
 2227 0032 5B68     		ldr	r3, [r3, #4]
 2228              		.loc 1 432 14
 2229 0034 9847     		blx	r3
 2230              	.LVL8:
 2231 0036 0346     		mov	r3, r0
 2232 0038 FB73     		strb	r3, [r7, #15]
 433:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 434:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(ret == true);
 2233              		.loc 1 434 3
 2234 003a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2235 003c 012B     		cmp	r3, #1
 2236 003e 06D0     		beq	.L141
 2237              		.loc 1 434 3 is_stmt 0 discriminator 1
 2238 0040 0B4B     		ldr	r3, .L144+12
 2239 0042 094A     		ldr	r2, .L144+4
 2240 0044 4FF4D971 		mov	r1, #434
 2241 0048 0848     		ldr	r0, .L144+8
 2242 004a FFF7FEFF 		bl	__assert_func
 2243              	.L141:
 435:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_LIB_UNUSED(ret);
 436:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 437:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Call actual network instance initialization */
 438:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   __LL_ATON_RT_Init_Network(nn_instance);
 2244              		.loc 1 438 3 is_stmt 1
 2245 004e 7868     		ldr	r0, [r7, #4]
 2246 0050 FFF7FEFF 		bl	__LL_ATON_RT_Init_Network
 2247 0054 02E0     		b	.L136
 2248              	.L142:
 409:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2249              		.loc 1 409 5
 2250 0056 00BF     		nop
 2251 0058 00E0     		b	.L136
 2252              	.L143:
 415:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2253              		.loc 1 415 5
 2254 005a 00BF     		nop
 2255              	.L136:
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 2256              		.loc 1 439 1
 2257 005c 1037     		adds	r7, r7, #16
 2258              		.cfi_def_cfa_offset 8
 2259 005e BD46     		mov	sp, r7
 2260              		.cfi_def_cfa_register 13
 2261              		@ sp needed
 2262 0060 80BD     		pop	{r7, pc}
 2263              	.L145:
 2264 0062 00BF     		.align	2
 2265              	.L144:
 2266 0064 18040000 		.word	.LC20
ARM GAS  /tmp/ccpCzC8b.s 			page 134


 2267 0068 00000000 		.word	__func__.13
 2268 006c D0020000 		.word	.LC14
 2269 0070 50040000 		.word	.LC21
 2270              		.cfi_endproc
 2271              	.LFE4864:
 2273              		.section	.text.LL_ATON_RT_DeInit_Network,"ax",%progbits
 2274              		.align	1
 2275              		.global	LL_ATON_RT_DeInit_Network
 2276              		.syntax unified
 2277              		.thumb
 2278              		.thumb_func
 2280              	LL_ATON_RT_DeInit_Network:
 2281              	.LFB4865:
 440:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 441:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 442:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief De-initialize a network instance
 443:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance Pointer to network instance to de-initialize
 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 445:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_DeInit_Network(NN_Instance_TypeDef *nn_instance)
 446:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2282              		.loc 1 446 1
 2283              		.cfi_startproc
 2284              		@ args = 0, pretend = 0, frame = 16
 2285              		@ frame_needed = 1, uses_anonymous_args = 0
 2286 0000 80B5     		push	{r7, lr}
 2287              		.cfi_def_cfa_offset 8
 2288              		.cfi_offset 7, -8
 2289              		.cfi_offset 14, -4
 2290 0002 84B0     		sub	sp, sp, #16
 2291              		.cfi_def_cfa_offset 24
 2292 0004 00AF     		add	r7, sp, #0
 2293              		.cfi_def_cfa_register 7
 2294 0006 7860     		str	r0, [r7, #4]
 447:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 448:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance == NULL)
 2295              		.loc 1 448 6
 2296 0008 7B68     		ldr	r3, [r7, #4]
 2297 000a 002B     		cmp	r3, #0
 2298 000c 30D0     		beq	.L151
 449:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 450:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 451:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 452:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 453:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Call epoch callback with callback type `LL_ATON_RT_Callbacktype_NN_DeInit` and network instan
 454:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 2299              		.loc 1 454 30
 2300 000e 7B68     		ldr	r3, [r7, #4]
 2301 0010 DB6A     		ldr	r3, [r3, #44]
 2302              		.loc 1 454 6
 2303 0012 002B     		cmp	r3, #0
 2304 0014 05D0     		beq	.L149
 455:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 456:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_NN_DeInit, nn_instance,
 2305              		.loc 1 456 28
 2306 0016 7B68     		ldr	r3, [r7, #4]
 2307 0018 DB6A     		ldr	r3, [r3, #44]
 2308              		.loc 1 456 5
ARM GAS  /tmp/ccpCzC8b.s 			page 135


 2309 001a 0022     		movs	r2, #0
 2310 001c 7968     		ldr	r1, [r7, #4]
 2311 001e 0520     		movs	r0, #5
 2312 0020 9847     		blx	r3
 2313              	.LVL9:
 2314              	.L149:
 457:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 458:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 459:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Re-set ATON IP owner */
 460:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance == __ll_current_aton_ip_owner)
 2315              		.loc 1 460 19
 2316 0022 154B     		ldr	r3, .L152
 2317 0024 1B68     		ldr	r3, [r3]
 2318              		.loc 1 460 6
 2319 0026 7A68     		ldr	r2, [r7, #4]
 2320 0028 9A42     		cmp	r2, r3
 2321 002a 02D1     		bne	.L150
 461:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // In case this function gets called while an ATON lib internal EpochBlock (used to implement h
 462:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     // under execution we might still be owner of the ATON IP
 463:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_clear_aton_owner(nn_instance);
 2322              		.loc 1 463 5
 2323 002c 7868     		ldr	r0, [r7, #4]
 2324 002e FFF7FEFF 		bl	__ll_clear_aton_owner
 2325              	.L150:
 464:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 465:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 466:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** De-initialize static variables **/
 467:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* re-set context */
 468:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   const LL_ATON_RT_EpochBlockItem_t *eb_list = NULL;
 2326              		.loc 1 468 38
 2327 0032 0023     		movs	r3, #0
 2328 0034 FB60     		str	r3, [r7, #12]
 469:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block = eb_list;
 2329              		.loc 1 469 47
 2330 0036 7B68     		ldr	r3, [r7, #4]
 2331 0038 FA68     		ldr	r2, [r7, #12]
 2332 003a 5A60     		str	r2, [r3, #4]
 470:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
 2333              		.loc 1 470 45
 2334 003c 7B68     		ldr	r3, [r7, #4]
 2335 003e FA68     		ldr	r2, [r7, #12]
 2336 0040 9A60     		str	r2, [r3, #8]
 471:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.next_epoch_block = NULL;
 2337              		.loc 1 471 44
 2338 0042 7B68     		ldr	r3, [r7, #4]
 2339 0044 0022     		movs	r2, #0
 2340 0046 DA60     		str	r2, [r3, #12]
 472:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 473:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* re-set saved context */
 474:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_current_epoch_block = NULL;
 2341              		.loc 1 474 53
 2342 0048 7B68     		ldr	r3, [r7, #4]
 2343 004a 0022     		movs	r2, #0
 2344 004c 1A61     		str	r2, [r3, #16]
 475:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_first_epoch_block = NULL;
 2345              		.loc 1 475 51
 2346 004e 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccpCzC8b.s 			page 136


 2347 0050 0022     		movs	r2, #0
 2348 0052 5A61     		str	r2, [r3, #20]
 476:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 477:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.nr_of_epoch_blocks = 0;
 2349              		.loc 1 477 46
 2350 0054 7B68     		ldr	r3, [r7, #4]
 2351 0056 0022     		movs	r2, #0
 2352 0058 5A62     		str	r2, [r3, #36]
 478:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
 2353              		.loc 1 478 52
 2354 005a 7B68     		ldr	r3, [r7, #4]
 2355 005c 0022     		movs	r2, #0
 2356 005e 9A62     		str	r2, [r3, #40]
 479:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 480:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 481:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* intentional do not re-set information about running inference `nn_instance->exec_state.inferen
 482:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 483:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* re-set asynchronous status variables */
 484:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 485:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.triggered_events = 0x0;
 2357              		.loc 1 485 44
 2358 0060 7B68     		ldr	r3, [r7, #4]
 2359 0062 0022     		movs	r2, #0
 2360 0064 DA61     		str	r2, [r3, #28]
 486:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 2361              		.loc 1 486 55
 2362 0066 7B68     		ldr	r3, [r7, #4]
 2363 0068 0022     		movs	r2, #0
 2364 006a 83F82020 		strb	r2, [r3, #32]
 2365 006e 00E0     		b	.L146
 2366              	.L151:
 450:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2367              		.loc 1 450 5
 2368 0070 00BF     		nop
 2369              	.L146:
 487:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 488:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 2370              		.loc 1 488 1
 2371 0072 1037     		adds	r7, r7, #16
 2372              		.cfi_def_cfa_offset 8
 2373 0074 BD46     		mov	sp, r7
 2374              		.cfi_def_cfa_register 13
 2375              		@ sp needed
 2376 0076 80BD     		pop	{r7, pc}
 2377              	.L153:
 2378              		.align	2
 2379              	.L152:
 2380 0078 00000000 		.word	__ll_current_aton_ip_owner
 2381              		.cfi_endproc
 2382              	.LFE4865:
 2384              		.section	.text.LL_ATON_RT_Reset_Network,"ax",%progbits
 2385              		.align	1
 2386              		.global	LL_ATON_RT_Reset_Network
 2387              		.syntax unified
 2388              		.thumb
 2389              		.thumb_func
 2391              	LL_ATON_RT_Reset_Network:
ARM GAS  /tmp/ccpCzC8b.s 			page 137


 2392              	.LFB4866:
 489:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 490:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 491:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Reset network instance for getting ready for a new inference
 492:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance Pointer to network instance to initialize
 493:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 494:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_Reset_Network(NN_Instance_TypeDef *nn_instance)
 495:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2393              		.loc 1 495 1
 2394              		.cfi_startproc
 2395              		@ args = 0, pretend = 0, frame = 8
 2396              		@ frame_needed = 1, uses_anonymous_args = 0
 2397 0000 80B5     		push	{r7, lr}
 2398              		.cfi_def_cfa_offset 8
 2399              		.cfi_offset 7, -8
 2400              		.cfi_offset 14, -4
 2401 0002 82B0     		sub	sp, sp, #8
 2402              		.cfi_def_cfa_offset 16
 2403 0004 00AF     		add	r7, sp, #0
 2404              		.cfi_def_cfa_register 7
 2405 0006 7860     		str	r0, [r7, #4]
 496:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_RT_DeInit_Network(nn_instance);
 2406              		.loc 1 496 3
 2407 0008 7868     		ldr	r0, [r7, #4]
 2408 000a FFF7FEFF 		bl	LL_ATON_RT_DeInit_Network
 497:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   __LL_ATON_RT_Init_Network(nn_instance);
 2409              		.loc 1 497 3
 2410 000e 7868     		ldr	r0, [r7, #4]
 2411 0010 FFF7FEFF 		bl	__LL_ATON_RT_Init_Network
 498:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 2412              		.loc 1 498 1
 2413 0014 00BF     		nop
 2414 0016 0837     		adds	r7, r7, #8
 2415              		.cfi_def_cfa_offset 8
 2416 0018 BD46     		mov	sp, r7
 2417              		.cfi_def_cfa_register 13
 2418              		@ sp needed
 2419 001a 80BD     		pop	{r7, pc}
 2420              		.cfi_endproc
 2421              	.LFE4866:
 2423              		.section	.text.LL_ATON_RT_RuntimeInit,"ax",%progbits
 2424              		.align	1
 2425              		.global	LL_ATON_RT_RuntimeInit
 2426              		.syntax unified
 2427              		.thumb
 2428              		.thumb_func
 2430              	LL_ATON_RT_RuntimeInit:
 2431              	.LFB4867:
 499:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 500:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 501:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Initialize the ATON runtime
 502:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 503:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_RuntimeInit(void)
 504:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2432              		.loc 1 504 1
 2433              		.cfi_startproc
 2434              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccpCzC8b.s 			page 138


 2435              		@ frame_needed = 1, uses_anonymous_args = 0
 2436 0000 80B5     		push	{r7, lr}
 2437              		.cfi_def_cfa_offset 8
 2438              		.cfi_offset 7, -8
 2439              		.cfi_offset 14, -4
 2440 0002 82B0     		sub	sp, sp, #8
 2441              		.cfi_def_cfa_offset 16
 2442 0004 00AF     		add	r7, sp, #0
 2443              		.cfi_def_cfa_register 7
 505:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize ATON IPs **/
 506:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_Init();
 2444              		.loc 1 506 3
 2445 0006 FFF7FEFF 		bl	LL_ATON_Init
 2446              	.LBB18:
 507:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 508:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize IRQ Context **/
 509:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 510:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t t;
 511:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 512:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Disable & Clear interrupt controller */
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_DISABLE_CLR_CONFCLR(INTCTRL, 0);
 2447              		.loc 1 513 5
 2448 000a 0023     		movs	r3, #0
 2449 000c 7B60     		str	r3, [r7, #4]
 2450 000e 7B68     		ldr	r3, [r7, #4]
 2451 0010 23F00103 		bic	r3, r3, #1
 2452 0014 7B60     		str	r3, [r7, #4]
 2453 0016 7B68     		ldr	r3, [r7, #4]
 2454 0018 43F00203 		orr	r3, r3, #2
 2455 001c 7B60     		str	r3, [r7, #4]
 2456 001e 234A     		ldr	r2, .L160
 2457 0020 7B68     		ldr	r3, [r7, #4]
 2458 0022 1360     		str	r3, [r2]
 2459              	.L156:
 2460              		.loc 1 513 5 is_stmt 0 discriminator 2
 2461 0024 214B     		ldr	r3, .L160
 2462 0026 1B68     		ldr	r3, [r3]
 2463 0028 03F00203 		and	r3, r3, #2
 2464 002c 002B     		cmp	r3, #0
 2465 002e F9D1     		bne	.L156
 2466              		.loc 1 513 5 discriminator 3
 2467 0030 0023     		movs	r3, #0
 2468 0032 7B60     		str	r3, [r7, #4]
 2469 0034 7B68     		ldr	r3, [r7, #4]
 2470 0036 43F08043 		orr	r3, r3, #1073741824
 2471 003a 7B60     		str	r3, [r7, #4]
 2472 003c 1B4A     		ldr	r2, .L160
 2473 003e 7B68     		ldr	r3, [r7, #4]
 2474 0040 1360     		str	r3, [r2]
 2475              	.L157:
 2476              		.loc 1 513 5 discriminator 5
 2477 0042 1A4B     		ldr	r3, .L160
 2478 0044 1B68     		ldr	r3, [r3]
 2479 0046 03F08043 		and	r3, r3, #1073741824
 2480 004a 002B     		cmp	r3, #0
 2481 004c F9D1     		bne	.L157
 514:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 139


 515:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Preset Interrupt Controller masks */
 516:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_INTCTRL_STD_INTORMSK_SET(ATON_STRENG_INT_MASK(
 2482              		.loc 1 516 5 is_stmt 1
 2483 004e 184B     		ldr	r3, .L160+4
 2484 0050 40F2FF32 		movw	r2, #1023
 2485 0054 1A60     		str	r2, [r3]
 517:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all oth
 518:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_INTCTRL_STD_INTANDMSK_SET(0xFFFFFFFF); // AND-mask: disable all events & errors
 2486              		.loc 1 518 5
 2487 0056 174B     		ldr	r3, .L160+8
 2488 0058 4FF0FF32 		mov	r2, #-1
 2489 005c 1A60     		str	r2, [r3]
 2490              	.LBB19:
 519:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 520:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
 521:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_INTCTRL_STD_INTORMSK_H_SET(0);           // OR-mask: enable all events & errors
 522:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_INTCTRL_STD_INTANDMSK_H_SET(0xFFFFFFFF); // AND-mask: disable all events & errors
 523:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 524:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 525:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Enable Interrupt Controller (again) */
 526:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_ENABLE(INTCTRL, 0);
 2491              		.loc 1 526 5
 2492 005e 134B     		ldr	r3, .L160
 2493 0060 1B68     		ldr	r3, [r3]
 2494 0062 3B60     		str	r3, [r7]
 2495 0064 3B68     		ldr	r3, [r7]
 2496 0066 43F00103 		orr	r3, r3, #1
 2497 006a 3B60     		str	r3, [r7]
 2498 006c 0F4A     		ldr	r2, .L160
 2499 006e 3B68     		ldr	r3, [r7]
 2500 0070 1360     		str	r3, [r2]
 2501              	.LBE19:
 2502              	.LBE18:
 527:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 528:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 529:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize OSAL layer **/
 530:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_INIT();
 2503              		.loc 1 530 3
 2504 0072 FFF7FEFF 		bl	aton_osal_freertos_init
 531:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 532:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Disable all four ATON interrupts **/
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_DISABLE_ALL_IRQs();
 2505              		.loc 1 533 3 discriminator 2
 2506 0076 3520     		movs	r0, #53
 2507 0078 FFF7FEFF 		bl	__NVIC_DisableIRQ
 2508              		.loc 1 533 3 is_stmt 0 discriminator 12
 2509 007c 3620     		movs	r0, #54
 2510 007e FFF7FEFF 		bl	__NVIC_DisableIRQ
 2511              		.loc 1 533 3 discriminator 22
 2512 0082 3720     		movs	r0, #55
 2513 0084 FFF7FEFF 		bl	__NVIC_DisableIRQ
 2514              		.loc 1 533 3 discriminator 32
 2515 0088 3820     		movs	r0, #56
 2516 008a FFF7FEFF 		bl	__NVIC_DisableIRQ
 534:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 535:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Install IRQ handler **/
 536:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_INSTALL_IRQ(ATON_STD_IRQ_LINE, ATON_STD_IRQHandler);
ARM GAS  /tmp/ccpCzC8b.s 			page 140


 537:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 538:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Enable ATON `ATON_STD_IRQ_LINE` interrupt **/
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_ENABLE_IRQ(ATON_STD_IRQ_LINE);
 2517              		.loc 1 539 3 is_stmt 1 discriminator 2
 2518 008e 3520     		movs	r0, #53
 2519 0090 FFF7FEFF 		bl	__NVIC_EnableIRQ
 540:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 541:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** After having initialized ATON call callback (which among others might initialize further subs
 542:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (ll_aton_init_deinit_trace)
 2520              		.loc 1 542 7
 2521 0094 084B     		ldr	r3, .L160+12
 2522 0096 1B68     		ldr	r3, [r3]
 2523              		.loc 1 542 6
 2524 0098 002B     		cmp	r3, #0
 2525 009a 03D0     		beq	.L159
 543:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Init);
 2526              		.loc 1 543 5
 2527 009c 064B     		ldr	r3, .L160+12
 2528 009e 1B68     		ldr	r3, [r3]
 2529 00a0 0620     		movs	r0, #6
 2530 00a2 9847     		blx	r3
 2531              	.LVL10:
 2532              	.L159:
 544:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 2533              		.loc 1 544 1
 2534 00a4 00BF     		nop
 2535 00a6 0837     		adds	r7, r7, #8
 2536              		.cfi_def_cfa_offset 8
 2537 00a8 BD46     		mov	sp, r7
 2538              		.cfi_def_cfa_register 13
 2539              		@ sp needed
 2540 00aa 80BD     		pop	{r7, pc}
 2541              	.L161:
 2542              		.align	2
 2543              	.L160:
 2544 00ac 00100E58 		.word	1477316608
 2545 00b0 14100E58 		.word	1477316628
 2546 00b4 24100E58 		.word	1477316644
 2547 00b8 00000000 		.word	ll_aton_init_deinit_trace
 2548              		.cfi_endproc
 2549              	.LFE4867:
 2551              		.section	.text.LL_ATON_RT_RuntimeDeInit,"ax",%progbits
 2552              		.align	1
 2553              		.global	LL_ATON_RT_RuntimeDeInit
 2554              		.syntax unified
 2555              		.thumb
 2556              		.thumb_func
 2558              	LL_ATON_RT_RuntimeDeInit:
 2559              	.LFB4868:
 545:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 546:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 547:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief De-initialize the ATON runtime
 548:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance Pointer to network instance to de-initialize (optional - i.e. may be `NULL`, 
 549:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * `LL_ATON_RT_DeInit_Network()`)
 550:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 551:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_RuntimeDeInit(void)
 552:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
ARM GAS  /tmp/ccpCzC8b.s 			page 141


 2560              		.loc 1 552 1
 2561              		.cfi_startproc
 2562              		@ args = 0, pretend = 0, frame = 0
 2563              		@ frame_needed = 1, uses_anonymous_args = 0
 2564 0000 80B5     		push	{r7, lr}
 2565              		.cfi_def_cfa_offset 8
 2566              		.cfi_offset 7, -8
 2567              		.cfi_offset 14, -4
 2568 0002 00AF     		add	r7, sp, #0
 2569              		.cfi_def_cfa_register 7
 553:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Call runtime de-init callback */
 554:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (ll_aton_init_deinit_trace)
 2570              		.loc 1 554 7
 2571 0004 0C4B     		ldr	r3, .L164
 2572 0006 1B68     		ldr	r3, [r3]
 2573              		.loc 1 554 6
 2574 0008 002B     		cmp	r3, #0
 2575 000a 03D0     		beq	.L163
 555:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Deinit);
 2576              		.loc 1 555 5
 2577 000c 0A4B     		ldr	r3, .L164
 2578 000e 1B68     		ldr	r3, [r3]
 2579 0010 0720     		movs	r0, #7
 2580 0012 9847     		blx	r3
 2581              	.LVL11:
 2582              	.L163:
 556:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 557:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Disable all four ATON interrupts */
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_DISABLE_ALL_IRQs();
 2583              		.loc 1 558 3 discriminator 2
 2584 0014 3520     		movs	r0, #53
 2585 0016 FFF7FEFF 		bl	__NVIC_DisableIRQ
 2586              		.loc 1 558 3 is_stmt 0 discriminator 12
 2587 001a 3620     		movs	r0, #54
 2588 001c FFF7FEFF 		bl	__NVIC_DisableIRQ
 2589              		.loc 1 558 3 discriminator 22
 2590 0020 3720     		movs	r0, #55
 2591 0022 FFF7FEFF 		bl	__NVIC_DisableIRQ
 2592              		.loc 1 558 3 discriminator 32
 2593 0026 3820     		movs	r0, #56
 2594 0028 FFF7FEFF 		bl	__NVIC_DisableIRQ
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 560:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Remove IRQ handler */
 561:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_REMOVE_IRQ(ATON_STD_IRQ_LINE);
 562:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 563:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* De-initialize OSAL layer */
 564:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_DEINIT();
 2595              		.loc 1 564 3 is_stmt 1
 2596 002c FFF7FEFF 		bl	aton_osal_freertos_deinit
 565:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 566:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* De-initialize ATON IPs */
 567:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_DeInit();
 2597              		.loc 1 567 3
 2598 0030 FFF7FEFF 		bl	LL_ATON_DeInit
 568:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 2599              		.loc 1 568 1
 2600 0034 00BF     		nop
ARM GAS  /tmp/ccpCzC8b.s 			page 142


 2601 0036 80BD     		pop	{r7, pc}
 2602              	.L165:
 2603              		.align	2
 2604              	.L164:
 2605 0038 00000000 		.word	ll_aton_init_deinit_trace
 2606              		.cfi_endproc
 2607              	.LFE4868:
 2609              		.section	.rodata
 2610 0459 000000   		.align	2
 2611              	.LC22:
 2612 045c 6E6E5F69 		.ascii	"nn_instance->exec_state.current_epoch_block != ((vo"
 2612      6E737461 
 2612      6E63652D 
 2612      3E657865 
 2612      635F7374 
 2613 048f 6964202A 		.ascii	"id *)0)\000"
 2613      29302900 
 2614 0497 00       		.align	2
 2615              	.LC23:
 2616 0498 286E6E5F 		.ascii	"(nn_instance->network != ((void *)0)) && (nn_instan"
 2616      696E7374 
 2616      616E6365 
 2616      2D3E6E65 
 2616      74776F72 
 2617 04cb 63652D3E 		.ascii	"ce->network->ec_inference_init != ((void *)0))\000"
 2617      6E657477 
 2617      6F726B2D 
 2617      3E65635F 
 2617      696E6665 
 2618              		.section	.text.LL_ATON_RT_RunEpochBlock,"ax",%progbits
 2619              		.align	1
 2620              		.global	LL_ATON_RT_RunEpochBlock
 2621              		.syntax unified
 2622              		.thumb
 2623              		.thumb_func
 2625              	LL_ATON_RT_RunEpochBlock:
 2626              	.LFB4869:
 569:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 570:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 571:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief  Checks status of previously started epoch block and
 572:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *         starts execution of next epoch block of the NN provided the previous epoch block has ter
 573:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance Pointer to network instance to run/continue (may not be `NULL`)
 574:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @retval LL_ATON_RT_NO_WFE  Next epoch block may be started, NN execution not finished, do not ca
 575:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *                            `LL_ATON_OSAL_WFE()`
 576:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @retval LL_ATON_RT_WFE     Epoch block is still running, NN execution not finished, you may call
 577:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *                            `LL_ATON_OSAL_WFE()`.
 578:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *                            NOTE, that in this case no other network instance may be run/continue
 579:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *                            same thread!
 580:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *                            It is entirely the user's responsibility to comply with this restrict
 581:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @retval LL_ATON_RT_DONE    NN execution finished
 582:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 583:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** LL_ATON_RT_RetValues_t LL_ATON_RT_RunEpochBlock(NN_Instance_TypeDef *nn_instance)
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2627              		.loc 1 584 1
 2628              		.cfi_startproc
 2629              		@ args = 0, pretend = 0, frame = 16
 2630              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccpCzC8b.s 			page 143


 2631 0000 80B5     		push	{r7, lr}
 2632              		.cfi_def_cfa_offset 8
 2633              		.cfi_offset 7, -8
 2634              		.cfi_offset 14, -4
 2635 0002 84B0     		sub	sp, sp, #16
 2636              		.cfi_def_cfa_offset 24
 2637 0004 00AF     		add	r7, sp, #0
 2638              		.cfi_def_cfa_register 7
 2639 0006 7860     		str	r0, [r7, #4]
 585:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 2640              		.loc 1 585 3
 2641 0008 7B68     		ldr	r3, [r7, #4]
 2642 000a 002B     		cmp	r3, #0
 2643 000c 06D1     		bne	.L167
 2644              		.loc 1 585 3 is_stmt 0 discriminator 1
 2645 000e 634B     		ldr	r3, .L182
 2646 0010 634A     		ldr	r2, .L182+4
 2647 0012 40F24921 		movw	r1, #585
 2648 0016 6348     		ldr	r0, .L182+8
 2649 0018 FFF7FEFF 		bl	__assert_func
 2650              	.L167:
 586:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 587:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Test for wrong/missing initialization */
 588:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance->exec_state.current_epoch_block != NULL); // should never happen
 2651              		.loc 1 588 3 is_stmt 1
 2652 001c 7B68     		ldr	r3, [r7, #4]
 2653 001e 5B68     		ldr	r3, [r3, #4]
 2654 0020 002B     		cmp	r3, #0
 2655 0022 06D1     		bne	.L168
 2656              		.loc 1 588 3 is_stmt 0 discriminator 1
 2657 0024 604B     		ldr	r3, .L182+12
 2658 0026 5E4A     		ldr	r2, .L182+4
 2659 0028 4FF41371 		mov	r1, #588
 2660 002c 5D48     		ldr	r0, .L182+8
 2661 002e FFF7FEFF 		bl	__assert_func
 2662              	.L168:
 589:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 590:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Check if network is starting a new inference */
 591:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.inference_started == false)
 2663              		.loc 1 591 30 is_stmt 1
 2664 0032 7B68     		ldr	r3, [r7, #4]
 2665 0034 1B7E     		ldrb	r3, [r3, #24]	@ zero_extendqisi2
 2666              		.loc 1 591 49
 2667 0036 83F00103 		eor	r3, r3, #1
 2668 003a DBB2     		uxtb	r3, r3
 2669              		.loc 1 591 6
 2670 003c 002B     		cmp	r3, #0
 2671 003e 22D0     		beq	.L169
 2672              	.LBB20:
 592:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 593:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Perform epoch controller blob relocation updates */
 594:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
 595:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     bool ret = false;
 596:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.inst_reloc != 0)
 597:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 598:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       ret = ai_rel_network_ec_inference_init(nn_instance->exec_state.inst_reloc);
 599:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
ARM GAS  /tmp/ccpCzC8b.s 			page 144


 600:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     else
 601:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 602:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT((nn_instance->network != NULL) && (nn_instance->network->ec_inference_init != 
 603:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       ret = nn_instance->network->ec_inference_init();
 604:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 605:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
 606:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT((nn_instance->network != NULL) && (nn_instance->network->ec_inference_init != NU
 2673              		.loc 1 606 5
 2674 0040 7B68     		ldr	r3, [r7, #4]
 2675 0042 1B68     		ldr	r3, [r3]
 2676 0044 002B     		cmp	r3, #0
 2677 0046 04D0     		beq	.L170
 2678              		.loc 1 606 5 is_stmt 0 discriminator 2
 2679 0048 7B68     		ldr	r3, [r7, #4]
 2680 004a 1B68     		ldr	r3, [r3]
 2681 004c 9B68     		ldr	r3, [r3, #8]
 2682 004e 002B     		cmp	r3, #0
 2683 0050 06D1     		bne	.L171
 2684              	.L170:
 2685              		.loc 1 606 5 discriminator 3
 2686 0052 564B     		ldr	r3, .L182+16
 2687 0054 524A     		ldr	r2, .L182+4
 2688 0056 40F25E21 		movw	r1, #606
 2689 005a 5248     		ldr	r0, .L182+8
 2690 005c FFF7FEFF 		bl	__assert_func
 2691              	.L171:
 607:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     bool ret = nn_instance->network->ec_inference_init();
 2692              		.loc 1 607 27 is_stmt 1
 2693 0060 7B68     		ldr	r3, [r7, #4]
 2694 0062 1B68     		ldr	r3, [r3]
 2695              		.loc 1 607 36
 2696 0064 9B68     		ldr	r3, [r3, #8]
 2697              		.loc 1 607 16
 2698 0066 9847     		blx	r3
 2699              	.LVL12:
 2700 0068 0346     		mov	r3, r0
 2701 006a BB73     		strb	r3, [r7, #14]
 608:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 609:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 610:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ret == true);
 2702              		.loc 1 610 5
 2703 006c BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 2704 006e 012B     		cmp	r3, #1
 2705 0070 06D0     		beq	.L172
 2706              		.loc 1 610 5 is_stmt 0 discriminator 1
 2707 0072 4F4B     		ldr	r3, .L182+20
 2708 0074 4A4A     		ldr	r2, .L182+4
 2709 0076 40F26221 		movw	r1, #610
 2710 007a 4A48     		ldr	r0, .L182+8
 2711 007c FFF7FEFF 		bl	__assert_func
 2712              	.L172:
 611:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_LIB_UNUSED(ret);
 612:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 613:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Set inference started flag to `true` */
 614:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.inference_started = true;
 2713              		.loc 1 614 47 is_stmt 1
 2714 0080 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccpCzC8b.s 			page 145


 2715 0082 0122     		movs	r2, #1
 2716 0084 1A76     		strb	r2, [r3, #24]
 2717              	.L169:
 2718              	.LBE20:
 615:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 616:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Placeholder for things which need to be done before starting an inference */
 617:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* ==> here <== */
 618:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 619:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 620:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 621:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   bool this_run_executed_end_epoch = false;
 2719              		.loc 1 621 8
 2720 0086 0023     		movs	r3, #0
 2721 0088 FB73     		strb	r3, [r7, #15]
 2722              	.LBB21:
 622:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 623:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 624:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   while (true)
 625:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 626:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 627:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* wait for current epoch block to finish */
 628:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t _wait_mask = __LL_ATON_RT_GetWaitMask(nn_instance->exec_state.current_epoch_block);
 2723              		.loc 1 628 75
 2724 008a 7B68     		ldr	r3, [r7, #4]
 2725 008c 5B68     		ldr	r3, [r3, #4]
 2726              		.loc 1 628 27
 2727 008e 1846     		mov	r0, r3
 2728 0090 FFF7FEFF 		bl	__LL_ATON_RT_GetWaitMask
 2729 0094 B860     		str	r0, [r7, #8]
 629:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.current_epoch_block_started && (_wait_mask != 0))
 2730              		.loc 1 629 32
 2731 0096 7B68     		ldr	r3, [r7, #4]
 2732 0098 93F82030 		ldrb	r3, [r3, #32]
 2733 009c DBB2     		uxtb	r3, r3
 2734              		.loc 1 629 8
 2735 009e 002B     		cmp	r3, #0
 2736 00a0 30D0     		beq	.L173
 2737              		.loc 1 629 61 discriminator 1
 2738 00a2 BB68     		ldr	r3, [r7, #8]
 2739 00a4 002B     		cmp	r3, #0
 2740 00a6 2DD0     		beq	.L173
 630:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 631:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       if ((nn_instance->exec_state.triggered_events & _wait_mask) == _wait_mask)
 2741              		.loc 1 631 35
 2742 00a8 7B68     		ldr	r3, [r7, #4]
 2743 00aa DA69     		ldr	r2, [r3, #28]
 2744              		.loc 1 631 53
 2745 00ac BB68     		ldr	r3, [r7, #8]
 2746 00ae 1340     		ands	r3, r3, r2
 2747              		.loc 1 631 10
 2748 00b0 BA68     		ldr	r2, [r7, #8]
 2749 00b2 9A42     		cmp	r2, r3
 2750 00b4 24D1     		bne	.L174
 632:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 633:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Enter critical section */
 634:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_ATON_ASSERT(__ll_current_aton_ip_owner ==
 2751              		.loc 1 634 9
ARM GAS  /tmp/ccpCzC8b.s 			page 146


 2752 00b6 3F4B     		ldr	r3, .L182+24
 2753 00b8 1B68     		ldr	r3, [r3]
 2754 00ba 7A68     		ldr	r2, [r7, #4]
 2755 00bc 9A42     		cmp	r2, r3
 2756 00be 06D0     		beq	.L175
 2757              		.loc 1 634 9 is_stmt 0 discriminator 1
 2758 00c0 3D4B     		ldr	r3, .L182+28
 2759 00c2 374A     		ldr	r2, .L182+4
 2760 00c4 40F27A21 		movw	r1, #634
 2761 00c8 3648     		ldr	r0, .L182+8
 2762 00ca FFF7FEFF 		bl	__assert_func
 2763              	.L175:
 635:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                        nn_instance); // when entering a critical section we MUST hold the ATON IP l
 636:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_ATON_OSAL_ENTER_CS();
 2764              		.loc 1 636 9 is_stmt 1
 2765 00ce 3520     		movs	r0, #53
 2766 00d0 FFF7FEFF 		bl	__NVIC_DisableIRQ
 637:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 638:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* reset triggered events */
 639:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         nn_instance->exec_state.triggered_events &= ~_wait_mask;
 2767              		.loc 1 639 32
 2768 00d4 7B68     		ldr	r3, [r7, #4]
 2769 00d6 DA69     		ldr	r2, [r3, #28]
 2770              		.loc 1 639 53
 2771 00d8 BB68     		ldr	r3, [r7, #8]
 2772 00da DB43     		mvns	r3, r3
 2773              		.loc 1 639 50
 2774 00dc 1A40     		ands	r2, r2, r3
 2775 00de 7B68     		ldr	r3, [r7, #4]
 2776 00e0 DA61     		str	r2, [r3, #28]
 640:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 641:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Exit critical section */
 642:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_ATON_OSAL_EXIT_CS();
 2777              		.loc 1 642 9
 2778 00e2 3520     		movs	r0, #53
 2779 00e4 FFF7FEFF 		bl	__NVIC_EnableIRQ
 643:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 644:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* end/clean-up epoch block */
 645:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         __LL_ATON_RT_ExecEndEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
 2780              		.loc 1 645 63
 2781 00e8 7B68     		ldr	r3, [r7, #4]
 2782 00ea 5B68     		ldr	r3, [r3, #4]
 2783              		.loc 1 645 9
 2784 00ec 7968     		ldr	r1, [r7, #4]
 2785 00ee 1846     		mov	r0, r3
 2786 00f0 FFF7FEFF 		bl	__LL_ATON_RT_ExecEndEpochBlock
 646:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         this_run_executed_end_epoch = true;
 2787              		.loc 1 646 37
 2788 00f4 0123     		movs	r3, #1
 2789 00f6 FB73     		strb	r3, [r7, #15]
 647:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 648:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* advance epoch block */
 649:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         __LL_ATON_RT_DetermineNextEpochBlock(nn_instance);
 2790              		.loc 1 649 9
 2791 00f8 7868     		ldr	r0, [r7, #4]
 2792 00fa FFF7FEFF 		bl	__LL_ATON_RT_DetermineNextEpochBlock
 2793 00fe 01E0     		b	.L173
ARM GAS  /tmp/ccpCzC8b.s 			page 147


 2794              	.L174:
 650:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 651:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       else
 652:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 653:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Return to main loop */
 654:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         return LL_ATON_RT_WFE;
 2795              		.loc 1 654 16
 2796 0100 0123     		movs	r3, #1
 2797 0102 47E0     		b	.L176
 2798              	.L173:
 655:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 656:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 657:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 658:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 659:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* test for last epoch block */
 660:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (EpochBlock_IsLastEpochBlock(nn_instance->exec_state.current_epoch_block))
 2799              		.loc 1 660 60
 2800 0104 7B68     		ldr	r3, [r7, #4]
 2801 0106 5B68     		ldr	r3, [r3, #4]
 2802              		.loc 1 660 9
 2803 0108 1846     		mov	r0, r3
 2804 010a FFF7FEFF 		bl	EpochBlock_IsLastEpochBlock
 2805 010e 0346     		mov	r3, r0
 2806              		.loc 1 660 8 discriminator 1
 2807 0110 002B     		cmp	r3, #0
 2808 0112 11D0     		beq	.L177
 661:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 662:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       if (nn_instance->exec_state.saved_current_epoch_block != NULL)
 2809              		.loc 1 662 34
 2810 0114 7B68     		ldr	r3, [r7, #4]
 2811 0116 1B69     		ldr	r3, [r3, #16]
 2812              		.loc 1 662 10
 2813 0118 002B     		cmp	r3, #0
 2814 011a 0BD0     		beq	.L178
 663:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 664:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* return from inserted epoch block */
 665:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         __LL_ATON_RT_RetFromLibEpochBlockArray(true, nn_instance);
 2815              		.loc 1 665 9
 2816 011c 7968     		ldr	r1, [r7, #4]
 2817 011e 0120     		movs	r0, #1
 2818 0120 FFF7FEFF 		bl	__LL_ATON_RT_RetFromLibEpochBlockArray
 666:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 667:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* advance epoch block */
 668:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         nn_instance->exec_state.current_epoch_block++;
 2819              		.loc 1 668 32
 2820 0124 7B68     		ldr	r3, [r7, #4]
 2821 0126 5B68     		ldr	r3, [r3, #4]
 2822              		.loc 1 668 52
 2823 0128 03F11402 		add	r2, r3, #20
 2824 012c 7B68     		ldr	r3, [r7, #4]
 2825 012e 5A60     		str	r2, [r3, #4]
 669:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 670:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
 671:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         return LL_ATON_RT_NO_WFE;
 2826              		.loc 1 671 16
 2827 0130 0023     		movs	r3, #0
 2828 0132 2FE0     		b	.L176
ARM GAS  /tmp/ccpCzC8b.s 			page 148


 2829              	.L178:
 672:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 673:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       else
 674:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 675:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Reached end of execution */
 676:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         return LL_ATON_RT_DONE;
 2830              		.loc 1 676 16
 2831 0134 0223     		movs	r3, #2
 2832 0136 2DE0     		b	.L176
 2833              	.L177:
 677:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 678:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 679:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 680:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* run/start current epoch block */
 681:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 682:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (this_run_executed_end_epoch)
 2834              		.loc 1 682 8
 2835 0138 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2836 013a 002B     		cmp	r3, #0
 2837 013c 01D0     		beq	.L179
 683:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // alow reset of network (see function `LL_ATON_RT_Reset_Network()`)
 684:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
 685:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       return LL_ATON_RT_NO_WFE;
 2838              		.loc 1 685 14
 2839 013e 0023     		movs	r3, #0
 2840 0140 28E0     		b	.L176
 2841              	.L179:
 686:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 687:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 688:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (!nn_instance->exec_state.current_epoch_block_started)
 2842              		.loc 1 688 33
 2843 0142 7B68     		ldr	r3, [r7, #4]
 2844 0144 93F82030 		ldrb	r3, [r3, #32]
 2845 0148 DBB2     		uxtb	r3, r3
 2846              		.loc 1 688 9
 2847 014a 83F00103 		eor	r3, r3, #1
 2848 014e DBB2     		uxtb	r3, r3
 2849              		.loc 1 688 8
 2850 0150 002B     		cmp	r3, #0
 2851 0152 09D0     		beq	.L180
 689:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 690:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       nn_instance->exec_state.current_epoch_block_started = true;
 2852              		.loc 1 690 59
 2853 0154 7B68     		ldr	r3, [r7, #4]
 2854 0156 0122     		movs	r2, #1
 2855 0158 83F82020 		strb	r2, [r3, #32]
 691:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 692:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_ExecStartEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
 2856              		.loc 1 692 63
 2857 015c 7B68     		ldr	r3, [r7, #4]
 2858 015e 5B68     		ldr	r3, [r3, #4]
 2859              		.loc 1 692 7
 2860 0160 7968     		ldr	r1, [r7, #4]
 2861 0162 1846     		mov	r0, r3
 2862 0164 FFF7FEFF 		bl	__LL_ATON_RT_ExecStartEpochBlock
 2863              	.L180:
 693:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
ARM GAS  /tmp/ccpCzC8b.s 			page 149


 694:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 695:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* End epoch block and advance to next one */
 696:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (__LL_ATON_RT_GetWaitMask(nn_instance->exec_state.current_epoch_block) == 0x0)
 2864              		.loc 1 696 57
 2865 0168 7B68     		ldr	r3, [r7, #4]
 2866 016a 5B68     		ldr	r3, [r3, #4]
 2867              		.loc 1 696 9
 2868 016c 1846     		mov	r0, r3
 2869 016e FFF7FEFF 		bl	__LL_ATON_RT_GetWaitMask
 2870 0172 0346     		mov	r3, r0
 2871              		.loc 1 696 8 discriminator 1
 2872 0174 002B     		cmp	r3, #0
 2873 0176 0CD1     		bne	.L181
 697:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 698:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* end/clean-up epoch block */
 699:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_ExecEndEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
 2874              		.loc 1 699 61
 2875 0178 7B68     		ldr	r3, [r7, #4]
 2876 017a 5B68     		ldr	r3, [r3, #4]
 2877              		.loc 1 699 7
 2878 017c 7968     		ldr	r1, [r7, #4]
 2879 017e 1846     		mov	r0, r3
 2880 0180 FFF7FEFF 		bl	__LL_ATON_RT_ExecEndEpochBlock
 700:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       this_run_executed_end_epoch = true; // has no effect (just for cosmetics)
 2881              		.loc 1 700 35
 2882 0184 0123     		movs	r3, #1
 2883 0186 FB73     		strb	r3, [r7, #15]
 701:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 702:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* advance epoch block */
 703:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_DetermineNextEpochBlock(nn_instance);
 2884              		.loc 1 703 7
 2885 0188 7868     		ldr	r0, [r7, #4]
 2886 018a FFF7FEFF 		bl	__LL_ATON_RT_DetermineNextEpochBlock
 704:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 705:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
 706:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       return LL_ATON_RT_NO_WFE;
 2887              		.loc 1 706 14
 2888 018e 0023     		movs	r3, #0
 2889 0190 00E0     		b	.L176
 2890              	.L181:
 707:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 708:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     else
 709:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 710:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* Return to main loop */
 711:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       return LL_ATON_RT_WFE;
 2891              		.loc 1 711 14
 2892 0192 0123     		movs	r3, #1
 2893              	.L176:
 2894              	.LBE21:
 712:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 713:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 714:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
 715:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 716:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_ExecStartEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
 717:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 718:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* wait for end of epoch block */
 719:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t _wait_mask = __LL_ATON_RT_GetWaitMask(nn_instance->exec_state.current_epoch_block);
ARM GAS  /tmp/ccpCzC8b.s 			page 150


 720:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (_wait_mask != 0)
 721:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 722:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* Perform polling wait */
 723:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       if (EpochBlock_IsEpochBlob(nn_instance->exec_state.current_epoch_block))
 724:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 725:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 726:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_EpochCtrl_Wait(_wait_mask);
 727:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 728:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_ATON_ASSERT(false); // may never happen
 729:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !ATON_EPOCHCTRL_NUM
 730:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 731:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       else
 732:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 733:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_Streng_Wait(_wait_mask);
 734:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 735:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 736:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 737:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* End epoch block and advance to next one */
 738:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_ExecEndEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
 739:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 740:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* advance epoch block */
 741:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_DetermineNextEpochBlock(nn_instance);
 742:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 743:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
 744:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return LL_ATON_RT_NO_WFE;
 745:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 746:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
 747:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 748:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 2895              		.loc 1 748 1
 2896 0194 1846     		mov	r0, r3
 2897 0196 1037     		adds	r7, r7, #16
 2898              		.cfi_def_cfa_offset 8
 2899 0198 BD46     		mov	sp, r7
 2900              		.cfi_def_cfa_register 13
 2901              		@ sp needed
 2902 019a 80BD     		pop	{r7, pc}
 2903              	.L183:
 2904              		.align	2
 2905              	.L182:
 2906 019c 1C010000 		.word	.LC7
 2907 01a0 00000000 		.word	__func__.11
 2908 01a4 D0020000 		.word	.LC14
 2909 01a8 5C040000 		.word	.LC22
 2910 01ac 98040000 		.word	.LC23
 2911 01b0 50040000 		.word	.LC21
 2912 01b4 00000000 		.word	__ll_current_aton_ip_owner
 2913 01b8 00030000 		.word	.LC15
 2914              		.cfi_endproc
 2915              	.LFE4869:
 2917              		.section	.rodata
 2918 04fa 0000     		.align	2
 2919              	.LC24:
 2920 04fc 53747265 		.ascii	"Streaming engine #%lu error interrupt: 0x%lx\012\000"
 2920      616D696E 
 2920      6720656E 
 2920      67696E65 
ARM GAS  /tmp/ccpCzC8b.s 			page 151


 2920      2023256C 
 2921 052a 0000     		.align	2
 2922              	.LC25:
 2923 052c 53747265 		.ascii	"Streaming engine completion interrupt\000"
 2923      616D696E 
 2923      6720656E 
 2923      67696E65 
 2923      20636F6D 
 2924 0552 0000     		.align	2
 2925              	.LC26:
 2926 0554 436F6E76 		.ascii	"Convolutional accelerator interrupt\000"
 2926      6F6C7574 
 2926      696F6E61 
 2926      6C206163 
 2926      63656C65 
 2927              		.align	2
 2928              	.LC27:
 2929 0578 5265636F 		.ascii	"Reconfigurable buffer interrupt\000"
 2929      6E666967 
 2929      75726162 
 2929      6C652062 
 2929      75666665 
 2930              		.align	2
 2931              	.LC28:
 2932 0598 42757320 		.ascii	"Bus interface interrupt\000"
 2932      696E7465 
 2932      72666163 
 2932      6520696E 
 2932      74657272 
 2933              		.align	2
 2934              	.LC29:
 2935 05b0 42555349 		.ascii	"BUSIF%ld ERR: 0x%lx\012\000"
 2935      46256C64 
 2935      20455252 
 2935      3A203078 
 2935      256C780A 
 2936 05c5 000000   		.align	2
 2937              	.LC30:
 2938 05c8 53747265 		.ascii	"Stream switch interrupt\000"
 2938      616D2073 
 2938      77697463 
 2938      6820696E 
 2938      74657272 
 2939              		.align	2
 2940              	.LC31:
 2941 05e0 45706F63 		.ascii	"Epoch Controller ERROR interrupt: EC_IRQ = 0x%08lx\012"
 2941      6820436F 
 2941      6E74726F 
 2941      6C6C6572 
 2941      20455252 
 2942 0613 00       		.ascii	"\000"
 2943              		.align	2
 2944              	.LC32:
 2945 0614 45706F63 		.ascii	"Epoch Controller opcode counter: 0x%08lx\012\000"
 2945      6820436F 
 2945      6E74726F 
 2945      6C6C6572 
ARM GAS  /tmp/ccpCzC8b.s 			page 152


 2945      206F7063 
 2946 063e 0000     		.align	2
 2947              	.LC33:
 2948 0640 45706F63 		.ascii	"Epoch Controller label: 0x%08lx\012\000"
 2948      6820436F 
 2948      6E74726F 
 2948      6C6C6572 
 2948      206C6162 
 2949 0661 000000   		.align	2
 2950              	.LC34:
 2951 0664 45706F63 		.ascii	"Epoch Controller NOACK interrupt\000"
 2951      6820436F 
 2951      6E74726F 
 2951      6C6C6572 
 2951      204E4F41 
 2952 0685 000000   		.align	2
 2953              	.LC35:
 2954 0688 45706F63 		.ascii	"Epoch Controller interrupt\000"
 2954      6820436F 
 2954      6E74726F 
 2954      6C6C6572 
 2954      20696E74 
 2955 06a3 00       		.align	2
 2956              	.LC36:
 2957 06a4 41544F4E 		.ascii	"ATON_STD_IRQHandler()@%d: irqs=0x%llx\012\000"
 2957      5F535444 
 2957      5F495251 
 2957      48616E64 
 2957      6C657228 
 2958 06cb 00       		.align	2
 2959              	.LC37:
 2960 06cc 3000     		.ascii	"0\000"
 2961              		.section	.text.__LL_ATON_RT_IrqErr,"ax",%progbits
 2962              		.align	1
 2963              		.syntax unified
 2964              		.thumb
 2965              		.thumb_func
 2967              	__LL_ATON_RT_IrqErr:
 2968              	.LFB4870:
 749:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 750:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /*** ATON Irq Handler ***/
 751:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #define IRQ_ERR_MSG() LL_ATON_PRINTF("ATON_STD_IRQHandler()@%d: irqs=0x%" PRIx64 "\n", __LINE__, (u
 752:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 753:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** // REMEMBER: mask out all interrupt from parameter `irqs` you do NOT want to be handled in beyond f
 754:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
 755:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static void __LL_ATON_RT_IrqErr(uint64_t irqs)
 756:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INT_NR <= 32)
 757:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static void __LL_ATON_RT_IrqErr(uint32_t irqs)
 758:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 759:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2969              		.loc 1 759 1
 2970              		.cfi_startproc
 2971              		@ args = 0, pretend = 0, frame = 24
 2972              		@ frame_needed = 1, uses_anonymous_args = 0
 2973 0000 B0B5     		push	{r4, r5, r7, lr}
 2974              		.cfi_def_cfa_offset 16
 2975              		.cfi_offset 4, -16
ARM GAS  /tmp/ccpCzC8b.s 			page 153


 2976              		.cfi_offset 5, -12
 2977              		.cfi_offset 7, -8
 2978              		.cfi_offset 14, -4
 2979 0002 86B0     		sub	sp, sp, #24
 2980              		.cfi_def_cfa_offset 40
 2981 0004 00AF     		add	r7, sp, #0
 2982              		.cfi_def_cfa_register 7
 2983 0006 7860     		str	r0, [r7, #4]
 760:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   extern void dump_dma_state(void);
 761:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   int32_t i;
 762:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 763:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (!irqs)
 2984              		.loc 1 763 6
 2985 0008 7B68     		ldr	r3, [r7, #4]
 2986 000a 002B     		cmp	r3, #0
 2987 000c 00F08F80 		beq	.L199
 764:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 765:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 766:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifdef ATON_STRENG_NUM
 767:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Streaming Engine Error interrupts */
 768:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_STRENG_ERR_INT_MASK, ATON_STRENG_NUM))
 2988              		.loc 1 768 12
 2989 0010 7A68     		ldr	r2, [r7, #4]
 2990 0012 494B     		ldr	r3, .L200
 2991 0014 1340     		ands	r3, r3, r2
 2992              		.loc 1 768 6
 2993 0016 002B     		cmp	r3, #0
 2994 0018 13D0     		beq	.L187
 2995              	.LBB22:
 769:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 770:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
 771:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     int64_t masked_irqs; // must be signed for two's compliment `(-masked_irqs)`
 772:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else                    //(ATON_INT_NR <= 32)
 773:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     int32_t masked_irqs; // must be signed for two's compliment `(-masked_irqs)`
 774:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif                   //(ATON_INT_NR <= 32)
 775:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 776:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     masked_irqs = (irqs & ATON_INT_GET_MASK(ATON_STRENG_ERR_INT_MASK, ATON_STRENG_NUM));
 2996              		.loc 1 776 25
 2997 001a 7A68     		ldr	r2, [r7, #4]
 2998              		.loc 1 776 17
 2999 001c 464B     		ldr	r3, .L200
 3000 001e 1340     		ands	r3, r3, r2
 3001 0020 3B61     		str	r3, [r7, #16]
 777:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 778:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     // assumes that stream engine interrupts are assigned in the order of their engine number and t
 779:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     // within the `INTREG` register
 780:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t streaming_engine_nr = (uint32_t)(masked_irqs & (-masked_irqs));
 3002              		.loc 1 780 62
 3003 0022 3B69     		ldr	r3, [r7, #16]
 3004 0024 5A42     		rsbs	r2, r3, #0
 3005              		.loc 1 780 59
 3006 0026 3B69     		ldr	r3, [r7, #16]
 3007 0028 1340     		ands	r3, r3, r2
 3008              		.loc 1 780 14
 3009 002a FB60     		str	r3, [r7, #12]
 781:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     streaming_engine_nr -= ATON_STRENG_INT(0);
 782:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
ARM GAS  /tmp/ccpCzC8b.s 			page 154


 783:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 784:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t streng_err = ATON_STRENG_IRQ_GET(streaming_engine_nr);
 3010              		.loc 1 784 27
 3011 002c FB68     		ldr	r3, [r7, #12]
 3012 002e 1A03     		lsls	r2, r3, #12
 3013 0030 424B     		ldr	r3, .L200+4
 3014 0032 1344     		add	r3, r3, r2
 3015              		.loc 1 784 14
 3016 0034 1B68     		ldr	r3, [r3]
 3017 0036 BB60     		str	r3, [r7, #8]
 785:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Streaming engine #%" PRIu32 " error interrupt: 0x%" PRIx32 "\n", streaming_engi
 3018              		.loc 1 785 5
 3019 0038 BA68     		ldr	r2, [r7, #8]
 3020 003a F968     		ldr	r1, [r7, #12]
 3021 003c 4048     		ldr	r0, .L200+8
 3022 003e FFF7FEFF 		bl	printf
 3023              	.L187:
 3024              	.LBE22:
 786:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // NDEBUG
 787:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 788:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Streaming Engine interrupts */
 789:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0))
 3025              		.loc 1 789 12
 3026 0042 7B68     		ldr	r3, [r7, #4]
 3027 0044 C3F30903 		ubfx	r3, r3, #0, #10
 3028              		.loc 1 789 6
 3029 0048 002B     		cmp	r3, #0
 3030 004a 02D0     		beq	.L188
 790:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 791:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Streaming engine completion interrupt\n");
 3031              		.loc 1 791 5
 3032 004c 3D48     		ldr	r0, .L200+12
 3033 004e FFF7FEFF 		bl	puts
 3034              	.L188:
 792:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 793:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_STRENG_NUM
 794:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 795:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifdef ATON_CONVACC_NUM
 796:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Convolutional accelerators interrupts */
 797:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_CONVACC_INT_MASK, ATON_CONVACC_NUM))
 3035              		.loc 1 797 12
 3036 0052 7B68     		ldr	r3, [r7, #4]
 3037 0054 03F47003 		and	r3, r3, #15728640
 3038              		.loc 1 797 6
 3039 0058 002B     		cmp	r3, #0
 3040 005a 02D0     		beq	.L189
 798:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 799:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Convolutional accelerator interrupt\n");
 3041              		.loc 1 799 5
 3042 005c 3A48     		ldr	r0, .L200+16
 3043 005e FFF7FEFF 		bl	puts
 3044              	.L189:
 800:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 801:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_CONVACC_NUM
 802:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 803:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_RECBUF_NUM)
 804:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Reconfigurable buffer interrupts */
ARM GAS  /tmp/ccpCzC8b.s 			page 155


 805:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_RECBUF_INT_MASK, ATON_RECBUF_NUM))
 3045              		.loc 1 805 12
 3046 0062 7B68     		ldr	r3, [r7, #4]
 3047 0064 03F08073 		and	r3, r3, #16777216
 3048              		.loc 1 805 6
 3049 0068 002B     		cmp	r3, #0
 3050 006a 02D0     		beq	.L190
 806:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 807:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Reconfigurable buffer interrupt\n");
 3051              		.loc 1 807 5
 3052 006c 3748     		ldr	r0, .L200+20
 3053 006e FFF7FEFF 		bl	puts
 3054              	.L190:
 808:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 809:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_RECBUF_NUM
 810:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 811:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifdef ATON_BUSIF_NUM
 812:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Bus interface interrupts */
 813:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_BUSIF_INT_MASK, ATON_BUSIF_NUM))
 3055              		.loc 1 813 12
 3056 0072 7B68     		ldr	r3, [r7, #4]
 3057 0074 03F0C063 		and	r3, r3, #100663296
 3058              		.loc 1 813 6
 3059 0078 002B     		cmp	r3, #0
 3060 007a 15D0     		beq	.L191
 814:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 815:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Bus interface interrupt\n");
 3061              		.loc 1 815 5
 3062 007c 3448     		ldr	r0, .L200+24
 3063 007e FFF7FEFF 		bl	puts
 816:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 817:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Report offending stream engine */
 818:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     for (i = 0; i < ATON_BUSIF_NUM; i++)
 3064              		.loc 1 818 12
 3065 0082 0023     		movs	r3, #0
 3066 0084 7B61     		str	r3, [r7, #20]
 3067              		.loc 1 818 5
 3068 0086 0CE0     		b	.L192
 3069              	.L193:
 819:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
 3070              		.loc 1 819 7
 3071 0088 7B69     		ldr	r3, [r7, #20]
 3072 008a 1A03     		lsls	r2, r3, #12
 3073 008c 314B     		ldr	r3, .L200+28
 3074 008e 1344     		add	r3, r3, r2
 3075 0090 1B68     		ldr	r3, [r3]
 3076 0092 1A46     		mov	r2, r3
 3077 0094 7969     		ldr	r1, [r7, #20]
 3078 0096 3048     		ldr	r0, .L200+32
 3079 0098 FFF7FEFF 		bl	printf
 818:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
 3080              		.loc 1 818 38 discriminator 3
 3081 009c 7B69     		ldr	r3, [r7, #20]
 3082 009e 0133     		adds	r3, r3, #1
 3083 00a0 7B61     		str	r3, [r7, #20]
 3084              	.L192:
 818:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
ARM GAS  /tmp/ccpCzC8b.s 			page 156


 3085              		.loc 1 818 19 discriminator 1
 3086 00a2 7B69     		ldr	r3, [r7, #20]
 3087 00a4 012B     		cmp	r3, #1
 3088 00a6 EFDD     		ble	.L193
 3089              	.L191:
 820:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 821:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_BUSIF_NUM
 822:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 823:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_STRSWITCH_NUM)
 824:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Stream switch interrupts */
 825:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_STRSWITCH_INT_MASK, ATON_STRSWITCH_NUM))
 3090              		.loc 1 825 12
 3091 00a8 7B68     		ldr	r3, [r7, #4]
 3092 00aa 03F00063 		and	r3, r3, #134217728
 3093              		.loc 1 825 6
 3094 00ae 002B     		cmp	r3, #0
 3095 00b0 02D0     		beq	.L194
 826:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 827:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Stream switch interrupt\n");
 3096              		.loc 1 827 5
 3097 00b2 2A48     		ldr	r0, .L200+36
 3098 00b4 FFF7FEFF 		bl	puts
 3099              	.L194:
 828:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 829:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_STRSWITCH_NUM
 830:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 831:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 832:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Epoch Controller interrupts */
 833:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_ERR_INT_MASK, ATON_EPOCHCTRL_NUM))
 3100              		.loc 1 833 12
 3101 00b8 7B68     		ldr	r3, [r7, #4]
 3102 00ba 03F08043 		and	r3, r3, #1073741824
 3103              		.loc 1 833 6
 3104 00be 002B     		cmp	r3, #0
 3105 00c0 11D0     		beq	.L195
 834:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 835:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Epoch Controller ERROR interrupt: EC_IRQ = 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_I
 3106              		.loc 1 835 5
 3107 00c2 274B     		ldr	r3, .L200+40
 3108 00c4 1B68     		ldr	r3, [r3]
 3109 00c6 1946     		mov	r1, r3
 3110 00c8 2648     		ldr	r0, .L200+44
 3111 00ca FFF7FEFF 		bl	printf
 836:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Epoch Controller opcode counter: 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_BC_GET(0));
 3112              		.loc 1 836 5
 3113 00ce 264B     		ldr	r3, .L200+48
 3114 00d0 1B68     		ldr	r3, [r3]
 3115 00d2 1946     		mov	r1, r3
 3116 00d4 2548     		ldr	r0, .L200+52
 3117 00d6 FFF7FEFF 		bl	printf
 837:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Epoch Controller label: 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_LABEL_GET(0));
 3118              		.loc 1 837 5
 3119 00da 254B     		ldr	r3, .L200+56
 3120 00dc 1B68     		ldr	r3, [r3]
 3121 00de 1946     		mov	r1, r3
 3122 00e0 2448     		ldr	r0, .L200+60
 3123 00e2 FFF7FEFF 		bl	printf
ARM GAS  /tmp/ccpCzC8b.s 			page 157


 3124              	.L195:
 838:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 839:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_NOACK_INT_MASK, ATON_EPOCHCTRL_NUM))
 3125              		.loc 1 839 12
 3126 00e6 7B68     		ldr	r3, [r7, #4]
 3127 00e8 03F00053 		and	r3, r3, #536870912
 3128              		.loc 1 839 6
 3129 00ec 002B     		cmp	r3, #0
 3130 00ee 02D0     		beq	.L196
 840:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 841:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Epoch Controller NOACK interrupt\n");
 3131              		.loc 1 841 5
 3132 00f0 2148     		ldr	r0, .L200+64
 3133 00f2 FFF7FEFF 		bl	puts
 3134              	.L196:
 842:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 843:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ATON_EPOCHCTRL_NUM))
 3135              		.loc 1 843 12
 3136 00f6 7B68     		ldr	r3, [r7, #4]
 3137 00f8 03F08053 		and	r3, r3, #268435456
 3138              		.loc 1 843 6
 3139 00fc 002B     		cmp	r3, #0
 3140 00fe 02D0     		beq	.L197
 844:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 845:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Epoch Controller interrupt\n");
 3141              		.loc 1 845 5
 3142 0100 1E48     		ldr	r0, .L200+68
 3143 0102 FFF7FEFF 		bl	puts
 3144              	.L197:
 846:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 847:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_EPOCHCTRL_NUM
 848:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 849:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* default error handling */
 850:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   dump_dma_state();
 3145              		.loc 1 850 3
 3146 0106 FFF7FEFF 		bl	dump_dma_state
 851:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   IRQ_ERR_MSG(); // just for debug
 3147              		.loc 1 851 3
 3148 010a 7B68     		ldr	r3, [r7, #4]
 3149 010c 0022     		movs	r2, #0
 3150 010e 1C46     		mov	r4, r3
 3151 0110 1546     		mov	r5, r2
 3152 0112 2246     		mov	r2, r4
 3153 0114 2B46     		mov	r3, r5
 3154 0116 40F25331 		movw	r1, #851
 3155 011a 1948     		ldr	r0, .L200+72
 3156 011c FFF7FEFF 		bl	printf
 852:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_PLAT_HAS_FFLUSH)
 853:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_FFLUSH(stdout);
 854:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 855:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(false); // may never happen
 3157              		.loc 1 855 3
 3158 0120 184B     		ldr	r3, .L200+76
 3159 0122 194A     		ldr	r2, .L200+80
 3160 0124 40F25731 		movw	r1, #855
 3161 0128 1848     		ldr	r0, .L200+84
 3162 012a FFF7FEFF 		bl	__assert_func
ARM GAS  /tmp/ccpCzC8b.s 			page 158


 3163              	.L199:
 764:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3164              		.loc 1 764 5
 3165 012e 00BF     		nop
 856:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 857:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // TODO: Treat as error!
 858:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // All of the above not handled interrupts should be changed in a way that allows both a return f
 859:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // this IRQ handler (w/o immediate re-entry) and to return control back to the user's main loop e
 860:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // internal flag/variable to signal the error, then performing a `LL_ATON_RT_RuntimeDeInit()`, an
 861:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // respective (new) return value (of type `LL_ATON_RT_RetValues_t`), reporting about the error, f
 862:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // call to `LL_ATON_RT_RunEpochBlock()`
 863:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 3166              		.loc 1 863 1
 3167 0130 1837     		adds	r7, r7, #24
 3168              		.cfi_def_cfa_offset 16
 3169 0132 BD46     		mov	sp, r7
 3170              		.cfi_def_cfa_register 13
 3171              		@ sp needed
 3172 0134 B0BD     		pop	{r4, r5, r7, pc}
 3173              	.L201:
 3174 0136 00BF     		.align	2
 3175              	.L200:
 3176 0138 00FC0F00 		.word	1047552
 3177 013c 3C500E58 		.word	1477333052
 3178 0140 FC040000 		.word	.LC24
 3179 0144 2C050000 		.word	.LC25
 3180 0148 54050000 		.word	.LC26
 3181 014c 78050000 		.word	.LC27
 3182 0150 98050000 		.word	.LC28
 3183 0154 10200E58 		.word	1477320720
 3184 0158 B0050000 		.word	.LC29
 3185 015c C8050000 		.word	.LC30
 3186 0160 0CE00F58 		.word	1477435404
 3187 0164 E0050000 		.word	.LC31
 3188 0168 20E00F58 		.word	1477435424
 3189 016c 14060000 		.word	.LC32
 3190 0170 1CE00F58 		.word	1477435420
 3191 0174 40060000 		.word	.LC33
 3192 0178 64060000 		.word	.LC34
 3193 017c 88060000 		.word	.LC35
 3194 0180 A4060000 		.word	.LC36
 3195 0184 CC060000 		.word	.LC37
 3196 0188 00000000 		.word	__func__.2
 3197 018c D0020000 		.word	.LC14
 3198              		.cfi_endproc
 3199              	.LFE4870:
 3201              		.section	.text.__LL_ATON_RT_IrqEpochBlock,"ax",%progbits
 3202              		.align	1
 3203              		.syntax unified
 3204              		.thumb
 3205              		.thumb_func
 3207              	__LL_ATON_RT_IrqEpochBlock:
 3208              	.LFB4871:
 864:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 865:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 866:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
 867:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_IrqEpochBlock(uint64_t irqs)
ARM GAS  /tmp/ccpCzC8b.s 			page 159


 868:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INT_NR <= 32)
 869:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_IrqEpochBlock(uint32_t irqs)
 870:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 871:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 3209              		.loc 1 871 1
 3210              		.cfi_startproc
 3211              		@ args = 0, pretend = 0, frame = 24
 3212              		@ frame_needed = 1, uses_anonymous_args = 0
 3213              		@ link register save eliminated.
 3214 0000 80B4     		push	{r7}
 3215              		.cfi_def_cfa_offset 4
 3216              		.cfi_offset 7, -4
 3217 0002 87B0     		sub	sp, sp, #28
 3218              		.cfi_def_cfa_offset 32
 3219 0004 00AF     		add	r7, sp, #0
 3220              		.cfi_def_cfa_register 7
 3221 0006 7860     		str	r0, [r7, #4]
 872:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   int32_t i;
 873:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 874:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** AND-mask interrupts MUST be handled here **/
 875:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Deal with Streaming Engine interrupts */
 876:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
 877:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint64_t wait_irqs;
 878:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INT_NR <= 32)
 879:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint32_t wait_irqs;
 880:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 881:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 882:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Beyond code assumes that stream engine interrupts are assigned in the order of their engine nu
 883:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****    * consecutive bits within the `INTREG` register (and within all other interrupt controller regis
 884:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****    * status/mask/clear)! */
 885:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   irqs >>= ATON_STRENG_INT(0);
 886:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   wait_irqs =
 887:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       irqs &
 888:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __ll_current_aton_ip_owner->exec_state.current_epoch_block
 3222              		.loc 1 888 33
 3223 0008 1E4B     		ldr	r3, .L208
 3224 000a 1B68     		ldr	r3, [r3]
 3225              		.loc 1 888 45
 3226 000c 5B68     		ldr	r3, [r3, #4]
 889:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           ->wait_mask; /* treat only IRQs we are currently waiting for
 3227              		.loc 1 889 11
 3228 000e DB68     		ldr	r3, [r3, #12]
 886:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       irqs &
 3229              		.loc 1 886 13
 3230 0010 7A68     		ldr	r2, [r7, #4]
 3231 0012 1340     		ands	r3, r3, r2
 3232 0014 FB60     		str	r3, [r7, #12]
 890:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           (Note: we might be running in a hybrid function which uses DMAs in parall
 891:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           ATON execution and we must not clear the IRQs of this "normal" ATON execu
 892:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (wait_irqs)
 3233              		.loc 1 892 6
 3234 0016 FB68     		ldr	r3, [r7, #12]
 3235 0018 002B     		cmp	r3, #0
 3236 001a 2DD0     		beq	.L207
 3237              	.LBB23:
 893:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 894:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t _tmp_triggered_events = __ll_current_aton_ip_owner->exec_state.triggered_events;
ARM GAS  /tmp/ccpCzC8b.s 			page 160


 3238              		.loc 1 894 64
 3239 001c 194B     		ldr	r3, .L208
 3240 001e 1B68     		ldr	r3, [r3]
 3241              		.loc 1 894 14
 3242 0020 DB69     		ldr	r3, [r3, #28]
 3243 0022 3B61     		str	r3, [r7, #16]
 895:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     for (i = 0; i < ATON_STRENG_NUM; i++)
 3244              		.loc 1 895 12
 3245 0024 0023     		movs	r3, #0
 3246 0026 7B61     		str	r3, [r7, #20]
 3247              		.loc 1 895 5
 3248 0028 1FE0     		b	.L204
 3249              	.L206:
 896:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 897:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* Handle event interrupts */
 898:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       if ((wait_irqs >> i) & 1)
 3250              		.loc 1 898 22
 3251 002a FA68     		ldr	r2, [r7, #12]
 3252 002c 7B69     		ldr	r3, [r7, #20]
 3253 002e 22FA03F3 		lsr	r3, r2, r3
 3254              		.loc 1 898 28
 3255 0032 03F00103 		and	r3, r3, #1
 3256              		.loc 1 898 10
 3257 0036 002B     		cmp	r3, #0
 3258 0038 14D0     		beq	.L205
 3259              	.LBB24:
 899:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       { /* more future-proofed but less efficient alternative:
 900:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****            `if (wait_irqs & ATON_STRENG_INT_MASK(i, 0, 0))`
 901:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****          */
 902:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         uint32_t strengIrqs = ATON_STRENG_IRQ_GET(i);
 3260              		.loc 1 902 31
 3261 003a 7B69     		ldr	r3, [r7, #20]
 3262 003c 1A03     		lsls	r2, r3, #12
 3263 003e 124B     		ldr	r3, .L208+4
 3264 0040 1344     		add	r3, r3, r2
 3265              		.loc 1 902 18
 3266 0042 1B68     		ldr	r3, [r3]
 3267 0044 BB60     		str	r3, [r7, #8]
 903:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_IRQ_SET(
 3268              		.loc 1 903 9
 3269 0046 7B69     		ldr	r3, [r7, #20]
 3270 0048 1A03     		lsls	r2, r3, #12
 3271 004a 0F4B     		ldr	r3, .L208+4
 3272 004c 1344     		add	r3, r3, r2
 3273 004e 1A46     		mov	r2, r3
 3274 0050 BB68     		ldr	r3, [r7, #8]
 3275 0052 1360     		str	r3, [r2]
 904:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****             i, strengIrqs); /* Acknowledge ATON interrupt source (i.e. stream engine #i) - could be
 905:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 906:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Handle RT integration */
 907:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         _tmp_triggered_events |= (1 << i);
 3276              		.loc 1 907 37
 3277 0054 0122     		movs	r2, #1
 3278 0056 7B69     		ldr	r3, [r7, #20]
 3279 0058 02FA03F3 		lsl	r3, r2, r3
 3280 005c 1A46     		mov	r2, r3
 3281              		.loc 1 907 31
ARM GAS  /tmp/ccpCzC8b.s 			page 161


 3282 005e 3B69     		ldr	r3, [r7, #16]
 3283 0060 1343     		orrs	r3, r3, r2
 3284 0062 3B61     		str	r3, [r7, #16]
 3285              	.L205:
 3286              	.LBE24:
 895:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 3287              		.loc 1 895 39 discriminator 2
 3288 0064 7B69     		ldr	r3, [r7, #20]
 3289 0066 0133     		adds	r3, r3, #1
 3290 0068 7B61     		str	r3, [r7, #20]
 3291              	.L204:
 895:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 3292              		.loc 1 895 19 discriminator 1
 3293 006a 7B69     		ldr	r3, [r7, #20]
 3294 006c 092B     		cmp	r3, #9
 3295 006e DCDD     		ble	.L206
 908:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 909:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 910:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
 3296              		.loc 1 910 31
 3297 0070 044B     		ldr	r3, .L208
 3298 0072 1B68     		ldr	r3, [r3]
 3299              		.loc 1 910 61
 3300 0074 3A69     		ldr	r2, [r7, #16]
 3301 0076 DA61     		str	r2, [r3, #28]
 3302              	.L207:
 3303              	.LBE23:
 911:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 912:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 3304              		.loc 1 912 1
 3305 0078 00BF     		nop
 3306 007a 1C37     		adds	r7, r7, #28
 3307              		.cfi_def_cfa_offset 4
 3308 007c BD46     		mov	sp, r7
 3309              		.cfi_def_cfa_register 13
 3310              		@ sp needed
 3311 007e 5DF8047B 		ldr	r7, [sp], #4
 3312              		.cfi_restore 7
 3313              		.cfi_def_cfa_offset 0
 3314 0082 7047     		bx	lr
 3315              	.L209:
 3316              		.align	2
 3317              	.L208:
 3318 0084 00000000 		.word	__ll_current_aton_ip_owner
 3319 0088 3C500E58 		.word	1477333052
 3320              		.cfi_endproc
 3321              	.LFE4871:
 3323              		.section	.text.__LL_ATON_RT_IrqEpochBlob,"ax",%progbits
 3324              		.align	1
 3325              		.syntax unified
 3326              		.thumb
 3327              		.thumb_func
 3329              	__LL_ATON_RT_IrqEpochBlob:
 3330              	.LFB4872:
 913:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 914:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 915:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
ARM GAS  /tmp/ccpCzC8b.s 			page 162


 916:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_IrqEpochBlob(uint64_t irqs)
 917:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INT_NR <= 32)
 918:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_IrqEpochBlob(uint32_t irqs)
 919:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 920:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 3331              		.loc 1 920 1
 3332              		.cfi_startproc
 3333              		@ args = 0, pretend = 0, frame = 24
 3334              		@ frame_needed = 1, uses_anonymous_args = 0
 3335 0000 80B5     		push	{r7, lr}
 3336              		.cfi_def_cfa_offset 8
 3337              		.cfi_offset 7, -8
 3338              		.cfi_offset 14, -4
 3339 0002 86B0     		sub	sp, sp, #24
 3340              		.cfi_def_cfa_offset 32
 3341 0004 00AF     		add	r7, sp, #0
 3342              		.cfi_def_cfa_register 7
 3343 0006 7860     		str	r0, [r7, #4]
 921:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint32_t ecId = EpochBlock_EpochControllerUnit(__ll_current_aton_ip_owner->exec_state.current_epo
 3344              		.loc 1 921 76
 3345 0008 1D4B     		ldr	r3, .L218
 3346 000a 1B68     		ldr	r3, [r3]
 3347              		.loc 1 921 88
 3348 000c 5B68     		ldr	r3, [r3, #4]
 3349              		.loc 1 921 19
 3350 000e 1846     		mov	r0, r3
 3351 0010 FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 3352 0014 7861     		str	r0, [r7, #20]
 922:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3353              		.loc 1 922 3
 3354 0016 7B69     		ldr	r3, [r7, #20]
 3355 0018 002B     		cmp	r3, #0
 3356 001a 06D0     		beq	.L211
 3357              		.loc 1 922 3 is_stmt 0 discriminator 1
 3358 001c 194B     		ldr	r3, .L218+4
 3359 001e 1A4A     		ldr	r2, .L218+8
 3360 0020 40F29A31 		movw	r1, #922
 3361 0024 1948     		ldr	r0, .L218+12
 3362 0026 FFF7FEFF 		bl	__assert_func
 3363              	.L211:
 923:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ecId))
 3364              		.loc 1 923 14 is_stmt 1
 3365 002a 7B69     		ldr	r3, [r7, #20]
 3366 002c 002B     		cmp	r3, #0
 3367 002e 07D0     		beq	.L212
 3368              		.loc 1 923 14 is_stmt 0 discriminator 1
 3369 0030 7B69     		ldr	r3, [r7, #20]
 3370 0032 012B     		cmp	r3, #1
 3371 0034 02D1     		bne	.L213
 3372              		.loc 1 923 14 discriminator 3
 3373 0036 4FF08053 		mov	r3, #268435456
 3374 003a 03E0     		b	.L215
 3375              	.L213:
 3376              		.loc 1 923 14 discriminator 4
 3377 003c 0023     		movs	r3, #0
 3378 003e 01E0     		b	.L215
 3379              	.L212:
ARM GAS  /tmp/ccpCzC8b.s 			page 163


 3380              		.loc 1 923 14 discriminator 2
 3381 0040 4FF08053 		mov	r3, #268435456
 3382              	.L215:
 3383              		.loc 1 923 12 is_stmt 1 discriminator 8
 3384 0044 7A68     		ldr	r2, [r7, #4]
 3385 0046 1340     		ands	r3, r3, r2
 3386              		.loc 1 923 6 discriminator 8
 3387 0048 002B     		cmp	r3, #0
 3388 004a 15D0     		beq	.L217
 3389              	.LBB25:
 924:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 925:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Acknowledge interrupts in active epoch controller unit - could be more fine grain */
 926:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t ecIrqs = ATON_EPOCHCTRL_IRQ_GET(ecId);
 3390              		.loc 1 926 23
 3391 004c 104B     		ldr	r3, .L218+16
 3392              		.loc 1 926 14
 3393 004e 1B68     		ldr	r3, [r3]
 3394 0050 3B61     		str	r3, [r7, #16]
 927:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_EPOCHCTRL_IRQ_SET(ecId, ecIrqs);
 3395              		.loc 1 927 5
 3396 0052 0F4A     		ldr	r2, .L218+16
 3397 0054 3B69     		ldr	r3, [r7, #16]
 3398 0056 1360     		str	r3, [r2]
 928:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 929:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Handle RT integration */
 930:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t _tmp_triggered_events = __ll_current_aton_ip_owner->exec_state.triggered_events;
 3399              		.loc 1 930 64
 3400 0058 094B     		ldr	r3, .L218
 3401 005a 1B68     		ldr	r3, [r3]
 3402              		.loc 1 930 14
 3403 005c DB69     		ldr	r3, [r3, #28]
 3404 005e FB60     		str	r3, [r7, #12]
 931:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     _tmp_triggered_events |= (1 << ecId);
 3405              		.loc 1 931 33
 3406 0060 0122     		movs	r2, #1
 3407 0062 7B69     		ldr	r3, [r7, #20]
 3408 0064 02FA03F3 		lsl	r3, r2, r3
 3409 0068 1A46     		mov	r2, r3
 3410              		.loc 1 931 27
 3411 006a FB68     		ldr	r3, [r7, #12]
 3412 006c 1343     		orrs	r3, r3, r2
 3413 006e FB60     		str	r3, [r7, #12]
 932:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
 3414              		.loc 1 932 31
 3415 0070 034B     		ldr	r3, .L218
 3416 0072 1B68     		ldr	r3, [r3]
 3417              		.loc 1 932 61
 3418 0074 FA68     		ldr	r2, [r7, #12]
 3419 0076 DA61     		str	r2, [r3, #28]
 3420              	.L217:
 3421              	.LBE25:
 933:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 934:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 3422              		.loc 1 934 1
 3423 0078 00BF     		nop
 3424 007a 1837     		adds	r7, r7, #24
 3425              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccpCzC8b.s 			page 164


 3426 007c BD46     		mov	sp, r7
 3427              		.cfi_def_cfa_register 13
 3428              		@ sp needed
 3429 007e 80BD     		pop	{r7, pc}
 3430              	.L219:
 3431              		.align	2
 3432              	.L218:
 3433 0080 00000000 		.word	__ll_current_aton_ip_owner
 3434 0084 2C030000 		.word	.LC16
 3435 0088 00000000 		.word	__func__.0
 3436 008c D0020000 		.word	.LC14
 3437 0090 0CE00F58 		.word	1477435404
 3438              		.cfi_endproc
 3439              	.LFE4872:
 3441              		.section	.rodata
 3442 06ce 0000     		.align	2
 3443              	.LC38:
 3444 06d0 5F5F6C6C 		.ascii	"__ll_current_aton_ip_owner->exec_state.current_epoc"
 3444      5F637572 
 3444      72656E74 
 3444      5F61746F 
 3444      6E5F6970 
 3445 0703 685F626C 		.ascii	"h_block != ((void *)0)\000"
 3445      6F636B20 
 3445      213D2028 
 3445      28766F69 
 3445      64202A29 
 3446              		.section	.text.NPU0_IRQHandler,"ax",%progbits
 3447              		.align	1
 3448              		.global	NPU0_IRQHandler
 3449              		.syntax unified
 3450              		.thumb
 3451              		.thumb_func
 3453              	NPU0_IRQHandler:
 3454              	.LFB4873:
 935:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_EPOCHCTRL_NUM
 936:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 937:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 938:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* ATON ISR
 939:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * ll_aton routes all interrupts to `ATON_STD_IRQ_LINE` interrupt line */
 940:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void ATON_STD_IRQHandler(void)
 941:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 3455              		.loc 1 941 1
 3456              		.cfi_startproc
 3457              		@ args = 0, pretend = 0, frame = 8
 3458              		@ frame_needed = 1, uses_anonymous_args = 0
 3459 0000 80B5     		push	{r7, lr}
 3460              		.cfi_def_cfa_offset 8
 3461              		.cfi_offset 7, -8
 3462              		.cfi_offset 14, -4
 3463 0002 82B0     		sub	sp, sp, #8
 3464              		.cfi_def_cfa_offset 16
 3465 0004 00AF     		add	r7, sp, #0
 3466              		.cfi_def_cfa_register 7
 942:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Figure out which interrupt(s) fired **/
 943:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
 944:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint32_t irqs_l = ATON_INTCTRL_INTREG_GET(0);
ARM GAS  /tmp/ccpCzC8b.s 			page 165


 945:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint32_t irqs_h = ATON_INTCTRL_INTREG_H_GET(0);
 946:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint64_t irqs = irqs_l | (irqs_h << 32);
 947:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INT_NR <= 32)
 948:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint32_t irqs = ATON_INTCTRL_INTREG_GET(0);
 3467              		.loc 1 948 19
 3468 0006 3E4B     		ldr	r3, .L234
 3469              		.loc 1 948 12
 3470 0008 1B68     		ldr	r3, [r3]
 3471 000a 7B60     		str	r3, [r7, #4]
 949:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 950:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 951:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 952:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (__ll_current_aton_ip_owner != NULL)
 3472              		.loc 1 952 34
 3473 000c 3D4B     		ldr	r3, .L234+4
 3474 000e 1B68     		ldr	r3, [r3]
 3475              		.loc 1 952 6
 3476 0010 002B     		cmp	r3, #0
 3477 0012 45D0     		beq	.L221
 953:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 954:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(__ll_current_aton_ip_owner->exec_state.current_epoch_block != NULL);
 3478              		.loc 1 954 5
 3479 0014 3B4B     		ldr	r3, .L234+4
 3480 0016 1B68     		ldr	r3, [r3]
 3481 0018 5B68     		ldr	r3, [r3, #4]
 3482 001a 002B     		cmp	r3, #0
 3483 001c 06D1     		bne	.L222
 3484              		.loc 1 954 5 is_stmt 0 discriminator 1
 3485 001e 3A4B     		ldr	r3, .L234+8
 3486 0020 3A4A     		ldr	r2, .L234+12
 3487 0022 40F2BA31 		movw	r1, #954
 3488 0026 3A48     		ldr	r0, .L234+16
 3489 0028 FFF7FEFF 		bl	__assert_func
 3490              	.L222:
 955:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 956:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /** OR-mask interrupts MUST be handled first **/
 957:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (!EpochBlock_IsEpochBlob(__ll_current_aton_ip_owner->exec_state
 3491              		.loc 1 957 59 is_stmt 1
 3492 002c 354B     		ldr	r3, .L234+4
 3493 002e 1B68     		ldr	r3, [r3]
 958:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                     .current_epoch_block)) // standard epoch block handling based o
 3494              		.loc 1 958 37
 3495 0030 5B68     		ldr	r3, [r3, #4]
 957:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                     .current_epoch_block)) // standard epoch block handling based o
 3496              		.loc 1 957 10
 3497 0032 1846     		mov	r0, r3
 3498 0034 FFF7FEFF 		bl	EpochBlock_IsEpochBlob
 3499 0038 0346     		mov	r3, r0
 957:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                     .current_epoch_block)) // standard epoch block handling based o
 3500              		.loc 1 957 9 discriminator 1
 3501 003a 83F00103 		eor	r3, r3, #1
 3502 003e DBB2     		uxtb	r3, r3
 957:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                     .current_epoch_block)) // standard epoch block handling based o
 3503              		.loc 1 957 8 discriminator 1
 3504 0040 002B     		cmp	r3, #0
 3505 0042 08D0     		beq	.L223
 959:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
ARM GAS  /tmp/ccpCzC8b.s 			page 166


 960:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_IrqErr(
 3506              		.loc 1 960 7
 3507 0044 7B68     		ldr	r3, [r7, #4]
 3508 0046 23F47F73 		bic	r3, r3, #1020
 3509 004a 23F00303 		bic	r3, r3, #3
 3510 004e 1846     		mov	r0, r3
 3511 0050 FFF7FEFF 		bl	__LL_ATON_RT_IrqErr
 3512 0054 27E0     		b	.L224
 3513              	.L223:
 3514              	.LBB26:
 961:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           irqs & ~ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0)); /* exclude all streaming engine com
 962:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 963:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     else // epoch blob handling based on epoch controller
 964:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 965:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 966:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       uint32_t ecId = EpochBlock_EpochControllerUnit(__ll_current_aton_ip_owner->exec_state.current
 3515              		.loc 1 966 80
 3516 0056 2B4B     		ldr	r3, .L234+4
 3517 0058 1B68     		ldr	r3, [r3]
 3518              		.loc 1 966 92
 3519 005a 5B68     		ldr	r3, [r3, #4]
 3520              		.loc 1 966 23
 3521 005c 1846     		mov	r0, r3
 3522 005e FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 3523 0062 3860     		str	r0, [r7]
 967:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3524              		.loc 1 967 7
 3525 0064 3B68     		ldr	r3, [r7]
 3526 0066 002B     		cmp	r3, #0
 3527 0068 06D0     		beq	.L225
 3528              		.loc 1 967 7 is_stmt 0 discriminator 1
 3529 006a 2A4B     		ldr	r3, .L234+20
 3530 006c 274A     		ldr	r2, .L234+12
 3531 006e 40F2C731 		movw	r1, #967
 3532 0072 2748     		ldr	r0, .L234+16
 3533 0074 FFF7FEFF 		bl	__assert_func
 3534              	.L225:
 968:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 969:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       // epoch blob handling based on epoch controller interrupt
 970:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_IrqErr(
 971:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           irqs & ~ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK,
 3535              		.loc 1 971 18 is_stmt 1
 3536 0078 3B68     		ldr	r3, [r7]
 3537 007a 002B     		cmp	r3, #0
 3538 007c 08D0     		beq	.L226
 3539              		.loc 1 971 18 is_stmt 0 discriminator 1
 3540 007e 3B68     		ldr	r3, [r7]
 3541 0080 012B     		cmp	r3, #1
 3542 0082 02D1     		bne	.L227
 3543              		.loc 1 971 18 discriminator 3
 3544 0084 6FF08053 		mvn	r3, #268435456
 3545 0088 04E0     		b	.L229
 3546              	.L227:
 3547              		.loc 1 971 18 discriminator 4
 3548 008a 4FF0FF33 		mov	r3, #-1
 3549 008e 01E0     		b	.L229
 3550              	.L226:
ARM GAS  /tmp/ccpCzC8b.s 			page 167


 3551              		.loc 1 971 18 discriminator 2
 3552 0090 6FF08053 		mvn	r3, #268435456
 3553              	.L229:
 970:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           irqs & ~ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK,
 3554              		.loc 1 970 7 is_stmt 1
 3555 0094 7A68     		ldr	r2, [r7, #4]
 3556 0096 1340     		ands	r3, r3, r2
 3557 0098 1846     		mov	r0, r3
 3558 009a FFF7FEFF 		bl	__LL_ATON_RT_IrqErr
 3559 009e 02E0     		b	.L224
 3560              	.L221:
 3561              	.LBE26:
 972:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                     ecId)); /* exclude epoch controller interrupt for active epoch 
 973:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else                                       // !ATON_EPOCHCTRL_NUM
 974:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(false); // may never happen
 975:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif                                      // !ATON_EPOCHCTRL_NUM
 976:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 977:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 978:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else // `__ll_current_aton_ip_owner == NULL`
 979:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 980:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_IrqErr(irqs); /* treat all interrupts as errors */
 3562              		.loc 1 980 5
 3563 00a0 7868     		ldr	r0, [r7, #4]
 3564 00a2 FFF7FEFF 		bl	__LL_ATON_RT_IrqErr
 3565              	.L224:
 981:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 982:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
 983:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   __LL_ATON_RT_IrqErr(irqs); /* treat all interrupts as errors */
 984:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
 985:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 986:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 987:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
 3566              		.loc 1 987 3
 3567 00a6 174B     		ldr	r3, .L234+4
 3568 00a8 1B68     		ldr	r3, [r3]
 3569 00aa 002B     		cmp	r3, #0
 3570 00ac 06D1     		bne	.L230
 3571              		.loc 1 987 3 is_stmt 0 discriminator 1
 3572 00ae 1A4B     		ldr	r3, .L234+24
 3573 00b0 164A     		ldr	r2, .L234+12
 3574 00b2 40F2DB31 		movw	r1, #987
 3575 00b6 1648     		ldr	r0, .L234+16
 3576 00b8 FFF7FEFF 		bl	__assert_func
 3577              	.L230:
 988:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 989:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (!EpochBlock_IsEpochBlob(__ll_current_aton_ip_owner->exec_state.current_epoch_block))
 3578              		.loc 1 989 57 is_stmt 1
 3579 00bc 114B     		ldr	r3, .L234+4
 3580 00be 1B68     		ldr	r3, [r3]
 3581              		.loc 1 989 69
 3582 00c0 5B68     		ldr	r3, [r3, #4]
 3583              		.loc 1 989 8
 3584 00c2 1846     		mov	r0, r3
 3585 00c4 FFF7FEFF 		bl	EpochBlock_IsEpochBlob
 3586 00c8 0346     		mov	r3, r0
 3587              		.loc 1 989 7 discriminator 1
 3588 00ca 83F00103 		eor	r3, r3, #1
ARM GAS  /tmp/ccpCzC8b.s 			page 168


 3589 00ce DBB2     		uxtb	r3, r3
 3590              		.loc 1 989 6 discriminator 1
 3591 00d0 002B     		cmp	r3, #0
 3592 00d2 03D0     		beq	.L231
 990:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // standard epoch block handling based on streaming engines
 991:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_IrqEpochBlock(irqs);
 3593              		.loc 1 991 5
 3594 00d4 7868     		ldr	r0, [r7, #4]
 3595 00d6 FFF7FEFF 		bl	__LL_ATON_RT_IrqEpochBlock
 3596 00da 02E0     		b	.L232
 3597              	.L231:
 992:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 993:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 994:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // epoch blob handling based on epoch controller
 995:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 996:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_IrqEpochBlob(irqs);
 3598              		.loc 1 996 5
 3599 00dc 7868     		ldr	r0, [r7, #4]
 3600 00de FFF7FEFF 		bl	__LL_ATON_RT_IrqEpochBlob
 3601              	.L232:
 3602              	.LBB27:
 3603              	.LBB28:
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3604              		.loc 3 271 3
 3605              		.syntax unified
 3606              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3607 00e2 BFF34F8F 		dsb 0xF
 3608              	@ 0 "" 2
 3609              		.loc 3 272 1
 3610              		.thumb
 3611              		.syntax unified
 3612 00e6 00BF     		nop
 3613              	.LBE28:
 3614              	.LBE27:
 997:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 998:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(false);   // may never happen
 999:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !ATON_EPOCHCTRL_NUM
1000:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
1001:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1002:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Data Synchronization Barrier */
1003:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_DSB();
1004:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1005:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Clear all interrupts in interrupt controller.
1006:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****    * Note: this must be done *after* having cleared ATON interrupt sources otherwise
1007:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****    * interrupts will be re-latched.
1008:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****    */
1009:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
1010:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   ATON_INTCTRL_INTCLR_SET(0, irqs_l);
1011:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   ATON_INTCTRL_INTCLR_H_SET(0, irqs_h);
1012:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INT_NR <= 32)
1013:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   ATON_INTCTRL_INTCLR_SET(0, irqs);
 3615              		.loc 1 1013 3
 3616 00e8 0C4A     		ldr	r2, .L234+28
 3617 00ea 7B68     		ldr	r3, [r7, #4]
 3618 00ec 1360     		str	r3, [r2]
 3619              	.LBB29:
 3620              	.LBB30:
ARM GAS  /tmp/ccpCzC8b.s 			page 169


 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3621              		.loc 3 271 3
 3622              		.syntax unified
 3623              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3624 00ee BFF34F8F 		dsb 0xF
 3625              	@ 0 "" 2
 3626              		.loc 3 272 1
 3627              		.thumb
 3628              		.syntax unified
 3629 00f2 00BF     		nop
 3630              	.LBE30:
 3631              	.LBE29:
1014:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
1015:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1016:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Data Synchronization Barrier */
1017:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_DSB();
1018:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1019:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Signal event */
1020:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_SIGNAL_EVENT();
 3632              		.loc 1 1020 3
 3633 00f4 FFF7FEFF 		bl	aton_osal_freertos_signal_event
1021:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1022:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
1023:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1024:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   return;
 3634              		.loc 1 1024 3
 3635 00f8 00BF     		nop
1025:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 3636              		.loc 1 1025 1
 3637 00fa 0837     		adds	r7, r7, #8
 3638              		.cfi_def_cfa_offset 8
 3639 00fc BD46     		mov	sp, r7
 3640              		.cfi_def_cfa_register 13
 3641              		@ sp needed
 3642 00fe 80BD     		pop	{r7, pc}
 3643              	.L235:
 3644              		.align	2
 3645              	.L234:
 3646 0100 08100E58 		.word	1477316616
 3647 0104 00000000 		.word	__ll_current_aton_ip_owner
 3648 0108 D0060000 		.word	.LC38
 3649 010c 00000000 		.word	__func__.1
 3650 0110 D0020000 		.word	.LC14
 3651 0114 2C030000 		.word	.LC16
 3652 0118 68010000 		.word	.LC9
 3653 011c 10100E58 		.word	1477316624
 3654              		.cfi_endproc
 3655              	.LFE4873:
 3657              		.section	.rodata.__func__.16,"a"
 3658              		.align	2
 3661              	__func__.16:
 3662 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_DetermineNextEpochBlock\000"
 3662      5F41544F 
 3662      4E5F5254 
 3662      5F446574 
 3662      65726D69 
 3663              		.section	.rodata.__func__.15,"a"
ARM GAS  /tmp/ccpCzC8b.s 			page 170


 3664              		.align	2
 3667              	__func__.15:
 3668 0000 4C4C5F41 		.ascii	"LL_ATON_RT_SetEpochCallback\000"
 3668      544F4E5F 
 3668      52545F53 
 3668      65744570 
 3668      6F636843 
 3669              		.section	.rodata.__func__.14,"a"
 3670              		.align	2
 3673              	__func__.14:
 3674 0000 4C4C5F41 		.ascii	"LL_ATON_RT_SetNetworkCallback\000"
 3674      544F4E5F 
 3674      52545F53 
 3674      65744E65 
 3674      74776F72 
 3675              		.section	.rodata.__func__.13,"a"
 3676              		.align	2
 3679              	__func__.13:
 3680 0000 4C4C5F41 		.ascii	"LL_ATON_RT_Init_Network\000"
 3680      544F4E5F 
 3680      52545F49 
 3680      6E69745F 
 3680      4E657477 
 3681              		.section	.rodata.__func__.12,"a"
 3682              		.align	2
 3685              	__func__.12:
 3686 0000 5F5F6C6C 		.ascii	"__ll_clear_aton_owner\000"
 3686      5F636C65 
 3686      61725F61 
 3686      746F6E5F 
 3686      6F776E65 
 3687              		.section	.rodata.__func__.11,"a"
 3688              		.align	2
 3691              	__func__.11:
 3692 0000 4C4C5F41 		.ascii	"LL_ATON_RT_RunEpochBlock\000"
 3692      544F4E5F 
 3692      52545F52 
 3692      756E4570 
 3692      6F636842 
 3693              		.section	.rodata.__func__.10,"a"
 3694              		.align	2
 3697              	__func__.10:
 3698 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_RetFromLibEpochBlockArray\000"
 3698      5F41544F 
 3698      4E5F5254 
 3698      5F526574 
 3698      46726F6D 
 3699              		.section	.rodata.__func__.9,"a"
 3700              		.align	2
 3703              	__func__.9:
 3704 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_ExecStartEpochBlock\000"
 3704      5F41544F 
 3704      4E5F5254 
 3704      5F457865 
 3704      63537461 
 3705              		.section	.rodata.__func__.8,"a"
 3706              		.align	2
ARM GAS  /tmp/ccpCzC8b.s 			page 171


 3709              	__func__.8:
 3710 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_Start_AtoNN_Epoch\000"
 3710      5F41544F 
 3710      4E5F5254 
 3710      5F537461 
 3710      72745F41 
 3711              		.section	.rodata.__func__.7,"a"
 3712              		.align	2
 3715              	__func__.7:
 3716 0000 5F5F6C6C 		.ascii	"__ll_set_aton_owner\000"
 3716      5F736574 
 3716      5F61746F 
 3716      6E5F6F77 
 3716      6E657200 
 3717              		.section	.rodata.__func__.6,"a"
 3718              		.align	2
 3721              	__func__.6:
 3722 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_SetWaitMask\000"
 3722      5F41544F 
 3722      4E5F5254 
 3722      5F536574 
 3722      57616974 
 3723              		.section	.rodata.__func__.5,"a"
 3724              		.align	2
 3727              	__func__.5:
 3728 0000 45706F63 		.ascii	"EpochBlock_EpochControllerUnit\000"
 3728      68426C6F 
 3728      636B5F45 
 3728      706F6368 
 3728      436F6E74 
 3729              		.section	.rodata.__func__.4,"a"
 3730              		.align	2
 3733              	__func__.4:
 3734 0000 45706F63 		.ascii	"EpochBlock_EpochBlobAddr\000"
 3734      68426C6F 
 3734      636B5F45 
 3734      706F6368 
 3734      426C6F62 
 3735              		.section	.rodata.__func__.3,"a"
 3736              		.align	2
 3739              	__func__.3:
 3740 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_ExecEndEpochBlock\000"
 3740      5F41544F 
 3740      4E5F5254 
 3740      5F457865 
 3740      63456E64 
 3741              		.section	.rodata.__func__.2,"a"
 3742              		.align	2
 3745              	__func__.2:
 3746 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_IrqErr\000"
 3746      5F41544F 
 3746      4E5F5254 
 3746      5F497271 
 3746      45727200 
 3747              		.section	.rodata.__func__.1,"a"
 3748              		.align	2
 3751              	__func__.1:
ARM GAS  /tmp/ccpCzC8b.s 			page 172


 3752 0000 4E505530 		.ascii	"NPU0_IRQHandler\000"
 3752      5F495251 
 3752      48616E64 
 3752      6C657200 
 3753              		.section	.rodata.__func__.0,"a"
 3754              		.align	2
 3757              	__func__.0:
 3758 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_IrqEpochBlob\000"
 3758      5F41544F 
 3758      4E5F5254 
 3758      5F497271 
 3758      45706F63 
 3759              		.text
 3760              	.Letext0:
 3761              		.file 6 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 3762              		.file 7 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 3763              		.file 8 "STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Include/stm32n657xx.h"
 3764              		.file 9 "Lib/AI_Runtime/Npu/ll_aton/ll_aton.h"
 3765              		.file 10 "Lib/AI_Runtime/Npu/ll_aton/ll_aton_rt_user_api.h"
 3766              		.file 11 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-
 3767              		.file 12 "Lib/AI_Runtime/Npu/ll_aton/ll_aton_osal_freertos.h"
 3768              		.file 13 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-
ARM GAS  /tmp/ccpCzC8b.s 			page 173


DEFINED SYMBOLS
                            *ABS*:00000000 ll_aton_runtime.c
     /tmp/ccpCzC8b.s:26     .text.__NVIC_EnableIRQ:00000000 $t
     /tmp/ccpCzC8b.s:31     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
     /tmp/ccpCzC8b.s:83     .text.__NVIC_EnableIRQ:00000038 $d
     /tmp/ccpCzC8b.s:88     .text.__NVIC_DisableIRQ:00000000 $t
     /tmp/ccpCzC8b.s:93     .text.__NVIC_DisableIRQ:00000000 __NVIC_DisableIRQ
     /tmp/ccpCzC8b.s:170    .text.__NVIC_DisableIRQ:00000044 $d
     /tmp/ccpCzC8b.s:175    .text.EpochBlock_IsLastEpochBlock:00000000 $t
     /tmp/ccpCzC8b.s:180    .text.EpochBlock_IsLastEpochBlock:00000000 EpochBlock_IsLastEpochBlock
     /tmp/ccpCzC8b.s:222    .text.EpochBlock_IsEpochStart:00000000 $t
     /tmp/ccpCzC8b.s:227    .text.EpochBlock_IsEpochStart:00000000 EpochBlock_IsEpochStart
     /tmp/ccpCzC8b.s:268    .text.EpochBlock_IsEpochBlob:00000000 $t
     /tmp/ccpCzC8b.s:273    .text.EpochBlock_IsEpochBlob:00000000 EpochBlock_IsEpochBlob
     /tmp/ccpCzC8b.s:314    .text.EpochBlock_IsEpochPureHW:00000000 $t
     /tmp/ccpCzC8b.s:319    .text.EpochBlock_IsEpochPureHW:00000000 EpochBlock_IsEpochPureHW
     /tmp/ccpCzC8b.s:360    .text.EpochBlock_IsEpochHybrid:00000000 $t
     /tmp/ccpCzC8b.s:365    .text.EpochBlock_IsEpochHybrid:00000000 EpochBlock_IsEpochHybrid
     /tmp/ccpCzC8b.s:406    .text.EpochBlock_IsEpochInternal:00000000 $t
     /tmp/ccpCzC8b.s:411    .text.EpochBlock_IsEpochInternal:00000000 EpochBlock_IsEpochInternal
     /tmp/ccpCzC8b.s:452    .rodata:00000000 $d
     /tmp/ccpCzC8b.s:459    .text.EpochBlock_EpochControllerUnit:00000000 $t
     /tmp/ccpCzC8b.s:464    .text.EpochBlock_EpochControllerUnit:00000000 EpochBlock_EpochControllerUnit
     /tmp/ccpCzC8b.s:506    .text.EpochBlock_EpochControllerUnit:00000030 $d
     /tmp/ccpCzC8b.s:3727   .rodata.__func__.5:00000000 __func__.5
     /tmp/ccpCzC8b.s:513    .text.EpochBlock_EpochBlobAddr:00000000 $t
     /tmp/ccpCzC8b.s:518    .text.EpochBlock_EpochBlobAddr:00000000 EpochBlock_EpochBlobAddr
     /tmp/ccpCzC8b.s:560    .text.EpochBlock_EpochBlobAddr:00000030 $d
     /tmp/ccpCzC8b.s:3733   .rodata.__func__.4:00000000 __func__.4
     /tmp/ccpCzC8b.s:580    .text.__ll_set_aton_owner:00000000 $t
     /tmp/ccpCzC8b.s:585    .text.__ll_set_aton_owner:00000000 __ll_set_aton_owner
     /tmp/ccpCzC8b.s:653    .text.__ll_set_aton_owner:00000054 $d
     /tmp/ccpCzC8b.s:1114   .bss.__ll_current_aton_ip_owner:00000000 __ll_current_aton_ip_owner
     /tmp/ccpCzC8b.s:3715   .rodata.__func__.7:00000000 __func__.7
     /tmp/ccpCzC8b.s:1121   .bss.__ll_current_wait_mask:00000000 __ll_current_wait_mask
     /tmp/ccpCzC8b.s:668    .text.__ll_clear_aton_owner:00000000 $t
     /tmp/ccpCzC8b.s:673    .text.__ll_clear_aton_owner:00000000 __ll_clear_aton_owner
     /tmp/ccpCzC8b.s:728    .text.__ll_clear_aton_owner:00000040 $d
     /tmp/ccpCzC8b.s:3685   .rodata.__func__.12:00000000 __func__.12
     /tmp/ccpCzC8b.s:745    .text.__LL_ATON_RT_Start_AtoNN_Epoch:00000000 $t
     /tmp/ccpCzC8b.s:750    .text.__LL_ATON_RT_Start_AtoNN_Epoch:00000000 __LL_ATON_RT_Start_AtoNN_Epoch
     /tmp/ccpCzC8b.s:799    .text.__LL_ATON_RT_Start_AtoNN_Epoch:00000038 $d
     /tmp/ccpCzC8b.s:3709   .rodata.__func__.8:00000000 __func__.8
     /tmp/ccpCzC8b.s:811    .text.__LL_ATON_RT_SetWaitMask:00000000 $t
     /tmp/ccpCzC8b.s:816    .text.__LL_ATON_RT_SetWaitMask:00000000 __LL_ATON_RT_SetWaitMask
     /tmp/ccpCzC8b.s:863    .text.__LL_ATON_RT_SetWaitMask:00000034 $d
     /tmp/ccpCzC8b.s:3721   .rodata.__func__.6:00000000 __func__.6
     /tmp/ccpCzC8b.s:891    .text.__LL_ATON_RT_RetFromLibEpochBlockArray:00000000 $t
     /tmp/ccpCzC8b.s:896    .text.__LL_ATON_RT_RetFromLibEpochBlockArray:00000000 __LL_ATON_RT_RetFromLibEpochBlockArray
     /tmp/ccpCzC8b.s:1067   .text.__LL_ATON_RT_RetFromLibEpochBlockArray:000000fc $d
     /tmp/ccpCzC8b.s:3697   .rodata.__func__.10:00000000 __func__.10
     /tmp/ccpCzC8b.s:1079   .text.dump_dma_state:00000000 $t
     /tmp/ccpCzC8b.s:1085   .text.dump_dma_state:00000000 dump_dma_state
     /tmp/ccpCzC8b.s:1111   .bss.__ll_current_aton_ip_owner:00000000 $d
     /tmp/ccpCzC8b.s:1118   .bss.__ll_current_wait_mask:00000000 $d
     /tmp/ccpCzC8b.s:1124   .bss.ll_aton_init_deinit_trace:00000000 $d
     /tmp/ccpCzC8b.s:1127   .bss.ll_aton_init_deinit_trace:00000000 ll_aton_init_deinit_trace
ARM GAS  /tmp/ccpCzC8b.s 			page 174


     /tmp/ccpCzC8b.s:1130   .text.__LL_ATON_RT_CntEpochBlocks:00000000 $t
     /tmp/ccpCzC8b.s:1135   .text.__LL_ATON_RT_CntEpochBlocks:00000000 __LL_ATON_RT_CntEpochBlocks
     /tmp/ccpCzC8b.s:1206   .text.__LL_ATON_RT_ExecStartEpochBlock:00000000 $t
     /tmp/ccpCzC8b.s:1211   .text.__LL_ATON_RT_ExecStartEpochBlock:00000000 __LL_ATON_RT_ExecStartEpochBlock
     /tmp/ccpCzC8b.s:1429   .text.__LL_ATON_RT_ExecStartEpochBlock:0000013c $d
     /tmp/ccpCzC8b.s:3703   .rodata.__func__.9:00000000 __func__.9
     /tmp/ccpCzC8b.s:1449   .text.__LL_ATON_RT_ExecEndEpochBlock:00000000 $t
     /tmp/ccpCzC8b.s:1454   .text.__LL_ATON_RT_ExecEndEpochBlock:00000000 __LL_ATON_RT_ExecEndEpochBlock
     /tmp/ccpCzC8b.s:1689   .text.__LL_ATON_RT_ExecEndEpochBlock:0000015c $d
     /tmp/ccpCzC8b.s:3739   .rodata.__func__.3:00000000 __func__.3
     /tmp/ccpCzC8b.s:1705   .text.__LL_ATON_RT_DetermineNextEpochBlock:00000000 $t
     /tmp/ccpCzC8b.s:1710   .text.__LL_ATON_RT_DetermineNextEpochBlock:00000000 __LL_ATON_RT_DetermineNextEpochBlock
     /tmp/ccpCzC8b.s:1835   .text.__LL_ATON_RT_DetermineNextEpochBlock:000000a8 $d
     /tmp/ccpCzC8b.s:3661   .rodata.__func__.16:00000000 __func__.16
     /tmp/ccpCzC8b.s:1844   .text.__LL_ATON_RT_GetWaitMask:00000000 $t
     /tmp/ccpCzC8b.s:1849   .text.__LL_ATON_RT_GetWaitMask:00000000 __LL_ATON_RT_GetWaitMask
     /tmp/ccpCzC8b.s:1897   .text.__LL_ATON_RT_Init_Network:00000000 $t
     /tmp/ccpCzC8b.s:1902   .text.__LL_ATON_RT_Init_Network:00000000 __LL_ATON_RT_Init_Network
     /tmp/ccpCzC8b.s:2017   .text.LL_ATON_RT_SetRuntimeCallback:00000000 $t
     /tmp/ccpCzC8b.s:2023   .text.LL_ATON_RT_SetRuntimeCallback:00000000 LL_ATON_RT_SetRuntimeCallback
     /tmp/ccpCzC8b.s:2056   .text.LL_ATON_RT_SetRuntimeCallback:0000001c $d
     /tmp/ccpCzC8b.s:2061   .text.LL_ATON_RT_SetEpochCallback:00000000 $t
     /tmp/ccpCzC8b.s:2067   .text.LL_ATON_RT_SetEpochCallback:00000000 LL_ATON_RT_SetEpochCallback
     /tmp/ccpCzC8b.s:2109   .text.LL_ATON_RT_SetEpochCallback:0000002c $d
     /tmp/ccpCzC8b.s:3667   .rodata.__func__.15:00000000 __func__.15
     /tmp/ccpCzC8b.s:2116   .text.LL_ATON_RT_SetNetworkCallback:00000000 $t
     /tmp/ccpCzC8b.s:2122   .text.LL_ATON_RT_SetNetworkCallback:00000000 LL_ATON_RT_SetNetworkCallback
     /tmp/ccpCzC8b.s:2164   .text.LL_ATON_RT_SetNetworkCallback:0000002c $d
     /tmp/ccpCzC8b.s:3673   .rodata.__func__.14:00000000 __func__.14
     /tmp/ccpCzC8b.s:2179   .text.LL_ATON_RT_Init_Network:00000000 $t
     /tmp/ccpCzC8b.s:2185   .text.LL_ATON_RT_Init_Network:00000000 LL_ATON_RT_Init_Network
     /tmp/ccpCzC8b.s:2266   .text.LL_ATON_RT_Init_Network:00000064 $d
     /tmp/ccpCzC8b.s:3679   .rodata.__func__.13:00000000 __func__.13
     /tmp/ccpCzC8b.s:2274   .text.LL_ATON_RT_DeInit_Network:00000000 $t
     /tmp/ccpCzC8b.s:2280   .text.LL_ATON_RT_DeInit_Network:00000000 LL_ATON_RT_DeInit_Network
     /tmp/ccpCzC8b.s:2380   .text.LL_ATON_RT_DeInit_Network:00000078 $d
     /tmp/ccpCzC8b.s:2385   .text.LL_ATON_RT_Reset_Network:00000000 $t
     /tmp/ccpCzC8b.s:2391   .text.LL_ATON_RT_Reset_Network:00000000 LL_ATON_RT_Reset_Network
     /tmp/ccpCzC8b.s:2424   .text.LL_ATON_RT_RuntimeInit:00000000 $t
     /tmp/ccpCzC8b.s:2430   .text.LL_ATON_RT_RuntimeInit:00000000 LL_ATON_RT_RuntimeInit
     /tmp/ccpCzC8b.s:2544   .text.LL_ATON_RT_RuntimeInit:000000ac $d
     /tmp/ccpCzC8b.s:2552   .text.LL_ATON_RT_RuntimeDeInit:00000000 $t
     /tmp/ccpCzC8b.s:2558   .text.LL_ATON_RT_RuntimeDeInit:00000000 LL_ATON_RT_RuntimeDeInit
     /tmp/ccpCzC8b.s:2605   .text.LL_ATON_RT_RuntimeDeInit:00000038 $d
     /tmp/ccpCzC8b.s:2619   .text.LL_ATON_RT_RunEpochBlock:00000000 $t
     /tmp/ccpCzC8b.s:2625   .text.LL_ATON_RT_RunEpochBlock:00000000 LL_ATON_RT_RunEpochBlock
     /tmp/ccpCzC8b.s:2906   .text.LL_ATON_RT_RunEpochBlock:0000019c $d
     /tmp/ccpCzC8b.s:3691   .rodata.__func__.11:00000000 __func__.11
     /tmp/ccpCzC8b.s:2962   .text.__LL_ATON_RT_IrqErr:00000000 $t
     /tmp/ccpCzC8b.s:2967   .text.__LL_ATON_RT_IrqErr:00000000 __LL_ATON_RT_IrqErr
     /tmp/ccpCzC8b.s:3176   .text.__LL_ATON_RT_IrqErr:00000138 $d
     /tmp/ccpCzC8b.s:3745   .rodata.__func__.2:00000000 __func__.2
     /tmp/ccpCzC8b.s:3202   .text.__LL_ATON_RT_IrqEpochBlock:00000000 $t
     /tmp/ccpCzC8b.s:3207   .text.__LL_ATON_RT_IrqEpochBlock:00000000 __LL_ATON_RT_IrqEpochBlock
     /tmp/ccpCzC8b.s:3318   .text.__LL_ATON_RT_IrqEpochBlock:00000084 $d
     /tmp/ccpCzC8b.s:3324   .text.__LL_ATON_RT_IrqEpochBlob:00000000 $t
     /tmp/ccpCzC8b.s:3329   .text.__LL_ATON_RT_IrqEpochBlob:00000000 __LL_ATON_RT_IrqEpochBlob
ARM GAS  /tmp/ccpCzC8b.s 			page 175


     /tmp/ccpCzC8b.s:3433   .text.__LL_ATON_RT_IrqEpochBlob:00000080 $d
     /tmp/ccpCzC8b.s:3757   .rodata.__func__.0:00000000 __func__.0
     /tmp/ccpCzC8b.s:3447   .text.NPU0_IRQHandler:00000000 $t
     /tmp/ccpCzC8b.s:3453   .text.NPU0_IRQHandler:00000000 NPU0_IRQHandler
     /tmp/ccpCzC8b.s:3646   .text.NPU0_IRQHandler:00000100 $d
     /tmp/ccpCzC8b.s:3751   .rodata.__func__.1:00000000 __func__.1
     /tmp/ccpCzC8b.s:3658   .rodata.__func__.16:00000000 $d
     /tmp/ccpCzC8b.s:3664   .rodata.__func__.15:00000000 $d
     /tmp/ccpCzC8b.s:3670   .rodata.__func__.14:00000000 $d
     /tmp/ccpCzC8b.s:3676   .rodata.__func__.13:00000000 $d
     /tmp/ccpCzC8b.s:3682   .rodata.__func__.12:00000000 $d
     /tmp/ccpCzC8b.s:3688   .rodata.__func__.11:00000000 $d
     /tmp/ccpCzC8b.s:3694   .rodata.__func__.10:00000000 $d
     /tmp/ccpCzC8b.s:3700   .rodata.__func__.9:00000000 $d
     /tmp/ccpCzC8b.s:3706   .rodata.__func__.8:00000000 $d
     /tmp/ccpCzC8b.s:3712   .rodata.__func__.7:00000000 $d
     /tmp/ccpCzC8b.s:3718   .rodata.__func__.6:00000000 $d
     /tmp/ccpCzC8b.s:3724   .rodata.__func__.5:00000000 $d
     /tmp/ccpCzC8b.s:3730   .rodata.__func__.4:00000000 $d
     /tmp/ccpCzC8b.s:3736   .rodata.__func__.3:00000000 $d
     /tmp/ccpCzC8b.s:3742   .rodata.__func__.2:00000000 $d
     /tmp/ccpCzC8b.s:3748   .rodata.__func__.1:00000000 $d
     /tmp/ccpCzC8b.s:3754   .rodata.__func__.0:00000000 $d
                           .group:00000000 wm4.0.2a10773746a5c5ebb5552f50e466f80b
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.newlib.h.27.4b972ceed5d01f491020c20f1e546cab
                           .group:00000000 wm4.ieeefp.h.77.bd5feb87d9990dd328793ced294f6a87
                           .group:00000000 wm4.features.h.22.9dfb1293666eb4caf24cccb81c86a551
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._ansi.h.8.aeadd4934928258a76627d21910677e3
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.stddef.h.267.6dda48f8b0edf141523347999dd9ec79
                           .group:00000000 wm4.inttypes.h.28.684aa7736e7ecc9a6ffc44acc61c7a90
                           .group:00000000 wm4.stddef.h.39.9af043fe601e315768567300ad642a8e
                           .group:00000000 wm4.cdefs.h.49.70fc7af612f78ddcace70fdd90b5623b
                           .group:00000000 wm4.syslimits.h.34.de5cbd310098bc5895998b6bde577ed2
                           .group:00000000 wm4.limits.h.9.70fb0ada6f71b16202a66baaa6d8ea70
                           .group:00000000 wm4.limits.h.60.56a1ae353e2028a24298ec6463b8b593
                           .group:00000000 wm4.stdbool.h.29.c08aa3eec75cf5b9b5003883f43253f0
                           .group:00000000 wm4.assert.h.11.db24e541f16414db224bf986d21017e2
                           .group:00000000 wm4.errno.h.2.ba016d646105af6cad23be83630b6a3f
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.6f8e08a347b1cff664332fa350bfceb3
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.18.25503cdc8b7e55dd0d6ea7b3e5af7a03
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.78.6b87466b04591b1f1cb88c14fdf2ba9e
                           .group:00000000 wm4.errno.h.18.87873c1c5b242e8a4fdc43daa9aad824
                           .group:00000000 wm4.stdio.h.27.3fc80220048df77954e38daec3bb9670
                           .group:00000000 wm4.stddef.h.158.eec8bf00b5213f43d095cb984c5f22e3
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.stdio.h.47.dc31ec4674d7bcb103c9f08809549f45
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.87.a1e20d2651f9bfb66e51bfbe849db00a
ARM GAS  /tmp/ccpCzC8b.s 			page 176


                           .group:00000000 wm4.ll_aton_util.h.34.9098eaa90d3d72b819973556e3e5fe44
                           .group:00000000 wm4.assert.h.11.d99a111e320bc5106fc4046225782672
                           .group:00000000 wm4.ll_aton_attributes.h.20.26d469460cb32db5740effdc8cc403f3
                           .group:00000000 wm4.ll_aton_config.h.20.79eb8be0291ee9086e6be08969d61846
                           .group:00000000 wm4.FreeRTOS.h.59.647b1b0da38e4e98108aae13c8abe9ee
                           .group:00000000 wm4.FreeRTOSConfig.h.59.2629c72cff9e6dbe880a2dc225eae516
                           .group:00000000 wm4.FreeRTOS.h.80.7742fabaf5accf3762dc12f7f259a8a0
                           .group:00000000 wm4.projdefs.h.30.55a824156f299c075c33148a9fdadb99
                           .group:00000000 wm4.portmacro.h.30.cbb4b2da41f551c2a9904f0d03a1ce3e
                           .group:00000000 wm4.portmacrocommon.h.30.d5cb67896ab50a95311be7e023da5c4f
                           .group:00000000 wm4.portmacro.h.68.4051ecf710d074fb55b16d91dfebeeaa
                           .group:00000000 wm4.portable.h.61.d557c57974d490f056246a26cdcddd6c
                           .group:00000000 wm4.mpu_wrappers.h.30.ccc5f1a6903f941a88c268f5f62af3fe
                           .group:00000000 wm4.portable.h.189.522b8bd52a171d3fd1432ef06d0caa63
                           .group:00000000 wm4.FreeRTOS.h.102.fb871f3e464d99c5a57b3115545a02ad
                           .group:00000000 wm4.list.h.59.bce6419520cd4f5f98779a1530bf2118
                           .group:00000000 wm4.task.h.56.84290139c73b47f5b9aac361361a2a31
                           .group:00000000 wm4.queue.h.68.219f47fba8b59640449b84d04c5bd6d8
                           .group:00000000 wm4.semphr.h.40.c1a9c6f5bf0feb4da0b6a45d234a79d0
                           .group:00000000 wm4.ll_aton_platform.h.20.06ded592ee586a6abb6019a90ebd54df
                           .group:00000000 wm4.stm32n6xx_hal_conf.h.21.004a06df6e15ac197e03f723792da58a
                           .group:00000000 wm4.arm_cmse.h.103.a0d15a79c4c9a67da8d5831704d7248e
                           .group:00000000 wm4.stm32n6xx.h.34.80585dd08aa426c932f6311fdb7386da
                           .group:00000000 wm4.stm32n657xx.h.26.acd272cb67318cc1a4791ce2f0720ca6
                           .group:00000000 wm4.cmsis_version.h.32.0ac195c83bb4537824e6ad1c47474b79
                           .group:00000000 wm4.core_cm55.h.68.832d5cf835639cc0d28219c3d2867330
                           .group:00000000 wm4.cmsis_gcc.h.26.7a5fd1a99dbedde687044a4433ab3e15
                           .group:00000000 wm4.core_cm55.h.196.52e437a270752da561676e507b35baeb
                           .group:00000000 wm4.mpu_armv8.h.32.9d72426c8e2b47753456dcb84802c5b3
                           .group:00000000 wm4.pmu_armv8.h.32.eaa95f88a71b29390b135fd81c071b6b
                           .group:00000000 wm4.core_cm55.h.4411.860dad8650880893dd57b815844f7186
                           .group:00000000 wm4.cachel1_armv7.h.32.abd77761a989e008b0c60891114a33c7
                           .group:00000000 wm4.stm32n657xx.h.575.1c2a5e6bedffc6f9083dcc857bc6d09d
                           .group:00000000 wm4.stm32n6xx.h.114.5cf793d8af485e14f110e3e24bde1aa5
                           .group:00000000 wm4.stm32_hal_legacy.h.22.87fb12bf5a1a1e00fc134f22bc9aa8c4
                           .group:00000000 wm4.math.h.13.47cfc34cae8a1153323939c4d32cf7c2
                           .group:00000000 wm4.stm32n6xx_hal_def.h.63.2cbbf1954826c09c874c4e06e42e8b71
                           .group:00000000 wm4.stm32n6xx_ll_bus.h.38.2366a295ee4cdb04833997d3787fcd2d
                           .group:00000000 wm4.stm32n6xx_ll_rcc.h.21.002e22a16fd7f67dde6dce41e8ba9620
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.194.1cb1283e40f9bebcd3fba2a9a961838e
                           .group:00000000 wm4.stm32n6xx_hal_rcc_ex.h.21.79aa32178dfef625fbd20d362449acfa
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.4359.3f0b7ad33826d95438602c9aebc08af9
                           .group:00000000 wm4.stm32n6xx_hal_gpio.h.21.89d54af663b98eb8fc098192053f7eeb
                           .group:00000000 wm4.stm32n6xx_hal_gpio_ex.h.22.4acb2e3511a98bb48b81cfc8e09fd59e
                           .group:00000000 wm4.stm32n6xx_hal_rif.h.21.424d0bafb874a777dee3742a22e13037
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.21.61e48c5c2e8d25d22177834b232fe45c
                           .group:00000000 wm4.stm32n6xx_hal_dma_ex.h.21.66e597beb090a165329d6ccf665e41bc
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.1020.87e2180c009560b617c1f8208140c950
                           .group:00000000 wm4.stm32n6xx_hal_cortex.h.21.f493623cc58f9454ab4eae41e395c5cc
                           .group:00000000 wm4.stm32n6xx_hal_bsec.h.21.61b309e67dd810e28897a01b1b21a97f
                           .group:00000000 wm4.stm32n6xx_hal_dcmipp.h.21.f538bfd785c6469670251ac9bc7af55d
                           .group:00000000 wm4.stm32n6xx_hal_dma2d.h.21.75c8d46cdbb72970123b3f34ae2043d7
                           .group:00000000 wm4.stm32n6xx_hal_exti.h.21.fda87e715ea6b98239ec30171d1df594
                           .group:00000000 wm4.stm32n6xx_hal_gfxmmu.h.21.9784a9103143d48bd3c37389d0e0b8e6
                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.21.3f483626ff64c5bf027265bb2e1d1331
                           .group:00000000 wm4.stm32n6xx_hal_i2c_ex.h.21.79e9196c22282cdaf6b4047893638c45
                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.741.1084702632703acc669e4282b3043372
ARM GAS  /tmp/ccpCzC8b.s 			page 177


                           .group:00000000 wm4.stm32n6xx_hal_icache.h.21.194b4ec6e76f32b14f65c85616854850
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.21.ae1eb09930e7e550e48e418ac5849e4d
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.1002.b13ede7fc94ed5ad1c6768a157d2149a
                           .group:00000000 wm4.stm32n6xx_ll_usb.h.21.d518a5d97876c2ff49040c20a2c4a120
                           .group:00000000 wm4.stm32n6xx_hal_pcd.h.155.27040aac6844effe2af8c180caf1dd2e
                           .group:00000000 wm4.stm32n6xx_hal_pwr.h.21.cdb73e4869c3fed3fc84f901ec0e5f0a
                           .group:00000000 wm4.stm32n6xx_hal_pwr_ex.h.21.1a673224a58b0c1e5fad8eeda6514208
                           .group:00000000 wm4.stm32n6xx_hal_ramcfg.h.21.a62dfbb4d2c14e9a8c634a215e37bd3d
                           .group:00000000 wm4.stm32n6xx_hal_spi.h.21.9f810303326e2d91749800e9911f8e4d
                           .group:00000000 wm4.stm32n6xx_hal_spi.h.906.93ec0695066db4253cdbcb7d84358a0b
                           .group:00000000 wm4.stm32n6xx_hal_tim.h.21.839dd2b2a70382fb2c44f8f293a84d5f
                           .group:00000000 wm4.stm32n6xx_hal_tim_ex.h.21.e372d5ac63c13441211ea4ecbd353150
                           .group:00000000 wm4.stm32n6xx_hal_uart.h.21.230f549bfa0d5ebfd77bfb311b2aca15
                           .group:00000000 wm4.stm32n6xx_hal_uart_ex.h.21.a0d5511e1d0703b7b5278c8f5472b96d
                           .group:00000000 wm4.stm32n6xx_hal_xspi.h.21.e17898be2073b6b6b19faf30b4e304e9
                           .group:00000000 wm4.stm32n6xx_hal_cacheaxi.h.21.7c3375b7903ec42376e4883320997f74
                           .group:00000000 wm4.stm32n6xx_hal_gpu2d.h.21.48d0249122abad294a630c39cc4ebaed
                           .group:00000000 wm4.stm32n6xx_hal.h.81.5e59143eba07faca3e9aeaa5470826c8
                           .group:00000000 wm4.ll_aton_platform.h.288.664a74b8c5792a861b3d52bd39f4a693
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.ATON.h.37.dcee5f05b79f32d0e17b499095b5b6b7
                           .group:00000000 wm4.ll_aton_rcompat.h.22.b2bd0d777466a5ac720f3b2429c5fea7
                           .group:00000000 wm4.ll_aton_platform.h.383.f09ccd502bb682b863f991d963ee7462
                           .group:00000000 wm4.ll_aton_osal_freertos.h.62.85a065f77def7f6fef26149f92fe1378
                           .group:00000000 wm4.ll_aton_osal.h.116.bc018513feb9b28713cf2afc78ec679b
                           .group:00000000 wm4.ll_aton.h.44.5685a802724af92628aa008d262f8f6e
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.ll_aton_rt_user_api.h.71.e6b7f8d03b2c998f838260ad3cb6cd40

UNDEFINED SYMBOLS
__assert_func
LL_EpochCtrl_Init
LL_ATON_DisableClock
LL_ATON_Init
aton_osal_freertos_init
aton_osal_freertos_deinit
LL_ATON_DeInit
printf
puts
aton_osal_freertos_signal_event
