<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>agpreg.h source code [netbsd/sys/dev/pci/agpreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/agpreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='agpreg.h.html'>agpreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: agpreg.h,v 1.24 2017/02/27 14:13:56 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2000 Doug Rabson</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="17">17</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="18">18</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="19">19</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="20">20</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="21">21</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="22">22</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="23">23</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="24">24</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="25">25</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="26">26</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="27">27</th><td><i> *</i></td></tr>
<tr><th id="28">28</th><td><i> *	$FreeBSD: src/sys/pci/agpreg.h,v 1.3 2000/07/12 10:13:04 dfr Exp $</i></td></tr>
<tr><th id="29">29</th><td><i> */</i></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#<span data-ppcond="31">ifndef</span> <span class="macro" data-ref="_M/_PCI_AGPREG_H_">_PCI_AGPREG_H_</span></u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/_PCI_AGPREG_H_" data-ref="_M/_PCI_AGPREG_H_">_PCI_AGPREG_H_</dfn></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/*</i></td></tr>
<tr><th id="35">35</th><td><i> * Offsets for various AGP configuration registers.</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/AGP_APBASE" data-ref="_M/AGP_APBASE">AGP_APBASE</dfn>		0x10</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i>/*</i></td></tr>
<tr><th id="40">40</th><td><i> * Config registers for Intel AGP chipsets.</i></td></tr>
<tr><th id="41">41</th><td><i> */</i></td></tr>
<tr><th id="42">42</th><td><i>/* i845/855PM */</i></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/AGP_I845_AGPMISC" data-ref="_M/AGP_I845_AGPMISC">AGP_I845_AGPMISC</dfn>	0x51</u></td></tr>
<tr><th id="44">44</th><td><u># define <dfn class="macro" id="_M/AGPMISC_AAGN" data-ref="_M/AGPMISC_AAGN">AGPMISC_AAGN</dfn>		(1U &lt;&lt; 1)  /* Aperture AccessEN */</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><i>/* i840/850/850E */</i></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/AGP_I840_MCHCFG" data-ref="_M/AGP_I840_MCHCFG">AGP_I840_MCHCFG</dfn>		0x50</u></td></tr>
<tr><th id="48">48</th><td><u># define <dfn class="macro" id="_M/MCHCFG_AAGN" data-ref="_M/MCHCFG_AAGN">MCHCFG_AAGN</dfn>		(1U &lt;&lt; 9)  /* Aperture AccessEN */</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i>/* i82443LX/BX/GX */</i></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/AGP_INTEL_NBXCFG" data-ref="_M/AGP_INTEL_NBXCFG">AGP_INTEL_NBXCFG</dfn>	0x50</u></td></tr>
<tr><th id="52">52</th><td><u># define <dfn class="macro" id="_M/NBXCFG_APAE" data-ref="_M/NBXCFG_APAE">NBXCFG_APAE</dfn>		(1U &lt;&lt; 10) /* AGPtoPCI AccessDIS */</u></td></tr>
<tr><th id="53">53</th><td><u># define <dfn class="macro" id="_M/NBXCFG_AAGN" data-ref="_M/NBXCFG_AAGN">NBXCFG_AAGN</dfn>		(1U &lt;&lt; 9)  /* Aperture AccessEN */</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i>/* Error Status for i8XX Chipset */</i></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/AGP_INTEL_I8XX_ERRSTS" data-ref="_M/AGP_INTEL_I8XX_ERRSTS">AGP_INTEL_I8XX_ERRSTS</dfn>	0xc8</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i>/* Common register */</i></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/AGP_INTEL_ERRSTS" data-ref="_M/AGP_INTEL_ERRSTS">AGP_INTEL_ERRSTS</dfn>	0x90 /* bytes at 0x91 and 0x92, not i8XX */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/AGP_INTEL_AGPCMD" data-ref="_M/AGP_INTEL_AGPCMD">AGP_INTEL_AGPCMD</dfn>	0xa8</u></td></tr>
<tr><th id="61">61</th><td><u># define <dfn class="macro" id="_M/AGPCMD_SBA" data-ref="_M/AGPCMD_SBA">AGPCMD_SBA</dfn>		(1U &lt;&lt; 9)</u></td></tr>
<tr><th id="62">62</th><td><u># define <dfn class="macro" id="_M/AGPCMD_AGPEN" data-ref="_M/AGPCMD_AGPEN">AGPCMD_AGPEN</dfn>		(1U &lt;&lt; 8)</u></td></tr>
<tr><th id="63">63</th><td><u># define <dfn class="macro" id="_M/AGPCMD_FWEN" data-ref="_M/AGPCMD_FWEN">AGPCMD_FWEN</dfn>		(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="64">64</th><td><u># define <dfn class="macro" id="_M/AGPCMD_RATE_1X" data-ref="_M/AGPCMD_RATE_1X">AGPCMD_RATE_1X</dfn>		(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="65">65</th><td><u># define <dfn class="macro" id="_M/AGPCMD_RATE_2X" data-ref="_M/AGPCMD_RATE_2X">AGPCMD_RATE_2X</dfn>		(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="66">66</th><td><u># define <dfn class="macro" id="_M/AGPCMD_RATE_4X" data-ref="_M/AGPCMD_RATE_4X">AGPCMD_RATE_4X</dfn>		(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/AGP_INTEL_AGPCTRL" data-ref="_M/AGP_INTEL_AGPCTRL">AGP_INTEL_AGPCTRL</dfn>	0xb0</u></td></tr>
<tr><th id="69">69</th><td><u># define <dfn class="macro" id="_M/AGPCTRL_AGPRSE" data-ref="_M/AGPCTRL_AGPRSE">AGPCTRL_AGPRSE</dfn>		(1U &lt;&lt; 13) /* AGPRSE (82443 only)*/</u></td></tr>
<tr><th id="70">70</th><td><u># define <dfn class="macro" id="_M/AGPCTRL_GTLB" data-ref="_M/AGPCTRL_GTLB">AGPCTRL_GTLB</dfn>		(1U &lt;&lt; 7)  /* GTLB EN */</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/AGP_INTEL_APSIZE" data-ref="_M/AGP_INTEL_APSIZE">AGP_INTEL_APSIZE</dfn>	0xb4</u></td></tr>
<tr><th id="73">73</th><td><u># define <dfn class="macro" id="_M/APSIZE_MASK" data-ref="_M/APSIZE_MASK">APSIZE_MASK</dfn>		0x3f</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/AGP_INTEL_ATTBASE" data-ref="_M/AGP_INTEL_ATTBASE">AGP_INTEL_ATTBASE</dfn>	0xb8</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>/*</i></td></tr>
<tr><th id="78">78</th><td><i> * Config offsets for VIA AGP 2.x chipsets.</i></td></tr>
<tr><th id="79">79</th><td><i> */</i></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/AGP_VIA_GARTCTRL" data-ref="_M/AGP_VIA_GARTCTRL">AGP_VIA_GARTCTRL</dfn>	0x80</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/AGP_VIA_APSIZE" data-ref="_M/AGP_VIA_APSIZE">AGP_VIA_APSIZE</dfn>		0x84</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/AGP_VIA_ATTBASE" data-ref="_M/AGP_VIA_ATTBASE">AGP_VIA_ATTBASE</dfn>		0x88</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><i>/*</i></td></tr>
<tr><th id="85">85</th><td><i> * Config offsets for VIA AGP 3.0 chipsets.</i></td></tr>
<tr><th id="86">86</th><td><i> */</i></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/AGP3_VIA_GARTCTRL" data-ref="_M/AGP3_VIA_GARTCTRL">AGP3_VIA_GARTCTRL</dfn>	0x90</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/AGP3_VIA_APSIZE" data-ref="_M/AGP3_VIA_APSIZE">AGP3_VIA_APSIZE</dfn>		0x94</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/AGP3_VIA_ATTBASE" data-ref="_M/AGP3_VIA_ATTBASE">AGP3_VIA_ATTBASE</dfn>	0x98</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/AGP_VIA_AGPSEL" data-ref="_M/AGP_VIA_AGPSEL">AGP_VIA_AGPSEL</dfn>		0xfc</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><i>/*</i></td></tr>
<tr><th id="93">93</th><td><i> * Config offsets for SiS AGP chipsets.</i></td></tr>
<tr><th id="94">94</th><td><i> */</i></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/AGP_SIS_ATTBASE" data-ref="_M/AGP_SIS_ATTBASE">AGP_SIS_ATTBASE</dfn>		0x90</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/AGP_SIS_WINCTRL" data-ref="_M/AGP_SIS_WINCTRL">AGP_SIS_WINCTRL</dfn>		0x94</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/AGP_SIS_TLBCTRL" data-ref="_M/AGP_SIS_TLBCTRL">AGP_SIS_TLBCTRL</dfn>		0x97</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/AGP_SIS_TLBFLUSH" data-ref="_M/AGP_SIS_TLBFLUSH">AGP_SIS_TLBFLUSH</dfn>	0x98</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i>/*</i></td></tr>
<tr><th id="101">101</th><td><i> * Config offsets for Ali AGP chipsets.</i></td></tr>
<tr><th id="102">102</th><td><i> */</i></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/AGP_ALI_AGPCTRL" data-ref="_M/AGP_ALI_AGPCTRL">AGP_ALI_AGPCTRL</dfn>		0xb8</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/AGP_ALI_ATTBASE" data-ref="_M/AGP_ALI_ATTBASE">AGP_ALI_ATTBASE</dfn>		0xbc</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/AGP_ALI_TLBCTRL" data-ref="_M/AGP_ALI_TLBCTRL">AGP_ALI_TLBCTRL</dfn>		0xc0</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i>/*</i></td></tr>
<tr><th id="108">108</th><td><i> * Config offsets for the AMD 751 chipset.</i></td></tr>
<tr><th id="109">109</th><td><i> */</i></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_REGISTERS" data-ref="_M/AGP_AMD751_REGISTERS">AGP_AMD751_REGISTERS</dfn>	0x14</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_APCTRL" data-ref="_M/AGP_AMD751_APCTRL">AGP_AMD751_APCTRL</dfn>	0xac</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_MODECTRL" data-ref="_M/AGP_AMD751_MODECTRL">AGP_AMD751_MODECTRL</dfn>	0xb0</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_MODECTRL_SYNEN" data-ref="_M/AGP_AMD751_MODECTRL_SYNEN">AGP_AMD751_MODECTRL_SYNEN</dfn>	0x80</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_MODECTRL2" data-ref="_M/AGP_AMD751_MODECTRL2">AGP_AMD751_MODECTRL2</dfn>	0xb2</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_MODECTRL2_G1LM" data-ref="_M/AGP_AMD751_MODECTRL2_G1LM">AGP_AMD751_MODECTRL2_G1LM</dfn>	0x01</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_MODECTRL2_GPDCE" data-ref="_M/AGP_AMD751_MODECTRL2_GPDCE">AGP_AMD751_MODECTRL2_GPDCE</dfn>	0x02</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_MODECTRL2_NGSE" data-ref="_M/AGP_AMD751_MODECTRL2_NGSE">AGP_AMD751_MODECTRL2_NGSE</dfn>	0x08</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><i>/*</i></td></tr>
<tr><th id="120">120</th><td><i> * Memory mapped register offsets for AMD 751 chipset.</i></td></tr>
<tr><th id="121">121</th><td><i> */</i></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_CAPS" data-ref="_M/AGP_AMD751_CAPS">AGP_AMD751_CAPS</dfn>		0x00</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_CAPS_EHI" data-ref="_M/AGP_AMD751_CAPS_EHI">AGP_AMD751_CAPS_EHI</dfn>		0x0800</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_CAPS_P2P" data-ref="_M/AGP_AMD751_CAPS_P2P">AGP_AMD751_CAPS_P2P</dfn>		0x0400</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_CAPS_MPC" data-ref="_M/AGP_AMD751_CAPS_MPC">AGP_AMD751_CAPS_MPC</dfn>		0x0200</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_CAPS_VBE" data-ref="_M/AGP_AMD751_CAPS_VBE">AGP_AMD751_CAPS_VBE</dfn>		0x0100</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_CAPS_REV" data-ref="_M/AGP_AMD751_CAPS_REV">AGP_AMD751_CAPS_REV</dfn>		0x00ff</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_STATUS" data-ref="_M/AGP_AMD751_STATUS">AGP_AMD751_STATUS</dfn>	0x02</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_STATUS_P2PS" data-ref="_M/AGP_AMD751_STATUS_P2PS">AGP_AMD751_STATUS_P2PS</dfn>		0x0800</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_STATUS_GCS" data-ref="_M/AGP_AMD751_STATUS_GCS">AGP_AMD751_STATUS_GCS</dfn>		0x0400</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_STATUS_MPS" data-ref="_M/AGP_AMD751_STATUS_MPS">AGP_AMD751_STATUS_MPS</dfn>		0x0200</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_STATUS_VBES" data-ref="_M/AGP_AMD751_STATUS_VBES">AGP_AMD751_STATUS_VBES</dfn>		0x0100</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_STATUS_P2PE" data-ref="_M/AGP_AMD751_STATUS_P2PE">AGP_AMD751_STATUS_P2PE</dfn>		0x0008</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_STATUS_GCE" data-ref="_M/AGP_AMD751_STATUS_GCE">AGP_AMD751_STATUS_GCE</dfn>		0x0004</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_STATUS_VBEE" data-ref="_M/AGP_AMD751_STATUS_VBEE">AGP_AMD751_STATUS_VBEE</dfn>		0x0001</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_ATTBASE" data-ref="_M/AGP_AMD751_ATTBASE">AGP_AMD751_ATTBASE</dfn>	0x04</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD751_TLBCTRL" data-ref="_M/AGP_AMD751_TLBCTRL">AGP_AMD751_TLBCTRL</dfn>	0x0c</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i>/*</i></td></tr>
<tr><th id="140">140</th><td><i> * Config registers for i810 device 0</i></td></tr>
<tr><th id="141">141</th><td><i> */</i></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_SMRAM" data-ref="_M/AGP_I810_SMRAM">AGP_I810_SMRAM</dfn>		0x70</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_SMRAM_GMS" data-ref="_M/AGP_I810_SMRAM_GMS">AGP_I810_SMRAM_GMS</dfn>		0xc0</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_SMRAM_GMS_DISABLED" data-ref="_M/AGP_I810_SMRAM_GMS_DISABLED">AGP_I810_SMRAM_GMS_DISABLED</dfn>	0x00</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_SMRAM_GMS_ENABLED_0" data-ref="_M/AGP_I810_SMRAM_GMS_ENABLED_0">AGP_I810_SMRAM_GMS_ENABLED_0</dfn>	0x40</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_SMRAM_GMS_ENABLED_512" data-ref="_M/AGP_I810_SMRAM_GMS_ENABLED_512">AGP_I810_SMRAM_GMS_ENABLED_512</dfn>	0x80</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_SMRAM_GMS_ENABLED_1024" data-ref="_M/AGP_I810_SMRAM_GMS_ENABLED_1024">AGP_I810_SMRAM_GMS_ENABLED_1024</dfn>	0xc0</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_MISCC" data-ref="_M/AGP_I810_MISCC">AGP_I810_MISCC</dfn>		0x72</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/AGP_I810_MISCC_WINSIZE" data-ref="_M/AGP_I810_MISCC_WINSIZE">AGP_I810_MISCC_WINSIZE</dfn>		0x0001</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_MISCC_WINSIZE_64" data-ref="_M/AGP_I810_MISCC_WINSIZE_64">AGP_I810_MISCC_WINSIZE_64</dfn>	0x0000</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_MISCC_WINSIZE_32" data-ref="_M/AGP_I810_MISCC_WINSIZE_32">AGP_I810_MISCC_WINSIZE_32</dfn>	0x0001</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_MISCC_PLCK" data-ref="_M/AGP_I810_MISCC_PLCK">AGP_I810_MISCC_PLCK</dfn>		0x0008</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_MISCC_PLCK_UNLOCKED" data-ref="_M/AGP_I810_MISCC_PLCK_UNLOCKED">AGP_I810_MISCC_PLCK_UNLOCKED</dfn>	0x0000</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_MISCC_PLCK_LOCKED" data-ref="_M/AGP_I810_MISCC_PLCK_LOCKED">AGP_I810_MISCC_PLCK_LOCKED</dfn>	0x0008</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_MISCC_WPTC" data-ref="_M/AGP_I810_MISCC_WPTC">AGP_I810_MISCC_WPTC</dfn>		0x0030</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_MISCC_WPTC_NOLIMIT" data-ref="_M/AGP_I810_MISCC_WPTC_NOLIMIT">AGP_I810_MISCC_WPTC_NOLIMIT</dfn>	0x0000</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_MISCC_WPTC_62" data-ref="_M/AGP_I810_MISCC_WPTC_62">AGP_I810_MISCC_WPTC_62</dfn>		0x0010</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_MISCC_WPTC_50" data-ref="_M/AGP_I810_MISCC_WPTC_50">AGP_I810_MISCC_WPTC_50</dfn>		0x0020</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/AGP_I810_MISCC_WPTC_37" data-ref="_M/AGP_I810_MISCC_WPTC_37">AGP_I810_MISCC_WPTC_37</dfn>		0x0030</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_MISCC_RPTC" data-ref="_M/AGP_I810_MISCC_RPTC">AGP_I810_MISCC_RPTC</dfn>		0x00c0</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_MISCC_RPTC_NOLIMIT" data-ref="_M/AGP_I810_MISCC_RPTC_NOLIMIT">AGP_I810_MISCC_RPTC_NOLIMIT</dfn>	0x0000</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_MISCC_RPTC_62" data-ref="_M/AGP_I810_MISCC_RPTC_62">AGP_I810_MISCC_RPTC_62</dfn>		0x0040</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_MISCC_RPTC_50" data-ref="_M/AGP_I810_MISCC_RPTC_50">AGP_I810_MISCC_RPTC_50</dfn>		0x0080</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_MISCC_RPTC_37" data-ref="_M/AGP_I810_MISCC_RPTC_37">AGP_I810_MISCC_RPTC_37</dfn>		0x00c0</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><i>/*</i></td></tr>
<tr><th id="167">167</th><td><i> * Config registers for i810 device 1</i></td></tr>
<tr><th id="168">168</th><td><i> */</i></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_GMADR" data-ref="_M/AGP_I810_GMADR">AGP_I810_GMADR</dfn>		0x10</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_MMADR" data-ref="_M/AGP_I810_MMADR">AGP_I810_MMADR</dfn>		0x14</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><i>/*</i></td></tr>
<tr><th id="173">173</th><td><i> * Memory mapped register offsets for i810 chipset.</i></td></tr>
<tr><th id="174">174</th><td><i> */</i></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_PGTBL_CTL" data-ref="_M/AGP_I810_PGTBL_CTL">AGP_I810_PGTBL_CTL</dfn>	0x2020</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><i class="doc">/**</i></td></tr>
<tr><th id="178">178</th><td><i class="doc"> * This field determines the actual size of the global GTT on the 965</i></td></tr>
<tr><th id="179">179</th><td><i class="doc"> * and G33</i></td></tr>
<tr><th id="180">180</th><td><i class="doc"> */</i></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_PGTBL_SIZE_MASK" data-ref="_M/AGP_I810_PGTBL_SIZE_MASK">AGP_I810_PGTBL_SIZE_MASK</dfn>	0x0000000e</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_PGTBL_SIZE_512KB" data-ref="_M/AGP_I810_PGTBL_SIZE_512KB">AGP_I810_PGTBL_SIZE_512KB</dfn>	(0 &lt;&lt; 1)</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_PGTBL_SIZE_256KB" data-ref="_M/AGP_I810_PGTBL_SIZE_256KB">AGP_I810_PGTBL_SIZE_256KB</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_PGTBL_SIZE_128KB" data-ref="_M/AGP_I810_PGTBL_SIZE_128KB">AGP_I810_PGTBL_SIZE_128KB</dfn>	(2 &lt;&lt; 1)</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_DRT" data-ref="_M/AGP_I810_DRT">AGP_I810_DRT</dfn>			0x3000</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_DRT_UNPOPULATED" data-ref="_M/AGP_I810_DRT_UNPOPULATED">AGP_I810_DRT_UNPOPULATED</dfn>	0x00</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_DRT_POPULATED" data-ref="_M/AGP_I810_DRT_POPULATED">AGP_I810_DRT_POPULATED</dfn>		0x01</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/AGP_I810_GTT" data-ref="_M/AGP_I810_GTT">AGP_I810_GTT</dfn>			0x10000</u></td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><i>/*</i></td></tr>
<tr><th id="191">191</th><td><i> * Config registers for i830MG device 0</i></td></tr>
<tr><th id="192">192</th><td><i> */</i></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/AGP_I830_GCC0" data-ref="_M/AGP_I830_GCC0">AGP_I830_GCC0</dfn>			0x50</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/AGP_I830_GCC1" data-ref="_M/AGP_I830_GCC1">AGP_I830_GCC1</dfn>			0x52</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/AGP_I830_GCC1_DEV2" data-ref="_M/AGP_I830_GCC1_DEV2">AGP_I830_GCC1_DEV2</dfn>		0x08</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/AGP_I830_GCC1_DEV2_ENABLED" data-ref="_M/AGP_I830_GCC1_DEV2_ENABLED">AGP_I830_GCC1_DEV2_ENABLED</dfn>	0x00</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/AGP_I830_GCC1_DEV2_DISABLED" data-ref="_M/AGP_I830_GCC1_DEV2_DISABLED">AGP_I830_GCC1_DEV2_DISABLED</dfn>	0x08</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/AGP_I830_GCC1_GMS" data-ref="_M/AGP_I830_GCC1_GMS">AGP_I830_GCC1_GMS</dfn>		0x70</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/AGP_I830_GCC1_GMS_STOLEN_512" data-ref="_M/AGP_I830_GCC1_GMS_STOLEN_512">AGP_I830_GCC1_GMS_STOLEN_512</dfn>	0x20</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/AGP_I830_GCC1_GMS_STOLEN_1024" data-ref="_M/AGP_I830_GCC1_GMS_STOLEN_1024">AGP_I830_GCC1_GMS_STOLEN_1024</dfn>	0x30</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/AGP_I830_GCC1_GMS_STOLEN_8192" data-ref="_M/AGP_I830_GCC1_GMS_STOLEN_8192">AGP_I830_GCC1_GMS_STOLEN_8192</dfn>	0x40</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/AGP_I830_GCC1_GMASIZE" data-ref="_M/AGP_I830_GCC1_GMASIZE">AGP_I830_GCC1_GMASIZE</dfn>		0x01</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/AGP_I830_GCC1_GMASIZE_64" data-ref="_M/AGP_I830_GCC1_GMASIZE_64">AGP_I830_GCC1_GMASIZE_64</dfn>	0x01</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/AGP_I830_GCC1_GMASIZE_128" data-ref="_M/AGP_I830_GCC1_GMASIZE_128">AGP_I830_GCC1_GMASIZE_128</dfn>	0x00</u></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><i>/*</i></td></tr>
<tr><th id="207">207</th><td><i> * Memory mapped register offsets for i830 chipset.</i></td></tr>
<tr><th id="208">208</th><td><i> */</i></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/AGP_I830_HIC" data-ref="_M/AGP_I830_HIC">AGP_I830_HIC</dfn>			0x70</u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><i>/*</i></td></tr>
<tr><th id="212">212</th><td><i> * Config registers for 852GM/855GM/865G device 0</i></td></tr>
<tr><th id="213">213</th><td><i> */</i></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/AGP_I855_GCC1" data-ref="_M/AGP_I855_GCC1">AGP_I855_GCC1</dfn>			0x50 /* upper word */</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/AGP_I855_GCC1_DEV2" data-ref="_M/AGP_I855_GCC1_DEV2">AGP_I855_GCC1_DEV2</dfn>		0x08</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/AGP_I855_GCC1_DEV2_ENABLED" data-ref="_M/AGP_I855_GCC1_DEV2_ENABLED">AGP_I855_GCC1_DEV2_ENABLED</dfn>	0x00</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/AGP_I855_GCC1_DEV2_DISABLED" data-ref="_M/AGP_I855_GCC1_DEV2_DISABLED">AGP_I855_GCC1_DEV2_DISABLED</dfn>	0x08</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/AGP_I855_GCC1_GMS" data-ref="_M/AGP_I855_GCC1_GMS">AGP_I855_GCC1_GMS</dfn>		0xf0	/* Top bit reserved pre-G33 */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/AGP_I855_GCC1_GMS_STOLEN_0M" data-ref="_M/AGP_I855_GCC1_GMS_STOLEN_0M">AGP_I855_GCC1_GMS_STOLEN_0M</dfn>	0x00</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/AGP_I855_GCC1_GMS_STOLEN_1M" data-ref="_M/AGP_I855_GCC1_GMS_STOLEN_1M">AGP_I855_GCC1_GMS_STOLEN_1M</dfn>	0x10</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/AGP_I855_GCC1_GMS_STOLEN_4M" data-ref="_M/AGP_I855_GCC1_GMS_STOLEN_4M">AGP_I855_GCC1_GMS_STOLEN_4M</dfn>	0x20</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/AGP_I855_GCC1_GMS_STOLEN_8M" data-ref="_M/AGP_I855_GCC1_GMS_STOLEN_8M">AGP_I855_GCC1_GMS_STOLEN_8M</dfn>	0x30</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/AGP_I855_GCC1_GMS_STOLEN_16M" data-ref="_M/AGP_I855_GCC1_GMS_STOLEN_16M">AGP_I855_GCC1_GMS_STOLEN_16M</dfn>	0x40</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/AGP_I855_GCC1_GMS_STOLEN_32M" data-ref="_M/AGP_I855_GCC1_GMS_STOLEN_32M">AGP_I855_GCC1_GMS_STOLEN_32M</dfn>	0x50</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><i>/*</i></td></tr>
<tr><th id="227">227</th><td><i> * Config registers for 915G/915GM</i></td></tr>
<tr><th id="228">228</th><td><i> */</i></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/AGP_I915_MMADR" data-ref="_M/AGP_I915_MMADR">AGP_I915_MMADR</dfn>			0x10</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/AGP_I915_GMADR" data-ref="_M/AGP_I915_GMADR">AGP_I915_GMADR</dfn>			0x18</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/AGP_I915_GTTADR" data-ref="_M/AGP_I915_GTTADR">AGP_I915_GTTADR</dfn>			0x1c</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/AGP_I915_MSAC" data-ref="_M/AGP_I915_MSAC">AGP_I915_MSAC</dfn>			0x60 /* upper word */</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/AGP_I915_MSAC_APER_128M" data-ref="_M/AGP_I915_MSAC_APER_128M">AGP_I915_MSAC_APER_128M</dfn>		0x02</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><i>/*</i></td></tr>
<tr><th id="236">236</th><td><i> * Config registers for 915G/915GM device 0</i></td></tr>
<tr><th id="237">237</th><td><i> */</i></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/AGP_I915_GCC1" data-ref="_M/AGP_I915_GCC1">AGP_I915_GCC1</dfn>			0x52</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/AGP_I915_GCC1_GMS" data-ref="_M/AGP_I915_GCC1_GMS">AGP_I915_GCC1_GMS</dfn>		0x70</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/AGP_I915_GCC1_GMS_STOLEN_0M" data-ref="_M/AGP_I915_GCC1_GMS_STOLEN_0M">AGP_I915_GCC1_GMS_STOLEN_0M</dfn>	0x00</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/AGP_I915_GCC1_GMS_STOLEN_1M" data-ref="_M/AGP_I915_GCC1_GMS_STOLEN_1M">AGP_I915_GCC1_GMS_STOLEN_1M</dfn>	0x10</u></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/AGP_I915_GCC1_GMS_STOLEN_8M" data-ref="_M/AGP_I915_GCC1_GMS_STOLEN_8M">AGP_I915_GCC1_GMS_STOLEN_8M</dfn>	0x30</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/AGP_I915_GCC1_GMS_STOLEN_16M" data-ref="_M/AGP_I915_GCC1_GMS_STOLEN_16M">AGP_I915_GCC1_GMS_STOLEN_16M</dfn>	0x40</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/AGP_I915_GCC1_GMS_STOLEN_32M" data-ref="_M/AGP_I915_GCC1_GMS_STOLEN_32M">AGP_I915_GCC1_GMS_STOLEN_32M</dfn>	0x50</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/AGP_I915_GCC1_GMS_STOLEN_48M" data-ref="_M/AGP_I915_GCC1_GMS_STOLEN_48M">AGP_I915_GCC1_GMS_STOLEN_48M</dfn>	0x60</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/AGP_I915_GCC1_GMS_STOLEN_64M" data-ref="_M/AGP_I915_GCC1_GMS_STOLEN_64M">AGP_I915_GCC1_GMS_STOLEN_64M</dfn>	0x70</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/AGP_I915_IFPADDR" data-ref="_M/AGP_I915_IFPADDR">AGP_I915_IFPADDR</dfn>		0x60</u></td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><i>/*</i></td></tr>
<tr><th id="250">250</th><td><i> * Config registers for 965G/965Q</i></td></tr>
<tr><th id="251">251</th><td><i> */</i></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/AGP_I965_MMADR" data-ref="_M/AGP_I965_MMADR">AGP_I965_MMADR</dfn>			0x10</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/AGP_I965_GMADR" data-ref="_M/AGP_I965_GMADR">AGP_I965_GMADR</dfn>			0x18</u></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/AGP_I965_GTT" data-ref="_M/AGP_I965_GTT">AGP_I965_GTT</dfn>			(512*1024)</u></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/AGP_I965_PGTBL_SIZE_1MB" data-ref="_M/AGP_I965_PGTBL_SIZE_1MB">AGP_I965_PGTBL_SIZE_1MB</dfn>		(3 &lt;&lt; 1)</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/AGP_I965_PGTBL_SIZE_2MB" data-ref="_M/AGP_I965_PGTBL_SIZE_2MB">AGP_I965_PGTBL_SIZE_2MB</dfn>		(4 &lt;&lt; 1)</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/AGP_I965_PGTBL_SIZE_1_5MB" data-ref="_M/AGP_I965_PGTBL_SIZE_1_5MB">AGP_I965_PGTBL_SIZE_1_5MB</dfn>	(5 &lt;&lt; 1)</u></td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><i>/*</i></td></tr>
<tr><th id="262">262</th><td><i> * Config registers for 965G/965Q device 0</i></td></tr>
<tr><th id="263">263</th><td><i> */</i></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/AGP_I965_IFPADDR" data-ref="_M/AGP_I965_IFPADDR">AGP_I965_IFPADDR</dfn>		0x70</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><i>/*</i></td></tr>
<tr><th id="267">267</th><td><i> * Config registers for G33</i></td></tr>
<tr><th id="268">268</th><td><i> */</i></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/AGP_G33_PGTBL_SIZE_MASK" data-ref="_M/AGP_G33_PGTBL_SIZE_MASK">AGP_G33_PGTBL_SIZE_MASK</dfn>		(3U &lt;&lt; 8)</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/AGP_G33_PGTBL_SIZE_1M" data-ref="_M/AGP_G33_PGTBL_SIZE_1M">AGP_G33_PGTBL_SIZE_1M</dfn>		(1U &lt;&lt; 8)</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/AGP_G33_PGTBL_SIZE_2M" data-ref="_M/AGP_G33_PGTBL_SIZE_2M">AGP_G33_PGTBL_SIZE_2M</dfn>		(2U &lt;&lt; 8)</u></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/AGP_G33_GCC1_GMS_STOLEN_128M" data-ref="_M/AGP_G33_GCC1_GMS_STOLEN_128M">AGP_G33_GCC1_GMS_STOLEN_128M</dfn>	0x80</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/AGP_G33_GCC1_GMS_STOLEN_256M" data-ref="_M/AGP_G33_GCC1_GMS_STOLEN_256M">AGP_G33_GCC1_GMS_STOLEN_256M</dfn>	0x90</u></td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><i>/*</i></td></tr>
<tr><th id="277">277</th><td><i> * Config registers for G4X</i></td></tr>
<tr><th id="278">278</th><td><i> */</i></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/AGP_G4X_MSAC" data-ref="_M/AGP_G4X_MSAC">AGP_G4X_MSAC</dfn>			0x64 /* upper word */</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/AGP_G4X_MSAC_MASK" data-ref="_M/AGP_G4X_MSAC_MASK">AGP_G4X_MSAC_MASK</dfn>		0xff</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/AGP_G4X_MSAC_APER_256M" data-ref="_M/AGP_G4X_MSAC_APER_256M">AGP_G4X_MSAC_APER_256M</dfn>		0x02</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/AGP_G4X_MSAC_APER_512M" data-ref="_M/AGP_G4X_MSAC_APER_512M">AGP_G4X_MSAC_APER_512M</dfn>		0x04</u></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/AGP_G4X_GTT" data-ref="_M/AGP_G4X_GTT">AGP_G4X_GTT</dfn>			(2*1024*1024)</u></td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/AGP_G4X_PGTBL_SIZE_MASK" data-ref="_M/AGP_G4X_PGTBL_SIZE_MASK">AGP_G4X_PGTBL_SIZE_MASK</dfn>		0x0000000e</u></td></tr>
<tr><th id="287">287</th><td><u>#define	<dfn class="macro" id="_M/AGP_G4X_PGTBL_SIZE_512K" data-ref="_M/AGP_G4X_PGTBL_SIZE_512K">AGP_G4X_PGTBL_SIZE_512K</dfn>		(0 &lt;&lt; 1)</u></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/AGP_G4X_PGTBL_SIZE_256K" data-ref="_M/AGP_G4X_PGTBL_SIZE_256K">AGP_G4X_PGTBL_SIZE_256K</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/AGP_G4X_PGTBL_SIZE_128K" data-ref="_M/AGP_G4X_PGTBL_SIZE_128K">AGP_G4X_PGTBL_SIZE_128K</dfn>		(2 &lt;&lt; 1)</u></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/AGP_G4X_PGTBL_SIZE_1M" data-ref="_M/AGP_G4X_PGTBL_SIZE_1M">AGP_G4X_PGTBL_SIZE_1M</dfn>		(3 &lt;&lt; 1)</u></td></tr>
<tr><th id="291">291</th><td><u>#define	<dfn class="macro" id="_M/AGP_G4X_PGTBL_SIZE_2M" data-ref="_M/AGP_G4X_PGTBL_SIZE_2M">AGP_G4X_PGTBL_SIZE_2M</dfn>		(4 &lt;&lt; 1)</u></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/AGP_G4X_PGTBL_SIZE_1_5M" data-ref="_M/AGP_G4X_PGTBL_SIZE_1_5M">AGP_G4X_PGTBL_SIZE_1_5M</dfn>		(5 &lt;&lt; 1)</u></td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/AGP_G4X_GCC1_GMS_STOLEN_96M" data-ref="_M/AGP_G4X_GCC1_GMS_STOLEN_96M">AGP_G4X_GCC1_GMS_STOLEN_96M</dfn>	0xa0</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/AGP_G4X_GCC1_GMS_STOLEN_160M" data-ref="_M/AGP_G4X_GCC1_GMS_STOLEN_160M">AGP_G4X_GCC1_GMS_STOLEN_160M</dfn>	0xb0</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/AGP_G4X_GCC1_GMS_STOLEN_224M" data-ref="_M/AGP_G4X_GCC1_GMS_STOLEN_224M">AGP_G4X_GCC1_GMS_STOLEN_224M</dfn>	0xc0</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/AGP_G4X_GCC1_GMS_STOLEN_352M" data-ref="_M/AGP_G4X_GCC1_GMS_STOLEN_352M">AGP_G4X_GCC1_GMS_STOLEN_352M</dfn>	0xd0</u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><i>/*</i></td></tr>
<tr><th id="300">300</th><td><i> * Config registers for Pineview</i></td></tr>
<tr><th id="301">301</th><td><i> */</i></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/AGP_PINEVIEW_PGTBL_SIZE_MASK" data-ref="_M/AGP_PINEVIEW_PGTBL_SIZE_MASK">AGP_PINEVIEW_PGTBL_SIZE_MASK</dfn>	(3U &lt;&lt; 8)</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/AGP_PINEVIEW_PGTBL_SIZE_1M" data-ref="_M/AGP_PINEVIEW_PGTBL_SIZE_1M">AGP_PINEVIEW_PGTBL_SIZE_1M</dfn>	(1U &lt;&lt; 8)</u></td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><i>/*</i></td></tr>
<tr><th id="306">306</th><td><i> * AMD64 GART registers</i></td></tr>
<tr><th id="307">307</th><td><i> */</i></td></tr>
<tr><th id="308">308</th><td><u>#define	<dfn class="macro" id="_M/AGP_AMD64_APCTRL" data-ref="_M/AGP_AMD64_APCTRL">AGP_AMD64_APCTRL</dfn>		0x90</u></td></tr>
<tr><th id="309">309</th><td><u>#define	<dfn class="macro" id="_M/AGP_AMD64_APBASE" data-ref="_M/AGP_AMD64_APBASE">AGP_AMD64_APBASE</dfn>		0x94</u></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/AGP_AMD64_ATTBASE" data-ref="_M/AGP_AMD64_ATTBASE">AGP_AMD64_ATTBASE</dfn>		0x98</u></td></tr>
<tr><th id="311">311</th><td><u>#define	<dfn class="macro" id="_M/AGP_AMD64_CACHECTRL" data-ref="_M/AGP_AMD64_CACHECTRL">AGP_AMD64_CACHECTRL</dfn>		0x9c</u></td></tr>
<tr><th id="312">312</th><td><u>#define	<dfn class="macro" id="_M/AGP_AMD64_APCTRL_GARTEN" data-ref="_M/AGP_AMD64_APCTRL_GARTEN">AGP_AMD64_APCTRL_GARTEN</dfn>		0x00000001</u></td></tr>
<tr><th id="313">313</th><td><u>#define	<dfn class="macro" id="_M/AGP_AMD64_APCTRL_SIZE_MASK" data-ref="_M/AGP_AMD64_APCTRL_SIZE_MASK">AGP_AMD64_APCTRL_SIZE_MASK</dfn>	0x0000000e</u></td></tr>
<tr><th id="314">314</th><td><u>#define	<dfn class="macro" id="_M/AGP_AMD64_APCTRL_DISGARTCPU" data-ref="_M/AGP_AMD64_APCTRL_DISGARTCPU">AGP_AMD64_APCTRL_DISGARTCPU</dfn>	0x00000010</u></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/AGP_AMD64_APCTRL_DISGARTIO" data-ref="_M/AGP_AMD64_APCTRL_DISGARTIO">AGP_AMD64_APCTRL_DISGARTIO</dfn>	0x00000020</u></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/AGP_AMD64_APCTRL_DISWLKPRB" data-ref="_M/AGP_AMD64_APCTRL_DISWLKPRB">AGP_AMD64_APCTRL_DISWLKPRB</dfn>	0x00000040</u></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/AGP_AMD64_APBASE_MASK" data-ref="_M/AGP_AMD64_APBASE_MASK">AGP_AMD64_APBASE_MASK</dfn>		0x00007fff</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/AGP_AMD64_ATTBASE_MASK" data-ref="_M/AGP_AMD64_ATTBASE_MASK">AGP_AMD64_ATTBASE_MASK</dfn>		0xfffffff0</u></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/AGP_AMD64_CACHECTRL_INVGART" data-ref="_M/AGP_AMD64_CACHECTRL_INVGART">AGP_AMD64_CACHECTRL_INVGART</dfn>	0x00000001</u></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/AGP_AMD64_CACHECTRL_PTEERR" data-ref="_M/AGP_AMD64_CACHECTRL_PTEERR">AGP_AMD64_CACHECTRL_PTEERR</dfn>	0x00000002</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><i>/*</i></td></tr>
<tr><th id="323">323</th><td><i> * NVIDIA nForce3 registers</i></td></tr>
<tr><th id="324">324</th><td><i> */</i></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD64_NVIDIA_0_APBASE" data-ref="_M/AGP_AMD64_NVIDIA_0_APBASE">AGP_AMD64_NVIDIA_0_APBASE</dfn>	0x10</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD64_NVIDIA_1_APBASE1" data-ref="_M/AGP_AMD64_NVIDIA_1_APBASE1">AGP_AMD64_NVIDIA_1_APBASE1</dfn>	0x50</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD64_NVIDIA_1_APLIMIT1" data-ref="_M/AGP_AMD64_NVIDIA_1_APLIMIT1">AGP_AMD64_NVIDIA_1_APLIMIT1</dfn>	0x54</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD64_NVIDIA_1_APSIZE" data-ref="_M/AGP_AMD64_NVIDIA_1_APSIZE">AGP_AMD64_NVIDIA_1_APSIZE</dfn>	0xa8</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD64_NVIDIA_1_APBASE2" data-ref="_M/AGP_AMD64_NVIDIA_1_APBASE2">AGP_AMD64_NVIDIA_1_APBASE2</dfn>	0xd8</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD64_NVIDIA_1_APLIMIT2" data-ref="_M/AGP_AMD64_NVIDIA_1_APLIMIT2">AGP_AMD64_NVIDIA_1_APLIMIT2</dfn>	0xdc</u></td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><i>/*</i></td></tr>
<tr><th id="333">333</th><td><i> * ULi M1689 registers</i></td></tr>
<tr><th id="334">334</th><td><i> */</i></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD64_ULI_APBASE" data-ref="_M/AGP_AMD64_ULI_APBASE">AGP_AMD64_ULI_APBASE</dfn>		0x10</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD64_ULI_HTT_FEATURE" data-ref="_M/AGP_AMD64_ULI_HTT_FEATURE">AGP_AMD64_ULI_HTT_FEATURE</dfn>	0x50</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/AGP_AMD64_ULI_ENU_SCR" data-ref="_M/AGP_AMD64_ULI_ENU_SCR">AGP_AMD64_ULI_ENU_SCR</dfn>		0x54</u></td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><u>#<span data-ppcond="31">endif</span> /* !_PCI_AGPREG_H_ */</u></td></tr>
<tr><th id="340">340</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../arch/x86/pci/agp_machdep.c.html'>netbsd/sys/arch/x86/pci/agp_machdep.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
