// Seed: 157807585
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_4;
  assign id_3 = id_3;
  assign module_1.id_0 = 0;
  wire [1 : 1] id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd92
) (
    output uwire id_0,
    input  wire  _id_1,
    input  tri0  id_2,
    output wand  id_3
);
  assign id_3 = 1;
  logic [1 : 1 'b0] id_5 = id_2;
  logic [id_1 : -1] id_6;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5
  );
endmodule
