/**
 * Copyright (c) 2026 Huawei Technologies Co., Ltd.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 */

/*!
 * \file indexer_quant_cache_mx_fp4_base.h
 * \brief MX-FP4 (quant_mode=3) per-block dynamic quantization primitives.
 *
 * The MX-FP4 quantization algorithm (shared-exponent / e8m0 scale + fp4 packing) is ported
 * from cann-recipes-infer moe_init_routing_group_quant/op_kernel/moe_v3_gather_mxfp4_quant_gather.h.
 * One MX block = 32 elements -> one e8m0 scale; two fp4 values are packed into one byte.
 */

#ifndef INDEXER_QUANT_CACHE_MX_FP4_BASE_H
#define INDEXER_QUANT_CACHE_MX_FP4_BASE_H

#include "kernel_operator.h"
#include "indexer_quant_cache_base.h"

namespace IndexerQuantCache {
using namespace AscendC;
using namespace AscendC::Reg;

// MX量化一个块的元素数量为32个，即1个scale对应32个x的元素
constexpr int64_t MX_BLOCK_SIZE_MXFP4 = 32LL;
// 一个VL放多少fp32->fp8的元素个数（按fp32算的一个VL能放几个元素）
constexpr int64_t OUT_ELE_NUM_ONE_BLK_MAXFP4 = 64LL;
// fp16中指数部分Mask，同时也表示fp16的INF值
constexpr uint16_t FP16_EMASK_AND_INF_VAL_MAXFP4 = 0x7c00;
// bf16中指数部分Mask，同时也表示bf16的INF值
constexpr uint16_t BF16_EMASK_AND_INF_VAL_MAXFP4 = 0x7f80;
// bfloat16的nan值（与inf值不同）
constexpr uint16_t BF16_NAN_VAL_MAXFP4 = 0x7f81;
// bf16指数位的偏移位数
constexpr int16_t BF16_EXP_SHR_BITS_MAXFP4 = 7;
// 用于计算halfScale=BF16_EXP_INVSUB-sharedExp，得到的halfScale就是1/realScale，可用于量化xQuant=x*halfScale
constexpr uint16_t BF16_EXP_INVSUB_MAXFP4 = 0x7f00;
constexpr int64_t DIGIT_TWO_MAXFP4 = 2;
constexpr uint16_t FP4_E1M2_MAX_EXP = 0x0000;
constexpr uint16_t FP4_E2M1_BF16_MAX_EXP = 0x0100;
constexpr uint16_t SPECIAL_VALUE_E2M1 = 0x00ff;
constexpr uint16_t SPECIAL_VALUE_E1M2 = 0x007f;
constexpr uint16_t NEW_MANTISSA_MAXFP4 = 0x0008;
constexpr uint16_t FP8_E8M0_NAN_VAL_MAXFP4 = 0x00ff;
constexpr uint16_t FP8_E8M0_SPECIAL_MIN_MAXFP4 = 0x0040;

__aicore__ inline uint32_t ScaleRowAlignMxFp4(uint32_t scaleCol)
{
    return ((scaleCol + 63U) / 64U) * 64U;
}

template <typename T, typename U>
__simd_callee__ inline void FP16ConvertMXFP4(
    AscendC::Reg::RegTensor<half>& output, AscendC::Reg::RegTensor<half>& input,
    AscendC::Reg::MaskReg& mask)
{
    {
        AscendC::Reg::RegTensor<uint16_t> specialValueTensor;
        AscendC::Reg::RegTensor<uint16_t> newMantissa;
        AscendC::Reg::RegTensor<uint16_t> andResult;
        AscendC::Reg::RegTensor<uint16_t> newValue;
        AscendC::Reg::MaskReg specialMask;
        AscendC::Reg::MaskReg nonzeroMask;
        uint16_t specialValue = SPECIAL_VALUE_E1M2;
        if constexpr (IsSameType<U, fp4x2_e2m1_t>::value) {
            specialValue = SPECIAL_VALUE_E2M1;
        }
        AscendC::Reg::Duplicate(specialValueTensor, specialValue);
        AscendC::Reg::Duplicate(newMantissa, NEW_MANTISSA_MAXFP4);
        AscendC::Reg::And(andResult, (AscendC::Reg::RegTensor<uint16_t>&)input, specialValueTensor, mask);
        AscendC::Reg::Compares<uint16_t, CMPMODE::GT>(nonzeroMask, andResult, 0, mask);
        AscendC::Reg::Compares<uint16_t, CMPMODE::LT>(specialMask, andResult, NEW_MANTISSA_MAXFP4, mask);
        AscendC::Reg::And(specialMask, specialMask, nonzeroMask, mask);
        AscendC::Reg::Or(newValue, (AscendC::Reg::RegTensor<uint16_t>&)input, newMantissa, mask);
        AscendC::Reg::Select<uint16_t>(
            (AscendC::Reg::RegTensor<uint16_t>&)output, newValue, (AscendC::Reg::RegTensor<uint16_t>&)input,
            specialMask);
    }
}

// 计算每个 MX 块(32元素)的最大指数, 输出到 maxExpAddr
template <typename T, typename U>
__simd_vf__ inline void vfComputeMaxExpMXFP4(__ubuf__ T* srcAddr, __ubuf__ uint16_t* maxExpAddr,
    uint32_t totalCountInUB, uint16_t loopNum, uint32_t vlForB16, uint32_t numUbBlocksPerVReg)
{
    {
        AscendC::Reg::RegTensor<T> vdExp0;
        AscendC::Reg::RegTensor<T> vdExp1;
        AscendC::Reg::RegTensor<bfloat16_t> vdExp0BF16;
        AscendC::Reg::RegTensor<bfloat16_t> vdExp1BF16;
        AscendC::Reg::RegTensor<uint16_t> vdExpExtract0;
        AscendC::Reg::RegTensor<uint16_t> vdExpExtract1;
        AscendC::Reg::RegTensor<uint16_t> vdExpSelect0;
        AscendC::Reg::RegTensor<uint16_t> vdExpSelect1;
        AscendC::Reg::RegTensor<uint16_t> expMaskBF16;
        AscendC::Reg::Duplicate(expMaskBF16, BF16_EMASK_AND_INF_VAL_MAXFP4);
        AscendC::Reg::RegTensor<uint16_t> invalidmaskfp16;
        AscendC::Reg::Duplicate(invalidmaskfp16, FP16_EMASK_AND_INF_VAL_MAXFP4);
        AscendC::Reg::RegTensor<uint16_t> vdMaxExp;
        AscendC::Reg::MaskReg scaleMask1;
        AscendC::Reg::MaskReg scaleMask2;
        AscendC::Reg::MaskReg invalidDataMask0;
        AscendC::Reg::MaskReg invalidDataMask1;
        AscendC::Reg::UnalignReg u1;
        static constexpr AscendC::Reg::CastTrait castTraitHalf2Bf16 = {
            AscendC::Reg::RegLayout::UNKNOWN, AscendC::Reg::SatMode::UNKNOWN,
            AscendC::Reg::MaskMergeMode::ZEROING, RoundMode::CAST_TRUNC};
        for (uint16_t i = 0; i < loopNum; i++) {
            scaleMask1 = AscendC::Reg::UpdateMask<T>(totalCountInUB);
            scaleMask2 = AscendC::Reg::UpdateMask<T>(totalCountInUB);
            AscendC::Reg::LoadAlign<
                T, AscendC::Reg::PostLiteral::POST_MODE_UPDATE, AscendC::Reg::LoadDist::DIST_DINTLV_B16>(
                vdExp0, vdExp1, srcAddr, vlForB16 * DIGIT_TWO_MAXFP4);

            if constexpr (IsSameType<T, half>::value) {
                AscendC::Reg::And(
                    vdExpSelect0, (AscendC::Reg::RegTensor<uint16_t>&)vdExp0, invalidmaskfp16, scaleMask1);
                AscendC::Reg::And(
                    vdExpSelect1, (AscendC::Reg::RegTensor<uint16_t>&)vdExp1, invalidmaskfp16, scaleMask1);
                AscendC::Reg::Compare<uint16_t, CMPMODE::NE>(
                    invalidDataMask0, vdExpSelect0, invalidmaskfp16, scaleMask1);
                AscendC::Reg::Compare<uint16_t, CMPMODE::NE>(
                    invalidDataMask1, vdExpSelect1, invalidmaskfp16, scaleMask1);
                AscendC::Reg::Cast<bfloat16_t, T, castTraitHalf2Bf16>(vdExp0BF16, vdExp0, scaleMask1);
                AscendC::Reg::Cast<bfloat16_t, T, castTraitHalf2Bf16>(vdExp1BF16, vdExp1, scaleMask1);
                AscendC::Reg::And(
                    vdExpExtract0, (AscendC::Reg::RegTensor<uint16_t>&)vdExp0BF16, expMaskBF16, scaleMask1);
                AscendC::Reg::And(
                    vdExpExtract1, (AscendC::Reg::RegTensor<uint16_t>&)vdExp1BF16, expMaskBF16, scaleMask1);
                AscendC::Reg::Select<uint16_t>(vdExpExtract0, vdExpExtract0, expMaskBF16, invalidDataMask0);
                AscendC::Reg::Select<uint16_t>(vdExpExtract1, vdExpExtract1, expMaskBF16, invalidDataMask1);
            } else {
                AscendC::Reg::And(
                    vdExpExtract0, (AscendC::Reg::RegTensor<uint16_t>&)vdExp0, expMaskBF16, scaleMask1);
                AscendC::Reg::And(
                    vdExpExtract1, (AscendC::Reg::RegTensor<uint16_t>&)vdExp1, expMaskBF16, scaleMask1);
            }

            AscendC::Reg::Max(vdMaxExp, vdExpExtract0, vdExpExtract1, scaleMask1);
            AscendC::Reg::ReduceDataBlock<AscendC::Reg::ReduceType::MAX>(vdMaxExp, vdMaxExp, scaleMask1);

            AscendC::Reg::StoreUnAlign<uint16_t, AscendC::Reg::PostLiteral::POST_MODE_UPDATE>(
                maxExpAddr, vdMaxExp, u1, numUbBlocksPerVReg);
        }
        AscendC::Reg::StoreUnAlignPost(maxExpAddr, u1, 0);
    }
    return;
}

template <typename T, typename U>
__simd_vf__ inline void vfComputeScaleMXFP4(__ubuf__ uint16_t* maxExpAddr, __ubuf__ uint16_t* mxScaleLocalAddr,
    __ubuf__ uint16_t* halfScaleLocalAddr, uint32_t validScaleInUB, uint32_t packScaleInUB, uint16_t loopNumScale,
    uint16_t f4Emax, uint32_t vlForB16)
{
    {
        AscendC::Reg::RegTensor<uint16_t> expMask;
        AscendC::Reg::Duplicate(expMask, BF16_EMASK_AND_INF_VAL_MAXFP4);
        AscendC::Reg::RegTensor<uint16_t> vdMaxExp;

        AscendC::Reg::MaskReg cmpResult;
        AscendC::Reg::MaskReg zeroMask;
        AscendC::Reg::MaskReg preMaskScale;
        AscendC::Reg::MaskReg packMaskScale;
        AscendC::Reg::RegTensor<uint16_t> maxExpValue;
        AscendC::Reg::Duplicate(maxExpValue, f4Emax);
        AscendC::Reg::RegTensor<uint16_t> sharedExp;
        AscendC::Reg::RegTensor<uint16_t> scaleValue;
        AscendC::Reg::RegTensor<uint16_t> scaleBias;
        AscendC::Reg::Duplicate(scaleBias, BF16_EXP_INVSUB_MAXFP4);
        AscendC::Reg::RegTensor<uint16_t> halfScale;
        AscendC::Reg::RegTensor<uint16_t> fp8NanRegTensor;
        AscendC::Reg::Duplicate(fp8NanRegTensor, FP8_E8M0_NAN_VAL_MAXFP4);
        AscendC::Reg::RegTensor<uint16_t> zeroRegTensor;
        AscendC::Reg::Duplicate(zeroRegTensor, 0);
        AscendC::Reg::RegTensor<uint16_t> nanRegTensor;
        AscendC::Reg::Duplicate(nanRegTensor, BF16_NAN_VAL_MAXFP4);
        AscendC::Reg::MaskReg invalidDataMask;
        AscendC::Reg::MaskReg specialDataMask;
        AscendC::Reg::RegTensor<uint16_t> specialExpRegTensor;
        AscendC::Reg::Duplicate(specialExpRegTensor, FP8_E8M0_SPECIAL_MIN_MAXFP4);
        for (uint16_t i = 0; i < loopNumScale; i++) {
            preMaskScale = AscendC::Reg::UpdateMask<uint16_t>(validScaleInUB);
            packMaskScale = AscendC::Reg::UpdateMask<uint16_t>(packScaleInUB);
            AscendC::Reg::LoadAlign<uint16_t, AscendC::Reg::PostLiteral::POST_MODE_UPDATE>(
                vdMaxExp, maxExpAddr, vlForB16);
            AscendC::Reg::Compare<uint16_t, CMPMODE::NE>(cmpResult, vdMaxExp, expMask, preMaskScale); // INF/NAN
            AscendC::Reg::Compare<uint16_t, CMPMODE::NE>(zeroMask, vdMaxExp, zeroRegTensor, preMaskScale);
            AscendC::Reg::Compare<uint16_t, CMPMODE::LE>(invalidDataMask, vdMaxExp, maxExpValue, preMaskScale);

            AscendC::Reg::Select<uint16_t>(vdMaxExp, maxExpValue, vdMaxExp, invalidDataMask);

            AscendC::Reg::Sub(sharedExp, vdMaxExp, maxExpValue, preMaskScale);
            AscendC::Reg::ShiftRights(scaleValue, sharedExp, BF16_EXP_SHR_BITS_MAXFP4, preMaskScale);

            AscendC::Reg::Select<uint16_t>(scaleValue, scaleValue, fp8NanRegTensor, cmpResult);
            AscendC::Reg::Select<uint16_t>(scaleValue, scaleValue, zeroRegTensor, zeroMask);

            AscendC::Reg::StoreAlign<
                uint16_t, AscendC::Reg::PostLiteral::POST_MODE_UPDATE,
                AscendC::Reg::StoreDist::DIST_PACK_B16>(
                mxScaleLocalAddr, scaleValue, vlForB16 / DIGIT_TWO_MAXFP4, packMaskScale);

            AscendC::Reg::Compare<uint16_t, CMPMODE::EQ>(specialDataMask, sharedExp, scaleBias, preMaskScale);
            AscendC::Reg::Sub(halfScale, scaleBias, sharedExp, preMaskScale);
            AscendC::Reg::Select<uint16_t>(halfScale, halfScale, nanRegTensor, cmpResult);
            AscendC::Reg::Select<uint16_t>(halfScale, halfScale, zeroRegTensor, zeroMask);
            AscendC::Reg::Select<uint16_t>(halfScale, specialExpRegTensor, halfScale, specialDataMask);

            AscendC::Reg::StoreAlign<uint16_t, AscendC::Reg::PostLiteral::POST_MODE_UPDATE>(
                halfScaleLocalAddr, halfScale, vlForB16, preMaskScale);
        }
    }
}

// 用 halfScale 量化 x 并将 fp4 打包(2个/字节)写到 outLocalAddr
template <typename T, typename U>
__simd_vf__ inline void vfComputeDataMXFP4(__ubuf__ T* srcAddr, __ubuf__ uint16_t* halfScaleLocalAddr,
    __ubuf__ int8_t* outLocalAddr, uint32_t totalCountInUB, uint16_t loopNum, uint32_t vlForB16,
    uint32_t numUbBlocksPerVReg)
{
    {
        AscendC::Reg::MaskReg dataMask1;
        AscendC::Reg::RegTensor<uint16_t> halfScaleForMul;
        AscendC::Reg::RegTensor<T> vdExp0;
        AscendC::Reg::RegTensor<T> vdExp1;

        AscendC::Reg::RegTensor<bfloat16_t> vdExp0BF16;
        AscendC::Reg::RegTensor<bfloat16_t> vdExp1BF16;

        AscendC::Reg::RegTensor<U> vdExp0FP4;
        AscendC::Reg::RegTensor<U> vdExp1FP4;

        static constexpr AscendC::Reg::CastTrait castTrait = {
            AscendC::Reg::RegLayout::ZERO, AscendC::Reg::SatMode::UNKNOWN,
            AscendC::Reg::MaskMergeMode::ZEROING, AscendC::RoundMode::CAST_RINT};
        static constexpr AscendC::Reg::CastTrait castTraitHalf2Bf16 = {
            AscendC::Reg::RegLayout::UNKNOWN, AscendC::Reg::SatMode::UNKNOWN,
            AscendC::Reg::MaskMergeMode::ZEROING, AscendC::RoundMode::CAST_TRUNC};
        for (uint16_t i = 0; i < loopNum; i++) {
            dataMask1 = AscendC::Reg::UpdateMask<T>(totalCountInUB);
            AscendC::Reg::LoadAlign<
                T, AscendC::Reg::PostLiteral::POST_MODE_UPDATE, AscendC::Reg::LoadDist::DIST_DINTLV_B16>(
                vdExp0, vdExp1, srcAddr, vlForB16 * DIGIT_TWO_MAXFP4);
            AscendC::Reg::LoadAlign<
                uint16_t, AscendC::Reg::PostLiteral::POST_MODE_UPDATE, AscendC::Reg::LoadDist::DIST_E2B_B16>(
                halfScaleForMul, halfScaleLocalAddr, numUbBlocksPerVReg);

            if constexpr (IsSameType<T, half>::value) {
                FP16ConvertMXFP4<T, U>(vdExp0, vdExp0, dataMask1);
                FP16ConvertMXFP4<T, U>(vdExp1, vdExp1, dataMask1);
                AscendC::Reg::Cast<bfloat16_t, T, castTraitHalf2Bf16>(vdExp0BF16, vdExp0, dataMask1);
                AscendC::Reg::Cast<bfloat16_t, T, castTraitHalf2Bf16>(vdExp1BF16, vdExp1, dataMask1);
                AscendC::Reg::Mul(
                    vdExp0BF16, vdExp0BF16, (AscendC::Reg::RegTensor<bfloat16_t>&)halfScaleForMul, dataMask1);
                AscendC::Reg::Mul(
                    vdExp1BF16, vdExp1BF16, (AscendC::Reg::RegTensor<bfloat16_t>&)halfScaleForMul, dataMask1);
                AscendC::Reg::Interleave(vdExp0BF16, vdExp1BF16, vdExp0BF16, vdExp1BF16);
                AscendC::Reg::Cast<U, bfloat16_t, castTrait>(vdExp0FP4, vdExp0BF16, dataMask1);
                AscendC::Reg::Cast<U, bfloat16_t, castTrait>(vdExp1FP4, vdExp1BF16, dataMask1);
            } else {
                AscendC::Reg::Mul(vdExp0, vdExp0, (AscendC::Reg::RegTensor<T>&)halfScaleForMul, dataMask1);
                AscendC::Reg::Mul(vdExp1, vdExp1, (AscendC::Reg::RegTensor<T>&)halfScaleForMul, dataMask1);
                AscendC::Reg::Interleave(vdExp0, vdExp1, vdExp0, vdExp1);
                AscendC::Reg::Cast<U, T, castTrait>(vdExp0FP4, vdExp0, dataMask1);
                AscendC::Reg::Cast<U, T, castTrait>(vdExp1FP4, vdExp1, dataMask1);
            }

            AscendC::Reg::StoreAlign<
                int8_t, AscendC::Reg::PostLiteral::POST_MODE_UPDATE, AscendC::Reg::StoreDist::DIST_PACK4_B32>(
                outLocalAddr, (AscendC::Reg::RegTensor<int8_t>&)vdExp0FP4, OUT_ELE_NUM_ONE_BLK_MAXFP4, dataMask1);
            AscendC::Reg::StoreAlign<
                int8_t, AscendC::Reg::PostLiteral::POST_MODE_UPDATE, AscendC::Reg::StoreDist::DIST_PACK4_B32>(
                outLocalAddr, (AscendC::Reg::RegTensor<int8_t>&)vdExp1FP4, OUT_ELE_NUM_ONE_BLK_MAXFP4, dataMask1);
        }
    }
}

template <typename TCache, typename TScale, typename TX>
__aicore__ inline void VFProcessDynamicMxFp4Quant(
    const LocalTensor<int8_t>& yLocal, const LocalTensor<TScale>& scaleLocal, const LocalTensor<TX>& xLocal,
    const LocalTensor<uint16_t>& maxExpLocal, const LocalTensor<uint16_t>& halfScaleLocal,
    const uint16_t curRowNum, const uint32_t curColNum)
{
    constexpr bool isE1M2 = AscendC::IsSameType<TCache, float4_e1m2x2_t>::value;

    constexpr uint32_t vRegSize = VL_FP32 * static_cast<uint32_t>(sizeof(float));
    constexpr uint32_t ubBlockSize = 32U;
    const uint32_t vlForB16 = vRegSize / static_cast<uint32_t>(sizeof(TX));
    const uint32_t numUbBlocksPerVReg = vRegSize / ubBlockSize;

    const uint32_t scaleCol = (curColNum + MX_BLOCK_SIZE_MXFP4 - 1) / MX_BLOCK_SIZE_MXFP4;
    const uint32_t xRowAlign = RoundUp<TX>(curColNum);
    const uint32_t cacheRowAlign = RoundUp<int8_t>((curColNum + 1) / 2);
    const uint32_t scaleColPack = (scaleCol + 1U) & ~1U;

    uint16_t loopNumX = static_cast<uint16_t>((curColNum + vlForB16 * DIGIT_TWO_MAXFP4 - 1) /
                                              (vlForB16 * DIGIT_TWO_MAXFP4));
    uint16_t loopNumScale = static_cast<uint16_t>((scaleColPack + vlForB16 - 1) / vlForB16);
    const uint32_t scaleRowBytes = ((scaleCol * static_cast<uint32_t>(sizeof(TScale)) + 63U) / 64U) * 64U;

    auto xAddr = reinterpret_cast<__ubuf__ TX*>(xLocal.GetPhyAddr());
    auto cacheAddr = reinterpret_cast<__ubuf__ int8_t*>(yLocal.GetPhyAddr());
    auto scaleByteAddr = reinterpret_cast<__ubuf__ uint8_t*>(scaleLocal.GetPhyAddr());
    auto maxExpAddr = reinterpret_cast<__ubuf__ uint16_t*>(maxExpLocal.GetPhyAddr());
    auto halfScaleAddr = reinterpret_cast<__ubuf__ uint16_t*>(halfScaleLocal.GetPhyAddr());

    for (uint16_t r = 0; r < curRowNum; r++) {
        __ubuf__ TX* rowXAddr = xAddr + r * xRowAlign;
        __ubuf__ int8_t* rowCacheAddr = cacheAddr + r * cacheRowAlign;
        __ubuf__ uint16_t* rowScaleAddr =
            reinterpret_cast<__ubuf__ uint16_t*>(scaleByteAddr + r * scaleRowBytes);

        if constexpr (isE1M2) {
            vfComputeMaxExpMXFP4<TX, fp4x2_e1m2_t>(
                rowXAddr, maxExpAddr, curColNum, loopNumX, vlForB16, numUbBlocksPerVReg);
            vfComputeScaleMXFP4<TX, fp4x2_e1m2_t>(
                maxExpAddr, rowScaleAddr, halfScaleAddr, scaleCol, scaleColPack, loopNumScale,
                FP4_E1M2_MAX_EXP, vlForB16);
            vfComputeDataMXFP4<TX, fp4x2_e1m2_t>(
                rowXAddr, halfScaleAddr, rowCacheAddr, curColNum, loopNumX, vlForB16, numUbBlocksPerVReg);
        } else {
            vfComputeMaxExpMXFP4<TX, fp4x2_e2m1_t>(
                rowXAddr, maxExpAddr, curColNum, loopNumX, vlForB16, numUbBlocksPerVReg);
            vfComputeScaleMXFP4<TX, fp4x2_e2m1_t>(
                maxExpAddr, rowScaleAddr, halfScaleAddr, scaleCol, scaleColPack, loopNumScale,
                FP4_E2M1_BF16_MAX_EXP, vlForB16);
            vfComputeDataMXFP4<TX, fp4x2_e2m1_t>(
                rowXAddr, halfScaleAddr, rowCacheAddr, curColNum, loopNumX, vlForB16, numUbBlocksPerVReg);
        }
    }
}

} // namespace IndexerQuantCache

#endif // INDEXER_QUANT_CACHE_MX_FP4_BASE_H