{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530812192466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530812192468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 05 14:36:32 2018 " "Processing started: Thu Jul 05 14:36:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530812192468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530812192468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_crc -c projeto_lcd_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_crc -c projeto_lcd_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530812192468 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530812193461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../../verilog/uart_controller/uart_rx.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/uart_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/uart_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_controller " "Found entity 1: uart_controller" {  } { { "../../verilog/uart_controller/uart_controller.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/uart_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/mux4_1_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/mux4_1_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1_4bits " "Found entity 1: mux4_1_4bits" {  } { { "../../verilog/uart_controller/mux4_1_4bits.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/mux4_1_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "../../verilog/uart_controller/mux4_1.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/fifo_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/fifo_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_controller " "Found entity 1: fifo_controller" {  } { { "../../verilog/uart_controller/fifo_controller.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/fifo_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../../verilog/uart_controller/fifo.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/baud_115200_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/baud_115200_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_115200_generator " "Found entity 1: baud_115200_generator" {  } { { "../../verilog/uart_controller/baud_115200_generator.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/baud_115200_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/baud_19200_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/baud_19200_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_19200_generator " "Found entity 1: baud_19200_generator" {  } { { "../../verilog/uart_controller/baud_19200_generator.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/baud_19200_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/baud_9600_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/baud_9600_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_9600_generator " "Found entity 1: baud_9600_generator" {  } { { "../../verilog/uart_controller/baud_9600_generator.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/baud_9600_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/baud_7200_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/uart_controller/baud_7200_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_7200_generator " "Found entity 1: baud_7200_generator" {  } { { "../../verilog/uart_controller/baud_7200_generator.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/baud_7200_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/projeto_crc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/projeto_crc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_crc " "Found entity 1: projeto_crc" {  } { { "projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" "" { Schematic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_rx_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_rx_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_rx_dados " "Found entity 1: NiosQsys_rx_dados" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_rx_dados.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_rx_dados.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_rsp_xbar_mux " "Found entity 1: NiosQsys_rsp_xbar_mux" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_rsp_xbar_mux.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_rsp_xbar_demux " "Found entity 1: NiosQsys_rsp_xbar_demux" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_rsp_xbar_demux.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_read.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_read " "Found entity 1: NiosQsys_read" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_read.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_read.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_pio_0 " "Found entity 1: NiosQsys_pio_0" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_pio_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_parallel_port_0.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_parallel_port_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_parallel_port_0 " "Found entity 1: NiosQsys_parallel_port_0" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_parallel_port_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_parallel_port_0.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_onchip_memory2_0 " "Found entity 1: NiosQsys_onchip_memory2_0" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_onchip_memory2_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_number_received_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_number_received_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_number_received_bytes " "Found entity 1: NiosQsys_number_received_bytes" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_number_received_bytes.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_number_received_bytes.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_nios2_qsys_0_test_bench " "Found entity 1: NiosQsys_nios2_qsys_0_test_bench" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_nios2_qsys_0_oci_test_bench " "Found entity 1: NiosQsys_nios2_qsys_0_oci_test_bench" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: NiosQsys_nios2_qsys_0_jtag_debug_module_tck" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_nios2_qsys_0_register_bank_a_module " "Found entity 1: NiosQsys_nios2_qsys_0_register_bank_a_module" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosQsys_nios2_qsys_0_register_bank_b_module " "Found entity 2: NiosQsys_nios2_qsys_0_register_bank_b_module" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosQsys_nios2_qsys_0_nios2_oci_debug " "Found entity 3: NiosQsys_nios2_qsys_0_nios2_oci_debug" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosQsys_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: NiosQsys_nios2_qsys_0_ociram_sp_ram_module" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosQsys_nios2_qsys_0_nios2_ocimem " "Found entity 5: NiosQsys_nios2_qsys_0_nios2_ocimem" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""} { "Info" "ISGN_ENTITY_NAME" "6 NiosQsys_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: NiosQsys_nios2_qsys_0_nios2_avalon_reg" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""} { "Info" "ISGN_ENTITY_NAME" "7 NiosQsys_nios2_qsys_0_nios2_oci_break " "Found entity 7: NiosQsys_nios2_qsys_0_nios2_oci_break" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""} { "Info" "ISGN_ENTITY_NAME" "8 NiosQsys_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: NiosQsys_nios2_qsys_0_nios2_oci_xbrk" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""} { "Info" "ISGN_ENTITY_NAME" "9 NiosQsys_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: NiosQsys_nios2_qsys_0_nios2_oci_dbrk" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""} { "Info" "ISGN_ENTITY_NAME" "10 NiosQsys_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: NiosQsys_nios2_qsys_0_nios2_oci_itrace" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""} { "Info" "ISGN_ENTITY_NAME" "11 NiosQsys_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: NiosQsys_nios2_qsys_0_nios2_oci_td_mode" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""} { "Info" "ISGN_ENTITY_NAME" "12 NiosQsys_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: NiosQsys_nios2_qsys_0_nios2_oci_dtrace" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""} { "Info" "ISGN_ENTITY_NAME" "13 NiosQsys_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: NiosQsys_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""} { "Info" "ISGN_ENTITY_NAME" "14 NiosQsys_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: NiosQsys_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""} { "Info" "ISGN_ENTITY_NAME" "15 NiosQsys_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: NiosQsys_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""} { "Info" "ISGN_ENTITY_NAME" "16 NiosQsys_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: NiosQsys_nios2_qsys_0_nios2_oci_fifo" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""} { "Info" "ISGN_ENTITY_NAME" "17 NiosQsys_nios2_qsys_0_nios2_oci_pib " "Found entity 17: NiosQsys_nios2_qsys_0_nios2_oci_pib" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""} { "Info" "ISGN_ENTITY_NAME" "18 NiosQsys_nios2_qsys_0_nios2_oci_im " "Found entity 18: NiosQsys_nios2_qsys_0_nios2_oci_im" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""} { "Info" "ISGN_ENTITY_NAME" "19 NiosQsys_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: NiosQsys_nios2_qsys_0_nios2_performance_monitors" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""} { "Info" "ISGN_ENTITY_NAME" "20 NiosQsys_nios2_qsys_0_nios2_oci " "Found entity 20: NiosQsys_nios2_qsys_0_nios2_oci" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""} { "Info" "ISGN_ENTITY_NAME" "21 NiosQsys_nios2_qsys_0 " "Found entity 21: NiosQsys_nios2_qsys_0" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_modo_operacao_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_modo_operacao_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_modo_operacao_lcd " "Found entity 1: NiosQsys_modo_operacao_lcd" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_modo_operacao_lcd.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_modo_operacao_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: NiosQsys_jtag_uart_0_sim_scfifo_w" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193911 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosQsys_jtag_uart_0_scfifo_w " "Found entity 2: NiosQsys_jtag_uart_0_scfifo_w" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193911 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosQsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: NiosQsys_jtag_uart_0_sim_scfifo_r" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193911 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosQsys_jtag_uart_0_scfifo_r " "Found entity 4: NiosQsys_jtag_uart_0_scfifo_r" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193911 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosQsys_jtag_uart_0 " "Found entity 5: NiosQsys_jtag_uart_0" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_irq_mapper " "Found entity 1: NiosQsys_irq_mapper" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_irq_mapper.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosQsys_id_router.sv(48) " "Verilog HDL Declaration information at NiosQsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_id_router.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812193928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosQsys_id_router.sv(49) " "Verilog HDL Declaration information at NiosQsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_id_router.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812193929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_id_router_default_decode " "Found entity 1: NiosQsys_id_router_default_decode" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_id_router.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193930 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosQsys_id_router " "Found entity 2: NiosQsys_id_router" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_id_router.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_entrada_lcd_1.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_entrada_lcd_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_entrada_lcd_1 " "Found entity 1: NiosQsys_entrada_lcd_1" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_entrada_lcd_1.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_entrada_lcd_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_entrada_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_entrada_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_entrada_lcd " "Found entity 1: NiosQsys_entrada_lcd" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_entrada_lcd.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_entrada_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_empty.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_empty.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_empty " "Found entity 1: NiosQsys_empty" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_empty.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_empty.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_controls_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_controls_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_controls_uart " "Found entity 1: NiosQsys_controls_uart" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_controls_uart.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_controls_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_control_words.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_control_words.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_control_words " "Found entity 1: NiosQsys_control_words" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_control_words.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_control_words.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_cmd_xbar_mux " "Found entity 1: NiosQsys_cmd_xbar_mux" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_cmd_xbar_mux.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812193996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812193996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_cmd_xbar_demux " "Found entity 1: NiosQsys_cmd_xbar_demux" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_cmd_xbar_demux.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812194007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812194007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosQsys_addr_router.sv(48) " "Verilog HDL Declaration information at NiosQsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_addr_router.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812194015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosQsys_addr_router.sv(49) " "Verilog HDL Declaration information at NiosQsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_addr_router.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812194016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/niosqsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/niosqsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys_addr_router_default_decode " "Found entity 1: NiosQsys_addr_router_default_decode" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_addr_router.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812194018 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosQsys_addr_router " "Found entity 2: NiosQsys_addr_router" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_addr_router.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812194018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812194018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812194028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812194028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812194041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812194041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812194058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812194058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812194114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812194114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812194135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812194135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812194153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812194153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812194245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812194245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812194284 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812194284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812194284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812194321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812194321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_qsys/niosqsys/synthesis/niosqsys.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_qsys/niosqsys/synthesis/niosqsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosQsys " "Found entity 1: NiosQsys" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812194416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812194416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Estado estado Inicializador_LCD.v(50) " "Verilog HDL Declaration information at Inicializador_LCD.v(50): object \"Estado\" differs only in case from object \"estado\" in the same scope" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812194428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dados dados Inicializador_LCD.v(54) " "Verilog HDL Declaration information at Inicializador_LCD.v(54): object \"Dados\" differs only in case from object \"dados\" in the same scope" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812194428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Enable enable Inicializador_LCD.v(51) " "Verilog HDL Declaration information at Inicializador_LCD.v(51): object \"Enable\" differs only in case from object \"enable\" in the same scope" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812194428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RS rs Inicializador_LCD.v(52) " "Verilog HDL Declaration information at Inicializador_LCD.v(52): object \"RS\" differs only in case from object \"rs\" in the same scope" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812194428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/lcd_controller/inicializador_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/lcd_controller/inicializador_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inicializador_LCD " "Found entity 1: Inicializador_LCD" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812194429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812194429 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte Escritor_LCD.v(32) " "Verilog HDL Declaration warning at Escritor_LCD.v(32): \"byte\" is SystemVerilog-2005 keyword" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 32 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1530812194442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dados dados Escritor_LCD.v(59) " "Verilog HDL Declaration information at Escritor_LCD.v(59): object \"Dados\" differs only in case from object \"dados\" in the same scope" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812194443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Enable enable Escritor_LCD.v(55) " "Verilog HDL Declaration information at Escritor_LCD.v(55): object \"Enable\" differs only in case from object \"enable\" in the same scope" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812194444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RS rs Escritor_LCD.v(56) " "Verilog HDL Declaration information at Escritor_LCD.v(56): object \"RS\" differs only in case from object \"rs\" in the same scope" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530812194444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/lcd_controller/escritor_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/lcd_controller/escritor_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Escritor_LCD " "Found entity 1: Escritor_LCD" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812194445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812194445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/lcd_controller/controller_lcd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/lcd_controller/controller_lcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_LCD_TOP " "Found entity 1: Controller_LCD_TOP" {  } { { "../../verilog/lcd_controller/Controller_LCD_TOP.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Controller_LCD_TOP.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812194464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812194464 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NiosQsys_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at NiosQsys_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1530812194487 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NiosQsys_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at NiosQsys_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1530812194487 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NiosQsys_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at NiosQsys_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1530812194488 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NiosQsys_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at NiosQsys_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1530812194496 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto_crc " "Elaborating entity \"projeto_crc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530812195203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller_LCD_TOP Controller_LCD_TOP:inst " "Elaborating entity \"Controller_LCD_TOP\" for hierarchy \"Controller_LCD_TOP:inst\"" {  } { { "projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" "inst" { Schematic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" { { 16 616 824 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inicializador_LCD Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador " "Elaborating entity \"Inicializador_LCD\" for hierarchy \"Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\"" {  } { { "../../verilog/lcd_controller/Controller_LCD_TOP.v" "Inicializador" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Controller_LCD_TOP.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195218 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Modo Inicializador_LCD.v(101) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(101): variable \"Modo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195221 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay Inicializador_LCD.v(106) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(106): variable \"delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195221 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay Inicializador_LCD.v(109) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(109): variable \"delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195221 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay Inicializador_LCD.v(125) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(125): variable \"delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195221 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay Inicializador_LCD.v(128) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(128): variable \"delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195221 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Modo Inicializador_LCD.v(136) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(136): variable \"Modo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195222 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Modo Inicializador_LCD.v(137) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(137): variable \"Modo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195222 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay Inicializador_LCD.v(145) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(145): variable \"delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195222 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay Inicializador_LCD.v(148) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(148): variable \"delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195222 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay Inicializador_LCD.v(162) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(162): variable \"delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195222 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay Inicializador_LCD.v(165) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(165): variable \"delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195222 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Inicializador_LCD.v(99) " "Verilog HDL Case Statement warning at Inicializador_LCD.v(99): incomplete case statement has no default case item" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 99 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1530812195222 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "proximo Inicializador_LCD.v(98) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(98): inferring latch(es) for variable \"proximo\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530812195222 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable Inicializador_LCD.v(98) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(98): inferring latch(es) for variable \"enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530812195222 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dados Inicializador_LCD.v(98) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(98): inferring latch(es) for variable \"dados\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530812195222 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "delay_temp Inicializador_LCD.v(98) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(98): inferring latch(es) for variable \"delay_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530812195222 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[0\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[0\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195223 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[1\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[1\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195223 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[2\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[2\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195223 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[3\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[3\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195223 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[4\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[4\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195223 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[5\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[5\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195223 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[6\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[6\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195223 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[7\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[7\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195223 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[8\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[8\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195223 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[9\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[9\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195223 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[10\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[10\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195223 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[11\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[11\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195223 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[12\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[12\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195223 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[13\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[13\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195224 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[14\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[14\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195224 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[15\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[15\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195224 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[16\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[16\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195224 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[17\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[17\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195224 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[18\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[18\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195224 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[19\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[19\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195224 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[20\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[20\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195224 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[21\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[21\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195224 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[22\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[22\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195224 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[23\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[23\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195224 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[24\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[24\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195225 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[25\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[25\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195225 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[26\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[26\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195225 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[27\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[27\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195225 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[28\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[28\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195225 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[29\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[29\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195225 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[30\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[30\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195225 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_temp\[31\] Inicializador_LCD.v(98) " "Inferred latch for \"delay_temp\[31\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195225 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[0\] Inicializador_LCD.v(98) " "Inferred latch for \"dados\[0\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195225 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[1\] Inicializador_LCD.v(98) " "Inferred latch for \"dados\[1\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195226 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[2\] Inicializador_LCD.v(98) " "Inferred latch for \"dados\[2\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195226 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[3\] Inicializador_LCD.v(98) " "Inferred latch for \"dados\[3\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195226 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[4\] Inicializador_LCD.v(98) " "Inferred latch for \"dados\[4\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195226 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[5\] Inicializador_LCD.v(98) " "Inferred latch for \"dados\[5\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195226 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[6\] Inicializador_LCD.v(98) " "Inferred latch for \"dados\[6\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195226 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[7\] Inicializador_LCD.v(98) " "Inferred latch for \"dados\[7\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195226 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable Inicializador_LCD.v(98) " "Inferred latch for \"enable\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195226 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo\[0\] Inicializador_LCD.v(98) " "Inferred latch for \"proximo\[0\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195226 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo\[1\] Inicializador_LCD.v(98) " "Inferred latch for \"proximo\[1\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195226 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo\[2\] Inicializador_LCD.v(98) " "Inferred latch for \"proximo\[2\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195226 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo\[3\] Inicializador_LCD.v(98) " "Inferred latch for \"proximo\[3\]\" at Inicializador_LCD.v(98)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195227 "|projeto_crc|Controller_LCD_TOP:inst|Inicializador_LCD:Inicializador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Escritor_LCD Controller_LCD_TOP:inst\|Escritor_LCD:Escritor " "Elaborating entity \"Escritor_LCD\" for hierarchy \"Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\"" {  } { { "../../verilog/lcd_controller/Controller_LCD_TOP.v" "Escritor" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Controller_LCD_TOP.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195233 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Inicializado Escritor_LCD.v(104) " "Verilog HDL Always Construct warning at Escritor_LCD.v(104): variable \"Inicializado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195236 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Entrada Escritor_LCD.v(104) " "Verilog HDL Always Construct warning at Escritor_LCD.v(104): variable \"Entrada\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195236 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador_delay Escritor_LCD.v(110) " "Verilog HDL Always Construct warning at Escritor_LCD.v(110): variable \"contador_delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195236 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador_delay Escritor_LCD.v(114) " "Verilog HDL Always Construct warning at Escritor_LCD.v(114): variable \"contador_delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195236 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Entrada Escritor_LCD.v(124) " "Verilog HDL Always Construct warning at Escritor_LCD.v(124): variable \"Entrada\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195236 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index Escritor_LCD.v(124) " "Verilog HDL Always Construct warning at Escritor_LCD.v(124): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195236 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index Escritor_LCD.v(126) " "Verilog HDL Always Construct warning at Escritor_LCD.v(126): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195236 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "byte Escritor_LCD.v(126) " "Verilog HDL Always Construct warning at Escritor_LCD.v(126): variable \"byte\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195236 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index Escritor_LCD.v(135) " "Verilog HDL Always Construct warning at Escritor_LCD.v(135): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195237 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "index Escritor_LCD.v(137) " "Verilog HDL Always Construct warning at Escritor_LCD.v(137): variable \"index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195237 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador_delay Escritor_LCD.v(141) " "Verilog HDL Always Construct warning at Escritor_LCD.v(141): variable \"contador_delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195237 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador_delay Escritor_LCD.v(144) " "Verilog HDL Always Construct warning at Escritor_LCD.v(144): variable \"contador_delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1530812195237 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable Escritor_LCD.v(101) " "Verilog HDL Always Construct warning at Escritor_LCD.v(101): inferring latch(es) for variable \"enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530812195237 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs Escritor_LCD.v(101) " "Verilog HDL Always Construct warning at Escritor_LCD.v(101): inferring latch(es) for variable \"rs\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530812195237 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dados Escritor_LCD.v(101) " "Verilog HDL Always Construct warning at Escritor_LCD.v(101): inferring latch(es) for variable \"dados\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530812195237 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index_temp Escritor_LCD.v(101) " "Verilog HDL Always Construct warning at Escritor_LCD.v(101): inferring latch(es) for variable \"index_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530812195237 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "contador_delay_temp Escritor_LCD.v(101) " "Verilog HDL Always Construct warning at Escritor_LCD.v(101): inferring latch(es) for variable \"contador_delay_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530812195237 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Contador Escritor_LCD.v(58) " "Output port \"Contador\" at Escritor_LCD.v(58) has no driver" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530812195237 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[0\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[0\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195237 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[1\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[1\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195237 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[2\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[2\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195238 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[3\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[3\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195238 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[4\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[4\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195238 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[5\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[5\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195238 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[6\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[6\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195238 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[7\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[7\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195238 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[8\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[8\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195238 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[9\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[9\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195238 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[10\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[10\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195238 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[11\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[11\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195238 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[12\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[12\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195238 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[13\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[13\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195238 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[14\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[14\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195238 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[15\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[15\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195239 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[16\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[16\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195239 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[17\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[17\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195239 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[18\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[18\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195239 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[19\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[19\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195239 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[20\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[20\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195239 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[21\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[21\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195239 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[22\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[22\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195239 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[23\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[23\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195239 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[24\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[24\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195239 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[25\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[25\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195239 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[26\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[26\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195239 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_delay_temp\[27\] Escritor_LCD.v(101) " "Inferred latch for \"contador_delay_temp\[27\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195240 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[0\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[0\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195240 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[1\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[1\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195240 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[2\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[2\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195240 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[3\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[3\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195240 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[4\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[4\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195240 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[5\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[5\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195240 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[6\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[6\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195240 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[7\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[7\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195240 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[8\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[8\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195240 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[9\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[9\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195240 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[10\] Escritor_LCD.v(101) " "Inferred latch for \"index_temp\[10\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195240 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[0\] Escritor_LCD.v(101) " "Inferred latch for \"dados\[0\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195241 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[1\] Escritor_LCD.v(101) " "Inferred latch for \"dados\[1\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195241 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[2\] Escritor_LCD.v(101) " "Inferred latch for \"dados\[2\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195241 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[3\] Escritor_LCD.v(101) " "Inferred latch for \"dados\[3\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195241 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[4\] Escritor_LCD.v(101) " "Inferred latch for \"dados\[4\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195241 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[5\] Escritor_LCD.v(101) " "Inferred latch for \"dados\[5\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195241 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[6\] Escritor_LCD.v(101) " "Inferred latch for \"dados\[6\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195241 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[7\] Escritor_LCD.v(101) " "Inferred latch for \"dados\[7\]\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195241 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs Escritor_LCD.v(101) " "Inferred latch for \"rs\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195241 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable Escritor_LCD.v(101) " "Inferred latch for \"enable\" at Escritor_LCD.v(101)" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530812195241 "|projeto_crc|Controller_LCD_TOP:inst|Escritor_LCD:Escritor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys NiosQsys:inst1 " "Elaborating entity \"NiosQsys\" for hierarchy \"NiosQsys:inst1\"" {  } { { "projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" "inst1" { Schematic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" { { 208 464 1024 872 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0 NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"NiosQsys_nios2_qsys_0\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "nios2_qsys_0" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_test_bench NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_test_bench:the_NiosQsys_nios2_qsys_0_test_bench " "Elaborating entity \"NiosQsys_nios2_qsys_0_test_bench\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_test_bench:the_NiosQsys_nios2_qsys_0_test_bench\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_test_bench" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_register_bank_a_module NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_a_module:NiosQsys_nios2_qsys_0_register_bank_a " "Elaborating entity \"NiosQsys_nios2_qsys_0_register_bank_a_module\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_a_module:NiosQsys_nios2_qsys_0_register_bank_a\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "NiosQsys_nios2_qsys_0_register_bank_a" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_a_module:NiosQsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_a_module:NiosQsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_a_module:NiosQsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_a_module:NiosQsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812195505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_a_module:NiosQsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_a_module:NiosQsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NiosQsys_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"NiosQsys_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195506 ""}  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530812195506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b5h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b5h1 " "Found entity 1: altsyncram_b5h1" {  } { { "db/altsyncram_b5h1.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/altsyncram_b5h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812195646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812195646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b5h1 NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_a_module:NiosQsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b5h1:auto_generated " "Elaborating entity \"altsyncram_b5h1\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_a_module:NiosQsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b5h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_register_bank_b_module NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_b_module:NiosQsys_nios2_qsys_0_register_bank_b " "Elaborating entity \"NiosQsys_nios2_qsys_0_register_bank_b_module\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_b_module:NiosQsys_nios2_qsys_0_register_bank_b\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "NiosQsys_nios2_qsys_0_register_bank_b" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_b_module:NiosQsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_b_module:NiosQsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_b_module:NiosQsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_b_module:NiosQsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812195697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_b_module:NiosQsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_b_module:NiosQsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NiosQsys_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"NiosQsys_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195697 ""}  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530812195697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c5h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c5h1 " "Found entity 1: altsyncram_c5h1" {  } { { "db/altsyncram_c5h1.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/altsyncram_c5h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812195823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812195823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c5h1 NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_b_module:NiosQsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c5h1:auto_generated " "Elaborating entity \"altsyncram_c5h1\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_register_bank_b_module:NiosQsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c5h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_oci" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_debug NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_debug:the_NiosQsys_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_debug:the_NiosQsys_nios2_qsys_0_nios2_oci_debug\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_debug:the_NiosQsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_debug:the_NiosQsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_debug:the_NiosQsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_debug:the_NiosQsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812195921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_debug:the_NiosQsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_debug:the_NiosQsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195921 ""}  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530812195921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_ocimem NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_ocimem\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_ociram_sp_ram_module NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\|NiosQsys_nios2_qsys_0_ociram_sp_ram_module:NiosQsys_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"NiosQsys_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\|NiosQsys_nios2_qsys_0_ociram_sp_ram_module:NiosQsys_nios2_qsys_0_ociram_sp_ram\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "NiosQsys_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\|NiosQsys_nios2_qsys_0_ociram_sp_ram_module:NiosQsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\|NiosQsys_nios2_qsys_0_ociram_sp_ram_module:NiosQsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\|NiosQsys_nios2_qsys_0_ociram_sp_ram_module:NiosQsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\|NiosQsys_nios2_qsys_0_ociram_sp_ram_module:NiosQsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812195953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\|NiosQsys_nios2_qsys_0_ociram_sp_ram_module:NiosQsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\|NiosQsys_nios2_qsys_0_ociram_sp_ram_module:NiosQsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NiosQsys_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"NiosQsys_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812195953 ""}  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530812195953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fi81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fi81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fi81 " "Found entity 1: altsyncram_fi81" {  } { { "db/altsyncram_fi81.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/altsyncram_fi81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812196083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812196083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fi81 NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\|NiosQsys_nios2_qsys_0_ociram_sp_ram_module:NiosQsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_fi81:auto_generated " "Elaborating entity \"altsyncram_fi81\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_ocimem:the_NiosQsys_nios2_qsys_0_nios2_ocimem\|NiosQsys_nios2_qsys_0_ociram_sp_ram_module:NiosQsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_fi81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_avalon_reg NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_avalon_reg:the_NiosQsys_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_avalon_reg:the_NiosQsys_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_break NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_break:the_NiosQsys_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_break\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_break:the_NiosQsys_nios2_qsys_0_nios2_oci_break\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_xbrk NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_xbrk:the_NiosQsys_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_xbrk:the_NiosQsys_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_dbrk NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_dbrk:the_NiosQsys_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_dbrk:the_NiosQsys_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_itrace NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_itrace:the_NiosQsys_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_itrace:the_NiosQsys_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_dtrace NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_dtrace:the_NiosQsys_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_dtrace:the_NiosQsys_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_td_mode NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_dtrace:the_NiosQsys_nios2_qsys_0_nios2_oci_dtrace\|NiosQsys_nios2_qsys_0_nios2_oci_td_mode:NiosQsys_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_dtrace:the_NiosQsys_nios2_qsys_0_nios2_oci_dtrace\|NiosQsys_nios2_qsys_0_nios2_oci_td_mode:NiosQsys_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "NiosQsys_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_fifo NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_fifo:the_NiosQsys_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_fifo:the_NiosQsys_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_compute_tm_count NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_fifo:the_NiosQsys_nios2_qsys_0_nios2_oci_fifo\|NiosQsys_nios2_qsys_0_nios2_oci_compute_tm_count:NiosQsys_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_fifo:the_NiosQsys_nios2_qsys_0_nios2_oci_fifo\|NiosQsys_nios2_qsys_0_nios2_oci_compute_tm_count:NiosQsys_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "NiosQsys_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_fifowp_inc NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_fifo:the_NiosQsys_nios2_qsys_0_nios2_oci_fifo\|NiosQsys_nios2_qsys_0_nios2_oci_fifowp_inc:NiosQsys_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_fifo:the_NiosQsys_nios2_qsys_0_nios2_oci_fifo\|NiosQsys_nios2_qsys_0_nios2_oci_fifowp_inc:NiosQsys_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "NiosQsys_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_fifocount_inc NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_fifo:the_NiosQsys_nios2_qsys_0_nios2_oci_fifo\|NiosQsys_nios2_qsys_0_nios2_oci_fifocount_inc:NiosQsys_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_fifo:the_NiosQsys_nios2_qsys_0_nios2_oci_fifo\|NiosQsys_nios2_qsys_0_nios2_oci_fifocount_inc:NiosQsys_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "NiosQsys_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_oci_test_bench NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_fifo:the_NiosQsys_nios2_qsys_0_nios2_oci_fifo\|NiosQsys_nios2_qsys_0_oci_test_bench:the_NiosQsys_nios2_qsys_0_oci_test_bench " "Elaborating entity \"NiosQsys_nios2_qsys_0_oci_test_bench\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_fifo:the_NiosQsys_nios2_qsys_0_nios2_oci_fifo\|NiosQsys_nios2_qsys_0_oci_test_bench:the_NiosQsys_nios2_qsys_0_oci_test_bench\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_pib NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_pib:the_NiosQsys_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_pib:the_NiosQsys_nios2_qsys_0_nios2_oci_pib\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_nios2_oci_im NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_im:the_NiosQsys_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"NiosQsys_nios2_qsys_0_nios2_oci_im\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_nios2_oci_im:the_NiosQsys_nios2_qsys_0_nios2_oci_im\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_jtag_debug_module_tck NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|NiosQsys_nios2_qsys_0_jtag_debug_module_tck:the_NiosQsys_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"NiosQsys_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|NiosQsys_nios2_qsys_0_jtag_debug_module_tck:the_NiosQsys_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_NiosQsys_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk:the_NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk:the_NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_NiosQsys_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "NiosQsys_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812196351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196351 ""}  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530812196351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196359 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NiosQsys:inst1\|NiosQsys_nios2_qsys_0:nios2_qsys_0\|NiosQsys_nios2_qsys_0_nios2_oci:the_NiosQsys_nios2_qsys_0_nios2_oci\|NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosQsys_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_onchip_memory2_0 NiosQsys:inst1\|NiosQsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"NiosQsys_onchip_memory2_0\" for hierarchy \"NiosQsys:inst1\|NiosQsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "onchip_memory2_0" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosQsys:inst1\|NiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosQsys:inst1\|NiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosQsys:inst1\|NiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosQsys:inst1\|NiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_onchip_memory2_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812196400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosQsys:inst1\|NiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosQsys:inst1\|NiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:SERSADY_DESKTOPPROJETOPROCESSADORQUARTUSONCHIP_MEM.HEX " "Parameter \"init_file\" = \"C:SERSADY_DESKTOPPROJETOPROCESSADORQUARTUSONCHIP_MEM.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196401 ""}  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_onchip_memory2_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530812196401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k4g1 " "Found entity 1: altsyncram_k4g1" {  } { { "db/altsyncram_k4g1.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/altsyncram_k4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812196554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812196554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k4g1 NiosQsys:inst1\|NiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_k4g1:auto_generated " "Elaborating entity \"altsyncram_k4g1\" for hierarchy \"NiosQsys:inst1\|NiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_k4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_jtag_uart_0 NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"NiosQsys_jtag_uart_0\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "jtag_uart_0" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_jtag_uart_0_scfifo_w NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w " "Elaborating entity \"NiosQsys_jtag_uart_0_scfifo_w\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "the_NiosQsys_jtag_uart_0_scfifo_w" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "wfifo" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812196754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196754 ""}  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530812196754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812196904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812196904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812196949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812196949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812196954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812196999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812196999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812197165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812197165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812197304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812197304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812197432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812197432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812197555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812197555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_w:the_NiosQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_jtag_uart_0_scfifo_r NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_r:the_NiosQsys_jtag_uart_0_scfifo_r " "Elaborating entity \"NiosQsys_jtag_uart_0_scfifo_r\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|NiosQsys_jtag_uart_0_scfifo_r:the_NiosQsys_jtag_uart_0_scfifo_r\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "the_NiosQsys_jtag_uart_0_scfifo_r" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosQsys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosQsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "NiosQsys_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosQsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosQsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812197814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosQsys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"NiosQsys:inst1\|NiosQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NiosQsys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197814 ""}  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530812197814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_modo_operacao_lcd NiosQsys:inst1\|NiosQsys_modo_operacao_lcd:modo_operacao_lcd " "Elaborating entity \"NiosQsys_modo_operacao_lcd\" for hierarchy \"NiosQsys:inst1\|NiosQsys_modo_operacao_lcd:modo_operacao_lcd\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "modo_operacao_lcd" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_rx_dados NiosQsys:inst1\|NiosQsys_rx_dados:rx_dados " "Elaborating entity \"NiosQsys_rx_dados\" for hierarchy \"NiosQsys:inst1\|NiosQsys_rx_dados:rx_dados\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "rx_dados" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_empty NiosQsys:inst1\|NiosQsys_empty:empty " "Elaborating entity \"NiosQsys_empty\" for hierarchy \"NiosQsys:inst1\|NiosQsys_empty:empty\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "empty" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_controls_uart NiosQsys:inst1\|NiosQsys_controls_uart:controls_uart " "Elaborating entity \"NiosQsys_controls_uart\" for hierarchy \"NiosQsys:inst1\|NiosQsys_controls_uart:controls_uart\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "controls_uart" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_read NiosQsys:inst1\|NiosQsys_read:read " "Elaborating entity \"NiosQsys_read\" for hierarchy \"NiosQsys:inst1\|NiosQsys_read:read\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "read" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NiosQsys:inst1\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NiosQsys:inst1\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NiosQsys:inst1\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NiosQsys:inst1\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosQsys:inst1\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosQsys:inst1\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosQsys:inst1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosQsys:inst1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosQsys:inst1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosQsys:inst1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosQsys:inst1\|altera_merlin_slave_translator:modo_operacao_lcd_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosQsys:inst1\|altera_merlin_slave_translator:modo_operacao_lcd_s1_translator\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "modo_operacao_lcd_s1_translator" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 1884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812197932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NiosQsys:inst1\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NiosQsys:inst1\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 2822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NiosQsys:inst1\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NiosQsys:inst1\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 2902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NiosQsys:inst1\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NiosQsys:inst1\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 2983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NiosQsys:inst1\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NiosQsys:inst1\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NiosQsys:inst1\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NiosQsys:inst1\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 3024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_addr_router NiosQsys:inst1\|NiosQsys_addr_router:addr_router " "Elaborating entity \"NiosQsys_addr_router\" for hierarchy \"NiosQsys:inst1\|NiosQsys_addr_router:addr_router\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "addr_router" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 4992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_addr_router_default_decode NiosQsys:inst1\|NiosQsys_addr_router:addr_router\|NiosQsys_addr_router_default_decode:the_default_decode " "Elaborating entity \"NiosQsys_addr_router_default_decode\" for hierarchy \"NiosQsys:inst1\|NiosQsys_addr_router:addr_router\|NiosQsys_addr_router_default_decode:the_default_decode\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_addr_router.sv" "the_default_decode" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_addr_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_id_router NiosQsys:inst1\|NiosQsys_id_router:id_router " "Elaborating entity \"NiosQsys_id_router\" for hierarchy \"NiosQsys:inst1\|NiosQsys_id_router:id_router\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "id_router" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 5024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_id_router_default_decode NiosQsys:inst1\|NiosQsys_id_router:id_router\|NiosQsys_id_router_default_decode:the_default_decode " "Elaborating entity \"NiosQsys_id_router_default_decode\" for hierarchy \"NiosQsys:inst1\|NiosQsys_id_router:id_router\|NiosQsys_id_router_default_decode:the_default_decode\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_id_router.sv" "the_default_decode" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NiosQsys:inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NiosQsys:inst1\|altera_reset_controller:rst_controller\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "rst_controller" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 5307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NiosQsys:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NiosQsys:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NiosQsys:inst1\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NiosQsys:inst1\|altera_reset_controller:rst_controller_001\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "rst_controller_001" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 5334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_cmd_xbar_demux NiosQsys:inst1\|NiosQsys_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"NiosQsys_cmd_xbar_demux\" for hierarchy \"NiosQsys:inst1\|NiosQsys_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "cmd_xbar_demux" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 5447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_cmd_xbar_mux NiosQsys:inst1\|NiosQsys_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"NiosQsys_cmd_xbar_mux\" for hierarchy \"NiosQsys:inst1\|NiosQsys_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "cmd_xbar_mux" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 5583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosQsys:inst1\|NiosQsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosQsys:inst1\|NiosQsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NiosQsys:inst1\|NiosQsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NiosQsys:inst1\|NiosQsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_rsp_xbar_demux NiosQsys:inst1\|NiosQsys_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"NiosQsys_rsp_xbar_demux\" for hierarchy \"NiosQsys:inst1\|NiosQsys_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "rsp_xbar_demux" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 5974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_rsp_xbar_mux NiosQsys:inst1\|NiosQsys_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"NiosQsys_rsp_xbar_mux\" for hierarchy \"NiosQsys:inst1\|NiosQsys_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "rsp_xbar_mux" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 6455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosQsys:inst1\|NiosQsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosQsys:inst1\|NiosQsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_rsp_xbar_mux.sv" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NiosQsys:inst1\|NiosQsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NiosQsys:inst1\|NiosQsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosQsys_irq_mapper NiosQsys:inst1\|NiosQsys_irq_mapper:irq_mapper " "Elaborating entity \"NiosQsys_irq_mapper\" for hierarchy \"NiosQsys:inst1\|NiosQsys_irq_mapper:irq_mapper\"" {  } { { "projeto_qsys/NiosQsys/synthesis/NiosQsys.v" "irq_mapper" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/NiosQsys.v" 6575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_controller uart_controller:inst2 " "Elaborating entity \"uart_controller\" for hierarchy \"uart_controller:inst2\"" {  } { { "projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" "inst2" { Schematic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" { { 400 -16 192 544 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 uart_controller:inst2\|mux4_1:mux4_1 " "Elaborating entity \"mux4_1\" for hierarchy \"uart_controller:inst2\|mux4_1:mux4_1\"" {  } { { "../../verilog/uart_controller/uart_controller.v" "mux4_1" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/uart_controller.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_controller uart_controller:inst2\|fifo_controller:fifo_controller " "Elaborating entity \"fifo_controller\" for hierarchy \"uart_controller:inst2\|fifo_controller:fifo_controller\"" {  } { { "../../verilog/uart_controller/uart_controller.v" "fifo_controller" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/uart_controller.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo " "Elaborating entity \"fifo\" for hierarchy \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\"" {  } { { "../../verilog/uart_controller/fifo_controller.v" "fifo" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/fifo_controller.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\"" {  } { { "../../verilog/uart_controller/fifo.v" "scfifo_component" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/fifo.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\"" {  } { { "../../verilog/uart_controller/fifo.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/fifo.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812198899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812198899 ""}  } { { "../../verilog/uart_controller/fifo.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/fifo.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530812198899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_la31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_la31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_la31 " "Found entity 1: scfifo_la31" {  } { { "db/scfifo_la31.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/scfifo_la31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812199019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812199019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_la31 uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated " "Elaborating entity \"scfifo_la31\" for hierarchy \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812199025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sg31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sg31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sg31 " "Found entity 1: a_dpfifo_sg31" {  } { { "db/a_dpfifo_sg31.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_dpfifo_sg31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812199065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812199065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sg31 uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo " "Elaborating entity \"a_dpfifo_sg31\" for hierarchy \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\"" {  } { { "db/scfifo_la31.tdf" "dpfifo" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/scfifo_la31.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812199069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_raf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_raf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_raf " "Found entity 1: a_fefifo_raf" {  } { { "db/a_fefifo_raf.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_fefifo_raf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812199114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812199114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_raf uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\|a_fefifo_raf:fifo_state " "Elaborating entity \"a_fefifo_raf\" for hierarchy \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\|a_fefifo_raf:fifo_state\"" {  } { { "db/a_dpfifo_sg31.tdf" "fifo_state" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_dpfifo_sg31.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812199119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pp7 " "Found entity 1: cntr_pp7" {  } { { "db/cntr_pp7.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/cntr_pp7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812199246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812199246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pp7 uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\|a_fefifo_raf:fifo_state\|cntr_pp7:count_usedw " "Elaborating entity \"cntr_pp7\" for hierarchy \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\|a_fefifo_raf:fifo_state\|cntr_pp7:count_usedw\"" {  } { { "db/a_fefifo_raf.tdf" "count_usedw" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_fefifo_raf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812199251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_e811.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_e811.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_e811 " "Found entity 1: dpram_e811" {  } { { "db/dpram_e811.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/dpram_e811.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812199385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812199385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_e811 uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\|dpram_e811:FIFOram " "Elaborating entity \"dpram_e811\" for hierarchy \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\|dpram_e811:FIFOram\"" {  } { { "db/a_dpfifo_sg31.tdf" "FIFOram" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_dpfifo_sg31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812199388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3k1 " "Found entity 1: altsyncram_e3k1" {  } { { "db/altsyncram_e3k1.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/altsyncram_e3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812199527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812199527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e3k1 uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\|dpram_e811:FIFOram\|altsyncram_e3k1:altsyncram1 " "Elaborating entity \"altsyncram_e3k1\" for hierarchy \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\|dpram_e811:FIFOram\|altsyncram_e3k1:altsyncram1\"" {  } { { "db/dpram_e811.tdf" "altsyncram1" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/dpram_e811.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812199531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dpb " "Found entity 1: cntr_dpb" {  } { { "db/cntr_dpb.tdf" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/cntr_dpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530812199643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530812199643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dpb uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\|cntr_dpb:rd_ptr_count " "Elaborating entity \"cntr_dpb\" for hierarchy \"uart_controller:inst2\|fifo_controller:fifo_controller\|fifo:fifo\|scfifo:scfifo_component\|scfifo_la31:auto_generated\|a_dpfifo_sg31:dpfifo\|cntr_dpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_sg31.tdf" "rd_ptr_count" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/db/a_dpfifo_sg31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812199648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1_4bits uart_controller:inst2\|mux4_1_4bits:mux4_1_4bits " "Elaborating entity \"mux4_1_4bits\" for hierarchy \"uart_controller:inst2\|mux4_1_4bits:mux4_1_4bits\"" {  } { { "../../verilog/uart_controller/uart_controller.v" "mux4_1_4bits" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/uart_controller.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812199667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_controller:inst2\|uart_rx:uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_controller:inst2\|uart_rx:uart_rx\"" {  } { { "../../verilog/uart_controller/uart_controller.v" "uart_rx" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/uart_controller.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812199674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_7200_generator uart_controller:inst2\|baud_7200_generator:baud_7200_generator " "Elaborating entity \"baud_7200_generator\" for hierarchy \"uart_controller:inst2\|baud_7200_generator:baud_7200_generator\"" {  } { { "../../verilog/uart_controller/uart_controller.v" "baud_7200_generator" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/uart_controller.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812199681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_9600_generator uart_controller:inst2\|baud_9600_generator:baud_9600_generator " "Elaborating entity \"baud_9600_generator\" for hierarchy \"uart_controller:inst2\|baud_9600_generator:baud_9600_generator\"" {  } { { "../../verilog/uart_controller/uart_controller.v" "baud_9600_generator" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/uart_controller.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812199688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_19200_generator uart_controller:inst2\|baud_19200_generator:baud_19200_generator " "Elaborating entity \"baud_19200_generator\" for hierarchy \"uart_controller:inst2\|baud_19200_generator:baud_19200_generator\"" {  } { { "../../verilog/uart_controller/uart_controller.v" "baud_19200_generator" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/uart_controller.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812199696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_115200_generator uart_controller:inst2\|baud_115200_generator:baud_115200_generator " "Elaborating entity \"baud_115200_generator\" for hierarchy \"uart_controller:inst2\|baud_115200_generator:baud_115200_generator\"" {  } { { "../../verilog/uart_controller/uart_controller.v" "baud_115200_generator" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/uart_controller.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530812199705 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "uart_controller:inst2\|mux4_1:mux4_1\|Mux0 " "Found clock multiplexer uart_controller:inst2\|mux4_1:mux4_1\|Mux0" {  } { { "../../verilog/uart_controller/mux4_1.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/uart_controller/mux4_1.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1530812206103 "|projeto_crc|uart_controller:inst2|mux4_1:mux4_1|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1530812206103 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1530812212837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[7\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213154 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[6\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213154 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[5\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213155 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[4\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213155 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|dados\[3\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|dados\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213155 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[3\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213156 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|dados\[2\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|dados\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213156 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[2\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213156 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|dados\[1\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|dados\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[1\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213157 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[1\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213157 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|dados\[0\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|dados\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213157 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[0\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|dados\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213157 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|proximo\[3\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|proximo\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213158 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|proximo\[2\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|proximo\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213158 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|proximo\[1\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|proximo\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[1\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213158 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|proximo\[0\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|proximo\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[3\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213159 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|index_temp\[2\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|index_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WAIT_30MS " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WAIT_30MS" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213159 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|index_temp\[1\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|index_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WAIT_30MS " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WAIT_30MS" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213160 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|index_temp\[0\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|index_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WAIT_30MS " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WAIT_30MS" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213160 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[27\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213160 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[26\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213161 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[25\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213161 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[24\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213161 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[23\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213161 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[22\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213162 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[21\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213162 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[20\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213162 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[19\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213162 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[18\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213163 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[17\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213163 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[16\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213163 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[15\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213163 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[14\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213164 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[13\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213164 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[12\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213164 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[11\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213164 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[10\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213164 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[9\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213166 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[8\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213166 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[7\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213166 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[6\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213167 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[5\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213167 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[4\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213168 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[3\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213168 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[2\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213168 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[1\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213169 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[0\] " "Latch Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|contador_delay_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Escritor_LCD:Escritor\|estado.WRITE" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213169 ""}  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[31\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213169 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[30\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213170 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[29\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213170 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[28\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213170 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[27\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213170 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[26\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213171 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[25\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213171 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[24\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213171 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[23\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213171 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[22\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213172 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[21\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213172 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[20\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213172 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[19\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213173 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[18\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213173 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[17\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213173 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[16\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213173 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[15\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213174 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[14\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213174 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[13\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213174 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[12\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213174 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[11\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213174 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[10\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213175 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[9\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213175 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[8\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213175 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[7\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213175 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[6\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213176 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[5\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213176 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[4\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213176 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[3\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213177 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[2\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213177 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[1\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213177 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[0\] " "Latch Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|delay_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_LCD_TOP:inst\|Inicializador_LCD:Inicializador\|estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1530812213177 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1530812213177 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "projeto_qsys/NiosQsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 3167 -1 0 } } { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 348 -1 0 } } { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 3740 -1 0 } } { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/submodules/NiosQsys_nios2_qsys_0.v" 599 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1530812213219 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1530812213220 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" "" { Schematic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" { { 88 952 1128 104 "RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530812216436 "|projeto_crc|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[3\] GND " "Pin \"Estado\[3\]\" is stuck at GND" {  } { { "projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" "" { Schematic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" { { 40 952 1128 56 "Estado\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530812216436 "|projeto_crc|Estado[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530812216436 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812216995 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1530812219544 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/output_files/projeto_lcd_controller.map.smsg " "Generated suppressed messages file C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/output_files/projeto_lcd_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1530812220703 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530812222232 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812222232 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RTS " "No output dependent on input pin \"RTS\"" {  } { { "projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" "" { Schematic "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/ProjetoCRC/projeto_qsys/NiosQsys/synthesis/projeto_crc.bdf" { { 488 -248 -80 504 "RTS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530812223131 "|projeto_crc|RTS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1530812223131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3571 " "Implemented 3571 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530812223132 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530812223132 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3392 " "Implemented 3392 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530812223132 ""} { "Info" "ICUT_CUT_TM_RAMS" "152 " "Implemented 152 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1530812223132 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530812223132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 206 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 206 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530812223402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 05 14:37:03 2018 " "Processing ended: Thu Jul 05 14:37:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530812223402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530812223402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530812223402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530812223402 ""}
