#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Jun 12 20:17:03 2024
# Process ID: 14236
# Log file: D:/CCDCH/project/project3/Top_test/vivado.log
# Journal file: D:/CCDCH/project/project3/Top_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CCDCH/project/project3/Top_test/Top_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/ccdch/project/project3/ip_repo/asr_rcv/asr_rcv_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CCDCH/project/project3/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CCDCH/project/project3/ip_repo_2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/CCDCH/Vivado/2015.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_ASR_rcv_0_0

open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 946.855 ; gain = 237.191
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/ccdch/project/project3/ip_repo/asr_rcv/asr_rcv_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CCDCH/project/project3/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CCDCH/project/project3/ip_repo_2'.
set_property  ip_repo_paths  {d:/CCDCH/project/project3/ip_repo d:/CCDCH/project/project3/ip_repo_2} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CCDCH/project/project3/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CCDCH/project/project3/ip_repo_2'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CCDCH/project/project3/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CCDCH/project/project3/ip_repo_2'.
update_ip_catalog -rebuild -repo_path d:/CCDCH/project/project3/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/CCDCH/project/project3/ip_repo'
open_bd_design {D:/CCDCH/project/project3/Top_test/Top_test.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:PM:1.0 - PM
Adding component instance block -- xilinx.com:user:SPI_MOSI:1.0 - OLED
Adding component instance block -- xilinx.com:user:ASR_rcv:1.0 - ASR
Adding component instance block -- xilinx.com:user:myipUART:1.0 - asrUART
Adding component instance block -- xilinx.com:user:UART_LITE_TX:1.0 - tts
Adding component instance block -- xilinx.com:user:jiaquan:1.0 - CH2O
Adding component instance block -- xilinx.com:user:DHT11_IP:1.0 - DHT11
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:user:myipUART:1.0 - pmUART
Adding component instance block -- xilinx.com:user:myipUART:1.0 - ch2oUART_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - Motor
Adding component instance block -- xilinx.com:user:PM:1.0 - PM_outdoor
Adding component instance block -- xilinx.com:user:myipUART:1.0 - pmoutdoorUART
Adding component instance block -- xilinx.com:user:DHT11_IP:1.0 - DHT11_outdoor
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/CCDCH/project/project3/Top_test/Top_test.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 965.152 ; gain = 13.262
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI]
delete_bd_objs [get_bd_nets myipUART_2_over] [get_bd_nets myipUART_2_message] [get_bd_nets tx_1] [get_bd_cells ASR]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ASR_rcv:1.0 ASR_rcv_0
endgroup
connect_bd_net [get_bd_ports asr_tx] [get_bd_pins ASR_rcv_0/tx]
connect_bd_net [get_bd_pins ASR_rcv_0/over] [get_bd_pins asrUART/over]
connect_bd_net [get_bd_pins ASR_rcv_0/rcv_msg] [get_bd_pins asrUART/message]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins ASR_rcv_0/S00_AXI]
</ASR_rcv_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C20000[ 64K ]>
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1026.211 ; gain = 17.563
save_bd_design
Wrote  : <D:/CCDCH/project/project3/Top_test/Top_test.srcs/sources_1/bd/design_1/design_1.bd> 
close_bd_design [get_bd_designs design_1]
open_bd_design {D:/CCDCH/project/project3/Top_test/Top_test.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:PM:1.0 - PM
Adding component instance block -- xilinx.com:user:SPI_MOSI:1.0 - OLED
Adding component instance block -- xilinx.com:user:myipUART:1.0 - asrUART
Adding component instance block -- xilinx.com:user:UART_LITE_TX:1.0 - tts
Adding component instance block -- xilinx.com:user:jiaquan:1.0 - CH2O
Adding component instance block -- xilinx.com:user:DHT11_IP:1.0 - DHT11
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:user:myipUART:1.0 - pmUART
Adding component instance block -- xilinx.com:user:myipUART:1.0 - ch2oUART_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - Motor
Adding component instance block -- xilinx.com:user:PM:1.0 - PM_outdoor
Adding component instance block -- xilinx.com:user:myipUART:1.0 - pmoutdoorUART
Adding component instance block -- xilinx.com:user:DHT11_IP:1.0 - DHT11_outdoor
Adding component instance block -- xilinx.com:user:ASR_rcv:1.0 - ASR_rcv_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/CCDCH/project/project3/Top_test/Top_test.srcs/sources_1/bd/design_1/design_1.bd>
close_bd_design [get_bd_designs design_1]
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 20:23:21 2024...
