<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Tupao\GowinFPGA\GowinProjects\4.final_attempt\src\ADC_module.v<br>
C:\Tupao\GowinFPGA\GowinProjects\4.final_attempt\src\Acquisition.v<br>
C:\Tupao\GowinFPGA\GowinProjects\4.final_attempt\src\Neo_TOP.v<br>
C:\Tupao\GowinFPGA\GowinProjects\4.final_attempt\src\Sync_Debouncer.v<br>
C:\Tupao\GowinFPGA\GowinProjects\4.final_attempt\src\UART.v<br>
C:\Tupao\GowinFPGA\GowinProjects\4.final_attempt\src\gowin_rpll\gowin_rpll.v<br>
C:\Tupao\GowinFPGA\GowinProjects\4.final_attempt\src\gowin_rpll1\gowin_rpll.v<br>
C:\Tupao\GowinFPGA\GowinProjects\4.final_attempt\src\gowin_rpll2\gowin_rpll2.v<br>
C:\Tupao\GowinFPGA\GowinProjects\4.final_attempt\src\gowin_rpll3\gowin_rpll3.v<br>
C:\Tupao\GowinFPGA\GowinProjects\4.final_attempt\src\gowin_rpll4\gowin_rpll4.v<br>
C:\Tupao\GowinFPGA\GowinProjects\4.final_attempt\src\gowin_rpll5\gowin_rpll5.v<br>
C:\Tupao\GowinFPGA\GowinProjects\4.final_attempt\src\gowin_sdpb\gowin_sdpb.v<br>
C:\Tupao\GowinFPGA\GowinProjects\4.final_attempt\src\gowin_sdpb1\gowin_sdpb1.v<br>
C:\Tupao\GowinFPGA\GowinProjects\4.final_attempt\src\PSRAM.v<br>
C:\Tupao\GowinFPGA\GowinProjects\4.final_attempt\src\Post_process.v<br>
C:\Tupao\GowinFPGA\GowinProjects\4.final_attempt\src\gowin_rpll6\gowin_rpll6.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat May  3 14:31:06 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>TOP</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.296s, Elapsed time = 0h 0m 0.257s, Peak memory usage = 347.121MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.071s, Peak memory usage = 347.121MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.041s, Peak memory usage = 347.121MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.106s, Peak memory usage = 347.121MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 347.121MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 347.121MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 347.121MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 347.121MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.103s, Peak memory usage = 347.121MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.046s, Peak memory usage = 347.121MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.044s, Peak memory usage = 347.121MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 347.121MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.145s, Peak memory usage = 347.121MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.096s, Peak memory usage = 347.121MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 347.121MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>35</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>698</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>55</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>501</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>115</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>691</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>67</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>241</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>383</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>170</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>170</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>14</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>875(705 LUT, 170 ALU) / 1152</td>
<td>76%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>698 / 957</td>
<td>73%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 957</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>698 / 957</td>
<td>73%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>4 / 4</td>
<td>100%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>initialize/PSRAM1/n101_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>initialize/PSRAM1/n101_s2/O </td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>16.667</td>
<td>60.0</td>
<td>0.000</td>
<td>8.333</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk2/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>16.667</td>
<td>60.0</td>
<td>0.000</td>
<td>8.333</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>33.333</td>
<td>30.0</td>
<td>0.000</td>
<td>16.667</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>50.000</td>
<td>20.0</td>
<td>0.000</td>
<td>25.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk2/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>initialize/PSRAM1/n101_6</td>
<td>50.0(MHz)</td>
<td>115.2(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>60.0(MHz)</td>
<td>112.5(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>30.0(MHz)</td>
<td>253.2(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>read_write_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM1/mem_sio_reg_3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>initialize/PSRAM1/n101_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.424</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.787</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>read_write_0_s1/CLK</td>
</tr>
<tr>
<td>19.246</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>read_write_0_s1/Q</td>
</tr>
<tr>
<td>19.726</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n706_s16/I1</td>
</tr>
<tr>
<td>20.825</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n706_s16/F</td>
</tr>
<tr>
<td>21.305</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n706_s13/I1</td>
</tr>
<tr>
<td>22.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n706_s13/F</td>
</tr>
<tr>
<td>22.884</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n706_s8/I1</td>
</tr>
<tr>
<td>23.983</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>initialize/PSRAM1/n706_s8/F</td>
</tr>
<tr>
<td>24.463</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n714_s1/I2</td>
</tr>
<tr>
<td>25.285</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n714_s1/F</td>
</tr>
<tr>
<td>25.765</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n714_s0/I1</td>
</tr>
<tr>
<td>26.864</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n714_s0/F</td>
</tr>
<tr>
<td>27.344</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/mem_sio_reg_3_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>initialize/PSRAM1/n101_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>initialize/PSRAM1/n101_s2/O</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>initialize/PSRAM1/mem_sio_reg_3_0_s0/CLK</td>
</tr>
<tr>
<td>20.333</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>initialize/PSRAM1/mem_sio_reg_3_0_s0</td>
</tr>
<tr>
<td>19.933</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>initialize/PSRAM1/mem_sio_reg_3_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.218, 60.984%; route: 2.880, 33.659%; tC2Q: 0.458, 5.357%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>read_write_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM1/mem_sio_reg_2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>initialize/PSRAM1/n101_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.424</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.787</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>read_write_0_s1/CLK</td>
</tr>
<tr>
<td>19.246</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>read_write_0_s1/Q</td>
</tr>
<tr>
<td>19.726</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n706_s16/I1</td>
</tr>
<tr>
<td>20.825</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n706_s16/F</td>
</tr>
<tr>
<td>21.305</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n706_s13/I1</td>
</tr>
<tr>
<td>22.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n706_s13/F</td>
</tr>
<tr>
<td>22.884</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n706_s8/I1</td>
</tr>
<tr>
<td>23.983</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>initialize/PSRAM1/n706_s8/F</td>
</tr>
<tr>
<td>24.463</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n710_s1/I2</td>
</tr>
<tr>
<td>25.285</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n710_s1/F</td>
</tr>
<tr>
<td>25.765</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n710_s0/I1</td>
</tr>
<tr>
<td>26.864</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n710_s0/F</td>
</tr>
<tr>
<td>27.344</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/mem_sio_reg_2_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>initialize/PSRAM1/n101_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>initialize/PSRAM1/n101_s2/O</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>initialize/PSRAM1/mem_sio_reg_2_0_s0/CLK</td>
</tr>
<tr>
<td>20.333</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>initialize/PSRAM1/mem_sio_reg_2_0_s0</td>
</tr>
<tr>
<td>19.933</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>initialize/PSRAM1/mem_sio_reg_2_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.218, 60.984%; route: 2.880, 33.659%; tC2Q: 0.458, 5.357%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>read_write_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM1/mem_sio_reg_1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>initialize/PSRAM1/n101_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.424</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.787</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>read_write_0_s1/CLK</td>
</tr>
<tr>
<td>19.246</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>read_write_0_s1/Q</td>
</tr>
<tr>
<td>19.726</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n706_s16/I1</td>
</tr>
<tr>
<td>20.825</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n706_s16/F</td>
</tr>
<tr>
<td>21.305</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n706_s13/I1</td>
</tr>
<tr>
<td>22.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n706_s13/F</td>
</tr>
<tr>
<td>22.884</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n706_s8/I1</td>
</tr>
<tr>
<td>23.983</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>initialize/PSRAM1/n706_s8/F</td>
</tr>
<tr>
<td>24.463</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n706_s2/I2</td>
</tr>
<tr>
<td>25.285</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n706_s2/F</td>
</tr>
<tr>
<td>25.765</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n706_s0/I1</td>
</tr>
<tr>
<td>26.864</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n706_s0/F</td>
</tr>
<tr>
<td>27.344</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/mem_sio_reg_1_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>initialize/PSRAM1/n101_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>initialize/PSRAM1/n101_s2/O</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>initialize/PSRAM1/mem_sio_reg_1_0_s0/CLK</td>
</tr>
<tr>
<td>20.333</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>initialize/PSRAM1/mem_sio_reg_1_0_s0</td>
</tr>
<tr>
<td>19.933</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>initialize/PSRAM1/mem_sio_reg_1_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.218, 60.984%; route: 2.880, 33.659%; tC2Q: 0.458, 5.357%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/spi_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM1/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>initialize/PSRAM1/n101_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.424</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.787</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>initialize/spi_start_s1/CLK</td>
</tr>
<tr>
<td>19.246</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>initialize/spi_start_s1/Q</td>
</tr>
<tr>
<td>19.726</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/mem_ce_d_s/I1</td>
</tr>
<tr>
<td>20.825</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>initialize/PSRAM1/mem_ce_d_s/F</td>
</tr>
<tr>
<td>21.305</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n766_s5/I1</td>
</tr>
<tr>
<td>22.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n766_s5/F</td>
</tr>
<tr>
<td>22.884</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n766_s4/I2</td>
</tr>
<tr>
<td>23.706</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>initialize/PSRAM1/n766_s4/F</td>
</tr>
<tr>
<td>24.186</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n772_s1/I0</td>
</tr>
<tr>
<td>25.218</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n772_s1/F</td>
</tr>
<tr>
<td>25.698</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/counter_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>initialize/PSRAM1/n101_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>initialize/PSRAM1/n101_s2/O</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>initialize/PSRAM1/counter_0_s0/CLK</td>
</tr>
<tr>
<td>20.333</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>initialize/PSRAM1/counter_0_s0</td>
</tr>
<tr>
<td>19.933</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>initialize/PSRAM1/counter_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.052, 58.636%; route: 2.400, 34.731%; tC2Q: 0.458, 6.633%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/spi_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM1/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>initialize/PSRAM1/n101_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.424</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.787</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>initialize/spi_start_s1/CLK</td>
</tr>
<tr>
<td>19.246</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>initialize/spi_start_s1/Q</td>
</tr>
<tr>
<td>19.726</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/mem_ce_d_s/I1</td>
</tr>
<tr>
<td>20.825</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>initialize/PSRAM1/mem_ce_d_s/F</td>
</tr>
<tr>
<td>21.305</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n766_s5/I1</td>
</tr>
<tr>
<td>22.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n766_s5/F</td>
</tr>
<tr>
<td>22.884</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n766_s4/I2</td>
</tr>
<tr>
<td>23.706</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>initialize/PSRAM1/n766_s4/F</td>
</tr>
<tr>
<td>24.186</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n769_s1/I0</td>
</tr>
<tr>
<td>25.218</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/n769_s1/F</td>
</tr>
<tr>
<td>25.698</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>initialize/PSRAM1/counter_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>initialize/PSRAM1/n101_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>initialize/PSRAM1/n101_s2/O</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>initialize/PSRAM1/counter_3_s0/CLK</td>
</tr>
<tr>
<td>20.333</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>initialize/PSRAM1/counter_3_s0</td>
</tr>
<tr>
<td>19.933</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>initialize/PSRAM1/counter_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.052, 58.636%; route: 2.400, 34.731%; tC2Q: 0.458, 6.633%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
