Protel Design System Design Rule Check
PCB File : C:\Users\gabriel\Documents\esc\ESC_BOARD.PcbDoc
Date     : 2019-01-06
Time     : 11:37:30 AM

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net nRESET Between Track (108.7mm,113.6mm)(109.8mm,113.6mm) on Top Layer And Pad R30-2(110.625mm,112.8mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net nRESET Between Track (111mm,121.3mm)(116.7mm,121.3mm) on Top Layer And Pad X2-10(118.37mm,119.56mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Track (111.86mm,113.04mm)(111.86mm,115.44mm) on Top Layer And Pad X2-1(113.29mm,115.5mm) on Top Layer 
Rule Violations :3

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=2mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (InNet('+VBUS'))
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (4mm > 2.54mm) Pad Free-1(107.5mm,118mm) on Multi-Layer Actual Hole Size = 4mm
   Violation between Hole Size Constraint: (4mm > 2.54mm) Pad Free-2(107.5mm,75.1mm) on Multi-Layer Actual Hole Size = 4mm
   Violation between Hole Size Constraint: (4mm > 2.54mm) Pad Free-4(180.2mm,75.1mm) on Multi-Layer Actual Hole Size = 4mm
   Violation between Hole Size Constraint: (4mm > 2.54mm) Pad Free-5(180.2mm,118mm) on Multi-Layer Actual Hole Size = 4mm
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R5-1(116.425mm,110.1mm) on Top Layer And Pad R5-2(115.575mm,110.1mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C12-1(130.05mm,102.56mm) on Top Layer And Pad C12-2(130.05mm,103.44mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C11-1(136.96mm,96.6mm) on Top Layer And Pad C11-2(137.84mm,96.6mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C9-1(121.56mm,91.5mm) on Top Layer And Pad C9-2(122.44mm,91.5mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C6-1(141.1mm,111.76mm) on Top Layer And Pad C6-2(141.1mm,112.64mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad X1-2(127.6mm,117.2mm) on Top Layer And Pad X1-1(128.25mm,117.2mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad X1-4(126.3mm,117.2mm) on Top Layer And Pad X1-3(126.95mm,117.2mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad X1-2(127.6mm,117.2mm) on Top Layer And Pad X1-3(126.95mm,117.2mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad X1-4(126.3mm,117.2mm) on Top Layer And Pad X1-5(125.65mm,117.2mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C7-1(129.46mm,107.1mm) on Top Layer And Pad C7-2(130.34mm,107.1mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R11-1(109.775mm,109.9mm) on Top Layer And Pad R11-2(110.625mm,109.9mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R6-1(154mm,111.475mm) on Top Layer And Pad R6-2(154mm,112.325mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C10-1(137.84mm,98mm) on Top Layer And Pad C10-2(136.96mm,98mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U2-5(151mm,113.2mm) on Top Layer And Pad U2-6(150.05mm,113.2mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U2-4(151.95mm,113.2mm) on Top Layer And Pad U2-5(151mm,113.2mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U2-2(151mm,110.45mm) on Top Layer And Pad U2-3(151.95mm,110.45mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U2-1(150.05mm,110.45mm) on Top Layer And Pad U2-2(151mm,110.45mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D4-3(106mm,109.4mm) on Top Layer And Pad D4-4(106mm,110.3mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D4-2(107.6mm,109.4mm) on Top Layer And Pad D4-1(107.6mm,110.3mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R3-1(151.2mm,79.375mm) on Top Layer And Pad R3-2(151.2mm,80.225mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R2-1(149.2mm,79.375mm) on Top Layer And Pad R2-2(149.2mm,80.225mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R1-1(147.2mm,79.375mm) on Top Layer And Pad R1-2(147.2mm,80.225mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R4-1(153.2mm,79.375mm) on Top Layer And Pad R4-2(153.2mm,80.225mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R12-1(109.775mm,108.4mm) on Top Layer And Pad R12-2(110.625mm,108.4mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R7-1(152.9mm,107.1mm) on Top Layer And Pad R7-2(152.05mm,107.1mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R14-1(144.125mm,89.4mm) on Top Layer And Pad R14-2(143.275mm,89.4mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R13-1(144.125mm,88.25mm) on Top Layer And Pad R13-2(143.275mm,88.25mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-2(122.75mm,106.275mm) on Top Layer And Pad U1-1(122.75mm,105.625mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-3(122.75mm,106.925mm) on Top Layer And Pad U1-2(122.75mm,106.275mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-4(122.75mm,107.575mm) on Top Layer And Pad U1-3(122.75mm,106.925mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-6(120.825mm,108.85mm) on Top Layer And Pad U1-5(121.475mm,108.85mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-7(120.175mm,108.85mm) on Top Layer And Pad U1-6(120.825mm,108.85mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-8(119.525mm,108.85mm) on Top Layer And Pad U1-7(120.175mm,108.85mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-10(118.25mm,106.925mm) on Top Layer And Pad U1-9(118.25mm,107.575mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-11(118.25mm,106.275mm) on Top Layer And Pad U1-10(118.25mm,106.925mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-12(118.25mm,105.625mm) on Top Layer And Pad U1-11(118.25mm,106.275mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-14(120.175mm,104.35mm) on Top Layer And Pad U1-13(119.525mm,104.35mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-15(120.825mm,104.35mm) on Top Layer And Pad U1-14(120.175mm,104.35mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-16(121.475mm,104.35mm) on Top Layer And Pad U1-15(120.825mm,104.35mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R10-1(109.775mm,111.4mm) on Top Layer And Pad R10-2(110.625mm,111.4mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R8-1(109.775mm,104.7mm) on Top Layer And Pad R8-2(110.625mm,104.7mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R30-1(109.775mm,112.8mm) on Top Layer And Pad R30-2(110.625mm,112.8mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R29-1(165.275mm,118mm) on Top Layer And Pad R29-2(166.125mm,118mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R31-1(109.775mm,100.6mm) on Top Layer And Pad R31-2(110.625mm,100.6mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R9-1(152.075mm,105.7mm) on Top Layer And Pad R9-2(152.925mm,105.7mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R16-1(123.75mm,76.4mm) on Top Layer And Pad R16-2(124.6mm,76.4mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R15-1(124.6mm,73.925mm) on Top Layer And Pad R15-2(124.6mm,73.075mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C20-1(148.6mm,101.64mm) on Top Layer And Pad C20-2(148.6mm,100.76mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R17-1(152.3mm,100.675mm) on Top Layer And Pad R17-2(152.3mm,101.525mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R32-2(175.4mm,109.275mm) on Top Layer And Pad R32-1(175.4mm,110.125mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C29-1(121.7mm,97.25mm) on Bottom Layer And Pad C29-2(122.58mm,97.25mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C28-1(121.7mm,96mm) on Bottom Layer And Pad C28-2(122.58mm,96mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C27-1(121.7mm,94.65mm) on Bottom Layer And Pad C27-2(122.58mm,94.65mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R24-1(132.1mm,87.8mm) on Bottom Layer And Pad R24-2(131.25mm,87.8mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R21-1(131.275mm,86.6mm) on Bottom Layer And Pad R21-2(132.125mm,86.6mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R22-1(136.85mm,86.6mm) on Bottom Layer And Pad R22-2(137.7mm,86.6mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R25-1(137.725mm,87.8mm) on Bottom Layer And Pad R25-2(136.875mm,87.8mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R23-1(142.375mm,86.6mm) on Bottom Layer And Pad R23-2(143.225mm,86.6mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R26-1(143.225mm,87.8mm) on Bottom Layer And Pad R26-2(142.375mm,87.8mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C25-1(162.46mm,83.8mm) on Bottom Layer And Pad C25-2(163.34mm,83.8mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C24-1(162.46mm,90.9mm) on Bottom Layer And Pad C24-2(163.34mm,90.9mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C23-1(162.46mm,104.9mm) on Bottom Layer And Pad C23-2(163.34mm,104.9mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R28-1(156.425mm,107.4mm) on Bottom Layer And Pad R28-2(155.575mm,107.4mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C13-1(151.2mm,101.54mm) on Bottom Layer And Pad C13-2(151.2mm,100.66mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C14-1(152.6mm,101.54mm) on Bottom Layer And Pad C14-2(152.6mm,100.66mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R27-1(155.575mm,108.7mm) on Bottom Layer And Pad R27-2(156.425mm,108.7mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
Rule Violations :66

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (115.1mm,109.6mm)(115.1mm,110.6mm) on Top Overlay And Pad R5-2(115.575mm,110.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (115.1mm,109.6mm)(116.9mm,109.6mm) on Top Overlay And Pad R5-2(115.575mm,110.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (115.1mm,110.6mm)(116.9mm,110.6mm) on Top Overlay And Pad R5-2(115.575mm,110.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (116.9mm,109.6mm)(116.9mm,110.6mm) on Top Overlay And Pad R5-1(116.425mm,110.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (115.1mm,109.6mm)(116.9mm,109.6mm) on Top Overlay And Pad R5-1(116.425mm,110.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (115.1mm,110.6mm)(116.9mm,110.6mm) on Top Overlay And Pad R5-1(116.425mm,110.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (163.562mm,89.676mm)(163.562mm,91.676mm) on Top Overlay And Pad C18-1(164.49mm,90.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (163.562mm,89.676mm)(167.162mm,89.676mm) on Top Overlay And Pad C18-1(164.49mm,90.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (163.562mm,91.676mm)(167.162mm,91.676mm) on Top Overlay And Pad C18-1(164.49mm,90.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (163.562mm,89.676mm)(167.162mm,89.676mm) on Top Overlay And Pad C18-2(166.19mm,90.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (163.562mm,91.676mm)(167.162mm,91.676mm) on Top Overlay And Pad C18-2(166.19mm,90.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (155.684mm,100.122mm)(155.684mm,103.722mm) on Top Overlay And Pad C15-1(156.7mm,101.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (157.684mm,100.122mm)(157.684mm,103.722mm) on Top Overlay And Pad C15-1(156.7mm,101.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (155.684mm,100.122mm)(157.684mm,100.122mm) on Top Overlay And Pad C15-1(156.7mm,101.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (155.684mm,100.122mm)(155.684mm,103.722mm) on Top Overlay And Pad C15-2(156.7mm,102.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (157.684mm,100.122mm)(157.684mm,103.722mm) on Top Overlay And Pad C15-2(156.7mm,102.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (119.622mm,95.316mm)(119.622mm,97.316mm) on Top Overlay And Pad C34-1(120.55mm,96.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (119.622mm,95.316mm)(123.222mm,95.316mm) on Top Overlay And Pad C34-1(120.55mm,96.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (119.622mm,97.316mm)(123.222mm,97.316mm) on Top Overlay And Pad C34-1(120.55mm,96.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (119.622mm,95.316mm)(123.222mm,95.316mm) on Top Overlay And Pad C34-2(122.25mm,96.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (119.622mm,97.316mm)(123.222mm,97.316mm) on Top Overlay And Pad C34-2(122.25mm,96.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (147.984mm,83.722mm)(147.984mm,87.322mm) on Top Overlay And Pad C26-1(149mm,84.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (149.984mm,83.722mm)(149.984mm,87.322mm) on Top Overlay And Pad C26-1(149mm,84.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (147.984mm,83.722mm)(149.984mm,83.722mm) on Top Overlay And Pad C26-1(149mm,84.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (147.984mm,83.722mm)(147.984mm,87.322mm) on Top Overlay And Pad C26-2(149mm,86.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (149.984mm,83.722mm)(149.984mm,87.322mm) on Top Overlay And Pad C26-2(149mm,86.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (158.216mm,100.078mm)(158.216mm,103.678mm) on Top Overlay And Pad C22-1(159.2mm,102.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (160.216mm,100.078mm)(160.216mm,103.678mm) on Top Overlay And Pad C22-1(159.2mm,102.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (158.216mm,103.678mm)(160.216mm,103.678mm) on Top Overlay And Pad C22-1(159.2mm,102.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (158.216mm,100.078mm)(158.216mm,103.678mm) on Top Overlay And Pad C22-2(159.2mm,101.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (160.216mm,100.078mm)(160.216mm,103.678mm) on Top Overlay And Pad C22-2(159.2mm,101.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (153.184mm,100.122mm)(153.184mm,103.722mm) on Top Overlay And Pad C21-1(154.2mm,101.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (155.184mm,100.122mm)(155.184mm,103.722mm) on Top Overlay And Pad C21-1(154.2mm,101.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (153.184mm,100.122mm)(155.184mm,100.122mm) on Top Overlay And Pad C21-1(154.2mm,101.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (153.184mm,100.122mm)(153.184mm,103.722mm) on Top Overlay And Pad C21-2(154.2mm,102.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (155.184mm,100.122mm)(155.184mm,103.722mm) on Top Overlay And Pad C21-2(154.2mm,102.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (129.55mm,102mm)(129.55mm,104mm) on Top Overlay And Pad C12-2(130.05mm,103.44mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (130.55mm,102mm)(130.55mm,104mm) on Top Overlay And Pad C12-2(130.05mm,103.44mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (129.55mm,104mm)(130.55mm,104mm) on Top Overlay And Pad C12-2(130.05mm,103.44mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (129.55mm,102mm)(129.55mm,104mm) on Top Overlay And Pad C12-1(130.05mm,102.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (130.55mm,102mm)(130.55mm,104mm) on Top Overlay And Pad C12-1(130.05mm,102.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (129.55mm,102mm)(130.55mm,102mm) on Top Overlay And Pad C12-1(130.05mm,102.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (138.4mm,96.1mm)(138.4mm,97.1mm) on Top Overlay And Pad C11-2(137.84mm,96.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (136.4mm,97.1mm)(138.4mm,97.1mm) on Top Overlay And Pad C11-2(137.84mm,96.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (136.4mm,96.1mm)(138.4mm,96.1mm) on Top Overlay And Pad C11-2(137.84mm,96.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (136.4mm,96.1mm)(136.4mm,97.1mm) on Top Overlay And Pad C11-1(136.96mm,96.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (136.4mm,97.1mm)(138.4mm,97.1mm) on Top Overlay And Pad C11-1(136.96mm,96.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (136.4mm,96.1mm)(138.4mm,96.1mm) on Top Overlay And Pad C11-1(136.96mm,96.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (123mm,91mm)(123mm,92mm) on Top Overlay And Pad C9-2(122.44mm,91.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (121mm,91mm)(123mm,91mm) on Top Overlay And Pad C9-2(122.44mm,91.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (121mm,92mm)(123mm,92mm) on Top Overlay And Pad C9-2(122.44mm,91.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (121mm,91mm)(121mm,92mm) on Top Overlay And Pad C9-1(121.56mm,91.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (121mm,91mm)(123mm,91mm) on Top Overlay And Pad C9-1(121.56mm,91.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (121mm,92mm)(123mm,92mm) on Top Overlay And Pad C9-1(121.56mm,91.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (137.45mm,106.95mm)(137.45mm,113.65mm) on Top Overlay And Pad U3-1(138.675mm,108mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (137.45mm,106.95mm)(137.45mm,113.65mm) on Top Overlay And Pad U3-2(138.675mm,110.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (137.45mm,106.95mm)(137.45mm,113.65mm) on Top Overlay And Pad U3-3(138.675mm,112.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (133.75mm,106.95mm)(133.75mm,113.65mm) on Top Overlay And Pad U3-2(132.525mm,110.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (140.6mm,113.2mm)(141.6mm,113.2mm) on Top Overlay And Pad C6-2(141.1mm,112.64mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (140.6mm,111.2mm)(140.6mm,113.2mm) on Top Overlay And Pad C6-2(141.1mm,112.64mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (141.6mm,111.2mm)(141.6mm,113.2mm) on Top Overlay And Pad C6-2(141.1mm,112.64mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (140.6mm,111.2mm)(141.6mm,111.2mm) on Top Overlay And Pad C6-1(141.1mm,111.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (140.6mm,111.2mm)(140.6mm,113.2mm) on Top Overlay And Pad C6-1(141.1mm,111.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (141.6mm,111.2mm)(141.6mm,113.2mm) on Top Overlay And Pad C6-1(141.1mm,111.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (147.422mm,107.216mm)(147.422mm,109.216mm) on Top Overlay And Pad C3-1(148.35mm,108.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (147.422mm,107.216mm)(151.022mm,107.216mm) on Top Overlay And Pad C3-1(148.35mm,108.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (147.422mm,109.216mm)(151.022mm,109.216mm) on Top Overlay And Pad C3-1(148.35mm,108.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (147.422mm,107.216mm)(151.022mm,107.216mm) on Top Overlay And Pad C3-2(150.05mm,108.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (147.422mm,109.216mm)(151.022mm,109.216mm) on Top Overlay And Pad C3-2(150.05mm,108.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (144.716mm,116.878mm)(144.716mm,120.478mm) on Top Overlay And Pad C5-1(145.7mm,119.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (146.716mm,116.878mm)(146.716mm,120.478mm) on Top Overlay And Pad C5-1(145.7mm,119.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (144.716mm,120.478mm)(146.716mm,120.478mm) on Top Overlay And Pad C5-1(145.7mm,119.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (144.716mm,116.878mm)(144.716mm,120.478mm) on Top Overlay And Pad C5-2(145.7mm,117.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (146.716mm,116.878mm)(146.716mm,120.478mm) on Top Overlay And Pad C5-2(145.7mm,117.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (130.9mm,106.6mm)(130.9mm,107.6mm) on Top Overlay And Pad C7-2(130.34mm,107.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (128.9mm,107.6mm)(130.9mm,107.6mm) on Top Overlay And Pad C7-2(130.34mm,107.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (128.9mm,106.6mm)(130.9mm,106.6mm) on Top Overlay And Pad C7-2(130.34mm,107.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (128.9mm,106.6mm)(128.9mm,107.6mm) on Top Overlay And Pad C7-1(129.46mm,107.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (128.9mm,107.6mm)(130.9mm,107.6mm) on Top Overlay And Pad C7-1(129.46mm,107.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (128.9mm,106.6mm)(130.9mm,106.6mm) on Top Overlay And Pad C7-1(129.46mm,107.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (111.1mm,109.4mm)(111.1mm,110.4mm) on Top Overlay And Pad R11-2(110.625mm,109.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,109.4mm)(111.1mm,109.4mm) on Top Overlay And Pad R11-2(110.625mm,109.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,110.4mm)(111.1mm,110.4mm) on Top Overlay And Pad R11-2(110.625mm,109.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (109.3mm,109.4mm)(109.3mm,110.4mm) on Top Overlay And Pad R11-1(109.775mm,109.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,109.4mm)(111.1mm,109.4mm) on Top Overlay And Pad R11-1(109.775mm,109.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,110.4mm)(111.1mm,110.4mm) on Top Overlay And Pad R11-1(109.775mm,109.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (153.5mm,111mm)(153.5mm,112.8mm) on Top Overlay And Pad R6-2(154mm,112.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (154.5mm,111mm)(154.5mm,112.8mm) on Top Overlay And Pad R6-2(154mm,112.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (153.5mm,112.8mm)(154.5mm,112.8mm) on Top Overlay And Pad R6-2(154mm,112.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (153.5mm,111mm)(153.5mm,112.8mm) on Top Overlay And Pad R6-1(154mm,111.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (154.5mm,111mm)(154.5mm,112.8mm) on Top Overlay And Pad R6-1(154mm,111.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (153.5mm,111mm)(154.5mm,111mm) on Top Overlay And Pad R6-1(154mm,111.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (158.378mm,113.384mm)(158.378mm,115.384mm) on Top Overlay And Pad C4-1(157.45mm,114.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (154.778mm,113.384mm)(158.378mm,113.384mm) on Top Overlay And Pad C4-1(157.45mm,114.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (154.778mm,115.384mm)(158.378mm,115.384mm) on Top Overlay And Pad C4-1(157.45mm,114.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (154.778mm,113.384mm)(158.378mm,113.384mm) on Top Overlay And Pad C4-2(155.75mm,114.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (154.778mm,115.384mm)(158.378mm,115.384mm) on Top Overlay And Pad C4-2(155.75mm,114.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (136.4mm,97.5mm)(136.4mm,98.5mm) on Top Overlay And Pad C10-2(136.96mm,98mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (136.4mm,97.5mm)(138.4mm,97.5mm) on Top Overlay And Pad C10-2(136.96mm,98mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (136.4mm,98.5mm)(138.4mm,98.5mm) on Top Overlay And Pad C10-2(136.96mm,98mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (138.4mm,97.5mm)(138.4mm,98.5mm) on Top Overlay And Pad C10-1(137.84mm,98mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (136.4mm,97.5mm)(138.4mm,97.5mm) on Top Overlay And Pad C10-1(137.84mm,98mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (136.4mm,98.5mm)(138.4mm,98.5mm) on Top Overlay And Pad C10-1(137.84mm,98mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (150.7mm,80.7mm)(151.7mm,80.7mm) on Top Overlay And Pad R3-2(151.2mm,80.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (151.7mm,78.9mm)(151.7mm,80.7mm) on Top Overlay And Pad R3-2(151.2mm,80.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (150.7mm,78.9mm)(150.7mm,80.7mm) on Top Overlay And Pad R3-2(151.2mm,80.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (150.7mm,78.9mm)(151.7mm,78.9mm) on Top Overlay And Pad R3-1(151.2mm,79.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (151.7mm,78.9mm)(151.7mm,80.7mm) on Top Overlay And Pad R3-1(151.2mm,79.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (150.7mm,78.9mm)(150.7mm,80.7mm) on Top Overlay And Pad R3-1(151.2mm,79.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (148.7mm,80.7mm)(149.7mm,80.7mm) on Top Overlay And Pad R2-2(149.2mm,80.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (149.7mm,78.9mm)(149.7mm,80.7mm) on Top Overlay And Pad R2-2(149.2mm,80.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (148.7mm,78.9mm)(148.7mm,80.7mm) on Top Overlay And Pad R2-2(149.2mm,80.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (148.7mm,78.9mm)(149.7mm,78.9mm) on Top Overlay And Pad R2-1(149.2mm,79.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (149.7mm,78.9mm)(149.7mm,80.7mm) on Top Overlay And Pad R2-1(149.2mm,79.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (148.7mm,78.9mm)(148.7mm,80.7mm) on Top Overlay And Pad R2-1(149.2mm,79.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (146.7mm,80.7mm)(147.7mm,80.7mm) on Top Overlay And Pad R1-2(147.2mm,80.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (147.7mm,78.9mm)(147.7mm,80.7mm) on Top Overlay And Pad R1-2(147.2mm,80.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (146.7mm,78.9mm)(146.7mm,80.7mm) on Top Overlay And Pad R1-2(147.2mm,80.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (146.7mm,78.9mm)(147.7mm,78.9mm) on Top Overlay And Pad R1-1(147.2mm,79.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (147.7mm,78.9mm)(147.7mm,80.7mm) on Top Overlay And Pad R1-1(147.2mm,79.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (146.7mm,78.9mm)(146.7mm,80.7mm) on Top Overlay And Pad R1-1(147.2mm,79.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (152.7mm,80.7mm)(153.7mm,80.7mm) on Top Overlay And Pad R4-2(153.2mm,80.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (153.7mm,78.9mm)(153.7mm,80.7mm) on Top Overlay And Pad R4-2(153.2mm,80.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (152.7mm,78.9mm)(152.7mm,80.7mm) on Top Overlay And Pad R4-2(153.2mm,80.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (152.7mm,78.9mm)(153.7mm,78.9mm) on Top Overlay And Pad R4-1(153.2mm,79.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (153.7mm,78.9mm)(153.7mm,80.7mm) on Top Overlay And Pad R4-1(153.2mm,79.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (152.7mm,78.9mm)(152.7mm,80.7mm) on Top Overlay And Pad R4-1(153.2mm,79.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (111.1mm,107.9mm)(111.1mm,108.9mm) on Top Overlay And Pad R12-2(110.625mm,108.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,107.9mm)(111.1mm,107.9mm) on Top Overlay And Pad R12-2(110.625mm,108.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,108.9mm)(111.1mm,108.9mm) on Top Overlay And Pad R12-2(110.625mm,108.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (109.3mm,107.9mm)(109.3mm,108.9mm) on Top Overlay And Pad R12-1(109.775mm,108.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,107.9mm)(111.1mm,107.9mm) on Top Overlay And Pad R12-1(109.775mm,108.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,108.9mm)(111.1mm,108.9mm) on Top Overlay And Pad R12-1(109.775mm,108.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (151.575mm,106.6mm)(151.575mm,107.6mm) on Top Overlay And Pad R7-2(152.05mm,107.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (151.575mm,107.6mm)(153.375mm,107.6mm) on Top Overlay And Pad R7-2(152.05mm,107.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (151.575mm,106.6mm)(153.375mm,106.6mm) on Top Overlay And Pad R7-2(152.05mm,107.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (153.375mm,106.6mm)(153.375mm,107.6mm) on Top Overlay And Pad R7-1(152.9mm,107.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (151.575mm,107.6mm)(153.375mm,107.6mm) on Top Overlay And Pad R7-1(152.9mm,107.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (151.575mm,106.6mm)(153.375mm,106.6mm) on Top Overlay And Pad R7-1(152.9mm,107.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (142.8mm,88.9mm)(142.8mm,89.9mm) on Top Overlay And Pad R14-2(143.275mm,89.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (142.8mm,88.9mm)(144.6mm,88.9mm) on Top Overlay And Pad R14-2(143.275mm,89.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (142.8mm,89.9mm)(144.6mm,89.9mm) on Top Overlay And Pad R14-2(143.275mm,89.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (144.6mm,88.9mm)(144.6mm,89.9mm) on Top Overlay And Pad R14-1(144.125mm,89.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (142.8mm,88.9mm)(144.6mm,88.9mm) on Top Overlay And Pad R14-1(144.125mm,89.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (142.8mm,89.9mm)(144.6mm,89.9mm) on Top Overlay And Pad R14-1(144.125mm,89.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (142.8mm,87.75mm)(142.8mm,88.75mm) on Top Overlay And Pad R13-2(143.275mm,88.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (142.8mm,88.75mm)(144.6mm,88.75mm) on Top Overlay And Pad R13-2(143.275mm,88.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (142.8mm,87.75mm)(144.6mm,87.75mm) on Top Overlay And Pad R13-2(143.275mm,88.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (144.6mm,87.75mm)(144.6mm,88.75mm) on Top Overlay And Pad R13-1(144.125mm,88.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (142.8mm,88.75mm)(144.6mm,88.75mm) on Top Overlay And Pad R13-1(144.125mm,88.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (142.8mm,87.75mm)(144.6mm,87.75mm) on Top Overlay And Pad R13-1(144.125mm,88.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (114.484mm,104.322mm)(114.484mm,107.922mm) on Top Overlay And Pad C1-1(115.5mm,105.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (116.484mm,104.322mm)(116.484mm,107.922mm) on Top Overlay And Pad C1-1(115.5mm,105.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (114.484mm,104.322mm)(116.484mm,104.322mm) on Top Overlay And Pad C1-1(115.5mm,105.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (114.484mm,104.322mm)(114.484mm,107.922mm) on Top Overlay And Pad C1-2(115.5mm,106.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (116.484mm,104.322mm)(116.484mm,107.922mm) on Top Overlay And Pad C1-2(115.5mm,106.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (111.1mm,110.9mm)(111.1mm,111.9mm) on Top Overlay And Pad R10-2(110.625mm,111.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,110.9mm)(111.1mm,110.9mm) on Top Overlay And Pad R10-2(110.625mm,111.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,111.9mm)(111.1mm,111.9mm) on Top Overlay And Pad R10-2(110.625mm,111.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (109.3mm,110.9mm)(109.3mm,111.9mm) on Top Overlay And Pad R10-1(109.775mm,111.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,110.9mm)(111.1mm,110.9mm) on Top Overlay And Pad R10-1(109.775mm,111.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,111.9mm)(111.1mm,111.9mm) on Top Overlay And Pad R10-1(109.775mm,111.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (118.516mm,110.178mm)(118.516mm,113.778mm) on Top Overlay And Pad C2-1(119.5mm,112.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (120.516mm,110.178mm)(120.516mm,113.778mm) on Top Overlay And Pad C2-1(119.5mm,112.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (118.516mm,113.778mm)(120.516mm,113.778mm) on Top Overlay And Pad C2-1(119.5mm,112.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (118.516mm,110.178mm)(118.516mm,113.778mm) on Top Overlay And Pad C2-2(119.5mm,111.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (120.516mm,110.178mm)(120.516mm,113.778mm) on Top Overlay And Pad C2-2(119.5mm,111.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (111.1mm,104.2mm)(111.1mm,105.2mm) on Top Overlay And Pad R8-2(110.625mm,104.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,104.2mm)(111.1mm,104.2mm) on Top Overlay And Pad R8-2(110.625mm,104.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,105.2mm)(111.1mm,105.2mm) on Top Overlay And Pad R8-2(110.625mm,104.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (109.3mm,104.2mm)(109.3mm,105.2mm) on Top Overlay And Pad R8-1(109.775mm,104.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,104.2mm)(111.1mm,104.2mm) on Top Overlay And Pad R8-1(109.775mm,104.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,105.2mm)(111.1mm,105.2mm) on Top Overlay And Pad R8-1(109.775mm,104.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (111.1mm,112.3mm)(111.1mm,113.3mm) on Top Overlay And Pad R30-2(110.625mm,112.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,112.3mm)(111.1mm,112.3mm) on Top Overlay And Pad R30-2(110.625mm,112.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,113.3mm)(111.1mm,113.3mm) on Top Overlay And Pad R30-2(110.625mm,112.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (109.3mm,112.3mm)(109.3mm,113.3mm) on Top Overlay And Pad R30-1(109.775mm,112.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,112.3mm)(111.1mm,112.3mm) on Top Overlay And Pad R30-1(109.775mm,112.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,113.3mm)(111.1mm,113.3mm) on Top Overlay And Pad R30-1(109.775mm,112.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (164.8mm,117.5mm)(166.6mm,117.5mm) on Top Overlay And Pad R29-2(166.125mm,118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (164.8mm,118.5mm)(166.6mm,118.5mm) on Top Overlay And Pad R29-2(166.125mm,118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (166.6mm,117.5mm)(166.6mm,118.5mm) on Top Overlay And Pad R29-2(166.125mm,118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (164.8mm,117.5mm)(164.8mm,118.5mm) on Top Overlay And Pad R29-1(165.275mm,118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (164.8mm,117.5mm)(166.6mm,117.5mm) on Top Overlay And Pad R29-1(165.275mm,118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (164.8mm,118.5mm)(166.6mm,118.5mm) on Top Overlay And Pad R29-1(165.275mm,118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (111.1mm,100.1mm)(111.1mm,101.1mm) on Top Overlay And Pad R31-2(110.625mm,100.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,100.1mm)(111.1mm,100.1mm) on Top Overlay And Pad R31-2(110.625mm,100.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,101.1mm)(111.1mm,101.1mm) on Top Overlay And Pad R31-2(110.625mm,100.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (109.3mm,100.1mm)(109.3mm,101.1mm) on Top Overlay And Pad R31-1(109.775mm,100.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,100.1mm)(111.1mm,100.1mm) on Top Overlay And Pad R31-1(109.775mm,100.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (109.3mm,101.1mm)(111.1mm,101.1mm) on Top Overlay And Pad R31-1(109.775mm,100.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (108.2mm,104.05mm)(108.2mm,105.55mm) on Top Overlay And Pad D3-2(107.45mm,104.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (105.2mm,104.05mm)(108.2mm,104.05mm) on Top Overlay And Pad D3-2(107.45mm,104.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (105.2mm,104.05mm)(105.2mm,105.55mm) on Top Overlay And Pad D3-1(105.95mm,104.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (105.2mm,104.05mm)(108.2mm,104.05mm) on Top Overlay And Pad D3-1(105.95mm,104.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (159.5mm,117.3mm)(162.5mm,117.3mm) on Top Overlay And Pad D1-2(161.75mm,118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (162.5mm,117.3mm)(162.5mm,118.8mm) on Top Overlay And Pad D1-2(161.75mm,118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (159.5mm,117.3mm)(159.5mm,118.8mm) on Top Overlay And Pad D1-1(160.25mm,118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (159.5mm,117.3mm)(162.5mm,117.3mm) on Top Overlay And Pad D1-1(160.25mm,118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (108.2mm,99.9mm)(108.2mm,101.4mm) on Top Overlay And Pad D7-2(107.45mm,100.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (105.2mm,99.9mm)(108.2mm,99.9mm) on Top Overlay And Pad D7-2(107.45mm,100.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (105.2mm,99.9mm)(105.2mm,101.4mm) on Top Overlay And Pad D7-1(105.95mm,100.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (105.2mm,99.9mm)(108.2mm,99.9mm) on Top Overlay And Pad D7-1(105.95mm,100.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (153.4mm,105.2mm)(153.4mm,106.2mm) on Top Overlay And Pad R9-2(152.925mm,105.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (151.6mm,105.2mm)(153.4mm,105.2mm) on Top Overlay And Pad R9-2(152.925mm,105.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (151.6mm,106.2mm)(153.4mm,106.2mm) on Top Overlay And Pad R9-2(152.925mm,105.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (151.6mm,105.2mm)(151.6mm,106.2mm) on Top Overlay And Pad R9-1(152.075mm,105.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (151.6mm,105.2mm)(153.4mm,105.2mm) on Top Overlay And Pad R9-1(152.075mm,105.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (151.6mm,106.2mm)(153.4mm,106.2mm) on Top Overlay And Pad R9-1(152.075mm,105.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (125.075mm,75.9mm)(125.075mm,76.9mm) on Top Overlay And Pad R16-2(124.6mm,76.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (123.275mm,75.9mm)(125.075mm,75.9mm) on Top Overlay And Pad R16-2(124.6mm,76.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (123.275mm,76.9mm)(125.075mm,76.9mm) on Top Overlay And Pad R16-2(124.6mm,76.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (123.275mm,75.9mm)(123.275mm,76.9mm) on Top Overlay And Pad R16-1(123.75mm,76.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (123.275mm,75.9mm)(125.075mm,75.9mm) on Top Overlay And Pad R16-1(123.75mm,76.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (123.275mm,76.9mm)(125.075mm,76.9mm) on Top Overlay And Pad R16-1(123.75mm,76.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (124.1mm,72.6mm)(125.1mm,72.6mm) on Top Overlay And Pad R15-2(124.6mm,73.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (124.1mm,72.6mm)(124.1mm,74.4mm) on Top Overlay And Pad R15-2(124.6mm,73.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (125.1mm,72.6mm)(125.1mm,74.4mm) on Top Overlay And Pad R15-2(124.6mm,73.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (124.1mm,74.4mm)(125.1mm,74.4mm) on Top Overlay And Pad R15-1(124.6mm,73.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (124.1mm,72.6mm)(124.1mm,74.4mm) on Top Overlay And Pad R15-1(124.6mm,73.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (125.1mm,72.6mm)(125.1mm,74.4mm) on Top Overlay And Pad R15-1(124.6mm,73.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (119.622mm,92.716mm)(119.622mm,94.716mm) on Top Overlay And Pad C8-1(120.55mm,93.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (119.622mm,92.716mm)(123.222mm,92.716mm) on Top Overlay And Pad C8-1(120.55mm,93.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (119.622mm,94.716mm)(123.222mm,94.716mm) on Top Overlay And Pad C8-1(120.55mm,93.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (119.622mm,92.716mm)(123.222mm,92.716mm) on Top Overlay And Pad C8-2(122.25mm,93.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (119.622mm,94.716mm)(123.222mm,94.716mm) on Top Overlay And Pad C8-2(122.25mm,93.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (148.1mm,100.2mm)(148.1mm,102.2mm) on Top Overlay And Pad C20-2(148.6mm,100.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (149.1mm,100.2mm)(149.1mm,102.2mm) on Top Overlay And Pad C20-2(148.6mm,100.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (148.1mm,100.2mm)(149.1mm,100.2mm) on Top Overlay And Pad C20-2(148.6mm,100.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (148.1mm,100.2mm)(148.1mm,102.2mm) on Top Overlay And Pad C20-1(148.6mm,101.64mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (149.1mm,100.2mm)(149.1mm,102.2mm) on Top Overlay And Pad C20-1(148.6mm,101.64mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (148.1mm,102.2mm)(149.1mm,102.2mm) on Top Overlay And Pad C20-1(148.6mm,101.64mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (151.8mm,100.2mm)(151.8mm,102mm) on Top Overlay And Pad R17-2(152.3mm,101.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (152.8mm,100.2mm)(152.8mm,102mm) on Top Overlay And Pad R17-2(152.3mm,101.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (151.8mm,102mm)(152.8mm,102mm) on Top Overlay And Pad R17-2(152.3mm,101.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (151.8mm,100.2mm)(151.8mm,102mm) on Top Overlay And Pad R17-1(152.3mm,100.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (152.8mm,100.2mm)(152.8mm,102mm) on Top Overlay And Pad R17-1(152.3mm,100.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (151.8mm,100.2mm)(152.8mm,100.2mm) on Top Overlay And Pad R17-1(152.3mm,100.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (149.384mm,100.122mm)(149.384mm,103.722mm) on Top Overlay And Pad C16-1(150.4mm,101.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (151.384mm,100.122mm)(151.384mm,103.722mm) on Top Overlay And Pad C16-1(150.4mm,101.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (149.384mm,100.122mm)(151.384mm,100.122mm) on Top Overlay And Pad C16-1(150.4mm,101.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (149.384mm,100.122mm)(149.384mm,103.722mm) on Top Overlay And Pad C16-2(150.4mm,102.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (151.384mm,100.122mm)(151.384mm,103.722mm) on Top Overlay And Pad C16-2(150.4mm,102.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (171.4mm,72.5mm)(171.4mm,78.8mm) on Top Overlay And Pad D13-1(169.7mm,75.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (174.9mm,110.6mm)(175.9mm,110.6mm) on Top Overlay And Pad R32-1(175.4mm,110.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (175.9mm,108.8mm)(175.9mm,110.6mm) on Top Overlay And Pad R32-1(175.4mm,110.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (174.9mm,108.8mm)(174.9mm,110.6mm) on Top Overlay And Pad R32-1(175.4mm,110.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (174.9mm,108.8mm)(175.9mm,108.8mm) on Top Overlay And Pad R32-2(175.4mm,109.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (175.9mm,108.8mm)(175.9mm,110.6mm) on Top Overlay And Pad R32-2(175.4mm,109.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (174.9mm,108.8mm)(174.9mm,110.6mm) on Top Overlay And Pad R32-2(175.4mm,109.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (163.562mm,86.236mm)(163.562mm,88.236mm) on Top Overlay And Pad C19-1(164.49mm,87.22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (163.562mm,86.236mm)(167.162mm,86.236mm) on Top Overlay And Pad C19-1(164.49mm,87.22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (163.562mm,88.236mm)(167.162mm,88.236mm) on Top Overlay And Pad C19-1(164.49mm,87.22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (163.562mm,86.236mm)(167.162mm,86.236mm) on Top Overlay And Pad C19-2(166.19mm,87.22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (163.562mm,88.236mm)(167.162mm,88.236mm) on Top Overlay And Pad C19-2(166.19mm,87.22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (163.984mm,101.222mm)(163.984mm,104.822mm) on Top Overlay And Pad C17-1(165mm,102.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (165.984mm,101.222mm)(165.984mm,104.822mm) on Top Overlay And Pad C17-1(165mm,102.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (163.984mm,101.222mm)(165.984mm,101.222mm) on Top Overlay And Pad C17-1(165mm,102.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (163.984mm,101.222mm)(163.984mm,104.822mm) on Top Overlay And Pad C17-2(165mm,103.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (165.984mm,101.222mm)(165.984mm,104.822mm) on Top Overlay And Pad C17-2(165mm,103.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (118.516mm,110.178mm)(118.516mm,113.778mm) on Top Overlay And Pad X2-9(118.37mm,115.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (118.516mm,113.778mm)(120.516mm,113.778mm) on Top Overlay And Pad X2-9(118.37mm,115.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "X1" (118.8mm,119.9mm) on Top Overlay And Pad X2-10(118.37mm,119.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (123.14mm,96.75mm)(123.14mm,97.75mm) on Bottom Overlay And Pad C29-2(122.58mm,97.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (121.14mm,96.75mm)(123.14mm,96.75mm) on Bottom Overlay And Pad C29-2(122.58mm,97.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (121.14mm,97.75mm)(123.14mm,97.75mm) on Bottom Overlay And Pad C29-2(122.58mm,97.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (121.14mm,96.75mm)(121.14mm,97.75mm) on Bottom Overlay And Pad C29-1(121.7mm,97.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (121.14mm,96.75mm)(123.14mm,96.75mm) on Bottom Overlay And Pad C29-1(121.7mm,97.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (121.14mm,97.75mm)(123.14mm,97.75mm) on Bottom Overlay And Pad C29-1(121.7mm,97.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (123.14mm,95.5mm)(123.14mm,96.5mm) on Bottom Overlay And Pad C28-2(122.58mm,96mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (121.14mm,96.5mm)(123.14mm,96.5mm) on Bottom Overlay And Pad C28-2(122.58mm,96mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (121.14mm,95.5mm)(123.14mm,95.5mm) on Bottom Overlay And Pad C28-2(122.58mm,96mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (121.14mm,95.5mm)(121.14mm,96.5mm) on Bottom Overlay And Pad C28-1(121.7mm,96mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (121.14mm,96.5mm)(123.14mm,96.5mm) on Bottom Overlay And Pad C28-1(121.7mm,96mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (121.14mm,95.5mm)(123.14mm,95.5mm) on Bottom Overlay And Pad C28-1(121.7mm,96mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (123.14mm,94.15mm)(123.14mm,95.15mm) on Bottom Overlay And Pad C27-2(122.58mm,94.65mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (121.14mm,94.15mm)(123.14mm,94.15mm) on Bottom Overlay And Pad C27-2(122.58mm,94.65mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (121.14mm,95.15mm)(123.14mm,95.15mm) on Bottom Overlay And Pad C27-2(122.58mm,94.65mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (121.14mm,94.15mm)(121.14mm,95.15mm) on Bottom Overlay And Pad C27-1(121.7mm,94.65mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (121.14mm,94.15mm)(123.14mm,94.15mm) on Bottom Overlay And Pad C27-1(121.7mm,94.65mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (121.14mm,95.15mm)(123.14mm,95.15mm) on Bottom Overlay And Pad C27-1(121.7mm,94.65mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (130.775mm,87.3mm)(130.775mm,88.3mm) on Bottom Overlay And Pad R24-2(131.25mm,87.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (130.775mm,87.3mm)(132.575mm,87.3mm) on Bottom Overlay And Pad R24-2(131.25mm,87.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (130.775mm,88.3mm)(132.575mm,88.3mm) on Bottom Overlay And Pad R24-2(131.25mm,87.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (132.575mm,87.3mm)(132.575mm,88.3mm) on Bottom Overlay And Pad R24-1(132.1mm,87.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (130.775mm,87.3mm)(132.575mm,87.3mm) on Bottom Overlay And Pad R24-1(132.1mm,87.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (130.775mm,88.3mm)(132.575mm,88.3mm) on Bottom Overlay And Pad R24-1(132.1mm,87.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (132.6mm,86.1mm)(132.6mm,87.1mm) on Bottom Overlay And Pad R21-2(132.125mm,86.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (130.8mm,87.1mm)(132.6mm,87.1mm) on Bottom Overlay And Pad R21-2(132.125mm,86.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (130.8mm,86.1mm)(132.6mm,86.1mm) on Bottom Overlay And Pad R21-2(132.125mm,86.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (130.8mm,86.1mm)(130.8mm,87.1mm) on Bottom Overlay And Pad R21-1(131.275mm,86.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (130.8mm,87.1mm)(132.6mm,87.1mm) on Bottom Overlay And Pad R21-1(131.275mm,86.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (130.8mm,86.1mm)(132.6mm,86.1mm) on Bottom Overlay And Pad R21-1(131.275mm,86.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (136.375mm,87.1mm)(138.175mm,87.1mm) on Bottom Overlay And Pad R22-2(137.7mm,86.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (138.175mm,86.1mm)(138.175mm,87.1mm) on Bottom Overlay And Pad R22-2(137.7mm,86.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (136.375mm,86.1mm)(138.175mm,86.1mm) on Bottom Overlay And Pad R22-2(137.7mm,86.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (136.375mm,86.1mm)(136.375mm,87.1mm) on Bottom Overlay And Pad R22-1(136.85mm,86.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (136.375mm,87.1mm)(138.175mm,87.1mm) on Bottom Overlay And Pad R22-1(136.85mm,86.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (136.375mm,86.1mm)(138.175mm,86.1mm) on Bottom Overlay And Pad R22-1(136.85mm,86.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (136.4mm,87.3mm)(136.4mm,88.3mm) on Bottom Overlay And Pad R25-2(136.875mm,87.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (136.4mm,87.3mm)(138.2mm,87.3mm) on Bottom Overlay And Pad R25-2(136.875mm,87.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (136.4mm,88.3mm)(138.2mm,88.3mm) on Bottom Overlay And Pad R25-2(136.875mm,87.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (136.4mm,87.3mm)(138.2mm,87.3mm) on Bottom Overlay And Pad R25-1(137.725mm,87.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (136.4mm,88.3mm)(138.2mm,88.3mm) on Bottom Overlay And Pad R25-1(137.725mm,87.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (138.2mm,87.3mm)(138.2mm,88.3mm) on Bottom Overlay And Pad R25-1(137.725mm,87.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (143.7mm,86.1mm)(143.7mm,87.1mm) on Bottom Overlay And Pad R23-2(143.225mm,86.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (141.9mm,87.1mm)(143.7mm,87.1mm) on Bottom Overlay And Pad R23-2(143.225mm,86.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (141.9mm,86.1mm)(143.7mm,86.1mm) on Bottom Overlay And Pad R23-2(143.225mm,86.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (141.9mm,86.1mm)(141.9mm,87.1mm) on Bottom Overlay And Pad R23-1(142.375mm,86.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (141.9mm,87.1mm)(143.7mm,87.1mm) on Bottom Overlay And Pad R23-1(142.375mm,86.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (141.9mm,86.1mm)(143.7mm,86.1mm) on Bottom Overlay And Pad R23-1(142.375mm,86.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (141.9mm,87.3mm)(141.9mm,88.3mm) on Bottom Overlay And Pad R26-2(142.375mm,87.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (141.9mm,87.3mm)(143.7mm,87.3mm) on Bottom Overlay And Pad R26-2(142.375mm,87.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (141.9mm,88.3mm)(143.7mm,88.3mm) on Bottom Overlay And Pad R26-2(142.375mm,87.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (143.7mm,87.3mm)(143.7mm,88.3mm) on Bottom Overlay And Pad R26-1(143.225mm,87.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (141.9mm,87.3mm)(143.7mm,87.3mm) on Bottom Overlay And Pad R26-1(143.225mm,87.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (141.9mm,88.3mm)(143.7mm,88.3mm) on Bottom Overlay And Pad R26-1(143.225mm,87.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (163.9mm,83.3mm)(163.9mm,84.3mm) on Bottom Overlay And Pad C25-2(163.34mm,83.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (161.9mm,84.3mm)(163.9mm,84.3mm) on Bottom Overlay And Pad C25-2(163.34mm,83.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (161.9mm,83.3mm)(163.9mm,83.3mm) on Bottom Overlay And Pad C25-2(163.34mm,83.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (161.9mm,83.3mm)(161.9mm,84.3mm) on Bottom Overlay And Pad C25-1(162.46mm,83.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (161.9mm,84.3mm)(163.9mm,84.3mm) on Bottom Overlay And Pad C25-1(162.46mm,83.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (161.9mm,83.3mm)(163.9mm,83.3mm) on Bottom Overlay And Pad C25-1(162.46mm,83.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (163.9mm,90.4mm)(163.9mm,91.4mm) on Bottom Overlay And Pad C24-2(163.34mm,90.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (161.9mm,90.4mm)(163.9mm,90.4mm) on Bottom Overlay And Pad C24-2(163.34mm,90.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (161.9mm,91.4mm)(163.9mm,91.4mm) on Bottom Overlay And Pad C24-2(163.34mm,90.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (161.9mm,90.4mm)(161.9mm,91.4mm) on Bottom Overlay And Pad C24-1(162.46mm,90.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (161.9mm,90.4mm)(163.9mm,90.4mm) on Bottom Overlay And Pad C24-1(162.46mm,90.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (161.9mm,91.4mm)(163.9mm,91.4mm) on Bottom Overlay And Pad C24-1(162.46mm,90.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (163.9mm,104.4mm)(163.9mm,105.4mm) on Bottom Overlay And Pad C23-2(163.34mm,104.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (161.9mm,104.4mm)(163.9mm,104.4mm) on Bottom Overlay And Pad C23-2(163.34mm,104.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (161.9mm,105.4mm)(163.9mm,105.4mm) on Bottom Overlay And Pad C23-2(163.34mm,104.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (161.9mm,104.4mm)(161.9mm,105.4mm) on Bottom Overlay And Pad C23-1(162.46mm,104.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (161.9mm,104.4mm)(163.9mm,104.4mm) on Bottom Overlay And Pad C23-1(162.46mm,104.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (161.9mm,105.4mm)(163.9mm,105.4mm) on Bottom Overlay And Pad C23-1(162.46mm,104.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (155.1mm,106.9mm)(155.1mm,107.9mm) on Bottom Overlay And Pad R28-2(155.575mm,107.4mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (155.1mm,106.9mm)(156.9mm,106.9mm) on Bottom Overlay And Pad R28-2(155.575mm,107.4mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (155.1mm,107.9mm)(156.9mm,107.9mm) on Bottom Overlay And Pad R28-2(155.575mm,107.4mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (156.9mm,106.9mm)(156.9mm,107.9mm) on Bottom Overlay And Pad R28-1(156.425mm,107.4mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (155.1mm,106.9mm)(156.9mm,106.9mm) on Bottom Overlay And Pad R28-1(156.425mm,107.4mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (155.1mm,107.9mm)(156.9mm,107.9mm) on Bottom Overlay And Pad R28-1(156.425mm,107.4mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (173.578mm,108.816mm)(173.578mm,110.816mm) on Bottom Overlay And Pad C33-1(172.65mm,109.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (169.978mm,108.816mm)(173.578mm,108.816mm) on Bottom Overlay And Pad C33-1(172.65mm,109.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (169.978mm,110.816mm)(173.578mm,110.816mm) on Bottom Overlay And Pad C33-1(172.65mm,109.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (169.978mm,108.816mm)(173.578mm,108.816mm) on Bottom Overlay And Pad C33-2(170.95mm,109.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (169.978mm,110.816mm)(173.578mm,110.816mm) on Bottom Overlay And Pad C33-2(170.95mm,109.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Track (173.578mm,111.166mm)(173.578mm,113.166mm) on Bottom Overlay And Pad C32-1(172.65mm,112.15mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (169.978mm,111.166mm)(173.578mm,111.166mm) on Bottom Overlay And Pad C32-1(172.65mm,112.15mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (169.978mm,113.166mm)(173.578mm,113.166mm) on Bottom Overlay And Pad C32-1(172.65mm,112.15mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Track (169.978mm,111.166mm)(173.578mm,111.166mm) on Bottom Overlay And Pad C32-2(170.95mm,112.15mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (169.978mm,113.166mm)(173.578mm,113.166mm) on Bottom Overlay And Pad C32-2(170.95mm,112.15mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (150.7mm,100.1mm)(151.7mm,100.1mm) on Bottom Overlay And Pad C13-2(151.2mm,100.66mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (150.7mm,100.1mm)(150.7mm,102.1mm) on Bottom Overlay And Pad C13-2(151.2mm,100.66mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (151.7mm,100.1mm)(151.7mm,102.1mm) on Bottom Overlay And Pad C13-2(151.2mm,100.66mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (150.7mm,102.1mm)(151.7mm,102.1mm) on Bottom Overlay And Pad C13-1(151.2mm,101.54mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (150.7mm,100.1mm)(150.7mm,102.1mm) on Bottom Overlay And Pad C13-1(151.2mm,101.54mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (151.7mm,100.1mm)(151.7mm,102.1mm) on Bottom Overlay And Pad C13-1(151.2mm,101.54mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (152.1mm,100.1mm)(152.1mm,102.1mm) on Bottom Overlay And Pad C14-2(152.6mm,100.66mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (153.1mm,100.1mm)(153.1mm,102.1mm) on Bottom Overlay And Pad C14-2(152.6mm,100.66mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (152.1mm,100.1mm)(153.1mm,100.1mm) on Bottom Overlay And Pad C14-2(152.6mm,100.66mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (152.1mm,100.1mm)(152.1mm,102.1mm) on Bottom Overlay And Pad C14-1(152.6mm,101.54mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (153.1mm,100.1mm)(153.1mm,102.1mm) on Bottom Overlay And Pad C14-1(152.6mm,101.54mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (152.1mm,102.1mm)(153.1mm,102.1mm) on Bottom Overlay And Pad C14-1(152.6mm,101.54mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (156.9mm,108.2mm)(156.9mm,109.2mm) on Bottom Overlay And Pad R27-2(156.425mm,108.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (155.1mm,109.2mm)(156.9mm,109.2mm) on Bottom Overlay And Pad R27-2(156.425mm,108.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (155.1mm,108.2mm)(156.9mm,108.2mm) on Bottom Overlay And Pad R27-2(156.425mm,108.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (155.1mm,108.2mm)(155.1mm,109.2mm) on Bottom Overlay And Pad R27-1(155.575mm,108.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (155.1mm,109.2mm)(156.9mm,109.2mm) on Bottom Overlay And Pad R27-1(155.575mm,108.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (155.1mm,108.2mm)(156.9mm,108.2mm) on Bottom Overlay And Pad R27-1(155.575mm,108.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
Rule Violations :369

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.053mm < 0.254mm) Between Text "R30" (111.5mm,112.4mm) on Top Overlay And Arc (112.19mm,113.7mm) on Top Overlay Silk Text to Silk Clearance [0.053mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "R5" (115.2mm,110.9mm) on Top Overlay And Track (115.1mm,109.6mm)(115.1mm,110.6mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R5" (115.2mm,110.9mm) on Top Overlay And Track (115.1mm,110.6mm)(116.9mm,110.6mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "C11" (138.7mm,96.1mm) on Top Overlay And Track (136.4mm,96.1mm)(138.4mm,96.1mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "C11" (138.7mm,96.1mm) on Top Overlay And Track (138.4mm,96.1mm)(138.4mm,97.1mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "C11" (138.7mm,96.1mm) on Top Overlay And Track (136.4mm,97.1mm)(138.4mm,97.1mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "X2" (120.13mm,117.56mm) on Top Overlay And Track (121.425mm,115.975mm)(121.425mm,121.35mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "C10" (138.7mm,97.5mm) on Top Overlay And Track (138.4mm,97.5mm)(138.4mm,98.5mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "C10" (138.7mm,97.5mm) on Top Overlay And Track (136.4mm,98.5mm)(138.4mm,98.5mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "C10" (138.7mm,97.5mm) on Top Overlay And Track (136.4mm,97.5mm)(138.4mm,97.5mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R3" (151.7mm,81mm) on Top Overlay And Track (150.7mm,78.9mm)(150.7mm,80.7mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R3" (151.7mm,81mm) on Top Overlay And Track (150.7mm,80.7mm)(151.7mm,80.7mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R3" (151.7mm,81mm) on Top Overlay And Track (151.7mm,78.9mm)(151.7mm,80.7mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R2" (149.7mm,81mm) on Top Overlay And Track (148.7mm,78.9mm)(148.7mm,80.7mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R2" (149.7mm,81mm) on Top Overlay And Track (148.7mm,80.7mm)(149.7mm,80.7mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R2" (149.7mm,81mm) on Top Overlay And Track (149.7mm,78.9mm)(149.7mm,80.7mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R1" (147.7mm,81mm) on Top Overlay And Track (146.7mm,78.9mm)(146.7mm,80.7mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R1" (147.7mm,81mm) on Top Overlay And Track (146.7mm,80.7mm)(147.7mm,80.7mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R1" (147.7mm,81mm) on Top Overlay And Track (147.7mm,78.9mm)(147.7mm,80.7mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R4" (153.7mm,81mm) on Top Overlay And Track (152.7mm,78.9mm)(152.7mm,80.7mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R4" (153.7mm,81mm) on Top Overlay And Track (152.7mm,80.7mm)(153.7mm,80.7mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R4" (153.7mm,81mm) on Top Overlay And Track (153.7mm,78.9mm)(153.7mm,80.7mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "C2" (121.9mm,111.3mm) on Top Overlay And Track (120.516mm,110.178mm)(120.516mm,113.778mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.254mm) Between Text "X1" (118.8mm,119.9mm) on Top Overlay And Track (119.47mm,115.5mm)(119.47mm,119.6mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C16" (141.5mm,100.125mm) on Top Overlay And Text "R17" (142.9mm,100.125mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C21" (144.3mm,100.125mm) on Top Overlay And Text "R17" (142.9mm,100.125mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C15" (145.7mm,100.1mm) on Top Overlay And Text "C22" (147.1mm,100.1mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C15" (145.7mm,100.1mm) on Top Overlay And Text "C21" (144.3mm,100.125mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C16" (141.5mm,100.125mm) on Top Overlay And Text "C20" (140.1mm,100.125mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C10" (138.7mm,97.5mm) on Top Overlay And Text "C11" (138.7mm,96.1mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
Rule Violations :30

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (111.86mm,113.04mm)(111.86mm,115.44mm) on Top Layer 
   Violation between Net Antennae: Track (111mm,121.3mm)(116.7mm,121.3mm) on Top Layer 
   Violation between Net Antennae: Track (108.7mm,113.6mm)(109.8mm,113.6mm) on Top Layer 
Rule Violations :3

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 475
Waived Violations : 0
Time Elapsed        : 00:00:04