<!DOCTYPE html>

<html lang="en" data-content_root="../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>The PCB Code Generator (-tpcb) &#8212; Icarus Verilog  documentation</title>
    <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=fa44fd50" />
    <link rel="stylesheet" type="text/css" href="../_static/alabaster.css?v=cb25574f" />
    <script src="../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../_static/doctools.js?v=888ff710"></script>
    <script src="../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="icon" href="../_static/favicon.ico"/>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="The FPGA Code Generator (-tfpga)" href="tgt-fpga.html" />
    <link rel="prev" title="The Verilog ‘95 Code Generator (-tvlog95)" href="tgt-vlog95.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="the-pcb-code-generator-tpcb">
<h1>The PCB Code Generator (-tpcb)<a class="headerlink" href="#the-pcb-code-generator-tpcb" title="Link to this heading">¶</a></h1>
<p>The PCB target code generator is designed to allow a user to enter a netlist
in Verilog format, then generate input files for the GNU PCB layout program.</p>
<section id="invocation">
<h2>Invocation<a class="headerlink" href="#invocation" title="Link to this heading">¶</a></h2>
<p>The PCB target code generation is invoked with the -tpcb flag to the iverilog
command. The default output file, “a.out”, contains the generated .PCB
file. Use the “-o” flag to set the output file name explicitly. The default
output file contains only the elements. To generate a “netlist” file, add the
flag “-pnetlist=&lt;path&gt;” command line flag.</p>
<p>Altogether, this example generates the foo.net and foo.pcb files from the
foo.v source file:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>% iverilog -tpcb -ofoo.pcb -pnetlist=foo.net foo.v
</pre></div>
</div>
</section>
<section id="flags">
<h2>Flags<a class="headerlink" href="#flags" title="Link to this heading">¶</a></h2>
<ul>
<li><p>-o &lt;path&gt;</p>
<p>Set the output (pcb) file path</p>
</li>
<li><p>-pnetlist=path</p>
<p>Write a netlist file to the given path.</p>
</li>
</ul>
</section>
<section id="attributes-summary">
<h2>Attributes Summary<a class="headerlink" href="#attributes-summary" title="Link to this heading">¶</a></h2>
<p>Attributes are attached to various constructs using the Verilog “(* *)”
attribute syntax.</p>
<ul>
<li><p>ivl_black_box</p>
<p>Attached to a module declaration or module instantiation, this indicates
that the module is a black box. The code generator will create an element
for black box instances.</p>
</li>
</ul>
</section>
<section id="parameters-summary">
<h2>Parameters Summary<a class="headerlink" href="#parameters-summary" title="Link to this heading">¶</a></h2>
<p>Within modules, The PCB code generator uses certain parameters to control
details. Parameters may have defaults, and can be overridden using the usual
Verilog parameter override syntax. Parameters have preferred types.</p>
<ul>
<li><p>description (string, default=””)</p>
<p>The “description” is a text string that describes the black box. This string
is written into the description field of the PCB Element.</p>
</li>
<li><p>value (string, default=””)</p>
<p>The “value” is a text tring that describes some value for the black
box. Like the description, the code generator does not interpret this value,
other then to write it to the appropriate field in the PCB Element.”</p>
</li>
</ul>
</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../index.html">Icarus Verilog</a></h1>








<h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../usage/index.html">Icarus Verilog Usage</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">The Icarus Verilog Targets</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="tgt-vvp.html">The vvp Code Generator (-tvvp)</a></li>
<li class="toctree-l2"><a class="reference internal" href="tgt-stub.html">The stub Code Generator (-tstub)</a></li>
<li class="toctree-l2"><a class="reference internal" href="tgt-null.html">The null Code Generator (-tnull)</a></li>
<li class="toctree-l2"><a class="reference internal" href="tgt-vhdl.html">The VHDL Code Generator (-tvhdl)</a></li>
<li class="toctree-l2"><a class="reference internal" href="tgt-vlog95.html">The Verilog ‘95 Code Generator (-tvlog95)</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">The PCB Code Generator (-tpcb)</a></li>
<li class="toctree-l2"><a class="reference internal" href="tgt-fpga.html">The FPGA Code Generator (-tfpga)</a></li>
<li class="toctree-l2"><a class="reference internal" href="tgt-pal.html">The PAL Code Generator (-tpal)</a></li>
<li class="toctree-l2"><a class="reference internal" href="tgt-sizer.html">The sizer Code Analyzer (-tsizer)</a></li>
<li class="toctree-l2"><a class="reference internal" href="tgt-verilog.html">The Verilog Code Generator (-tverilog)</a></li>
<li class="toctree-l2"><a class="reference internal" href="tgt-blif.html">The BLIF Code Generator (-tblif)</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../developer/index.html">Icarus Verilog Developer Support</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../index.html">Documentation overview</a><ul>
  <li><a href="index.html">The Icarus Verilog Targets</a><ul>
      <li>Previous: <a href="tgt-vlog95.html" title="previous chapter">The Verilog ‘95 Code Generator (-tvlog95)</a></li>
      <li>Next: <a href="tgt-fpga.html" title="next chapter">The FPGA Code Generator (-tfpga)</a></li>
  </ul></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2024-2025, Stephen Williams.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../_sources/targets/tgt-pcb.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>