# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1423 \
    name flattened_output_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_13 \
    op interface \
    ports { flattened_output_13_address0 { O 8 vector } flattened_output_13_ce0 { O 1 bit } flattened_output_13_we0 { O 1 bit } flattened_output_13_d0 { O 15 vector } flattened_output_13_address1 { O 8 vector } flattened_output_13_ce1 { O 1 bit } flattened_output_13_we1 { O 1 bit } flattened_output_13_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1424 \
    name flattened_output_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_12 \
    op interface \
    ports { flattened_output_12_address0 { O 8 vector } flattened_output_12_ce0 { O 1 bit } flattened_output_12_we0 { O 1 bit } flattened_output_12_d0 { O 15 vector } flattened_output_12_address1 { O 8 vector } flattened_output_12_ce1 { O 1 bit } flattened_output_12_we1 { O 1 bit } flattened_output_12_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1425 \
    name flattened_output_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_11 \
    op interface \
    ports { flattened_output_11_address0 { O 8 vector } flattened_output_11_ce0 { O 1 bit } flattened_output_11_we0 { O 1 bit } flattened_output_11_d0 { O 15 vector } flattened_output_11_address1 { O 8 vector } flattened_output_11_ce1 { O 1 bit } flattened_output_11_we1 { O 1 bit } flattened_output_11_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1426 \
    name flattened_output_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_10 \
    op interface \
    ports { flattened_output_10_address0 { O 8 vector } flattened_output_10_ce0 { O 1 bit } flattened_output_10_we0 { O 1 bit } flattened_output_10_d0 { O 15 vector } flattened_output_10_address1 { O 8 vector } flattened_output_10_ce1 { O 1 bit } flattened_output_10_we1 { O 1 bit } flattened_output_10_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1427 \
    name flattened_output_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_9 \
    op interface \
    ports { flattened_output_9_address0 { O 8 vector } flattened_output_9_ce0 { O 1 bit } flattened_output_9_we0 { O 1 bit } flattened_output_9_d0 { O 15 vector } flattened_output_9_address1 { O 8 vector } flattened_output_9_ce1 { O 1 bit } flattened_output_9_we1 { O 1 bit } flattened_output_9_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1428 \
    name flattened_output_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_8 \
    op interface \
    ports { flattened_output_8_address0 { O 8 vector } flattened_output_8_ce0 { O 1 bit } flattened_output_8_we0 { O 1 bit } flattened_output_8_d0 { O 15 vector } flattened_output_8_address1 { O 8 vector } flattened_output_8_ce1 { O 1 bit } flattened_output_8_we1 { O 1 bit } flattened_output_8_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1429 \
    name flattened_output_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_7 \
    op interface \
    ports { flattened_output_7_address0 { O 8 vector } flattened_output_7_ce0 { O 1 bit } flattened_output_7_we0 { O 1 bit } flattened_output_7_d0 { O 15 vector } flattened_output_7_address1 { O 8 vector } flattened_output_7_ce1 { O 1 bit } flattened_output_7_we1 { O 1 bit } flattened_output_7_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1430 \
    name flattened_output_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_6 \
    op interface \
    ports { flattened_output_6_address0 { O 8 vector } flattened_output_6_ce0 { O 1 bit } flattened_output_6_we0 { O 1 bit } flattened_output_6_d0 { O 15 vector } flattened_output_6_address1 { O 8 vector } flattened_output_6_ce1 { O 1 bit } flattened_output_6_we1 { O 1 bit } flattened_output_6_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1431 \
    name flattened_output_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_5 \
    op interface \
    ports { flattened_output_5_address0 { O 8 vector } flattened_output_5_ce0 { O 1 bit } flattened_output_5_we0 { O 1 bit } flattened_output_5_d0 { O 15 vector } flattened_output_5_address1 { O 8 vector } flattened_output_5_ce1 { O 1 bit } flattened_output_5_we1 { O 1 bit } flattened_output_5_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1432 \
    name flattened_output_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_4 \
    op interface \
    ports { flattened_output_4_address0 { O 8 vector } flattened_output_4_ce0 { O 1 bit } flattened_output_4_we0 { O 1 bit } flattened_output_4_d0 { O 15 vector } flattened_output_4_address1 { O 8 vector } flattened_output_4_ce1 { O 1 bit } flattened_output_4_we1 { O 1 bit } flattened_output_4_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1433 \
    name flattened_output_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_3 \
    op interface \
    ports { flattened_output_3_address0 { O 8 vector } flattened_output_3_ce0 { O 1 bit } flattened_output_3_we0 { O 1 bit } flattened_output_3_d0 { O 15 vector } flattened_output_3_address1 { O 8 vector } flattened_output_3_ce1 { O 1 bit } flattened_output_3_we1 { O 1 bit } flattened_output_3_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1434 \
    name flattened_output_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_2 \
    op interface \
    ports { flattened_output_2_address0 { O 8 vector } flattened_output_2_ce0 { O 1 bit } flattened_output_2_we0 { O 1 bit } flattened_output_2_d0 { O 15 vector } flattened_output_2_address1 { O 8 vector } flattened_output_2_ce1 { O 1 bit } flattened_output_2_we1 { O 1 bit } flattened_output_2_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1435 \
    name flattened_output_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_1 \
    op interface \
    ports { flattened_output_1_address0 { O 8 vector } flattened_output_1_ce0 { O 1 bit } flattened_output_1_we0 { O 1 bit } flattened_output_1_d0 { O 15 vector } flattened_output_1_address1 { O 8 vector } flattened_output_1_ce1 { O 1 bit } flattened_output_1_we1 { O 1 bit } flattened_output_1_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1436 \
    name flattened_output \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output \
    op interface \
    ports { flattened_output_address0 { O 8 vector } flattened_output_ce0 { O 1 bit } flattened_output_we0 { O 1 bit } flattened_output_d0 { O 15 vector } flattened_output_address1 { O 8 vector } flattened_output_ce1 { O 1 bit } flattened_output_we1 { O 1 bit } flattened_output_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1437 \
    name output_conv_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0 \
    op interface \
    ports { output_conv_0_address0 { O 5 vector } output_conv_0_ce0 { O 1 bit } output_conv_0_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1438 \
    name output_conv_0_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_1 \
    op interface \
    ports { output_conv_0_1_address0 { O 5 vector } output_conv_0_1_ce0 { O 1 bit } output_conv_0_1_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1439 \
    name output_conv_0_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_2 \
    op interface \
    ports { output_conv_0_2_address0 { O 5 vector } output_conv_0_2_ce0 { O 1 bit } output_conv_0_2_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1440 \
    name output_conv_0_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_3 \
    op interface \
    ports { output_conv_0_3_address0 { O 5 vector } output_conv_0_3_ce0 { O 1 bit } output_conv_0_3_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1441 \
    name output_conv_0_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_4 \
    op interface \
    ports { output_conv_0_4_address0 { O 5 vector } output_conv_0_4_ce0 { O 1 bit } output_conv_0_4_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1442 \
    name output_conv_0_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_5 \
    op interface \
    ports { output_conv_0_5_address0 { O 5 vector } output_conv_0_5_ce0 { O 1 bit } output_conv_0_5_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1443 \
    name output_conv_0_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_6 \
    op interface \
    ports { output_conv_0_6_address0 { O 5 vector } output_conv_0_6_ce0 { O 1 bit } output_conv_0_6_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1444 \
    name output_conv_0_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_7 \
    op interface \
    ports { output_conv_0_7_address0 { O 5 vector } output_conv_0_7_ce0 { O 1 bit } output_conv_0_7_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1445 \
    name output_conv_0_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_8 \
    op interface \
    ports { output_conv_0_8_address0 { O 5 vector } output_conv_0_8_ce0 { O 1 bit } output_conv_0_8_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1446 \
    name output_conv_0_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_9 \
    op interface \
    ports { output_conv_0_9_address0 { O 5 vector } output_conv_0_9_ce0 { O 1 bit } output_conv_0_9_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1447 \
    name output_conv_0_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_10 \
    op interface \
    ports { output_conv_0_10_address0 { O 5 vector } output_conv_0_10_ce0 { O 1 bit } output_conv_0_10_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1448 \
    name output_conv_0_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_11 \
    op interface \
    ports { output_conv_0_11_address0 { O 5 vector } output_conv_0_11_ce0 { O 1 bit } output_conv_0_11_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1449 \
    name output_conv_0_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_12 \
    op interface \
    ports { output_conv_0_12_address0 { O 5 vector } output_conv_0_12_ce0 { O 1 bit } output_conv_0_12_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1450 \
    name output_conv_0_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_13 \
    op interface \
    ports { output_conv_0_13_address0 { O 5 vector } output_conv_0_13_ce0 { O 1 bit } output_conv_0_13_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1451 \
    name output_conv_0_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_14 \
    op interface \
    ports { output_conv_0_14_address0 { O 5 vector } output_conv_0_14_ce0 { O 1 bit } output_conv_0_14_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1452 \
    name output_conv_0_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_15 \
    op interface \
    ports { output_conv_0_15_address0 { O 5 vector } output_conv_0_15_ce0 { O 1 bit } output_conv_0_15_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1453 \
    name output_conv_0_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_16 \
    op interface \
    ports { output_conv_0_16_address0 { O 5 vector } output_conv_0_16_ce0 { O 1 bit } output_conv_0_16_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1454 \
    name output_conv_0_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_17 \
    op interface \
    ports { output_conv_0_17_address0 { O 5 vector } output_conv_0_17_ce0 { O 1 bit } output_conv_0_17_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1455 \
    name output_conv_0_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_18 \
    op interface \
    ports { output_conv_0_18_address0 { O 5 vector } output_conv_0_18_ce0 { O 1 bit } output_conv_0_18_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1456 \
    name output_conv_0_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_19 \
    op interface \
    ports { output_conv_0_19_address0 { O 5 vector } output_conv_0_19_ce0 { O 1 bit } output_conv_0_19_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1457 \
    name output_conv_0_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_20 \
    op interface \
    ports { output_conv_0_20_address0 { O 5 vector } output_conv_0_20_ce0 { O 1 bit } output_conv_0_20_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1458 \
    name output_conv_0_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_21 \
    op interface \
    ports { output_conv_0_21_address0 { O 5 vector } output_conv_0_21_ce0 { O 1 bit } output_conv_0_21_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1459 \
    name output_conv_0_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_22 \
    op interface \
    ports { output_conv_0_22_address0 { O 5 vector } output_conv_0_22_ce0 { O 1 bit } output_conv_0_22_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1460 \
    name output_conv_0_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_23 \
    op interface \
    ports { output_conv_0_23_address0 { O 5 vector } output_conv_0_23_ce0 { O 1 bit } output_conv_0_23_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1461 \
    name output_conv_0_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_24 \
    op interface \
    ports { output_conv_0_24_address0 { O 5 vector } output_conv_0_24_ce0 { O 1 bit } output_conv_0_24_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1462 \
    name output_conv_0_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_25 \
    op interface \
    ports { output_conv_0_25_address0 { O 5 vector } output_conv_0_25_ce0 { O 1 bit } output_conv_0_25_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1463 \
    name output_conv_0_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_26 \
    op interface \
    ports { output_conv_0_26_address0 { O 5 vector } output_conv_0_26_ce0 { O 1 bit } output_conv_0_26_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1464 \
    name output_conv_0_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_0_27 \
    op interface \
    ports { output_conv_0_27_address0 { O 5 vector } output_conv_0_27_ce0 { O 1 bit } output_conv_0_27_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_0_27'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName cnn_flow_control_loop_pipe_sequential_init_U
set CompName cnn_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix cnn_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


