Classic Timing Analyzer report for Proj_Hardware
Fri May 17 19:35:03 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------+-----------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                            ; To                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------+-----------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.972 ns                         ; reset                           ; UnidadeControle:CtrlUnit|MemWR    ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 12.956 ns                        ; Instr_Reg:IR|Instr25_21[1]      ; RegAIn[12]                        ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.955 ns                        ; reset                           ; UnidadeControle:CtrlUnit|AWrite   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 39.80 MHz ( period = 25.126 ns ) ; mux_srcB:ALUSrcB|out[5]         ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:RegisterB|Saida[15] ; mux_srcB:ALUSrcB|out[15]          ; clock      ; clock    ; 312          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                 ;                                   ;            ;          ; 312          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------+-----------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                    ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 39.80 MHz ( period = 25.126 ns )                    ; mux_srcB:ALUSrcB|out[5] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.848 ns                ;
; N/A                                     ; 39.97 MHz ( period = 25.018 ns )                    ; mux_srcA:ALUSrcA|out[4] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 9.015 ns                ;
; N/A                                     ; 40.04 MHz ( period = 24.972 ns )                    ; mux_srcA:ALUSrcA|out[5] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.983 ns                ;
; N/A                                     ; 40.10 MHz ( period = 24.938 ns )                    ; mux_srcA:ALUSrcA|out[3] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.967 ns                ;
; N/A                                     ; 40.17 MHz ( period = 24.892 ns )                    ; mux_srcA:ALUSrcA|out[0] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 40.19 MHz ( period = 24.884 ns )                    ; mux_srcA:ALUSrcA|out[2] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.931 ns                ;
; N/A                                     ; 40.21 MHz ( period = 24.870 ns )                    ; mux_srcB:ALUSrcB|out[0] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.734 ns                ;
; N/A                                     ; 40.24 MHz ( period = 24.852 ns )                    ; mux_srcB:ALUSrcB|out[5] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.719 ns                ;
; N/A                                     ; 40.27 MHz ( period = 24.834 ns )                    ; mux_srcB:ALUSrcB|out[5] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.696 ns                ;
; N/A                                     ; 40.28 MHz ( period = 24.828 ns )                    ; mux_srcB:ALUSrcB|out[3] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.695 ns                ;
; N/A                                     ; 40.32 MHz ( period = 24.800 ns )                    ; mux_srcB:ALUSrcB|out[5] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.681 ns                ;
; N/A                                     ; 40.38 MHz ( period = 24.764 ns )                    ; mux_srcB:ALUSrcB|out[4] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.668 ns                ;
; N/A                                     ; 40.41 MHz ( period = 24.744 ns )                    ; mux_srcA:ALUSrcA|out[4] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.886 ns                ;
; N/A                                     ; 40.44 MHz ( period = 24.726 ns )                    ; mux_srcA:ALUSrcA|out[4] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.863 ns                ;
; N/A                                     ; 40.49 MHz ( period = 24.698 ns )                    ; mux_srcA:ALUSrcA|out[5] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.854 ns                ;
; N/A                                     ; 40.50 MHz ( period = 24.692 ns )                    ; mux_srcA:ALUSrcA|out[4] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.848 ns                ;
; N/A                                     ; 40.52 MHz ( period = 24.680 ns )                    ; mux_srcA:ALUSrcA|out[5] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.831 ns                ;
; N/A                                     ; 40.54 MHz ( period = 24.664 ns )                    ; mux_srcA:ALUSrcA|out[3] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.838 ns                ;
; N/A                                     ; 40.57 MHz ( period = 24.646 ns )                    ; mux_srcA:ALUSrcA|out[5] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.816 ns                ;
; N/A                                     ; 40.57 MHz ( period = 24.646 ns )                    ; mux_srcA:ALUSrcA|out[3] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.815 ns                ;
; N/A                                     ; 40.62 MHz ( period = 24.618 ns )                    ; mux_srcA:ALUSrcA|out[0] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.799 ns                ;
; N/A                                     ; 40.63 MHz ( period = 24.612 ns )                    ; mux_srcA:ALUSrcA|out[3] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 40.63 MHz ( period = 24.610 ns )                    ; mux_srcA:ALUSrcA|out[2] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.802 ns                ;
; N/A                                     ; 40.65 MHz ( period = 24.600 ns )                    ; mux_srcA:ALUSrcA|out[0] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.776 ns                ;
; N/A                                     ; 40.66 MHz ( period = 24.596 ns )                    ; mux_srcB:ALUSrcB|out[0] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.605 ns                ;
; N/A                                     ; 40.66 MHz ( period = 24.592 ns )                    ; mux_srcA:ALUSrcA|out[2] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.779 ns                ;
; N/A                                     ; 40.69 MHz ( period = 24.578 ns )                    ; mux_srcB:ALUSrcB|out[0] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.582 ns                ;
; N/A                                     ; 40.71 MHz ( period = 24.566 ns )                    ; mux_srcA:ALUSrcA|out[0] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.761 ns                ;
; N/A                                     ; 40.72 MHz ( period = 24.558 ns )                    ; mux_srcA:ALUSrcA|out[2] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.764 ns                ;
; N/A                                     ; 40.73 MHz ( period = 24.554 ns )                    ; mux_srcB:ALUSrcB|out[3] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.566 ns                ;
; N/A                                     ; 40.74 MHz ( period = 24.548 ns )                    ; mux_srcA:ALUSrcA|out[1] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.756 ns                ;
; N/A                                     ; 40.74 MHz ( period = 24.544 ns )                    ; mux_srcB:ALUSrcB|out[0] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.567 ns                ;
; N/A                                     ; 40.75 MHz ( period = 24.542 ns )                    ; mux_srcB:ALUSrcB|out[2] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.573 ns                ;
; N/A                                     ; 40.76 MHz ( period = 24.536 ns )                    ; mux_srcB:ALUSrcB|out[3] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.543 ns                ;
; N/A                                     ; 40.80 MHz ( period = 24.510 ns )                    ; mux_srcB:ALUSrcB|out[1] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.558 ns                ;
; N/A                                     ; 40.81 MHz ( period = 24.504 ns )                    ; mux_srcB:ALUSrcB|out[6] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.556 ns                ;
; N/A                                     ; 40.81 MHz ( period = 24.502 ns )                    ; mux_srcB:ALUSrcB|out[3] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.528 ns                ;
; N/A                                     ; 40.83 MHz ( period = 24.490 ns )                    ; mux_srcB:ALUSrcB|out[4] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.539 ns                ;
; N/A                                     ; 40.86 MHz ( period = 24.472 ns )                    ; mux_srcB:ALUSrcB|out[4] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 40.87 MHz ( period = 24.466 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg12[30]     ; clock      ; clock    ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 40.92 MHz ( period = 24.438 ns )                    ; mux_srcB:ALUSrcB|out[4] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.501 ns                ;
; N/A                                     ; 41.02 MHz ( period = 24.376 ns )                    ; mux_srcB:ALUSrcB|out[7] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.472 ns                ;
; N/A                                     ; 41.03 MHz ( period = 24.374 ns )                    ; mux_srcA:ALUSrcA|out[6] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.674 ns                ;
; N/A                                     ; 41.03 MHz ( period = 24.372 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg10[30]     ; clock      ; clock    ; None                        ; None                      ; 8.466 ns                ;
; N/A                                     ; 41.05 MHz ( period = 24.358 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Banco_reg:registers|Reg12[30]     ; clock      ; clock    ; None                        ; None                      ; 8.678 ns                ;
; N/A                                     ; 41.13 MHz ( period = 24.312 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Banco_reg:registers|Reg12[30]     ; clock      ; clock    ; None                        ; None                      ; 8.646 ns                ;
; N/A                                     ; 41.19 MHz ( period = 24.278 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Banco_reg:registers|Reg12[30]     ; clock      ; clock    ; None                        ; None                      ; 8.630 ns                ;
; N/A                                     ; 41.21 MHz ( period = 24.268 ns )                    ; mux_srcB:ALUSrcB|out[2] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.444 ns                ;
; N/A                                     ; 41.21 MHz ( period = 24.264 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Banco_reg:registers|Reg10[30]     ; clock      ; clock    ; None                        ; None                      ; 8.633 ns                ;
; N/A                                     ; 41.23 MHz ( period = 24.256 ns )                    ; mux_srcA:ALUSrcA|out[1] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.604 ns                ;
; N/A                                     ; 41.24 MHz ( period = 24.250 ns )                    ; mux_srcB:ALUSrcB|out[2] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.421 ns                ;
; N/A                                     ; 41.26 MHz ( period = 24.236 ns )                    ; mux_srcB:ALUSrcB|out[1] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.429 ns                ;
; N/A                                     ; 41.27 MHz ( period = 24.232 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Banco_reg:registers|Reg12[30]     ; clock      ; clock    ; None                        ; None                      ; 8.591 ns                ;
; N/A                                     ; 41.27 MHz ( period = 24.230 ns )                    ; mux_srcB:ALUSrcB|out[6] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.427 ns                ;
; N/A                                     ; 41.28 MHz ( period = 24.224 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Banco_reg:registers|Reg12[30]     ; clock      ; clock    ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 41.28 MHz ( period = 24.222 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg27[30]     ; clock      ; clock    ; None                        ; None                      ; 8.376 ns                ;
; N/A                                     ; 41.29 MHz ( period = 24.218 ns )                    ; mux_srcB:ALUSrcB|out[1] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.406 ns                ;
; N/A                                     ; 41.29 MHz ( period = 24.218 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Banco_reg:registers|Reg10[30]     ; clock      ; clock    ; None                        ; None                      ; 8.601 ns                ;
; N/A                                     ; 41.30 MHz ( period = 24.216 ns )                    ; mux_srcB:ALUSrcB|out[2] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.406 ns                ;
; N/A                                     ; 41.30 MHz ( period = 24.212 ns )                    ; mux_srcB:ALUSrcB|out[6] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.404 ns                ;
; N/A                                     ; 41.31 MHz ( period = 24.210 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Banco_reg:registers|Reg12[30]     ; clock      ; clock    ; None                        ; None                      ; 8.397 ns                ;
; N/A                                     ; 41.35 MHz ( period = 24.184 ns )                    ; mux_srcB:ALUSrcB|out[1] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.391 ns                ;
; N/A                                     ; 41.35 MHz ( period = 24.184 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Banco_reg:registers|Reg10[30]     ; clock      ; clock    ; None                        ; None                      ; 8.585 ns                ;
; N/A                                     ; 41.36 MHz ( period = 24.178 ns )                    ; mux_srcB:ALUSrcB|out[6] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.389 ns                ;
; N/A                                     ; 41.38 MHz ( period = 24.168 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Banco_reg:registers|Reg12[30]     ; clock      ; clock    ; None                        ; None                      ; 8.358 ns                ;
; N/A                                     ; 41.43 MHz ( period = 24.138 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Banco_reg:registers|Reg10[30]     ; clock      ; clock    ; None                        ; None                      ; 8.546 ns                ;
; N/A                                     ; 41.44 MHz ( period = 24.130 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Banco_reg:registers|Reg10[30]     ; clock      ; clock    ; None                        ; None                      ; 8.549 ns                ;
; N/A                                     ; 41.46 MHz ( period = 24.120 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg12[31]     ; clock      ; clock    ; None                        ; None                      ; 8.344 ns                ;
; N/A                                     ; 41.47 MHz ( period = 24.116 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Banco_reg:registers|Reg10[30]     ; clock      ; clock    ; None                        ; None                      ; 8.352 ns                ;
; N/A                                     ; 41.47 MHz ( period = 24.114 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Banco_reg:registers|Reg27[30]     ; clock      ; clock    ; None                        ; None                      ; 8.543 ns                ;
; N/A                                     ; 41.48 MHz ( period = 24.108 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg28[31]     ; clock      ; clock    ; None                        ; None                      ; 8.338 ns                ;
; N/A                                     ; 41.49 MHz ( period = 24.104 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Banco_reg:registers|Reg12[30]     ; clock      ; clock    ; None                        ; None                      ; 8.331 ns                ;
; N/A                                     ; 41.49 MHz ( period = 24.102 ns )                    ; mux_srcB:ALUSrcB|out[7] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.343 ns                ;
; N/A                                     ; 41.49 MHz ( period = 24.100 ns )                    ; mux_srcA:ALUSrcA|out[6] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 41.52 MHz ( period = 24.086 ns )                    ; mux_srcA:ALUSrcA|out[1] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.533 ns                ;
; N/A                                     ; 41.52 MHz ( period = 24.084 ns )                    ; mux_srcB:ALUSrcB|out[7] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.320 ns                ;
; N/A                                     ; 41.52 MHz ( period = 24.082 ns )                    ; mux_srcA:ALUSrcA|out[1] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.519 ns                ;
; N/A                                     ; 41.52 MHz ( period = 24.082 ns )                    ; mux_srcA:ALUSrcA|out[6] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.522 ns                ;
; N/A                                     ; 41.54 MHz ( period = 24.074 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Banco_reg:registers|Reg10[30]     ; clock      ; clock    ; None                        ; None                      ; 8.313 ns                ;
; N/A                                     ; 41.55 MHz ( period = 24.068 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Banco_reg:registers|Reg27[30]     ; clock      ; clock    ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 41.57 MHz ( period = 24.058 ns )                    ; mux_srcB:ALUSrcB|out[5] ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 8.295 ns                ;
; N/A                                     ; 41.58 MHz ( period = 24.050 ns )                    ; mux_srcB:ALUSrcB|out[7] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.305 ns                ;
; N/A                                     ; 41.58 MHz ( period = 24.048 ns )                    ; mux_srcA:ALUSrcA|out[6] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.507 ns                ;
; N/A                                     ; 41.59 MHz ( period = 24.042 ns )                    ; mux_srcA:ALUSrcA|out[7] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.508 ns                ;
; N/A                                     ; 41.60 MHz ( period = 24.038 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg31[30]     ; clock      ; clock    ; None                        ; None                      ; 8.284 ns                ;
; N/A                                     ; 41.61 MHz ( period = 24.034 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Banco_reg:registers|Reg27[30]     ; clock      ; clock    ; None                        ; None                      ; 8.495 ns                ;
; N/A                                     ; 41.65 MHz ( period = 24.012 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Banco_reg:registers|Reg12[31]     ; clock      ; clock    ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 41.65 MHz ( period = 24.010 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Banco_reg:registers|Reg10[30]     ; clock      ; clock    ; None                        ; None                      ; 8.286 ns                ;
; N/A                                     ; 41.67 MHz ( period = 24.000 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Banco_reg:registers|Reg28[31]     ; clock      ; clock    ; None                        ; None                      ; 8.505 ns                ;
; N/A                                     ; 41.69 MHz ( period = 23.988 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Banco_reg:registers|Reg27[30]     ; clock      ; clock    ; None                        ; None                      ; 8.456 ns                ;
; N/A                                     ; 41.70 MHz ( period = 23.980 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Banco_reg:registers|Reg27[30]     ; clock      ; clock    ; None                        ; None                      ; 8.459 ns                ;
; N/A                                     ; 41.73 MHz ( period = 23.966 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Banco_reg:registers|Reg12[31]     ; clock      ; clock    ; None                        ; None                      ; 8.479 ns                ;
; N/A                                     ; 41.73 MHz ( period = 23.966 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Banco_reg:registers|Reg27[30]     ; clock      ; clock    ; None                        ; None                      ; 8.262 ns                ;
; N/A                                     ; 41.75 MHz ( period = 23.954 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Banco_reg:registers|Reg28[31]     ; clock      ; clock    ; None                        ; None                      ; 8.473 ns                ;
; N/A                                     ; 41.75 MHz ( period = 23.950 ns )                    ; mux_srcA:ALUSrcA|out[4] ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 8.462 ns                ;
; N/A                                     ; 41.79 MHz ( period = 23.932 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Banco_reg:registers|Reg12[31]     ; clock      ; clock    ; None                        ; None                      ; 8.463 ns                ;
; N/A                                     ; 41.79 MHz ( period = 23.930 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Banco_reg:registers|Reg31[30]     ; clock      ; clock    ; None                        ; None                      ; 8.451 ns                ;
; N/A                                     ; 41.80 MHz ( period = 23.924 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Banco_reg:registers|Reg27[30]     ; clock      ; clock    ; None                        ; None                      ; 8.223 ns                ;
; N/A                                     ; 41.81 MHz ( period = 23.920 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Banco_reg:registers|Reg28[31]     ; clock      ; clock    ; None                        ; None                      ; 8.457 ns                ;
; N/A                                     ; 41.82 MHz ( period = 23.912 ns )                    ; mux_srcB:ALUSrcB|out[5] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.247 ns                ;
; N/A                                     ; 41.83 MHz ( period = 23.904 ns )                    ; mux_srcA:ALUSrcA|out[5] ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 8.430 ns                ;
; N/A                                     ; 41.87 MHz ( period = 23.886 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Banco_reg:registers|Reg12[31]     ; clock      ; clock    ; None                        ; None                      ; 8.424 ns                ;
; N/A                                     ; 41.87 MHz ( period = 23.884 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Banco_reg:registers|Reg31[30]     ; clock      ; clock    ; None                        ; None                      ; 8.419 ns                ;
; N/A                                     ; 41.87 MHz ( period = 23.882 ns )                    ; mux_srcB:ALUSrcB|out[2] ; Banco_reg:registers|Reg12[30]     ; clock      ; clock    ; None                        ; None                      ; 8.236 ns                ;
; N/A                                     ; 41.88 MHz ( period = 23.878 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Banco_reg:registers|Reg12[31]     ; clock      ; clock    ; None                        ; None                      ; 8.427 ns                ;
; N/A                                     ; 41.89 MHz ( period = 23.874 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Banco_reg:registers|Reg28[31]     ; clock      ; clock    ; None                        ; None                      ; 8.418 ns                ;
; N/A                                     ; 41.89 MHz ( period = 23.870 ns )                    ; mux_srcA:ALUSrcA|out[3] ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 8.414 ns                ;
; N/A                                     ; 41.90 MHz ( period = 23.866 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Banco_reg:registers|Reg28[31]     ; clock      ; clock    ; None                        ; None                      ; 8.421 ns                ;
; N/A                                     ; 41.90 MHz ( period = 23.864 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Banco_reg:registers|Reg12[31]     ; clock      ; clock    ; None                        ; None                      ; 8.230 ns                ;
; N/A                                     ; 41.91 MHz ( period = 23.860 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Banco_reg:registers|Reg27[30]     ; clock      ; clock    ; None                        ; None                      ; 8.196 ns                ;
; N/A                                     ; 41.93 MHz ( period = 23.852 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Banco_reg:registers|Reg28[31]     ; clock      ; clock    ; None                        ; None                      ; 8.224 ns                ;
; N/A                                     ; 41.93 MHz ( period = 23.850 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Banco_reg:registers|Reg31[30]     ; clock      ; clock    ; None                        ; None                      ; 8.403 ns                ;
; N/A                                     ; 41.93 MHz ( period = 23.850 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Banco_reg:registers|Reg12[30]     ; clock      ; clock    ; None                        ; None                      ; 8.221 ns                ;
; N/A                                     ; 41.94 MHz ( period = 23.844 ns )                    ; mux_srcB:ALUSrcB|out[6] ; Banco_reg:registers|Reg12[30]     ; clock      ; clock    ; None                        ; None                      ; 8.219 ns                ;
; N/A                                     ; 41.95 MHz ( period = 23.836 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg9[31]      ; clock      ; clock    ; None                        ; None                      ; 8.195 ns                ;
; N/A                                     ; 41.97 MHz ( period = 23.824 ns )                    ; mux_srcA:ALUSrcA|out[0] ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 8.375 ns                ;
; N/A                                     ; 41.98 MHz ( period = 23.822 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Banco_reg:registers|Reg12[31]     ; clock      ; clock    ; None                        ; None                      ; 8.191 ns                ;
; N/A                                     ; 41.99 MHz ( period = 23.816 ns )                    ; mux_srcA:ALUSrcA|out[2] ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 8.378 ns                ;
; N/A                                     ; 42.00 MHz ( period = 23.810 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Banco_reg:registers|Reg28[31]     ; clock      ; clock    ; None                        ; None                      ; 8.185 ns                ;
; N/A                                     ; 42.01 MHz ( period = 23.804 ns )                    ; mux_srcA:ALUSrcA|out[4] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.414 ns                ;
; N/A                                     ; 42.01 MHz ( period = 23.804 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Banco_reg:registers|Reg31[30]     ; clock      ; clock    ; None                        ; None                      ; 8.364 ns                ;
; N/A                                     ; 42.01 MHz ( period = 23.802 ns )                    ; mux_srcB:ALUSrcB|out[0] ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 8.181 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.796 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Banco_reg:registers|Reg31[30]     ; clock      ; clock    ; None                        ; None                      ; 8.367 ns                ;
; N/A                                     ; 42.03 MHz ( period = 23.794 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg8[31]      ; clock      ; clock    ; None                        ; None                      ; 8.175 ns                ;
; N/A                                     ; 42.04 MHz ( period = 23.788 ns )                    ; mux_srcB:ALUSrcB|out[2] ; Banco_reg:registers|Reg10[30]     ; clock      ; clock    ; None                        ; None                      ; 8.191 ns                ;
; N/A                                     ; 42.05 MHz ( period = 23.782 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Banco_reg:registers|Reg31[30]     ; clock      ; clock    ; None                        ; None                      ; 8.170 ns                ;
; N/A                                     ; 42.06 MHz ( period = 23.776 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg16[29]     ; clock      ; clock    ; None                        ; None                      ; 8.160 ns                ;
; N/A                                     ; 42.06 MHz ( period = 23.774 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg0[29]      ; clock      ; clock    ; None                        ; None                      ; 8.159 ns                ;
; N/A                                     ; 42.07 MHz ( period = 23.772 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg8[29]      ; clock      ; clock    ; None                        ; None                      ; 8.158 ns                ;
; N/A                                     ; 42.07 MHz ( period = 23.768 ns )                    ; mux_srcA:ALUSrcA|out[7] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.379 ns                ;
; N/A                                     ; 42.08 MHz ( period = 23.764 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg30[29]     ; clock      ; clock    ; None                        ; None                      ; 8.151 ns                ;
; N/A                                     ; 42.08 MHz ( period = 23.762 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg14[29]     ; clock      ; clock    ; None                        ; None                      ; 8.150 ns                ;
; N/A                                     ; 42.09 MHz ( period = 23.760 ns )                    ; mux_srcB:ALUSrcB|out[3] ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 8.142 ns                ;
; N/A                                     ; 42.09 MHz ( period = 23.758 ns )                    ; mux_srcA:ALUSrcA|out[5] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.382 ns                ;
; N/A                                     ; 42.09 MHz ( period = 23.758 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Banco_reg:registers|Reg12[31]     ; clock      ; clock    ; None                        ; None                      ; 8.164 ns                ;
; N/A                                     ; 42.09 MHz ( period = 23.758 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg20[31]     ; clock      ; clock    ; None                        ; None                      ; 8.163 ns                ;
; N/A                                     ; 42.09 MHz ( period = 23.756 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Banco_reg:registers|Reg10[30]     ; clock      ; clock    ; None                        ; None                      ; 8.176 ns                ;
; N/A                                     ; 42.11 MHz ( period = 23.750 ns )                    ; mux_srcA:ALUSrcA|out[7] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.356 ns                ;
; N/A                                     ; 42.11 MHz ( period = 23.750 ns )                    ; mux_srcB:ALUSrcB|out[6] ; Banco_reg:registers|Reg10[30]     ; clock      ; clock    ; None                        ; None                      ; 8.174 ns                ;
; N/A                                     ; 42.11 MHz ( period = 23.746 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Banco_reg:registers|Reg28[31]     ; clock      ; clock    ; None                        ; None                      ; 8.158 ns                ;
; N/A                                     ; 42.12 MHz ( period = 23.744 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg26[31]     ; clock      ; clock    ; None                        ; None                      ; 8.151 ns                ;
; N/A                                     ; 42.12 MHz ( period = 23.740 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Banco_reg:registers|Reg31[30]     ; clock      ; clock    ; None                        ; None                      ; 8.131 ns                ;
; N/A                                     ; 42.13 MHz ( period = 23.734 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg4[29]      ; clock      ; clock    ; None                        ; None                      ; 8.136 ns                ;
; N/A                                     ; 42.14 MHz ( period = 23.732 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg20[29]     ; clock      ; clock    ; None                        ; None                      ; 8.135 ns                ;
; N/A                                     ; 42.14 MHz ( period = 23.728 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Banco_reg:registers|Reg9[31]      ; clock      ; clock    ; None                        ; None                      ; 8.362 ns                ;
; N/A                                     ; 42.15 MHz ( period = 23.726 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg25[30]     ; clock      ; clock    ; None                        ; None                      ; 8.128 ns                ;
; N/A                                     ; 42.15 MHz ( period = 23.724 ns )                    ; mux_srcA:ALUSrcA|out[3] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.366 ns                ;
; N/A                                     ; 42.15 MHz ( period = 23.724 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg29[30]     ; clock      ; clock    ; None                        ; None                      ; 8.127 ns                ;
; N/A                                     ; 42.16 MHz ( period = 23.720 ns )                    ; mux_srcA:ALUSrcA|out[8] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.331 ns                ;
; N/A                                     ; 42.17 MHz ( period = 23.716 ns )                    ; mux_srcA:ALUSrcA|out[7] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.341 ns                ;
; N/A                                     ; 42.17 MHz ( period = 23.716 ns )                    ; mux_srcB:ALUSrcB|out[7] ; Banco_reg:registers|Reg12[30]     ; clock      ; clock    ; None                        ; None                      ; 8.135 ns                ;
; N/A                                     ; 42.17 MHz ( period = 23.714 ns )                    ; mux_srcA:ALUSrcA|out[6] ; Banco_reg:registers|Reg12[30]     ; clock      ; clock    ; None                        ; None                      ; 8.337 ns                ;
; N/A                                     ; 42.17 MHz ( period = 23.714 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg30[30]     ; clock      ; clock    ; None                        ; None                      ; 8.131 ns                ;
; N/A                                     ; 42.20 MHz ( period = 23.696 ns )                    ; mux_srcB:ALUSrcB|out[4] ; UnidadeControle:CtrlUnit|state[5] ; clock      ; clock    ; None                        ; None                      ; 8.115 ns                ;
; N/A                                     ; 42.22 MHz ( period = 23.686 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Banco_reg:registers|Reg8[31]      ; clock      ; clock    ; None                        ; None                      ; 8.342 ns                ;
; N/A                                     ; 42.23 MHz ( period = 23.682 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Banco_reg:registers|Reg9[31]      ; clock      ; clock    ; None                        ; None                      ; 8.330 ns                ;
; N/A                                     ; 42.23 MHz ( period = 23.678 ns )                    ; mux_srcA:ALUSrcA|out[0] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.327 ns                ;
; N/A                                     ; 42.24 MHz ( period = 23.676 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Banco_reg:registers|Reg31[30]     ; clock      ; clock    ; None                        ; None                      ; 8.104 ns                ;
; N/A                                     ; 42.25 MHz ( period = 23.670 ns )                    ; mux_srcA:ALUSrcA|out[2] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.330 ns                ;
; N/A                                     ; 42.25 MHz ( period = 23.668 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Banco_reg:registers|Reg16[29]     ; clock      ; clock    ; None                        ; None                      ; 8.327 ns                ;
; N/A                                     ; 42.25 MHz ( period = 23.666 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Banco_reg:registers|Reg0[29]      ; clock      ; clock    ; None                        ; None                      ; 8.326 ns                ;
; N/A                                     ; 42.26 MHz ( period = 23.664 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Banco_reg:registers|Reg8[29]      ; clock      ; clock    ; None                        ; None                      ; 8.325 ns                ;
; N/A                                     ; 42.27 MHz ( period = 23.656 ns )                    ; mux_srcB:ALUSrcB|out[0] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.133 ns                ;
; N/A                                     ; 42.27 MHz ( period = 23.656 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Banco_reg:registers|Reg30[29]     ; clock      ; clock    ; None                        ; None                      ; 8.318 ns                ;
; N/A                                     ; 42.28 MHz ( period = 23.654 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Banco_reg:registers|Reg14[29]     ; clock      ; clock    ; None                        ; None                      ; 8.317 ns                ;
; N/A                                     ; 42.28 MHz ( period = 23.650 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Banco_reg:registers|Reg20[31]     ; clock      ; clock    ; None                        ; None                      ; 8.330 ns                ;
; N/A                                     ; 42.29 MHz ( period = 23.648 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Banco_reg:registers|Reg9[31]      ; clock      ; clock    ; None                        ; None                      ; 8.314 ns                ;
; N/A                                     ; 42.30 MHz ( period = 23.640 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Banco_reg:registers|Reg8[31]      ; clock      ; clock    ; None                        ; None                      ; 8.310 ns                ;
; N/A                                     ; 42.30 MHz ( period = 23.638 ns )                    ; mux_srcB:ALUSrcB|out[2] ; Banco_reg:registers|Reg27[30]     ; clock      ; clock    ; None                        ; None                      ; 8.101 ns                ;
; N/A                                     ; 42.31 MHz ( period = 23.636 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Banco_reg:registers|Reg26[31]     ; clock      ; clock    ; None                        ; None                      ; 8.318 ns                ;
; N/A                                     ; 42.33 MHz ( period = 23.626 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Banco_reg:registers|Reg4[29]      ; clock      ; clock    ; None                        ; None                      ; 8.303 ns                ;
; N/A                                     ; 42.33 MHz ( period = 23.624 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Banco_reg:registers|Reg20[29]     ; clock      ; clock    ; None                        ; None                      ; 8.302 ns                ;
; N/A                                     ; 42.33 MHz ( period = 23.622 ns )                    ; mux_srcB:ALUSrcB|out[7] ; Banco_reg:registers|Reg10[30]     ; clock      ; clock    ; None                        ; None                      ; 8.090 ns                ;
; N/A                                     ; 42.33 MHz ( period = 23.622 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Banco_reg:registers|Reg12[30]     ; clock      ; clock    ; None                        ; None                      ; 8.286 ns                ;
; N/A                                     ; 42.33 MHz ( period = 23.622 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Banco_reg:registers|Reg16[29]     ; clock      ; clock    ; None                        ; None                      ; 8.295 ns                ;
; N/A                                     ; 42.34 MHz ( period = 23.620 ns )                    ; mux_srcA:ALUSrcA|out[6] ; Banco_reg:registers|Reg10[30]     ; clock      ; clock    ; None                        ; None                      ; 8.292 ns                ;
; N/A                                     ; 42.34 MHz ( period = 23.620 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Banco_reg:registers|Reg0[29]      ; clock      ; clock    ; None                        ; None                      ; 8.294 ns                ;
; N/A                                     ; 42.34 MHz ( period = 23.618 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Banco_reg:registers|Reg25[30]     ; clock      ; clock    ; None                        ; None                      ; 8.295 ns                ;
; N/A                                     ; 42.34 MHz ( period = 23.618 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Banco_reg:registers|Reg8[29]      ; clock      ; clock    ; None                        ; None                      ; 8.293 ns                ;
; N/A                                     ; 42.34 MHz ( period = 23.616 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Banco_reg:registers|Reg29[30]     ; clock      ; clock    ; None                        ; None                      ; 8.294 ns                ;
; N/A                                     ; 42.35 MHz ( period = 23.614 ns )                    ; mux_srcB:ALUSrcB|out[3] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.094 ns                ;
; N/A                                     ; 42.35 MHz ( period = 23.614 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg23[31]     ; clock      ; clock    ; None                        ; None                      ; 8.084 ns                ;
; N/A                                     ; 42.35 MHz ( period = 23.612 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Banco_reg:registers|Reg19[31]     ; clock      ; clock    ; None                        ; None                      ; 8.083 ns                ;
; N/A                                     ; 42.35 MHz ( period = 23.610 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Banco_reg:registers|Reg30[29]     ; clock      ; clock    ; None                        ; None                      ; 8.286 ns                ;
; N/A                                     ; 42.36 MHz ( period = 23.608 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Banco_reg:registers|Reg14[29]     ; clock      ; clock    ; None                        ; None                      ; 8.285 ns                ;
; N/A                                     ; 42.36 MHz ( period = 23.606 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Banco_reg:registers|Reg8[31]      ; clock      ; clock    ; None                        ; None                      ; 8.294 ns                ;
; N/A                                     ; 42.36 MHz ( period = 23.606 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Banco_reg:registers|Reg27[30]     ; clock      ; clock    ; None                        ; None                      ; 8.086 ns                ;
; N/A                                     ; 42.36 MHz ( period = 23.606 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Banco_reg:registers|Reg30[30]     ; clock      ; clock    ; None                        ; None                      ; 8.298 ns                ;
; N/A                                     ; 42.37 MHz ( period = 23.604 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Banco_reg:registers|Reg20[31]     ; clock      ; clock    ; None                        ; None                      ; 8.298 ns                ;
; N/A                                     ; 42.37 MHz ( period = 23.602 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Banco_reg:registers|Reg9[31]      ; clock      ; clock    ; None                        ; None                      ; 8.275 ns                ;
; N/A                                     ; 42.37 MHz ( period = 23.600 ns )                    ; mux_srcB:ALUSrcB|out[6] ; Banco_reg:registers|Reg27[30]     ; clock      ; clock    ; None                        ; None                      ; 8.084 ns                ;
; N/A                                     ; 42.38 MHz ( period = 23.594 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Banco_reg:registers|Reg9[31]      ; clock      ; clock    ; None                        ; None                      ; 8.278 ns                ;
; N/A                                     ; 42.39 MHz ( period = 23.590 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Banco_reg:registers|Reg26[31]     ; clock      ; clock    ; None                        ; None                      ; 8.286 ns                ;
; N/A                                     ; 42.39 MHz ( period = 23.588 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Banco_reg:registers|Reg16[29]     ; clock      ; clock    ; None                        ; None                      ; 8.279 ns                ;
; N/A                                     ; 42.40 MHz ( period = 23.586 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Banco_reg:registers|Reg0[29]      ; clock      ; clock    ; None                        ; None                      ; 8.278 ns                ;
; N/A                                     ; 42.40 MHz ( period = 23.584 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Banco_reg:registers|Reg8[29]      ; clock      ; clock    ; None                        ; None                      ; 8.277 ns                ;
; N/A                                     ; 42.41 MHz ( period = 23.580 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Banco_reg:registers|Reg9[31]      ; clock      ; clock    ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 42.41 MHz ( period = 23.580 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Banco_reg:registers|Reg4[29]      ; clock      ; clock    ; None                        ; None                      ; 8.271 ns                ;
; N/A                                     ; 42.41 MHz ( period = 23.578 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Banco_reg:registers|Reg20[29]     ; clock      ; clock    ; None                        ; None                      ; 8.270 ns                ;
; N/A                                     ; 42.42 MHz ( period = 23.576 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Banco_reg:registers|Reg30[29]     ; clock      ; clock    ; None                        ; None                      ; 8.270 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                         ;                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                    ;
+------------------------------------------+-----------------------------------------------------+--------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+--------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[15]                     ; mux_srcB:ALUSrcB|out[15] ; clock      ; clock    ; None                       ; None                       ; 0.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[13]                     ; mux_srcB:ALUSrcB|out[13] ; clock      ; clock    ; None                       ; None                       ; 0.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[14]                     ; mux_srcB:ALUSrcB|out[14] ; clock      ; clock    ; None                       ; None                       ; 0.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[24]                     ; mux_srcB:ALUSrcB|out[24] ; clock      ; clock    ; None                       ; None                       ; 0.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[19]                     ; mux_srcA:ALUSrcA|out[19] ; clock      ; clock    ; None                       ; None                       ; 0.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[29]                     ; mux_srcA:ALUSrcA|out[29] ; clock      ; clock    ; None                       ; None                       ; 0.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[13]                     ; mux_srcA:ALUSrcA|out[13] ; clock      ; clock    ; None                       ; None                       ; 0.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[4]                      ; mux_srcA:ALUSrcA|out[4]  ; clock      ; clock    ; None                       ; None                       ; 0.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[30]                     ; mux_srcB:ALUSrcB|out[30] ; clock      ; clock    ; None                       ; None                       ; 0.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[22]                     ; mux_srcB:ALUSrcB|out[22] ; clock      ; clock    ; None                       ; None                       ; 0.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[29]                     ; mux_srcB:ALUSrcB|out[29] ; clock      ; clock    ; None                       ; None                       ; 0.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[17]                     ; mux_srcA:ALUSrcA|out[17] ; clock      ; clock    ; None                       ; None                       ; 0.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[8]                      ; mux_srcB:ALUSrcB|out[8]  ; clock      ; clock    ; None                       ; None                       ; 0.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[5]                            ; mux_srcA:ALUSrcA|out[5]  ; clock      ; clock    ; None                       ; None                       ; 0.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[11]                           ; mux_srcA:ALUSrcA|out[11] ; clock      ; clock    ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[23]                           ; mux_srcA:ALUSrcA|out[23] ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[15]                           ; mux_srcA:ALUSrcA|out[15] ; clock      ; clock    ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[13]                           ; mux_srcA:ALUSrcA|out[13] ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                           ; mux_srcA:ALUSrcA|out[29] ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[21]                           ; mux_srcA:ALUSrcA|out[21] ; clock      ; clock    ; None                       ; None                       ; 0.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; mux_srcA:ALUSrcA|out[19] ; clock      ; clock    ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; mux_srcA:ALUSrcA|out[31] ; clock      ; clock    ; None                       ; None                       ; 0.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                            ; mux_srcA:ALUSrcA|out[3]  ; clock      ; clock    ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; mux_srcA:ALUSrcA|out[27] ; clock      ; clock    ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; mux_srcA:ALUSrcA|out[4]  ; clock      ; clock    ; None                       ; None                       ; 0.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; mux_srcA:ALUSrcA|out[18] ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[2]                            ; mux_srcA:ALUSrcA|out[2]  ; clock      ; clock    ; None                       ; None                       ; 0.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; mux_srcA:ALUSrcA|out[17] ; clock      ; clock    ; None                       ; None                       ; 0.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[20]                     ; mux_srcB:ALUSrcB|out[20] ; clock      ; clock    ; None                       ; None                       ; 1.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[19]                     ; mux_srcB:ALUSrcB|out[19] ; clock      ; clock    ; None                       ; None                       ; 1.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[23]                     ; mux_srcA:ALUSrcA|out[23] ; clock      ; clock    ; None                       ; None                       ; 0.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[18]                     ; mux_srcB:ALUSrcB|out[18] ; clock      ; clock    ; None                       ; None                       ; 1.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[21]                     ; mux_srcA:ALUSrcA|out[21] ; clock      ; clock    ; None                       ; None                       ; 0.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[13]                          ; mux_srcB:ALUSrcB|out[15] ; clock      ; clock    ; None                       ; None                       ; 1.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[11]                     ; mux_srcA:ALUSrcA|out[11] ; clock      ; clock    ; None                       ; None                       ; 0.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[5]                      ; mux_srcA:ALUSrcA|out[5]  ; clock      ; clock    ; None                       ; None                       ; 0.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[31]                     ; mux_srcB:ALUSrcB|out[31] ; clock      ; clock    ; None                       ; None                       ; 1.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[2]                      ; mux_srcA:ALUSrcA|out[2]  ; clock      ; clock    ; None                       ; None                       ; 0.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[7]                      ; mux_srcA:ALUSrcA|out[7]  ; clock      ; clock    ; None                       ; None                       ; 0.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; mux_srcA:ALUSrcA|out[25] ; clock      ; clock    ; None                       ; None                       ; 0.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; mux_srcA:ALUSrcA|out[16] ; clock      ; clock    ; None                       ; None                       ; 0.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[10]                           ; mux_srcA:ALUSrcA|out[10] ; clock      ; clock    ; None                       ; None                       ; 0.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                           ; mux_srcA:ALUSrcA|out[30] ; clock      ; clock    ; None                       ; None                       ; 0.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[11]                     ; mux_srcB:ALUSrcB|out[11] ; clock      ; clock    ; None                       ; None                       ; 1.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; mux_srcA:ALUSrcA|out[15] ; clock      ; clock    ; None                       ; None                       ; 1.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[12]                          ; mux_srcB:ALUSrcB|out[14] ; clock      ; clock    ; None                       ; None                       ; 1.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; mux_srcA:ALUSrcA|out[2]  ; clock      ; clock    ; None                       ; None                       ; 1.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[6]                      ; mux_srcA:ALUSrcA|out[6]  ; clock      ; clock    ; None                       ; None                       ; 1.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[23]                     ; mux_srcB:ALUSrcB|out[23] ; clock      ; clock    ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[15]                     ; mux_srcA:ALUSrcA|out[15] ; clock      ; clock    ; None                       ; None                       ; 1.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[27]                     ; mux_srcB:ALUSrcB|out[27] ; clock      ; clock    ; None                       ; None                       ; 1.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[12]                     ; mux_srcB:ALUSrcB|out[12] ; clock      ; clock    ; None                       ; None                       ; 1.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[3]                      ; mux_srcA:ALUSrcA|out[3]  ; clock      ; clock    ; None                       ; None                       ; 1.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[27]                     ; mux_srcA:ALUSrcA|out[27] ; clock      ; clock    ; None                       ; None                       ; 1.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[7]                      ; mux_srcB:ALUSrcB|out[7]  ; clock      ; clock    ; None                       ; None                       ; 1.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[10]                     ; mux_srcA:ALUSrcA|out[10] ; clock      ; clock    ; None                       ; None                       ; 1.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[25]                     ; mux_srcA:ALUSrcA|out[25] ; clock      ; clock    ; None                       ; None                       ; 1.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[3]                             ; mux_srcA:ALUSrcA|out[3]  ; clock      ; clock    ; None                       ; None                       ; 1.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[7]                            ; mux_srcA:ALUSrcA|out[7]  ; clock      ; clock    ; None                       ; None                       ; 1.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[8]                           ; mux_srcB:ALUSrcB|out[8]  ; clock      ; clock    ; None                       ; None                       ; 1.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[1]                      ; mux_srcB:ALUSrcB|out[1]  ; clock      ; clock    ; None                       ; None                       ; 1.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[13]                          ; mux_srcB:ALUSrcB|out[13] ; clock      ; clock    ; None                       ; None                       ; 1.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[25]                     ; mux_srcB:ALUSrcB|out[25] ; clock      ; clock    ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[4]                             ; mux_srcA:ALUSrcA|out[4]  ; clock      ; clock    ; None                       ; None                       ; 1.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; mux_srcA:ALUSrcA|out[27] ; clock      ; clock    ; None                       ; None                       ; 1.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[18]                     ; mux_srcA:ALUSrcA|out[18] ; clock      ; clock    ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[6]                            ; mux_srcA:ALUSrcA|out[6]  ; clock      ; clock    ; None                       ; None                       ; 1.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[6]                           ; mux_srcB:ALUSrcB|out[6]  ; clock      ; clock    ; None                       ; None                       ; 1.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[10]                          ; mux_srcB:ALUSrcB|out[12] ; clock      ; clock    ; None                       ; None                       ; 1.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[31]                     ; mux_srcA:ALUSrcA|out[31] ; clock      ; clock    ; None                       ; None                       ; 1.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; mux_srcA:ALUSrcA|out[29] ; clock      ; clock    ; None                       ; None                       ; 1.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[17]                     ; mux_srcB:ALUSrcB|out[17] ; clock      ; clock    ; None                       ; None                       ; 1.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[26]                     ; mux_srcB:ALUSrcB|out[26] ; clock      ; clock    ; None                       ; None                       ; 1.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[5]                      ; mux_srcB:ALUSrcB|out[5]  ; clock      ; clock    ; None                       ; None                       ; 1.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[9]                      ; mux_srcB:ALUSrcB|out[9]  ; clock      ; clock    ; None                       ; None                       ; 1.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[3]                      ; mux_srcB:ALUSrcB|out[3]  ; clock      ; clock    ; None                       ; None                       ; 1.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[12]                           ; mux_srcA:ALUSrcA|out[12] ; clock      ; clock    ; None                       ; None                       ; 1.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[14]                          ; mux_srcB:ALUSrcB|out[14] ; clock      ; clock    ; None                       ; None                       ; 1.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[8]                           ; mux_srcB:ALUSrcB|out[10] ; clock      ; clock    ; None                       ; None                       ; 1.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[4]                           ; mux_srcB:ALUSrcB|out[6]  ; clock      ; clock    ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[9]                            ; mux_srcA:ALUSrcA|out[9]  ; clock      ; clock    ; None                       ; None                       ; 1.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[1]                      ; mux_srcA:ALUSrcA|out[1]  ; clock      ; clock    ; None                       ; None                       ; 1.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[6]                      ; mux_srcB:ALUSrcB|out[6]  ; clock      ; clock    ; None                       ; None                       ; 1.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[7]                             ; mux_srcA:ALUSrcA|out[7]  ; clock      ; clock    ; None                       ; None                       ; 1.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; mux_srcA:ALUSrcA|out[30] ; clock      ; clock    ; None                       ; None                       ; 1.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; mux_srcA:ALUSrcA|out[5]  ; clock      ; clock    ; None                       ; None                       ; 1.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[14]                           ; mux_srcA:ALUSrcA|out[14] ; clock      ; clock    ; None                       ; None                       ; 1.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[12]                     ; mux_srcA:ALUSrcA|out[12] ; clock      ; clock    ; None                       ; None                       ; 1.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[18]                            ; mux_srcA:ALUSrcA|out[18] ; clock      ; clock    ; None                       ; None                       ; 1.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[17]                            ; mux_srcA:ALUSrcA|out[17] ; clock      ; clock    ; None                       ; None                       ; 1.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[8]                            ; mux_srcA:ALUSrcA|out[8]  ; clock      ; clock    ; None                       ; None                       ; 1.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[30]                     ; mux_srcA:ALUSrcA|out[30] ; clock      ; clock    ; None                       ; None                       ; 1.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; mux_srcA:ALUSrcA|out[21] ; clock      ; clock    ; None                       ; None                       ; 1.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[27] ; clock      ; clock    ; None                       ; None                       ; 1.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[9]                      ; mux_srcA:ALUSrcA|out[9]  ; clock      ; clock    ; None                       ; None                       ; 1.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[6]                             ; mux_srcA:ALUSrcA|out[6]  ; clock      ; clock    ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[10]                     ; mux_srcB:ALUSrcB|out[10] ; clock      ; clock    ; None                       ; None                       ; 1.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[28]                     ; mux_srcB:ALUSrcB|out[28] ; clock      ; clock    ; None                       ; None                       ; 1.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[27] ; clock      ; clock    ; None                       ; None                       ; 1.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[16]                     ; mux_srcB:ALUSrcB|out[16] ; clock      ; clock    ; None                       ; None                       ; 1.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[26]                     ; mux_srcA:ALUSrcA|out[26] ; clock      ; clock    ; None                       ; None                       ; 1.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[15] ; clock      ; clock    ; None                       ; None                       ; 1.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; mux_srcA:ALUSrcA|out[31] ; clock      ; clock    ; None                       ; None                       ; 1.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[8]                      ; mux_srcA:ALUSrcA|out[8]  ; clock      ; clock    ; None                       ; None                       ; 1.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[26]                           ; mux_srcA:ALUSrcA|out[26] ; clock      ; clock    ; None                       ; None                       ; 1.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[16]                     ; mux_srcA:ALUSrcA|out[16] ; clock      ; clock    ; None                       ; None                       ; 1.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[12]                          ; mux_srcB:ALUSrcB|out[12] ; clock      ; clock    ; None                       ; None                       ; 1.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; mux_srcA:ALUSrcA|out[20] ; clock      ; clock    ; None                       ; None                       ; 1.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[8]  ; clock      ; clock    ; None                       ; None                       ; 2.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[21] ; clock      ; clock    ; None                       ; None                       ; 1.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[4]                      ; mux_srcB:ALUSrcB|out[4]  ; clock      ; clock    ; None                       ; None                       ; 2.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[22]                           ; mux_srcA:ALUSrcA|out[22] ; clock      ; clock    ; None                       ; None                       ; 1.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[14]                     ; mux_srcA:ALUSrcA|out[14] ; clock      ; clock    ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[14] ; clock      ; clock    ; None                       ; None                       ; 2.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[21] ; clock      ; clock    ; None                       ; None                       ; 1.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[23] ; clock      ; clock    ; None                       ; None                       ; 1.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[28]                           ; mux_srcA:ALUSrcA|out[28] ; clock      ; clock    ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; mux_srcA:ALUSrcA|out[24] ; clock      ; clock    ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[11]                          ; mux_srcB:ALUSrcB|out[13] ; clock      ; clock    ; None                       ; None                       ; 2.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; mux_srcA:ALUSrcA|out[23] ; clock      ; clock    ; None                       ; None                       ; 1.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[1]                           ; mux_srcB:ALUSrcB|out[1]  ; clock      ; clock    ; None                       ; None                       ; 2.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[11]                          ; mux_srcB:ALUSrcB|out[11] ; clock      ; clock    ; None                       ; None                       ; 2.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[14] ; clock      ; clock    ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[1]  ; clock      ; clock    ; None                       ; None                       ; 2.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[17] ; clock      ; clock    ; None                       ; None                       ; 2.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[28]                     ; mux_srcA:ALUSrcA|out[28] ; clock      ; clock    ; None                       ; None                       ; 2.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mux_srcB:ALUSrcB|out[15] ; clock      ; clock    ; None                       ; None                       ; 2.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; mux_srcA:ALUSrcA|out[11] ; clock      ; clock    ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[15] ; clock      ; clock    ; None                       ; None                       ; 2.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[0]                      ; mux_srcA:ALUSrcA|out[0]  ; clock      ; clock    ; None                       ; None                       ; 2.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[8]  ; clock      ; clock    ; None                       ; None                       ; 2.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|USExt                      ; mux_srcB:ALUSrcB|out[31] ; clock      ; clock    ; None                       ; None                       ; 2.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[19] ; clock      ; clock    ; None                       ; None                       ; 2.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[30] ; clock      ; clock    ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[7]                           ; mux_srcB:ALUSrcB|out[9]  ; clock      ; clock    ; None                       ; None                       ; 2.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[6]                           ; mux_srcB:ALUSrcB|out[8]  ; clock      ; clock    ; None                       ; None                       ; 2.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[13] ; clock      ; clock    ; None                       ; None                       ; 2.498 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[0]                           ; mux_srcB:ALUSrcB|out[0]  ; clock      ; clock    ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[15] ; clock      ; clock    ; None                       ; None                       ; 2.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[12] ; clock      ; clock    ; None                       ; None                       ; 2.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[14]                          ; mux_srcB:ALUSrcB|out[16] ; clock      ; clock    ; None                       ; None                       ; 2.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[3]                           ; mux_srcB:ALUSrcB|out[5]  ; clock      ; clock    ; None                       ; None                       ; 2.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; mux_srcA:ALUSrcA|out[19] ; clock      ; clock    ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mux_srcB:ALUSrcB|out[31] ; clock      ; clock    ; None                       ; None                       ; 2.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[14] ; clock      ; clock    ; None                       ; None                       ; 2.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[5]                           ; mux_srcB:ALUSrcB|out[5]  ; clock      ; clock    ; None                       ; None                       ; 2.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[3]                           ; mux_srcB:ALUSrcB|out[3]  ; clock      ; clock    ; None                       ; None                       ; 2.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[5]                           ; mux_srcB:ALUSrcB|out[7]  ; clock      ; clock    ; None                       ; None                       ; 2.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[17] ; clock      ; clock    ; None                       ; None                       ; 2.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[21]                     ; mux_srcB:ALUSrcB|out[21] ; clock      ; clock    ; None                       ; None                       ; 2.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[6]  ; clock      ; clock    ; None                       ; None                       ; 2.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[9]                           ; mux_srcB:ALUSrcB|out[9]  ; clock      ; clock    ; None                       ; None                       ; 2.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[13] ; clock      ; clock    ; None                       ; None                       ; 2.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[1]                           ; mux_srcB:ALUSrcB|out[3]  ; clock      ; clock    ; None                       ; None                       ; 2.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; mux_srcA:ALUSrcA|out[25] ; clock      ; clock    ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[7]                           ; mux_srcB:ALUSrcB|out[7]  ; clock      ; clock    ; None                       ; None                       ; 2.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[5]  ; clock      ; clock    ; None                       ; None                       ; 2.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[30] ; clock      ; clock    ; None                       ; None                       ; 2.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[31] ; clock      ; clock    ; None                       ; None                       ; 2.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[19] ; clock      ; clock    ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[18] ; clock      ; clock    ; None                       ; None                       ; 2.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[4]                           ; mux_srcB:ALUSrcB|out[4]  ; clock      ; clock    ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; mux_srcA:ALUSrcA|out[22] ; clock      ; clock    ; None                       ; None                       ; 2.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[23] ; clock      ; clock    ; None                       ; None                       ; 2.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[1]                            ; mux_srcA:ALUSrcA|out[1]  ; clock      ; clock    ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[31] ; clock      ; clock    ; None                       ; None                       ; 2.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[16] ; clock      ; clock    ; None                       ; None                       ; 2.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; mux_srcA:ALUSrcA|out[13] ; clock      ; clock    ; None                       ; None                       ; 2.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[0]                           ; mux_srcB:ALUSrcB|out[2]  ; clock      ; clock    ; None                       ; None                       ; 2.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[31] ; clock      ; clock    ; None                       ; None                       ; 2.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[12] ; clock      ; clock    ; None                       ; None                       ; 2.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[25] ; clock      ; clock    ; None                       ; None                       ; 2.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[10]                            ; mux_srcA:ALUSrcA|out[10] ; clock      ; clock    ; None                       ; None                       ; 2.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|USExt                      ; mux_srcB:ALUSrcB|out[25] ; clock      ; clock    ; None                       ; None                       ; 2.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[6]  ; clock      ; clock    ; None                       ; None                       ; 2.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[18] ; clock      ; clock    ; None                       ; None                       ; 2.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[2]                           ; mux_srcB:ALUSrcB|out[2]  ; clock      ; clock    ; None                       ; None                       ; 2.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[11] ; clock      ; clock    ; None                       ; None                       ; 2.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[13] ; clock      ; clock    ; None                       ; None                       ; 2.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[2]                      ; mux_srcB:ALUSrcB|out[2]  ; clock      ; clock    ; None                       ; None                       ; 2.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[10] ; clock      ; clock    ; None                       ; None                       ; 2.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[0]  ; clock      ; clock    ; None                       ; None                       ; 2.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[13] ; clock      ; clock    ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mux_srcB:ALUSrcB|out[17] ; clock      ; clock    ; None                       ; None                       ; 2.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[15] ; clock      ; clock    ; None                       ; None                       ; 2.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[11] ; clock      ; clock    ; None                       ; None                       ; 2.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[10] ; clock      ; clock    ; None                       ; None                       ; 2.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[10] ; clock      ; clock    ; None                       ; None                       ; 2.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[25] ; clock      ; clock    ; None                       ; None                       ; 2.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[31] ; clock      ; clock    ; None                       ; None                       ; 2.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[11] ; clock      ; clock    ; None                       ; None                       ; 2.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[8]  ; clock      ; clock    ; None                       ; None                       ; 2.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[15] ; clock      ; clock    ; None                       ; None                       ; 2.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mux_srcB:ALUSrcB|out[25] ; clock      ; clock    ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[7]  ; clock      ; clock    ; None                       ; None                       ; 3.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[2]                           ; mux_srcB:ALUSrcB|out[4]  ; clock      ; clock    ; None                       ; None                       ; 2.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[9]  ; clock      ; clock    ; None                       ; None                       ; 3.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|USExt                      ; mux_srcB:ALUSrcB|out[16] ; clock      ; clock    ; None                       ; None                       ; 2.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[0]                      ; mux_srcB:ALUSrcB|out[0]  ; clock      ; clock    ; None                       ; None                       ; 2.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mux_srcB:ALUSrcB|out[16] ; clock      ; clock    ; None                       ; None                       ; 2.800 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                          ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+--------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------+
; tsu                                                                                         ;
+-------+--------------+------------+-------+--------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                   ; To Clock ;
+-------+--------------+------------+-------+--------------------------------------+----------+
; N/A   ; None         ; 5.972 ns   ; reset ; UnidadeControle:CtrlUnit|MemWR       ; clock    ;
; N/A   ; None         ; 5.811 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[1]     ; clock    ;
; N/A   ; None         ; 5.807 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[2]     ; clock    ;
; N/A   ; None         ; 5.667 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[0]     ; clock    ;
; N/A   ; None         ; 4.816 ns   ; reset ; UnidadeControle:CtrlUnit|IRWrite     ; clock    ;
; N/A   ; None         ; 4.685 ns   ; reset ; UnidadeControle:CtrlUnit|ALUorMem    ; clock    ;
; N/A   ; None         ; 4.570 ns   ; reset ; UnidadeControle:CtrlUnit|state[4]    ; clock    ;
; N/A   ; None         ; 4.567 ns   ; reset ; UnidadeControle:CtrlUnit|MemWD[1]    ; clock    ;
; N/A   ; None         ; 4.567 ns   ; reset ; UnidadeControle:CtrlUnit|MemWD[0]    ; clock    ;
; N/A   ; None         ; 4.442 ns   ; reset ; UnidadeControle:CtrlUnit|state[5]    ; clock    ;
; N/A   ; None         ; 4.291 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOutWrite ; clock    ;
; N/A   ; None         ; 4.241 ns   ; reset ; UnidadeControle:CtrlUnit|state[6]    ; clock    ;
; N/A   ; None         ; 4.056 ns   ; reset ; UnidadeControle:CtrlUnit|state[2]    ; clock    ;
; N/A   ; None         ; 3.884 ns   ; reset ; UnidadeControle:CtrlUnit|state[3]    ; clock    ;
; N/A   ; None         ; 3.847 ns   ; reset ; UnidadeControle:CtrlUnit|state[0]    ; clock    ;
; N/A   ; None         ; 3.802 ns   ; reset ; UnidadeControle:CtrlUnit|state[1]    ; clock    ;
; N/A   ; None         ; 3.603 ns   ; reset ; UnidadeControle:CtrlUnit|PCWrite     ; clock    ;
; N/A   ; None         ; 3.603 ns   ; reset ; UnidadeControle:CtrlUnit|RegWrite    ; clock    ;
; N/A   ; None         ; 3.284 ns   ; reset ; UnidadeControle:CtrlUnit|USExt       ; clock    ;
; N/A   ; None         ; 3.116 ns   ; reset ; UnidadeControle:CtrlUnit|MDRWrite    ; clock    ;
; N/A   ; None         ; 2.397 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[0] ; clock    ;
; N/A   ; None         ; 2.397 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[2] ; clock    ;
; N/A   ; None         ; 2.397 ns   ; reset ; UnidadeControle:CtrlUnit|RegDst[0]   ; clock    ;
; N/A   ; None         ; 2.382 ns   ; reset ; UnidadeControle:CtrlUnit|RegDst[1]   ; clock    ;
; N/A   ; None         ; 2.189 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[0]    ; clock    ;
; N/A   ; None         ; 2.150 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[3] ; clock    ;
; N/A   ; None         ; 2.150 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[1] ; clock    ;
; N/A   ; None         ; 2.095 ns   ; reset ; UnidadeControle:CtrlUnit|PCSource[1] ; clock    ;
; N/A   ; None         ; 2.091 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[1]  ; clock    ;
; N/A   ; None         ; 1.872 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[1]    ; clock    ;
; N/A   ; None         ; 1.832 ns   ; reset ; UnidadeControle:CtrlUnit|PCSource[0] ; clock    ;
; N/A   ; None         ; 1.684 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[1]  ; clock    ;
; N/A   ; None         ; 1.661 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[2]    ; clock    ;
; N/A   ; None         ; 1.508 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[2]  ; clock    ;
; N/A   ; None         ; 1.260 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[0]  ; clock    ;
; N/A   ; None         ; 1.254 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[0]  ; clock    ;
; N/A   ; None         ; 1.194 ns   ; reset ; UnidadeControle:CtrlUnit|AWrite      ; clock    ;
+-------+--------------+------------+-------+--------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------+----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                          ; To             ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------+----------------+------------+
; N/A                                     ; None                                                ; 12.956 ns  ; Instr_Reg:IR|Instr25_21[1]    ; RegAIn[12]     ; clock      ;
; N/A                                     ; None                                                ; 12.878 ns  ; Banco_reg:registers|Reg23[12] ; RegAIn[12]     ; clock      ;
; N/A                                     ; None                                                ; 12.831 ns  ; Instr_Reg:IR|Instr25_21[2]    ; RegAIn[12]     ; clock      ;
; N/A                                     ; None                                                ; 12.801 ns  ; Banco_reg:registers|Reg15[12] ; RegAIn[12]     ; clock      ;
; N/A                                     ; None                                                ; 12.581 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[1]      ; clock      ;
; N/A                                     ; None                                                ; 12.554 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 12.409 ns  ; Instr_Reg:IR|Instr20_16[1]    ; RegBIn[1]      ; clock      ;
; N/A                                     ; None                                                ; 12.290 ns  ; Instr_Reg:IR|Instr20_16[4]    ; RegBIn[1]      ; clock      ;
; N/A                                     ; None                                                ; 12.277 ns  ; Banco_reg:registers|Reg7[6]   ; RegBIn[6]      ; clock      ;
; N/A                                     ; None                                                ; 12.153 ns  ; Instr_Reg:IR|Instr20_16[3]    ; RegBIn[6]      ; clock      ;
; N/A                                     ; None                                                ; 12.153 ns  ; Instr_Reg:IR|Instr20_16[3]    ; RegBIn[1]      ; clock      ;
; N/A                                     ; None                                                ; 12.145 ns  ; Banco_reg:registers|Reg19[12] ; RegAIn[12]     ; clock      ;
; N/A                                     ; None                                                ; 12.088 ns  ; Instr_Reg:IR|Instr20_16[1]    ; RegBIn[10]     ; clock      ;
; N/A                                     ; None                                                ; 12.075 ns  ; Banco_reg:registers|Reg27[14] ; RegAIn[14]     ; clock      ;
; N/A                                     ; None                                                ; 12.061 ns  ; Banco_reg:registers|Reg11[12] ; RegAIn[12]     ; clock      ;
; N/A                                     ; None                                                ; 12.037 ns  ; Instr_Reg:IR|Instr20_16[1]    ; RegBIn[4]      ; clock      ;
; N/A                                     ; None                                                ; 12.005 ns  ; Instr_Reg:IR|Instr25_21[1]    ; RegAIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 11.981 ns  ; Instr_Reg:IR|Instr20_16[3]    ; RegBIn[2]      ; clock      ;
; N/A                                     ; None                                                ; 11.971 ns  ; Instr_Reg:IR|Instr25_21[1]    ; RegAIn[22]     ; clock      ;
; N/A                                     ; None                                                ; 11.963 ns  ; Instr_Reg:IR|Instr20_16[3]    ; RegBIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.958 ns  ; Banco_reg:registers|Reg15[25] ; RegBIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 11.951 ns  ; Instr_Reg:IR|Instr20_16[1]    ; RegBIn[6]      ; clock      ;
; N/A                                     ; None                                                ; 11.948 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[2]      ; clock      ;
; N/A                                     ; None                                                ; 11.945 ns  ; Instr_Reg:IR|Instr25_21[3]    ; RegAIn[12]     ; clock      ;
; N/A                                     ; None                                                ; 11.872 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[15]     ; clock      ;
; N/A                                     ; None                                                ; 11.864 ns  ; Banco_reg:registers|Reg7[8]   ; RegBIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.862 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[6]      ; clock      ;
; N/A                                     ; None                                                ; 11.787 ns  ; Instr_Reg:IR|Instr25_21[2]    ; RegAIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 11.784 ns  ; Instr_Reg:IR|Instr25_21[3]    ; RegAIn[14]     ; clock      ;
; N/A                                     ; None                                                ; 11.778 ns  ; Banco_reg:registers|Reg1[12]  ; RegAIn[12]     ; clock      ;
; N/A                                     ; None                                                ; 11.766 ns  ; Instr_Reg:IR|Instr25_21[4]    ; RegAIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 11.765 ns  ; Banco_reg:registers|Reg31[14] ; RegAIn[14]     ; clock      ;
; N/A                                     ; None                                                ; 11.760 ns  ; Banco_reg:registers|Reg11[8]  ; RegBIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.743 ns  ; Instr_Reg:IR|Instr20_16[1]    ; RegBIn[2]      ; clock      ;
; N/A                                     ; None                                                ; 11.730 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.709 ns  ; Instr_Reg:IR|Instr25_21[1]    ; RegAIn[24]     ; clock      ;
; N/A                                     ; None                                                ; 11.664 ns  ; Instr_Reg:IR|Instr20_16[1]    ; RegBIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 11.646 ns  ; Banco_reg:registers|Reg19[25] ; RegBIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 11.641 ns  ; Banco_reg:registers|Reg21[12] ; RegAIn[12]     ; clock      ;
; N/A                                     ; None                                                ; 11.637 ns  ; Banco_reg:registers|Reg5[6]   ; RegBIn[6]      ; clock      ;
; N/A                                     ; None                                                ; 11.634 ns  ; Instr_Reg:IR|Instr25_21[4]    ; RegAIn[15]     ; clock      ;
; N/A                                     ; None                                                ; 11.630 ns  ; Instr_Reg:IR|Instr20_16[1]    ; RegBIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.624 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[23]     ; clock      ;
; N/A                                     ; None                                                ; 11.615 ns  ; Instr_Reg:IR|Instr25_21[2]    ; RegAIn[28]     ; clock      ;
; N/A                                     ; None                                                ; 11.600 ns  ; Banco_reg:registers|Reg11[14] ; RegAIn[14]     ; clock      ;
; N/A                                     ; None                                                ; 11.589 ns  ; Banco_reg:registers|Reg3[10]  ; RegBIn[10]     ; clock      ;
; N/A                                     ; None                                                ; 11.566 ns  ; Banco_reg:registers|Reg23[25] ; RegBIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 11.566 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[19]     ; clock      ;
; N/A                                     ; None                                                ; 11.551 ns  ; Instr_Reg:IR|Instr20_16[4]    ; RegBIn[6]      ; clock      ;
; N/A                                     ; None                                                ; 11.542 ns  ; Instr_Reg:IR|Instr25_21[1]    ; RegAIn[7]      ; clock      ;
; N/A                                     ; None                                                ; 11.534 ns  ; Banco_reg:registers|Reg3[22]  ; RegAIn[22]     ; clock      ;
; N/A                                     ; None                                                ; 11.513 ns  ; Instr_Reg:IR|Instr25_21[1]    ; RegAIn[16]     ; clock      ;
; N/A                                     ; None                                                ; 11.485 ns  ; Banco_reg:registers|Reg10[5]  ; RegBIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 11.465 ns  ; Instr_Reg:IR|Instr25_21[1]    ; RegAIn[28]     ; clock      ;
; N/A                                     ; None                                                ; 11.460 ns  ; Banco_reg:registers|Reg15[8]  ; RegBIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.458 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[28]     ; clock      ;
; N/A                                     ; None                                                ; 11.458 ns  ; Banco_reg:registers|Reg7[25]  ; RegBIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 11.450 ns  ; Banco_reg:registers|Reg15[5]  ; RegAIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 11.447 ns  ; Instr_Reg:IR|Instr25_21[4]    ; RegAIn[12]     ; clock      ;
; N/A                                     ; None                                                ; 11.444 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[24]     ; clock      ;
; N/A                                     ; None                                                ; 11.440 ns  ; Banco_reg:registers|Reg1[6]   ; RegBIn[6]      ; clock      ;
; N/A                                     ; None                                                ; 11.434 ns  ; Instr_Reg:IR|Instr25_21[4]    ; RegAIn[28]     ; clock      ;
; N/A                                     ; None                                                ; 11.428 ns  ; Instr_Reg:IR|Instr25_21[2]    ; RegAIn[24]     ; clock      ;
; N/A                                     ; None                                                ; 11.426 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[17]     ; clock      ;
; N/A                                     ; None                                                ; 11.416 ns  ; Banco_reg:registers|Reg9[8]   ; RegBIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.408 ns  ; Banco_reg:registers|Reg11[25] ; RegBIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 11.394 ns  ; Banco_reg:registers|Reg20[11] ; RegAIn[11]     ; clock      ;
; N/A                                     ; None                                                ; 11.389 ns  ; Instr_Reg:IR|Instr25_21[1]    ; RegAIn[11]     ; clock      ;
; N/A                                     ; None                                                ; 11.382 ns  ; Banco_reg:registers|Reg12[1]  ; RegBIn[1]      ; clock      ;
; N/A                                     ; None                                                ; 11.381 ns  ; Banco_reg:registers|Reg11[5]  ; RegBIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 11.379 ns  ; Instr_Reg:IR|Instr25_21[1]    ; RegAIn[13]     ; clock      ;
; N/A                                     ; None                                                ; 11.378 ns  ; Banco_reg:registers|Reg12[8]  ; RegBIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.373 ns  ; Instr_Reg:IR|Instr20_16[4]    ; RegBIn[22]     ; clock      ;
; N/A                                     ; None                                                ; 11.372 ns  ; Banco_reg:registers|Reg26[1]  ; RegBIn[1]      ; clock      ;
; N/A                                     ; None                                                ; 11.367 ns  ; Instr_Reg:IR|Instr20_16[3]    ; RegBIn[23]     ; clock      ;
; N/A                                     ; None                                                ; 11.350 ns  ; Banco_reg:registers|Reg12[12] ; RegAIn[12]     ; clock      ;
; N/A                                     ; None                                                ; 11.348 ns  ; Instr_Reg:IR|Instr25_21[4]    ; RegAIn[14]     ; clock      ;
; N/A                                     ; None                                                ; 11.341 ns  ; Instr_Reg:IR|Instr25_21[1]    ; RegAIn[4]      ; clock      ;
; N/A                                     ; None                                                ; 11.339 ns  ; Instr_Reg:IR|Instr20_16[4]    ; RegBIn[9]      ; clock      ;
; N/A                                     ; None                                                ; 11.323 ns  ; Instr_Reg:IR|Instr25_21[2]    ; RegAIn[22]     ; clock      ;
; N/A                                     ; None                                                ; 11.322 ns  ; Instr_Reg:IR|Instr25_21[3]    ; RegAIn[28]     ; clock      ;
; N/A                                     ; None                                                ; 11.320 ns  ; Instr_Reg:IR|Instr25_21[2]    ; RegAIn[16]     ; clock      ;
; N/A                                     ; None                                                ; 11.316 ns  ; Banco_reg:registers|Reg8[1]   ; RegBIn[1]      ; clock      ;
; N/A                                     ; None                                                ; 11.316 ns  ; Banco_reg:registers|Reg7[12]  ; RegAIn[12]     ; clock      ;
; N/A                                     ; None                                                ; 11.308 ns  ; Instr_Reg:IR|Instr25_21[3]    ; RegAIn[11]     ; clock      ;
; N/A                                     ; None                                                ; 11.304 ns  ; Banco_reg:registers|Reg23[7]  ; RegAIn[7]      ; clock      ;
; N/A                                     ; None                                                ; 11.292 ns  ; Instr_Reg:IR|Instr25_21[1]    ; RegAIn[14]     ; clock      ;
; N/A                                     ; None                                                ; 11.284 ns  ; Instr_Reg:IR|Instr25_21[2]    ; RegAIn[11]     ; clock      ;
; N/A                                     ; None                                                ; 11.283 ns  ; Instr_Reg:IR|Instr20_16[4]    ; RegBIn[16]     ; clock      ;
; N/A                                     ; None                                                ; 11.271 ns  ; Banco_reg:registers|Reg7[2]   ; RegAIn[2]      ; clock      ;
; N/A                                     ; None                                                ; 11.270 ns  ; Instr_Reg:IR|Instr20_16[3]    ; RegBIn[16]     ; clock      ;
; N/A                                     ; None                                                ; 11.252 ns  ; Instr_Reg:IR|Instr25_21[3]    ; RegAIn[18]     ; clock      ;
; N/A                                     ; None                                                ; 11.251 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[10]     ; clock      ;
; N/A                                     ; None                                                ; 11.248 ns  ; Banco_reg:registers|Reg3[25]  ; RegBIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 11.236 ns  ; Instr_Reg:IR|Instr25_21[2]    ; RegAIn[15]     ; clock      ;
; N/A                                     ; None                                                ; 11.232 ns  ; Banco_reg:registers|Reg17[25] ; RegBIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 11.222 ns  ; Banco_reg:registers|Reg13[12] ; RegAIn[12]     ; clock      ;
; N/A                                     ; None                                                ; 11.205 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[9]      ; clock      ;
; N/A                                     ; None                                                ; 11.191 ns  ; Instr_Reg:IR|Instr20_16[1]    ; RegBIn[3]      ; clock      ;
; N/A                                     ; None                                                ; 11.177 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[3]      ; clock      ;
; N/A                                     ; None                                                ; 11.170 ns  ; Banco_reg:registers|Reg7[19]  ; RegBIn[19]     ; clock      ;
; N/A                                     ; None                                                ; 11.167 ns  ; Banco_reg:registers|Reg15[9]  ; RegBIn[9]      ; clock      ;
; N/A                                     ; None                                                ; 11.160 ns  ; Instr_Reg:IR|Instr25_21[3]    ; RegAIn[16]     ; clock      ;
; N/A                                     ; None                                                ; 11.158 ns  ; Instr_Reg:IR|Instr20_16[3]    ; RegBIn[4]      ; clock      ;
; N/A                                     ; None                                                ; 11.157 ns  ; Instr_Reg:IR|Instr25_21[4]    ; RegAIn[7]      ; clock      ;
; N/A                                     ; None                                                ; 11.148 ns  ; Instr_Reg:IR|Instr25_21[4]    ; RegAIn[4]      ; clock      ;
; N/A                                     ; None                                                ; 11.147 ns  ; Instr_Reg:IR|Instr20_16[3]    ; RegBIn[3]      ; clock      ;
; N/A                                     ; None                                                ; 11.144 ns  ; Instr_Reg:IR|Instr20_16[1]    ; RegBIn[28]     ; clock      ;
; N/A                                     ; None                                                ; 11.141 ns  ; Instr_Reg:IR|Instr25_21[3]    ; RegAIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 11.141 ns  ; Instr_Reg:IR|Instr25_21[2]    ; RegAIn[4]      ; clock      ;
; N/A                                     ; None                                                ; 11.132 ns  ; Banco_reg:registers|Reg28[7]  ; RegBIn[7]      ; clock      ;
; N/A                                     ; None                                                ; 11.130 ns  ; Banco_reg:registers|Reg15[8]  ; RegAIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.128 ns  ; Banco_reg:registers|Reg3[8]   ; RegBIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.123 ns  ; Banco_reg:registers|Reg12[2]  ; RegBIn[2]      ; clock      ;
; N/A                                     ; None                                                ; 11.115 ns  ; Banco_reg:registers|Reg14[12] ; RegAIn[12]     ; clock      ;
; N/A                                     ; None                                                ; 11.113 ns  ; Instr_Reg:IR|Instr20_16[4]    ; RegBIn[28]     ; clock      ;
; N/A                                     ; None                                                ; 11.106 ns  ; Instr_Reg:IR|Instr25_21[4]    ; RegAIn[11]     ; clock      ;
; N/A                                     ; None                                                ; 11.105 ns  ; Instr_Reg:IR|Instr25_21[4]    ; RegAIn[19]     ; clock      ;
; N/A                                     ; None                                                ; 11.101 ns  ; Banco_reg:registers|Reg0[10]  ; RegBIn[10]     ; clock      ;
; N/A                                     ; None                                                ; 11.088 ns  ; Instr_Reg:IR|Instr20_16[3]    ; RegBIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 11.085 ns  ; Banco_reg:registers|Reg15[25] ; RegAIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 11.082 ns  ; Banco_reg:registers|Reg13[14] ; RegAIn[14]     ; clock      ;
; N/A                                     ; None                                                ; 11.082 ns  ; Banco_reg:registers|Reg10[5]  ; RegAIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 11.073 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[16]     ; clock      ;
; N/A                                     ; None                                                ; 11.071 ns  ; Banco_reg:registers|Reg12[14] ; RegAIn[14]     ; clock      ;
; N/A                                     ; None                                                ; 11.068 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[14]     ; clock      ;
; N/A                                     ; None                                                ; 11.065 ns  ; Banco_reg:registers|Reg24[1]  ; RegBIn[1]      ; clock      ;
; N/A                                     ; None                                                ; 11.064 ns  ; Instr_Reg:IR|Instr20_16[4]    ; RegBIn[11]     ; clock      ;
; N/A                                     ; None                                                ; 11.064 ns  ; Banco_reg:registers|Reg0[1]   ; RegBIn[1]      ; clock      ;
; N/A                                     ; None                                                ; 11.059 ns  ; Instr_Reg:IR|Instr25_21[4]    ; RegAIn[13]     ; clock      ;
; N/A                                     ; None                                                ; 11.057 ns  ; Instr_Reg:IR|Instr25_21[2]    ; RegAIn[2]      ; clock      ;
; N/A                                     ; None                                                ; 11.055 ns  ; Instr_Reg:IR|Instr25_21[4]    ; RegAIn[2]      ; clock      ;
; N/A                                     ; None                                                ; 11.046 ns  ; Instr_Reg:IR|Instr25_21[3]    ; RegAIn[19]     ; clock      ;
; N/A                                     ; None                                                ; 11.042 ns  ; Banco_reg:registers|Reg28[14] ; RegAIn[14]     ; clock      ;
; N/A                                     ; None                                                ; 11.038 ns  ; Instr_Reg:IR|Instr20_16[1]    ; RegBIn[19]     ; clock      ;
; N/A                                     ; None                                                ; 11.036 ns  ; Banco_reg:registers|Reg15[5]  ; RegBIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 11.033 ns  ; Instr_Reg:IR|Instr20_16[1]    ; RegBIn[9]      ; clock      ;
; N/A                                     ; None                                                ; 11.032 ns  ; Banco_reg:registers|Reg11[9]  ; RegBIn[9]      ; clock      ;
; N/A                                     ; None                                                ; 11.023 ns  ; Banco_reg:registers|Reg31[16] ; RegAIn[16]     ; clock      ;
; N/A                                     ; None                                                ; 11.003 ns  ; Banco_reg:registers|Reg7[25]  ; RegAIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 11.000 ns  ; Banco_reg:registers|Reg27[16] ; RegAIn[16]     ; clock      ;
; N/A                                     ; None                                                ; 10.978 ns  ; Banco_reg:registers|Reg19[13] ; RegAIn[13]     ; clock      ;
; N/A                                     ; None                                                ; 10.974 ns  ; mux_srcB:ALUSrcB|out[31]      ; AluSrcBOut[31] ; clock      ;
; N/A                                     ; None                                                ; 10.970 ns  ; Banco_reg:registers|Reg23[11] ; RegAIn[11]     ; clock      ;
; N/A                                     ; None                                                ; 10.969 ns  ; Instr_Reg:IR|Instr25_21[1]    ; RegAIn[2]      ; clock      ;
; N/A                                     ; None                                                ; 10.964 ns  ; Banco_reg:registers|Reg8[19]  ; RegAIn[19]     ; clock      ;
; N/A                                     ; None                                                ; 10.956 ns  ; Banco_reg:registers|Reg31[14] ; RegBIn[14]     ; clock      ;
; N/A                                     ; None                                                ; 10.956 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[4]      ; clock      ;
; N/A                                     ; None                                                ; 10.939 ns  ; Banco_reg:registers|Reg28[8]  ; RegBIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 10.937 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[18]     ; clock      ;
; N/A                                     ; None                                                ; 10.937 ns  ; Instr_Reg:IR|Instr25_21[2]    ; RegAIn[13]     ; clock      ;
; N/A                                     ; None                                                ; 10.936 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[13]     ; clock      ;
; N/A                                     ; None                                                ; 10.936 ns  ; Banco_reg:registers|Reg12[8]  ; RegAIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 10.933 ns  ; Instr_Reg:IR|Instr25_21[1]    ; RegAIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 10.924 ns  ; Banco_reg:registers|Reg26[6]  ; RegBIn[6]      ; clock      ;
; N/A                                     ; None                                                ; 10.923 ns  ; Banco_reg:registers|Reg28[28] ; RegAIn[28]     ; clock      ;
; N/A                                     ; None                                                ; 10.920 ns  ; Instr_Reg:IR|Instr25_21[2]    ; RegAIn[14]     ; clock      ;
; N/A                                     ; None                                                ; 10.920 ns  ; Instr_Reg:IR|Instr25_21[3]    ; RegAIn[9]      ; clock      ;
; N/A                                     ; None                                                ; 10.917 ns  ; Instr_Reg:IR|Instr20_16[3]    ; RegBIn[19]     ; clock      ;
; N/A                                     ; None                                                ; 10.917 ns  ; Banco_reg:registers|Reg27[18] ; RegBIn[18]     ; clock      ;
; N/A                                     ; None                                                ; 10.916 ns  ; Banco_reg:registers|Reg2[3]   ; RegBIn[3]      ; clock      ;
; N/A                                     ; None                                                ; 10.914 ns  ; Instr_Reg:IR|Instr20_16[3]    ; RegBIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 10.912 ns  ; Banco_reg:registers|Reg28[7]  ; RegAIn[7]      ; clock      ;
; N/A                                     ; None                                                ; 10.911 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[7]      ; clock      ;
; N/A                                     ; None                                                ; 10.906 ns  ; Instr_Reg:IR|Instr25_21[2]    ; RegAIn[7]      ; clock      ;
; N/A                                     ; None                                                ; 10.897 ns  ; Instr_Reg:IR|Instr25_21[1]    ; RegAIn[15]     ; clock      ;
; N/A                                     ; None                                                ; 10.893 ns  ; Instr_Reg:IR|Instr20_16[3]    ; RegBIn[28]     ; clock      ;
; N/A                                     ; None                                                ; 10.892 ns  ; Banco_reg:registers|Reg9[25]  ; RegBIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 10.891 ns  ; Banco_reg:registers|Reg27[25] ; RegBIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 10.890 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 10.889 ns  ; Instr_Reg:IR|Instr20_16[4]    ; RegBIn[2]      ; clock      ;
; N/A                                     ; None                                                ; 10.887 ns  ; Banco_reg:registers|Reg19[19] ; RegBIn[19]     ; clock      ;
; N/A                                     ; None                                                ; 10.875 ns  ; Banco_reg:registers|Reg29[28] ; RegAIn[28]     ; clock      ;
; N/A                                     ; None                                                ; 10.872 ns  ; Instr_Reg:IR|Instr20_16[2]    ; RegBIn[21]     ; clock      ;
; N/A                                     ; None                                                ; 10.863 ns  ; Banco_reg:registers|Reg9[12]  ; RegAIn[12]     ; clock      ;
; N/A                                     ; None                                                ; 10.862 ns  ; Instr_Reg:IR|Instr25_21[2]    ; RegAIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 10.857 ns  ; Banco_reg:registers|Reg23[19] ; RegBIn[19]     ; clock      ;
; N/A                                     ; None                                                ; 10.852 ns  ; Banco_reg:registers|Reg23[11] ; RegBIn[11]     ; clock      ;
; N/A                                     ; None                                                ; 10.840 ns  ; Instr_Reg:IR|Instr20_16[1]    ; RegBIn[11]     ; clock      ;
; N/A                                     ; None                                                ; 10.839 ns  ; Instr_Reg:IR|Instr25_21[3]    ; RegAIn[10]     ; clock      ;
; N/A                                     ; None                                                ; 10.837 ns  ; Instr_Reg:IR|Instr20_16[4]    ; RegBIn[19]     ; clock      ;
; N/A                                     ; None                                                ; 10.832 ns  ; Banco_reg:registers|Reg14[11] ; RegAIn[11]     ; clock      ;
; N/A                                     ; None                                                ; 10.830 ns  ; Instr_Reg:IR|Instr20_16[4]    ; RegBIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 10.828 ns  ; Banco_reg:registers|Reg27[15] ; RegBIn[15]     ; clock      ;
; N/A                                     ; None                                                ; 10.820 ns  ; Banco_reg:registers|Reg31[1]  ; RegBIn[1]      ; clock      ;
; N/A                                     ; None                                                ; 10.817 ns  ; Banco_reg:registers|Reg11[4]  ; RegBIn[4]      ; clock      ;
; N/A                                     ; None                                                ; 10.813 ns  ; Banco_reg:registers|Reg3[12]  ; RegAIn[12]     ; clock      ;
; N/A                                     ; None                                                ; 10.813 ns  ; Instr_Reg:IR|Instr25_21[3]    ; RegAIn[7]      ; clock      ;
; N/A                                     ; None                                                ; 10.809 ns  ; Banco_reg:registers|Reg27[3]  ; RegBIn[3]      ; clock      ;
; N/A                                     ; None                                                ; 10.807 ns  ; Banco_reg:registers|Reg23[16] ; RegAIn[16]     ; clock      ;
; N/A                                     ; None                                                ; 10.806 ns  ; Banco_reg:registers|Reg2[8]   ; RegBIn[8]      ; clock      ;
; N/A                                     ; None                                                ; 10.805 ns  ; Instr_Reg:IR|Instr20_16[1]    ; RegBIn[31]     ; clock      ;
; N/A                                     ; None                                                ; 10.803 ns  ; Instr_Reg:IR|Instr25_21[2]    ; RegAIn[18]     ; clock      ;
; N/A                                     ; None                                                ; 10.799 ns  ; Instr_Reg:IR|Instr20_16[1]    ; RegBIn[5]      ; clock      ;
; N/A                                     ; None                                                ; 10.799 ns  ; Banco_reg:registers|Reg3[14]  ; RegAIn[14]     ; clock      ;
; N/A                                     ; None                                                ; 10.797 ns  ; Instr_Reg:IR|Instr25_21[4]    ; RegAIn[3]      ; clock      ;
; N/A                                     ; None                                                ; 10.792 ns  ; Banco_reg:registers|Reg26[28] ; RegAIn[28]     ; clock      ;
; N/A                                     ; None                                                ; 10.789 ns  ; Banco_reg:registers|Reg19[25] ; RegAIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 10.786 ns  ; Banco_reg:registers|Reg3[25]  ; RegAIn[25]     ; clock      ;
; N/A                                     ; None                                                ; 10.782 ns  ; Banco_reg:registers|Reg12[18] ; RegBIn[18]     ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                               ;                ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------+----------------+------------+


+---------------------------------------------------------------------------------------------------+
; th                                                                                                ;
+---------------+-------------+-----------+-------+--------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                   ; To Clock ;
+---------------+-------------+-----------+-------+--------------------------------------+----------+
; N/A           ; None        ; -0.955 ns ; reset ; UnidadeControle:CtrlUnit|AWrite      ; clock    ;
; N/A           ; None        ; -1.015 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[0]  ; clock    ;
; N/A           ; None        ; -1.021 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[0]  ; clock    ;
; N/A           ; None        ; -1.269 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[2]  ; clock    ;
; N/A           ; None        ; -1.422 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[2]    ; clock    ;
; N/A           ; None        ; -1.445 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[1]  ; clock    ;
; N/A           ; None        ; -1.593 ns ; reset ; UnidadeControle:CtrlUnit|PCSource[0] ; clock    ;
; N/A           ; None        ; -1.633 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[1]    ; clock    ;
; N/A           ; None        ; -1.852 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[1]  ; clock    ;
; N/A           ; None        ; -1.856 ns ; reset ; UnidadeControle:CtrlUnit|PCSource[1] ; clock    ;
; N/A           ; None        ; -1.911 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[3] ; clock    ;
; N/A           ; None        ; -1.911 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[1] ; clock    ;
; N/A           ; None        ; -1.950 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[0]    ; clock    ;
; N/A           ; None        ; -2.143 ns ; reset ; UnidadeControle:CtrlUnit|RegDst[1]   ; clock    ;
; N/A           ; None        ; -2.158 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[0] ; clock    ;
; N/A           ; None        ; -2.158 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[2] ; clock    ;
; N/A           ; None        ; -2.158 ns ; reset ; UnidadeControle:CtrlUnit|RegDst[0]   ; clock    ;
; N/A           ; None        ; -2.877 ns ; reset ; UnidadeControle:CtrlUnit|MDRWrite    ; clock    ;
; N/A           ; None        ; -3.045 ns ; reset ; UnidadeControle:CtrlUnit|USExt       ; clock    ;
; N/A           ; None        ; -3.364 ns ; reset ; UnidadeControle:CtrlUnit|PCWrite     ; clock    ;
; N/A           ; None        ; -3.364 ns ; reset ; UnidadeControle:CtrlUnit|RegWrite    ; clock    ;
; N/A           ; None        ; -3.563 ns ; reset ; UnidadeControle:CtrlUnit|state[1]    ; clock    ;
; N/A           ; None        ; -3.608 ns ; reset ; UnidadeControle:CtrlUnit|state[0]    ; clock    ;
; N/A           ; None        ; -3.645 ns ; reset ; UnidadeControle:CtrlUnit|state[3]    ; clock    ;
; N/A           ; None        ; -3.817 ns ; reset ; UnidadeControle:CtrlUnit|state[2]    ; clock    ;
; N/A           ; None        ; -4.002 ns ; reset ; UnidadeControle:CtrlUnit|state[6]    ; clock    ;
; N/A           ; None        ; -4.052 ns ; reset ; UnidadeControle:CtrlUnit|ALUOutWrite ; clock    ;
; N/A           ; None        ; -4.203 ns ; reset ; UnidadeControle:CtrlUnit|state[5]    ; clock    ;
; N/A           ; None        ; -4.328 ns ; reset ; UnidadeControle:CtrlUnit|MemWD[1]    ; clock    ;
; N/A           ; None        ; -4.328 ns ; reset ; UnidadeControle:CtrlUnit|MemWD[0]    ; clock    ;
; N/A           ; None        ; -4.331 ns ; reset ; UnidadeControle:CtrlUnit|state[4]    ; clock    ;
; N/A           ; None        ; -4.446 ns ; reset ; UnidadeControle:CtrlUnit|ALUorMem    ; clock    ;
; N/A           ; None        ; -4.577 ns ; reset ; UnidadeControle:CtrlUnit|IRWrite     ; clock    ;
; N/A           ; None        ; -5.428 ns ; reset ; UnidadeControle:CtrlUnit|IorD[0]     ; clock    ;
; N/A           ; None        ; -5.568 ns ; reset ; UnidadeControle:CtrlUnit|IorD[2]     ; clock    ;
; N/A           ; None        ; -5.572 ns ; reset ; UnidadeControle:CtrlUnit|IorD[1]     ; clock    ;
; N/A           ; None        ; -5.733 ns ; reset ; UnidadeControle:CtrlUnit|MemWR       ; clock    ;
+---------------+-------------+-----------+-------+--------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 19:35:02 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "mux_srcA:ALUSrcA|out[0]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[0]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[1]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[1]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[2]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[2]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[3]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[3]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[4]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[4]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[5]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[5]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[6]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[6]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[7]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[7]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[31]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[30]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[30]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[28]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[29]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[31]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[28]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[29]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[26]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[27]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[26]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[27]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[24]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[25]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[22]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[20]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[16]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[18]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[24]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[25]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[23]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[22]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[21]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[20]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[21]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[19]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[23]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[16]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[15]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[14]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[17]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[17]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[18]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[19]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[12]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[15]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[14]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[13]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[12]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[11]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[10]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[13]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[8]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[8]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[10]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[11]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[9]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "mux_srcB:ALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[0]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[2]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[1]" as buffer
    Info: Detected gated clock "mux_srcA:ALUSrcA|Mux32~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcA[1]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcA[0]" as buffer
Info: Clock "clock" has Internal fmax of 39.8 MHz between source register "mux_srcB:ALUSrcB|out[5]" and destination register "UnidadeControle:CtrlUnit|state[1]" (period= 25.126 ns)
    Info: + Longest register to register delay is 8.848 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y15_N6; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB|out[5]'
        Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 4; COMB Node = 'Ula32:ALU|Mux58~0'
        Info: 3: + IC(0.253 ns) + CELL(0.272 ns) = 0.903 ns; Loc. = LCCOMB_X21_Y15_N2; Fanout = 3; COMB Node = 'Ula32:ALU|carry_temp[5]~26'
        Info: 4: + IC(0.803 ns) + CELL(0.272 ns) = 1.978 ns; Loc. = LCCOMB_X22_Y12_N0; Fanout = 4; COMB Node = 'Ula32:ALU|carry_temp[7]~10'
        Info: 5: + IC(0.211 ns) + CELL(0.053 ns) = 2.242 ns; Loc. = LCCOMB_X22_Y12_N4; Fanout = 7; COMB Node = 'Ula32:ALU|carry_temp[9]~11'
        Info: 6: + IC(0.226 ns) + CELL(0.053 ns) = 2.521 ns; Loc. = LCCOMB_X22_Y12_N30; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[11]~12'
        Info: 7: + IC(0.210 ns) + CELL(0.053 ns) = 2.784 ns; Loc. = LCCOMB_X22_Y12_N10; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[13]~13'
        Info: 8: + IC(0.229 ns) + CELL(0.053 ns) = 3.066 ns; Loc. = LCCOMB_X22_Y12_N16; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[15]~14'
        Info: 9: + IC(0.233 ns) + CELL(0.053 ns) = 3.352 ns; Loc. = LCCOMB_X22_Y12_N26; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[17]~15'
        Info: 10: + IC(0.210 ns) + CELL(0.053 ns) = 3.615 ns; Loc. = LCCOMB_X22_Y12_N14; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[19]~16'
        Info: 11: + IC(0.227 ns) + CELL(0.053 ns) = 3.895 ns; Loc. = LCCOMB_X22_Y12_N20; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[21]~17'
        Info: 12: + IC(0.309 ns) + CELL(0.053 ns) = 4.257 ns; Loc. = LCCOMB_X21_Y12_N16; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[23]~18'
        Info: 13: + IC(0.224 ns) + CELL(0.053 ns) = 4.534 ns; Loc. = LCCOMB_X21_Y12_N10; Fanout = 7; COMB Node = 'Ula32:ALU|carry_temp[25]~19'
        Info: 14: + IC(0.223 ns) + CELL(0.053 ns) = 4.810 ns; Loc. = LCCOMB_X21_Y12_N2; Fanout = 7; COMB Node = 'Ula32:ALU|carry_temp[27]~20'
        Info: 15: + IC(0.774 ns) + CELL(0.053 ns) = 5.637 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 14; COMB Node = 'Ula32:ALU|carry_temp[29]~21'
        Info: 16: + IC(0.619 ns) + CELL(0.053 ns) = 6.309 ns; Loc. = LCCOMB_X22_Y9_N0; Fanout = 18; COMB Node = 'Ula32:ALU|carry_temp[31]~23'
        Info: 17: + IC(0.618 ns) + CELL(0.053 ns) = 6.980 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 5; COMB Node = 'Ula32:ALU|Maior~12'
        Info: 18: + IC(0.629 ns) + CELL(0.053 ns) = 7.662 ns; Loc. = LCCOMB_X22_Y8_N10; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit|Mux18~22'
        Info: 19: + IC(0.242 ns) + CELL(0.272 ns) = 8.176 ns; Loc. = LCCOMB_X22_Y8_N4; Fanout = 2; COMB Node = 'UnidadeControle:CtrlUnit|Mux17~0'
        Info: 20: + IC(0.215 ns) + CELL(0.053 ns) = 8.444 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit|Mux17~4'
        Info: 21: + IC(0.196 ns) + CELL(0.053 ns) = 8.693 ns; Loc. = LCCOMB_X22_Y8_N18; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit|Mux17~5'
        Info: 22: + IC(0.000 ns) + CELL(0.155 ns) = 8.848 ns; Loc. = LCFF_X22_Y8_N19; Fanout = 91; REG Node = 'UnidadeControle:CtrlUnit|state[1]'
        Info: Total cell delay = 1.872 ns ( 21.16 % )
        Info: Total interconnect delay = 6.976 ns ( 78.84 % )
    Info: - Smallest clock skew is -3.625 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.472 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1385; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X22_Y8_N19; Fanout = 91; REG Node = 'UnidadeControle:CtrlUnit|state[1]'
            Info: Total cell delay = 1.472 ns ( 59.55 % )
            Info: Total interconnect delay = 1.000 ns ( 40.45 % )
        Info: - Longest clock path from clock "clock" to source register is 6.097 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'
            Info: 2: + IC(0.785 ns) + CELL(0.712 ns) = 2.351 ns; Loc. = LCFF_X5_Y10_N13; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcB[1]'
            Info: 3: + IC(0.560 ns) + CELL(0.225 ns) = 3.136 ns; Loc. = LCCOMB_X6_Y11_N0; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0'
            Info: 4: + IC(1.989 ns) + CELL(0.000 ns) = 5.125 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.919 ns) + CELL(0.053 ns) = 6.097 ns; Loc. = LCCOMB_X21_Y15_N6; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB|out[5]'
            Info: Total cell delay = 1.844 ns ( 30.24 % )
            Info: Total interconnect delay = 4.253 ns ( 69.76 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:RegisterB|Saida[15]" and destination pin or register "mux_srcB:ALUSrcB|out[15]" for clock "clock" (Hold time is 2.809 ns)
    Info: + Largest clock skew is 3.595 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.085 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'
            Info: 2: + IC(0.785 ns) + CELL(0.712 ns) = 2.351 ns; Loc. = LCFF_X5_Y10_N13; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcB[1]'
            Info: 3: + IC(0.560 ns) + CELL(0.225 ns) = 3.136 ns; Loc. = LCCOMB_X6_Y11_N0; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0'
            Info: 4: + IC(1.989 ns) + CELL(0.000 ns) = 5.125 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.907 ns) + CELL(0.053 ns) = 6.085 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 3; REG Node = 'mux_srcB:ALUSrcB|out[15]'
            Info: Total cell delay = 1.844 ns ( 30.30 % )
            Info: Total interconnect delay = 4.241 ns ( 69.70 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.490 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1385; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X27_Y12_N21; Fanout = 1; REG Node = 'Registrador:RegisterB|Saida[15]'
            Info: Total cell delay = 1.472 ns ( 59.12 % )
            Info: Total interconnect delay = 1.018 ns ( 40.88 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y12_N21; Fanout = 1; REG Node = 'Registrador:RegisterB|Saida[15]'
        Info: 2: + IC(0.206 ns) + CELL(0.053 ns) = 0.259 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB|Mux15~0'
        Info: 3: + IC(0.208 ns) + CELL(0.225 ns) = 0.692 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 3; REG Node = 'mux_srcB:ALUSrcB|out[15]'
        Info: Total cell delay = 0.278 ns ( 40.17 % )
        Info: Total interconnect delay = 0.414 ns ( 59.83 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "UnidadeControle:CtrlUnit|MemWR" (data pin = "reset", clock pin = "clock") is 5.972 ns
    Info: + Longest pin to register delay is 8.371 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 22; PIN Node = 'reset'
        Info: 2: + IC(5.488 ns) + CELL(0.272 ns) = 6.624 ns; Loc. = LCCOMB_X19_Y7_N30; Fanout = 4; COMB Node = 'UnidadeControle:CtrlUnit|MemWR~1'
        Info: 3: + IC(1.001 ns) + CELL(0.746 ns) = 8.371 ns; Loc. = LCFF_X10_Y10_N17; Fanout = 4; REG Node = 'UnidadeControle:CtrlUnit|MemWR'
        Info: Total cell delay = 1.882 ns ( 22.48 % )
        Info: Total interconnect delay = 6.489 ns ( 77.52 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.489 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1385; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X10_Y10_N17; Fanout = 4; REG Node = 'UnidadeControle:CtrlUnit|MemWR'
        Info: Total cell delay = 1.472 ns ( 59.14 % )
        Info: Total interconnect delay = 1.017 ns ( 40.86 % )
Info: tco from clock "clock" to destination pin "RegAIn[12]" through register "Instr_Reg:IR|Instr25_21[1]" is 12.956 ns
    Info: + Longest clock path from clock "clock" to source register is 2.467 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1385; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X18_Y14_N1; Fanout = 162; REG Node = 'Instr_Reg:IR|Instr25_21[1]'
        Info: Total cell delay = 1.472 ns ( 59.67 % )
        Info: Total interconnect delay = 0.995 ns ( 40.33 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 10.395 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y14_N1; Fanout = 162; REG Node = 'Instr_Reg:IR|Instr25_21[1]'
        Info: 2: + IC(2.058 ns) + CELL(0.272 ns) = 2.330 ns; Loc. = LCCOMB_X13_Y11_N28; Fanout = 1; COMB Node = 'Banco_reg:registers|Mux19~2'
        Info: 3: + IC(1.815 ns) + CELL(0.272 ns) = 4.417 ns; Loc. = LCCOMB_X19_Y15_N2; Fanout = 1; COMB Node = 'Banco_reg:registers|Mux19~4'
        Info: 4: + IC(1.019 ns) + CELL(0.228 ns) = 5.664 ns; Loc. = LCCOMB_X25_Y16_N30; Fanout = 2; COMB Node = 'Banco_reg:registers|Mux19~10'
        Info: 5: + IC(2.577 ns) + CELL(2.154 ns) = 10.395 ns; Loc. = PIN_C22; Fanout = 0; PIN Node = 'RegAIn[12]'
        Info: Total cell delay = 2.926 ns ( 28.15 % )
        Info: Total interconnect delay = 7.469 ns ( 71.85 % )
Info: th for register "UnidadeControle:CtrlUnit|AWrite" (data pin = "reset", clock pin = "clock") is -0.955 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.484 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1385; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X6_Y11_N3; Fanout = 65; REG Node = 'UnidadeControle:CtrlUnit|AWrite'
        Info: Total cell delay = 1.472 ns ( 59.26 % )
        Info: Total interconnect delay = 1.012 ns ( 40.74 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 3.588 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 22; PIN Node = 'reset'
        Info: 2: + IC(1.563 ns) + CELL(0.378 ns) = 2.805 ns; Loc. = LCCOMB_X6_Y11_N6; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit|AWrite~0'
        Info: 3: + IC(0.262 ns) + CELL(0.366 ns) = 3.433 ns; Loc. = LCCOMB_X6_Y11_N2; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit|AWrite~1'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 3.588 ns; Loc. = LCFF_X6_Y11_N3; Fanout = 65; REG Node = 'UnidadeControle:CtrlUnit|AWrite'
        Info: Total cell delay = 1.763 ns ( 49.14 % )
        Info: Total interconnect delay = 1.825 ns ( 50.86 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 252 megabytes
    Info: Processing ended: Fri May 17 19:35:03 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:03


