Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Oct  3 12:17:53 2018
| Host         : DESKTOP-J9CTS4D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SSB_control_sets_placed.rpt
| Design       : SSB
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    79 |
| Unused register locations in slices containing registers |   325 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           13 |
| No           | No                    | Yes                    |              80 |           28 |
| No           | Yes                   | No                     |             363 |          165 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             206 |           54 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-------------------------------------+---------------------------------------+------------------+----------------+
|            Clock Signal           |            Enable Signal            |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-----------------------------------+-------------------------------------+---------------------------------------+------------------+----------------+
|  u46/Output_cos_2[0]              |                                     | u45/Output_cos_18[0]                  |                1 |              1 |
|  generate_0_125MHz/ctl_reg        |                                     | rst_IBUF                              |                1 |              1 |
|  generate_100MHz/inst/clk_out1    |                                     | u13/AR[0]                             |                1 |              1 |
|  u45/Output_cos_3                 |                                     | u13/AR[2]                             |                1 |              1 |
|  u45/Output_cos_12                |                                     | u13/AR[0]                             |                1 |              1 |
|  u45/Output_cos_11                |                                     | u13/AR[2]                             |                1 |              1 |
|  u45/Output_cos_15                |                                     | u13/AR[2]                             |                1 |              1 |
|  u45/Output_cos_13                |                                     | u13/AR[2]                             |                1 |              1 |
|  u45/Output_cos_0                 |                                     | u13/AR[0]                             |                1 |              1 |
|  generate_100MHz/inst/clk_out1    | u45/LED_flag_of_TiggerSequence_OBUF | u13/flag_ook_reg                      |                1 |              1 |
| ~generate_100MHz/inst/clk_out1    |                                     |                                       |                1 |              1 |
|  u45/Output_cos_1                 |                                     | u13/AR[2]                             |                1 |              1 |
|  u45/Output_cos_10                |                                     | u13/AR[0]                             |                1 |              1 |
|  u45/Output_cos_2                 |                                     | u13/AR[0]                             |                1 |              1 |
|  u45/Output_cos_4                 |                                     | u13/AR[0]                             |                1 |              1 |
|  u45/Output_cos_5                 |                                     | u13/AR[2]                             |                1 |              1 |
|  u45/Output_cos_14                |                                     | u13/AR[0]                             |                1 |              1 |
|  u45/Output_cos_9                 |                                     | u13/AR[2]                             |                1 |              1 |
|  u45/Output_cos_6                 |                                     | u13/AR[0]                             |                1 |              1 |
|  u45/Output_cos_8                 |                                     | u13/AR[0]                             |                1 |              1 |
|  u45/Output_cos_7                 |                                     | u13/AR[2]                             |                1 |              1 |
|  n_0_21_BUFG                      |                                     | u45/Output_cos_16[0]                  |                1 |              1 |
|  generate_100MHz/inst/clk_out1    |                                     | u13/AR[2]                             |                1 |              1 |
|  generate_half_8us/reg_reg[6]     |                                     |                                       |                1 |              2 |
|  bk_clk_4MHz_BUFG                 |                                     | u13/AR[2]                             |                2 |              2 |
|  u45/E[0]                         |                                     | u13/AR[2]                             |                2 |              2 |
|  generate_100MHz/inst/clk_out1    |                                     | rst_IBUF                              |                1 |              2 |
|  u45/Output_cos[0]                |                                     | u13/AR[2]                             |                1 |              2 |
|  u45/E[0]                         |                                     | u13/flag_ook_reg                      |                2 |              2 |
|  bk_clk_4MHz_BUFG                 |                                     |                                       |                1 |              3 |
|  u45/Output_cos[0]                |                                     | u13/flag_ook_reg                      |                2 |              3 |
|  generate_1MHz/cnt_reg[2]         |                                     |                                       |                1 |              4 |
|  syn_clk_4us_BUFG                 |                                     |                                       |                2 |              4 |
|  u46/Output_cos_2[0]              |                                     | u45/Output_cos_16[0]                  |                2 |              5 |
|  u46/Output_sin[0]                |                                     | u45/Output_cos_18[0]                  |                2 |              6 |
|  u46/Output_cos_25[0]             |                                     | u45/Output_cos_16[0]                  |                2 |              6 |
|  u46/Output_cos_24[0]             |                                     | u45/Output_cos_18[0]                  |                3 |              6 |
|  u46/Output_cos_28[0]             |                                     | u45/Output_cos_18[0]                  |                2 |              6 |
|  u46/Output_cos_5[0]              |                                     | u45/Output_cos_16[0]                  |                2 |              6 |
|  u46/Output_cos_26[0]             |                                     | u45/Output_cos_18[0]                  |                3 |              6 |
|  u46/Output_cos_19[0]             |                                     | u45/Output_cos_16[0]                  |                3 |              6 |
|  u46/Output_cos_6[0]              |                                     | u45/Output_cos_18[0]                  |                2 |              6 |
|  u46/Output_cos_0[0]              |                                     | u45/Output_cos_16[0]                  |                3 |              6 |
|  u46/E[0]                         |                                     | u45/Output_cos_16[0]                  |                2 |              6 |
|  u46/Output_cos_23[0]             |                                     | u45/Output_cos_16[0]                  |                3 |              6 |
|  u46/Output_cos_4[0]              |                                     | u45/Output_cos_16[0]                  |                3 |              6 |
|  u46/Output_cos_7[0]              |                                     | u45/Output_cos_16[0]                  |                3 |              6 |
|  u46/Output_cos_8[0]              |                                     | u45/Output_cos_18[0]                  |                2 |              6 |
|  u46/Output_cos_12[0]             |                                     | u45/Output_cos_18[0]                  |                2 |              6 |
|  u46/Output_cos_15[0]             |                                     | u45/Output_cos_16[0]                  |                3 |              6 |
|  u46/Output_cos_20[0]             |                                     | u45/Output_cos_18[0]                  |                3 |              6 |
|  u46/Output_cos_21[0]             |                                     | u45/Output_cos_16[0]                  |                2 |              6 |
|  u46/Output_cos_22[0]             |                                     | u45/Output_cos_18[0]                  |                2 |              6 |
|  u46/Output_cos_16[0]             |                                     | u45/Output_cos_18[0]                  |                2 |              6 |
|  u46/Output_cos[0]                |                                     | u45/Output_cos_16[0]                  |                3 |              6 |
|  u46/Output_cos_13[0]             |                                     | u45/Output_cos_16[0]                  |                2 |              6 |
|  u46/Output_cos_11[0]             |                                     | u45/Output_cos_16[0]                  |                3 |              6 |
|  u46/Output_cos_10[0]             |                                     | u45/Output_cos_18[0]                  |                2 |              6 |
|  u46/Output_cos_1[0]              |                                     | u45/Output_cos_16[0]                  |                2 |              6 |
|  u46/Output_cos_14[0]             |                                     | u45/Output_cos_18[0]                  |                2 |              6 |
|  syn_clk_4us_BUFG                 |                                     | u13/AR[2]                             |                3 |              6 |
| ~generate_100MHz/inst/clk_out1    |                                     | generate_4MHz/bkclk_cnt[5]_i_1_n_1    |                2 |              6 |
|  generate_100MHz/inst/clk_out1    |                                     | generate_1MHz/clear                   |                2 |              6 |
|  generate_100MHz/inst/clk_out1    |                                     | generate_4MHz/bkclk_cnt[5]__0_i_1_n_1 |                2 |              6 |
|  u46/Output_cos_18[0]             |                                     | u45/Output_cos_18[0]                  |                2 |              6 |
|  u46/Output_cos_17[0]             |                                     | u45/Output_cos_16[0]                  |                2 |              6 |
|  u46/Output_cos_3[0]              |                                     | u45/Output_cos_16[0]                  |                2 |              6 |
|  u46/Output_cos_9[0]              |                                     | u45/Output_cos_16[0]                  |                2 |              6 |
|  u46/Output_cos_27[0]             |                                     | u45/Output_cos_18[0]                  |                2 |              6 |
|  generate_16xDeltaF/inst/clk_out1 |                                     | u13/AR[0]                             |                4 |             11 |
|  generate_100MHz/inst/clk_out1    |                                     |                                       |                7 |             12 |
|  generate_half_8us/reg_reg[6]     |                                     | u13/AR[2]                             |                4 |             18 |
|  n_0_21_BUFG                      |                                     | u45/Output_cos_18[0]                  |               10 |             21 |
|  generate_100MHz/inst/clk_out1    | u45/LED_flag_of_TiggerSequence_OBUF | u13/AR[0]                             |                8 |             31 |
|  bk_clk_4MHz_BUFG                 | u12/E[0]                            | u13/AR[0]                             |                8 |             37 |
|  syn_clk_4us_BUFG                 |                                     | u13/flag_ook_reg                      |               11 |             38 |
|  bk_clk_4MHz_BUFG                 | u12/E[0]                            | u13/AR[2]                             |               15 |             49 |
|  bk_clk_4MHz_BUFG                 | u12/E[0]                            | u13/AR[1]                             |               22 |             88 |
|  n_0_21_BUFG                      |                                     | u45/Output_cos_16[1]                  |               49 |            106 |
+-----------------------------------+-------------------------------------+---------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    23 |
| 2      |                     6 |
| 3      |                     2 |
| 4      |                     2 |
| 5      |                     1 |
| 6      |                    35 |
| 11     |                     1 |
| 12     |                     1 |
| 16+    |                     8 |
+--------+-----------------------+


