<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::R600SchedStrategy Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1R600SchedStrategy.html">R600SchedStrategy</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::R600SchedStrategy Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::R600SchedStrategy" --><!-- doxytag: inherits="llvm::MachineSchedStrategy" -->
<p><code>#include &lt;<a class="el" href="R600MachineScheduler_8h_source.html">R600MachineScheduler.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::R600SchedStrategy:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1R600SchedStrategy__inherit__graph.png" border="0" usemap="#llvm_1_1R600SchedStrategy_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1R600SchedStrategy_inherit__map" id="llvm_1_1R600SchedStrategy_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy &#45; Interface to the scheduling algorithm used by ScheduleDAGMI." alt="" coords="5,5,208,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::R600SchedStrategy:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1R600SchedStrategy__coll__graph.png" border="0" usemap="#llvm_1_1R600SchedStrategy_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1R600SchedStrategy_coll__map" id="llvm_1_1R600SchedStrategy_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy &#45; Interface to the scheduling algorithm used by ScheduleDAGMI." alt="" coords="5,5,208,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1R600SchedStrategy-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html#aa1d7be3ad16a406aa9d4667570f1a853">R600SchedStrategy</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html#ad8eef7ae29f274127487ec2425d6a235">~R600SchedStrategy</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html#a2c1760a96cdc9e6f584b99740060fcee">initialize</a> (<a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag) override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the strategy after building the DAG for a new region.  <a href="#a2c1760a96cdc9e6f584b99740060fcee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html#a3351536ef89bb6fe156f754d2ee7c24c">pickNode</a> (<a class="el" href="classbool.html">bool</a> &amp;IsTopNode) override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the next node to schedule, or return NULL.  <a href="#a3351536ef89bb6fe156f754d2ee7c24c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html#abe1c22281512c39286cbb9bca97ae7b8">schedNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> IsTopNode) override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Notify <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a> that <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a> has scheduled an instruction and updated scheduled/remaining flags in the DAG nodes.  <a href="#abe1c22281512c39286cbb9bca97ae7b8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html#aa3c3bb2e44bfef1d9e7c5ea8d3f8be60">releaseTopNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">When all predecessor dependencies have been resolved, free this node for top-down scheduling.  <a href="#aa3c3bb2e44bfef1d9e7c5ea8d3f8be60"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html#a4ae49efe3ba813f5cb7a746245b9b0e1">releaseBottomNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">When all successor dependencies have been resolved, free this node for bottom-up scheduling.  <a href="#a4ae49efe3ba813f5cb7a746245b9b0e1"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="R600MachineScheduler_8h_source.html#l00027">27</a> of file <a class="el" href="R600MachineScheduler_8h_source.html">R600MachineScheduler.h</a>.</p>
</div><hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="aa1d7be3ad16a406aa9d4667570f1a853"></a><!-- doxytag: member="llvm::R600SchedStrategy::R600SchedStrategy" ref="aa1d7be3ad16a406aa9d4667570f1a853" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1R600SchedStrategy.html#aa1d7be3ad16a406aa9d4667570f1a853">llvm::R600SchedStrategy::R600SchedStrategy</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600MachineScheduler_8h_source.html#l00070">70</a> of file <a class="el" href="R600MachineScheduler_8h_source.html">R600MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad8eef7ae29f274127487ec2425d6a235"></a><!-- doxytag: member="llvm::R600SchedStrategy::~R600SchedStrategy" ref="ad8eef7ae29f274127487ec2425d6a235" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1R600SchedStrategy.html#ad8eef7ae29f274127487ec2425d6a235">llvm::R600SchedStrategy::~R600SchedStrategy</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600MachineScheduler_8h_source.html#l00074">74</a> of file <a class="el" href="R600MachineScheduler_8h_source.html">R600MachineScheduler.h</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a2c1760a96cdc9e6f584b99740060fcee"></a><!-- doxytag: member="llvm::R600SchedStrategy::initialize" ref="a2c1760a96cdc9e6f584b99740060fcee" args="(ScheduleDAGMI *dag) override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1R600SchedStrategy.html#a2c1760a96cdc9e6f584b99740060fcee">R600SchedStrategy::initialize</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *&#160;</td>
          <td class="paramname"><em>DAG</em></td><td>)</td>
          <td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Initialize the strategy after building the DAG for a new region. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="R600MachineScheduler_8cpp_source.html#l00026">26</a> of file <a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUSubtarget_8h_source.html#l00119">llvm::AMDGPUSubtarget::getTexVTXClauseSize()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00131">llvm::AMDGPUSubtarget::hasCaymanISA()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00265">llvm::ScheduleDAGMI::hasVRegLiveness()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00363">llvm::AArch64DB::ST</a>.</p>

</div>
</div>
<a class="anchor" id="a3351536ef89bb6fe156f754d2ee7c24c"></a><!-- doxytag: member="llvm::R600SchedStrategy::pickNode" ref="a3351536ef89bb6fe156f754d2ee7c24c" args="(bool &amp;IsTopNode) override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * <a class="el" href="classllvm_1_1R600SchedStrategy.html#a3351536ef89bb6fe156f754d2ee7c24c">R600SchedStrategy::pickNode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsTopNode</em></td><td>)</td>
          <td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pick the next node to schedule, or return NULL. </p>
<p>Set IsTopNode to true to schedule the node at the top of the unscheduled region. Otherwise it will be scheduled at the bottom. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aab4a16da4cdec2f4f4a3175834ccd4c1">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="R600MachineScheduler_8cpp_source.html#l00057">57</a> of file <a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00316">llvm::SUnit::dump()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00052">getWFCountLimitedByGPR()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00303">llvm::SUnit::isScheduled</a>, <a class="el" href="FuzzerTraceState_8cpp_source.html#l00086">size</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00565">llvm::ScheduleDAG::SUnits</a>.</p>

</div>
</div>
<a class="anchor" id="a4ae49efe3ba813f5cb7a746245b9b0e1"></a><!-- doxytag: member="llvm::R600SchedStrategy::releaseBottomNode" ref="a4ae49efe3ba813f5cb7a746245b9b0e1" args="(SUnit *SU) override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1R600SchedStrategy.html#a4ae49efe3ba813f5cb7a746245b9b0e1">R600SchedStrategy::releaseBottomNode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>When all successor dependencies have been resolved, free this node for bottom-up scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="R600MachineScheduler_8cpp_source.html#l00196">196</a> of file <a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00316">llvm::SUnit::dump()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, and <a class="el" href="R600MachineScheduler_8cpp_source.html#l00185">isPhysicalRegCopy()</a>.</p>

</div>
</div>
<a class="anchor" id="aa3c3bb2e44bfef1d9e7c5ea8d3f8be60"></a><!-- doxytag: member="llvm::R600SchedStrategy::releaseTopNode" ref="aa3c3bb2e44bfef1d9e7c5ea8d3f8be60" args="(SUnit *SU) override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1R600SchedStrategy.html#aa3c3bb2e44bfef1d9e7c5ea8d3f8be60">R600SchedStrategy::releaseTopNode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>When all predecessor dependencies have been resolved, free this node for top-down scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="R600MachineScheduler_8cpp_source.html#l00192">192</a> of file <a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00316">llvm::SUnit::dump()</a>.</p>

</div>
</div>
<a class="anchor" id="abe1c22281512c39286cbb9bca97ae7b8"></a><!-- doxytag: member="llvm::R600SchedStrategy::schedNode" ref="abe1c22281512c39286cbb9bca97ae7b8" args="(SUnit *SU, bool IsTopNode) override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1R600SchedStrategy.html#abe1c22281512c39286cbb9bca97ae7b8">R600SchedStrategy::schedNode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsTopNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Notify <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a> that <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a> has scheduled an instruction and updated scheduled/remaining flags in the DAG nodes. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="R600MachineScheduler_8cpp_source.html#l00144">144</a> of file <a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00289">llvm::MachineInstr::operands_begin()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00290">llvm::MachineInstr::operands_end()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="R600MachineScheduler_8h_source.html">R600MachineScheduler.h</a></li>
<li><a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:41:08 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
