Removing design 'FPmul'
Removing design 'FPmul_DW01_add_3'
Removing design 'FPmul_DW01_inc_1'
Removing design 'FPmul_DW01_add_10'
Running PRESTO HDLC
Compiling Entity Declaration FPNORMALIZE
Compiling Architecture FPNORMALIZE of FPNORMALIZE
Warning:  ../src/common/fpnormalize_fpnormalize.vhd:34: The architecture FPnormalize has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration PACKFP
Compiling Architecture PACKFP of PACKFP
Warning:  ../src/common/packfp_packfp.vhd:33: The architecture PackFP has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPROUND
Compiling Architecture FPROUND of FPROUND
Warning:  ../src/common/fpround_fpround.vhd:34: The architecture FPround has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration UNPACKFP
Compiling Architecture UNPACKFP of UNPACKFP
Warning:  ../src/common/unpackfp_unpackfp.vhd:33: The architecture UnpackFP has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration SIMCONSTS
Compiling Package Body SIMCONSTS
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration HA
Compiling Architecture STRUCTURE of HA
Warning:  ../src/MBE/HA.vhd:10: The architecture structure has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FA
Compiling Architecture STRUCTURE of FA
Warning:  ../src/MBE/FA.vhd:10: The architecture structure has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration MBE
Compiling Architecture RTL of MBE
Warning:  ../src/MBE/MBE_24bit.vhd:13: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE1
Compiling Architecture STRUCT of FPMUL_STAGE1
Warning:  ../src/multiplier/fpmul_stage1_struct.vhd:53: The architecture struct has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE2
Compiling Architecture STRUCT of FPMUL_STAGE2
Warning:  ../src/multiplier/fpmul_stage2_MBE_24bit.vhd:59: The architecture struct has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE3
Compiling Architecture STRUCT of FPMUL_STAGE3
Warning:  ../src/multiplier/fpmul_stage3_struct.vhd:58: The architecture struct has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE4
Compiling Architecture STRUCT of FPMUL_STAGE4
Warning:  ../src/multiplier/fpmul_stage4_struct.vhd:51: The architecture struct has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL
Compiling Architecture PIPELINE of FPMUL
Warning:  ../src/multiplier/fpmul_pipeline_wregs.vhd:48: The architecture pipeline has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
	in routine FPmul line 169 in file
		'../src/multiplier/fpmul_pipeline_wregs.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DLINE_A_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     DLINE_B_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPmul'.
Information: Building the design 'FPmul_stage1'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage1 line 104 in file
		'../src/multiplier/fpmul_stage1_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| SIGN_out_stage1_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      A_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      A_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  isINF_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage1_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      B_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      B_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage2'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage2 line 95 in file
		'../src/multiplier/fpmul_stage2_MBE_24bit.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     EXP_in_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     SIG_in_reg      | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
| EXP_pos_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EXP_neg_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage2 line 107 in file
		'../src/multiplier/fpmul_stage2_MBE_24bit.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  isINF_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| SIGN_out_stage2_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage3'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage3 line 104 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  EXP_out_round_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  SIG_out_round_reg  | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage3 line 114 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    isINF_tab_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      isNaN_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     isZ_tab_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    SIGN_out_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_pos_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_neg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage4'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage4 line 128 in file
		'../src/multiplier/fpmul_stage4_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      FP_Z_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UnpackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'MBE' instantiated from design 'FPmul_stage2' with
	the parameters "N=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPnormalize' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPround' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'HA'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FA'. (HDL-193)
Presto compilation completed successfully.
Information: Updating graph... (UID-83)

Information: There are 46 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPmul'
Information: The register 'I1/A_SIG_reg[31]' will be removed. (OPT-1207)
Information: The register 'I1/A_SIG_reg[30]' will be removed. (OPT-1207)
Information: The register 'I1/A_SIG_reg[29]' will be removed. (OPT-1207)
Information: The register 'I1/A_SIG_reg[28]' will be removed. (OPT-1207)
Information: The register 'I1/A_SIG_reg[27]' will be removed. (OPT-1207)
Information: The register 'I1/A_SIG_reg[26]' will be removed. (OPT-1207)
Information: The register 'I1/A_SIG_reg[25]' will be removed. (OPT-1207)
Information: The register 'I1/A_SIG_reg[24]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[31]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[30]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[29]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[28]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[27]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[26]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[25]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[24]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[2]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[1]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[0]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[1]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[0]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'FPmul_DW01_add_0'
  Processing 'FPmul_DW01_add_1'
  Processing 'FPmul_DW01_inc_0'
  Processing 'FPmul_DW01_add_2'
  Processing 'FPmul_DW01_add_3'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: compile falsified 322 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:09:40    6249.9      1.66     141.0       0.2                          
    0:09:46    6225.2      1.66     139.2       0.2                          
    0:09:46    6225.2      1.66     139.2       0.2                          
    0:09:46    6223.3      1.66     139.2       0.2                          
    0:09:47    6223.3      1.66     139.2       0.2                          
    0:10:09    5726.7      1.67     133.3       0.2                          
    0:10:15    5725.1      1.64     132.7       0.2                          
    0:10:18    5725.4      1.63     132.5       0.2                          
    0:10:20    5728.3      1.62     132.4       0.2                          
    0:10:21    5731.5      1.62     132.3       0.2                          
    0:10:23    5733.4      1.60     132.2       0.2                          
    0:10:24    5733.9      1.60     132.1       0.2                          
    0:10:25    5734.2      1.60     132.1       0.2                          
    0:10:26    5733.9      1.60     132.1       0.2                          
    0:10:27    5734.2      1.60     132.1       0.2                          
    0:10:28    5734.2      1.60     132.1       0.2                          
    0:10:28    5734.2      1.60     132.1       0.2                          
    0:10:28    5734.2      1.60     132.1       0.2                          
    0:10:28    5735.8      1.60     130.6       0.0                          
    0:10:28    5735.8      1.60     130.6       0.0                          
    0:10:28    5735.8      1.60     130.6       0.0                          
    0:10:28    5735.8      1.60     130.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:10:28    5735.8      1.60     130.6       0.0                          
    0:10:31    5740.0      1.59     130.2       0.0 I2/SIG_in_reg[12]/D      
    0:10:33    5745.3      1.58     130.0       0.0 I2/SIG_in_reg[12]/D      
    0:10:35    5745.9      1.58     130.0       0.0 I2/SIG_in_reg[12]/D      
    0:10:36    5744.8      1.57     129.9       0.0 I2/SIG_in_reg[12]/D      
    0:10:40    5750.4      1.57     129.9       0.0 I2/SIG_in_reg[12]/D      
    0:10:42    5753.0      1.57     129.8       0.0 I2/SIG_in_reg[18]/D      
    0:10:44    5755.7      1.57     129.7       0.0 I2/SIG_in_reg[12]/D      
    0:10:47    5761.0      1.56     129.6       0.0 I2/SIG_in_reg[12]/D      
    0:10:48    5764.2      1.56     129.6       0.0 I2/SIG_in_reg[12]/D      
    0:10:50    5767.4      1.56     129.5       0.0 I2/SIG_in_reg[12]/D      
    0:10:52    5771.9      1.55     129.3       0.0 I2/SIG_in_reg[12]/D      
    0:10:55    5775.1      1.55     129.2       0.0 I2/SIG_in_reg[18]/D      
    0:10:57    5773.0      1.55     129.2       0.0 I2/SIG_in_reg[18]/D      
    0:10:59    5776.7      1.55     129.2       0.0 I2/SIG_in_reg[12]/D      
    0:11:01    5780.2      1.54     129.1       0.0 I2/SIG_in_reg[12]/D      
    0:11:03    5781.2      1.54     129.0       0.0 I2/SIG_in_reg[12]/D      
    0:11:06    5787.6      1.54     129.0       0.0 I2/SIG_in_reg[12]/D      
    0:11:07    5787.6      1.54     129.0       0.0 I2/SIG_in_reg[12]/D      
    0:11:09    5791.6      1.54     128.9       0.0 I2/SIG_in_reg[12]/D      
    0:11:10    5794.5      1.54     128.9       0.0 I2/SIG_in_reg[12]/D      
    0:11:13    5795.3      1.53     128.8       0.0 I2/SIG_in_reg[12]/D      
    0:11:16    5798.3      1.53     128.7       0.0 I2/SIG_in_reg[18]/D      
    0:11:19    5801.7      1.52     128.6       0.0 I2/SIG_in_reg[12]/D      
    0:11:20    5803.1      1.52     128.6       0.0 I2/SIG_in_reg[12]/D      
    0:11:22    5805.7      1.52     128.6       0.0 I2/SIG_in_reg[12]/D      
    0:11:25    5807.6      1.52     128.6       0.0 I2/SIG_in_reg[18]/D      
    0:11:27    5809.2      1.52     128.6       0.0 I2/SIG_in_reg[12]/D      
    0:11:30    5812.1      1.52     128.5       0.0 I2/SIG_in_reg[12]/D      
    0:11:32    5816.1      1.52     128.5       0.0 I2/SIG_in_reg[12]/D      
    0:11:34    5816.9      1.51     128.4       0.0 I2/SIG_in_reg[12]/D      
    0:11:36    5820.9      1.51     128.4       0.0 I2/SIG_in_reg[12]/D      
    0:11:37    5824.6      1.51     128.4       0.0 I2/SIG_in_reg[12]/D      
    0:11:38    5827.0      1.51     128.3       0.0 I2/SIG_in_reg[12]/D      
    0:11:39    5827.8      1.51     128.2       0.0 I2/SIG_in_reg[12]/D      
    0:11:41    5829.9      1.51     128.2       0.0 I2/SIG_in_reg[12]/D      
    0:11:43    5830.7      1.50     128.2       0.0 I2/SIG_in_reg[12]/D      
    0:11:46    5834.7      1.50     128.2       0.0 I2/SIG_in_reg[12]/D      
    0:11:48    5835.5      1.50     128.1       0.0 I2/SIG_in_reg[12]/D      
    0:11:49    5835.5      1.50     128.1       0.0 I2/SIG_in_reg[12]/D      
    0:11:51    5836.3      1.50     128.1       0.0 I2/SIG_in_reg[12]/D      
    0:11:53    5839.5      1.50     128.1       0.0 I2/SIG_in_reg[12]/D      
    0:11:54    5841.4      1.50     128.3       0.0 I2/SIG_in_reg[12]/D      
    0:11:57    5840.0      1.50     128.3       0.0 I2/SIG_in_reg[21]/D      
    0:11:59    5839.5      1.50     128.3       0.0 I2/SIG_in_reg[12]/D      
    0:12:01    5841.9      1.50     128.3       0.0 I2/SIG_in_reg[21]/D      
    0:12:04    5845.1      1.49     128.2       0.0 I2/SIG_in_reg[12]/D      
    0:12:06    5846.9      1.49     128.1       0.0 I2/SIG_in_reg[12]/D      
    0:12:08    5850.1      1.49     128.1       0.0 I2/SIG_in_reg[18]/D      
    0:12:11    5851.2      1.49     128.1       0.0 I2/SIG_in_reg[12]/D      
    0:12:13    5852.3      1.49     128.0       0.0 I2/SIG_in_reg[12]/D      
    0:12:14    5853.9      1.49     128.0       0.0 I2/SIG_in_reg[12]/D      
    0:12:17    5854.7      1.49     128.0       0.0 I2/SIG_in_reg[12]/D      
    0:12:19    5859.7      1.48     127.9       0.0 I2/SIG_in_reg[12]/D      
    0:12:22    5859.7      1.48     127.9       0.0 I2/SIG_in_reg[12]/D      
    0:12:25    5862.4      1.48     127.9       0.0 I2/SIG_in_reg[12]/D      
    0:12:27    5863.4      1.48     127.9       0.0 I2/SIG_in_reg[12]/D      
    0:12:29    5865.8      1.48     127.9       0.0 I2/SIG_in_reg[26]/D      
    0:12:32    5868.5      1.48     127.8       0.0 I2/SIG_in_reg[26]/D      
    0:12:35    5870.4      1.48     127.8       0.0 I2/SIG_in_reg[21]/D      
    0:12:38    5869.6      1.48     127.8       0.0 I2/SIG_in_reg[12]/D      
    0:12:40    5873.3      1.48     127.8       0.0 I2/SIG_in_reg[12]/D      
    0:12:43    5875.1      1.48     127.8       0.0 I2/SIG_in_reg[12]/D      
    0:12:45    5874.1      1.48     127.8       0.0 I2/SIG_in_reg[12]/D      
    0:12:46    5876.2      1.48     127.8       0.0 I2/SIG_in_reg[12]/D      
    0:12:47    5876.2      1.48     127.7       0.0 I2/SIG_in_reg[12]/D      
    0:12:49    5878.1      1.48     127.7       0.0 I2/SIG_in_reg[12]/D      
    0:12:52    5883.1      1.48     127.7       0.0 I2/SIG_in_reg[12]/D      
    0:12:54    5885.0      1.47     127.7       0.0 I2/SIG_in_reg[12]/D      
    0:12:57    5887.1      1.47     127.7       0.0 I2/SIG_in_reg[18]/D      
    0:12:59    5887.9      1.47     127.6       0.0 I2/SIG_in_reg[21]/D      
    0:13:01    5890.8      1.47     127.6       0.0 I2/SIG_in_reg[12]/D      
    0:13:03    5893.2      1.47     127.6       0.0 I2/SIG_in_reg[12]/D      
    0:13:05    5895.4      1.47     127.5       0.0 I2/SIG_in_reg[12]/D      
    0:13:07    5896.4      1.47     127.5       0.0 I2/SIG_in_reg[12]/D      
    0:13:09    5898.8      1.47     127.5       0.0 I2/SIG_in_reg[12]/D      
    0:13:11    5906.5      1.47     127.5       0.0 I2/SIG_in_reg[26]/D      
    0:13:12    5908.9      1.47     127.5       0.0 I2/SIG_in_reg[12]/D      
    0:13:14    5909.2      1.47     127.5       0.0 I2/SIG_in_reg[12]/D      
    0:13:16    5909.7      1.47     127.5       0.0 I2/SIG_in_reg[12]/D      
    0:13:17    5915.8      1.47     127.4       0.0 I2/SIG_in_reg[12]/D      
    0:13:18    5915.8      1.46     127.4       0.0 I2/SIG_in_reg[12]/D      
    0:13:20    5916.1      1.46     127.4       0.0 I2/SIG_in_reg[12]/D      
    0:13:22    5915.8      1.46     127.4       0.0 I2/SIG_in_reg[12]/D      
    0:13:23    5916.6      1.46     127.4       0.0 I2/SIG_in_reg[12]/D      
    0:13:25    5918.0      1.46     127.4       0.0 I2/SIG_in_reg[12]/D      
    0:13:26    5920.4      1.46     127.4       0.0 I2/SIG_in_reg[12]/D      
    0:13:28    5923.0      1.46     127.3       0.0 I2/SIG_in_reg[12]/D      
    0:13:30    5924.6      1.46     127.3       0.0 I2/SIG_in_reg[12]/D      
    0:13:31    5926.5      1.46     127.3       0.0 I2/SIG_in_reg[12]/D      
    0:13:32    5926.5      1.46     127.3       0.0 I2/SIG_in_reg[12]/D      
    0:13:33    5924.9      1.46     127.3       0.0 I2/SIG_in_reg[12]/D      
    0:13:35    5927.3      1.46     127.3       0.0 I2/SIG_in_reg[12]/D      
    0:13:36    5927.8      1.46     127.3       0.0 I2/SIG_in_reg[18]/D      
    0:13:38    5933.7      1.46     127.3       0.0 I2/SIG_in_reg[12]/D      
    0:13:39    5935.5      1.46     127.3       0.0 I2/SIG_in_reg[26]/D      
    0:13:41    5938.4      1.46     127.3       0.0 I2/SIG_in_reg[12]/D      
    0:13:43    5937.9      1.46     127.3       0.0 I2/SIG_in_reg[12]/D      
    0:13:51    5938.2      1.46     127.3       0.0                          
    0:13:58    5927.3      1.46     127.3       0.0                          
    0:14:04    5927.8      1.46     127.2       0.0                          
    0:14:06    5929.1      1.46     127.2       0.0                          
    0:14:10    5929.4      1.46     127.1       0.0                          
    0:14:12    5928.9      1.46     127.2       0.0                          
    0:14:13    5930.7      1.46     127.1       0.0                          
    0:14:15    5931.5      1.46     127.1       0.0                          
    0:14:17    5935.0      1.46     127.1       0.0                          
    0:14:19    5937.1      1.46     127.1       0.0                          
    0:14:21    5938.7      1.46     127.0       0.0                          
    0:14:22    5942.2      1.46     127.0       0.0                          
    0:14:24    5944.8      1.46     127.0       0.0                          
    0:14:25    5946.4      1.46     127.2       0.0                          
    0:14:27    5948.3      1.46     127.2       0.0                          
    0:14:27    5948.8      1.46     127.2       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:14:27    5948.8      1.46     127.2       0.0                          
    0:14:27    5948.8      1.46     127.2       0.0                          
    0:14:34    5915.3      1.46     127.1       0.0                          
    0:14:36    5904.4      1.46     127.1       0.0                          
    0:14:36    5898.5      1.46     127.0       0.0                          
    0:14:36    5895.9      1.46     127.0       0.0                          
    0:14:36    5895.9      1.46     127.0       0.0                          
    0:14:37    5895.9      1.46     127.0       0.0                          
    0:14:38    5895.9      1.46     127.0       0.0                          
    0:14:39    5882.3      1.46     127.0       0.0                          
    0:14:39    5881.3      1.46     127.0       0.0                          
    0:14:39    5881.3      1.46     127.0       0.0                          
    0:14:39    5881.3      1.46     127.0       0.0                          
    0:14:39    5881.3      1.46     127.0       0.0                          
    0:14:39    5881.3      1.46     127.0       0.0                          
    0:14:39    5881.3      1.46     127.0       0.0                          
    0:14:41    5883.4      1.46     127.0       0.0 I2/SIG_in_reg[12]/D      
    0:14:44    5885.5      1.45     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:14:46    5886.3      1.45     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:14:48    5887.4      1.45     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:14:49    5887.9      1.45     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:14:51    5890.6      1.45     126.9       0.0 I2/SIG_in_reg[24]/D      
    0:14:53    5895.1      1.45     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:14:55    5898.5      1.45     126.9       0.0 I2/SIG_in_reg[24]/D      
    0:14:57    5900.4      1.45     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:14:59    5902.0      1.45     126.9       0.0 I2/SIG_in_reg[18]/D      
    0:15:01    5903.3      1.45     126.8       0.0 I2/SIG_in_reg[12]/D      
    0:15:05    5906.5      1.45     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:15:06    5909.5      1.45     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:15:07    5912.1      1.45     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:15:10    5914.0      1.45     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:15:12    5915.3      1.44     126.9       0.0 I2/SIG_in_reg[18]/D      
    0:15:14    5915.8      1.44     126.9       0.0 I2/SIG_in_reg[26]/D      
    0:15:16    5921.4      1.44     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:15:20    5922.5      1.44     126.8       0.0 I2/SIG_in_reg[12]/D      
    0:15:22    5926.5      1.44     126.8       0.0 I2/SIG_in_reg[12]/D      
    0:15:25    5927.3      1.44     126.8       0.0 I2/SIG_in_reg[12]/D      
    0:15:27    5928.1      1.44     126.8       0.0 I2/SIG_in_reg[12]/D      
    0:15:29    5930.5      1.44     126.8       0.0 I2/SIG_in_reg[12]/D      
    0:15:37    5932.9      1.44     126.7       0.0                          
    0:15:38    5929.9      1.44     126.7       0.0                          
    0:15:40    5921.2      1.44     126.7       0.0                          
    0:15:41    5916.4      1.44     126.7       0.0                          
    0:15:44    5916.9      1.44     126.7       0.0                          
    0:15:46    5916.4      1.44     126.8       0.0                          
    0:15:49    5916.1      1.44     126.8       0.0                          
    0:15:51    5918.0      1.44     126.7       0.0                          
    0:15:52    5919.0      1.44     126.7       0.0                          
    0:15:54    5919.8      1.44     126.7       0.0                          
    0:15:55    5921.4      1.44     126.7       0.0                          
    0:15:56    5920.1      1.44     126.6       0.0                          
    0:15:58    5923.0      1.44     126.6       0.0                          
    0:15:59    5924.4      1.44     126.6       0.0                          
    0:16:01    5925.1      1.44     126.6       0.0                          
    0:16:02    5925.1      1.44     126.6       0.0                          
    0:16:04    5925.1      1.44     126.6       0.0                          
    0:16:05    5925.9      1.44     126.5       0.0                          
    0:16:08    5928.9      1.44     126.5       0.0                          
    0:16:11    5929.4      1.44     126.5       0.0                          
    0:16:13    5928.6      1.44     126.5       0.0 I2/SIG_in_reg[12]/D      
    0:16:15    5928.6      1.44     126.5       0.0 I2/SIG_in_reg[12]/D      
    0:16:17    5930.5      1.44     126.5       0.0 I2/SIG_in_reg[12]/D      
    0:16:18    5928.1      1.44     126.5       0.0 I2/SIG_in_reg[12]/D      
    0:16:20    5931.3      1.44     126.5       0.0 I2/SIG_in_reg[12]/D      
    0:16:21    5932.1      1.44     126.5       0.0 I2/SIG_in_reg[12]/D      
    0:16:23    5934.7      1.44     126.5       0.0 I2/SIG_in_reg[12]/D      
    0:16:31    5935.8      1.44     126.4       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading design 'FPmul'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming FPmul (top)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.66
  Critical path length = 0.66
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)
Warning: Design 'FPmul' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

  Retiming complete
  -----------------
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

Information: There are 32 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loaded alib file './alib-52/NangateOpenCellLibrary_typical_ecsm_nowlm.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:35    7097.4      0.96     360.1       0.0                           151143.5625
    0:00:35    7097.4      0.96     360.1       0.0                           151143.5625

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'FPmul_DW01_add_3' (cell 'add_1_root_I2/add_137_2') will take longer. (SYNH-22)
Information: compile falsified 343 infeasible paths. (OPT-1720)
    0:00:51    7063.9      0.95     350.6       0.0                           150410.0000

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:51    7063.9      0.95     350.6       0.0                           150410.0000
    0:00:54    7063.9      0.95     350.6       0.0                           150410.0000
    0:01:02    7013.4      0.95     349.3       0.0                           147672.6719
    0:01:03    7013.4      0.95     349.3       0.0                           147672.6719
    0:01:05    7018.1      0.91     344.3       0.0                           147999.5312
    0:01:05    7018.1      0.91     344.3       0.0                           147999.5312
    0:01:40    7058.6      0.86     336.7       0.0                           149689.8438

  Beginning Delay Optimization
  ----------------------------
    0:01:40    7058.6      0.86     336.7       0.0                           149689.8438
    0:01:41    7058.6      0.86     336.7       0.0                           149689.8438
    0:01:41    7058.6      0.86     336.7       0.0                           149689.8438
    0:01:42    7058.6      0.86     336.7       0.0                           149689.8438
    0:01:42    7058.6      0.86     336.7       0.0                           149689.8438
    0:01:45    7058.6      0.86     336.7       0.0                           149689.8438
    0:01:45    7058.6      0.86     336.7       0.0                           149689.8438
    0:01:51    7058.3      0.86     336.7       0.0                           149675.4844
    0:01:52    7058.3      0.86     336.7       0.0                           149675.4844
    0:01:52    7058.3      0.86     336.7       0.0                           149675.4844
    0:01:52    7058.3      0.86     336.7       0.0                           149675.4844
    0:01:53    7058.3      0.86     336.7       0.0                           149675.4844
    0:01:54    7058.3      0.86     336.7       0.0                           149675.4844
    0:01:55    7058.3      0.86     336.7       0.0                           149675.4844
    0:01:55    7058.3      0.86     336.7       0.0                           149675.4844
    0:01:56    7058.3      0.86     336.7       0.0                           149675.4844
    0:02:20    7090.5      0.85     334.3       0.0                           150152.6875
    0:02:39    7110.4      0.84     333.0       0.0                           150591.7969
    0:03:04    7125.6      0.84     330.9       0.0                           150816.7812
    0:03:23    7138.6      0.84     329.9       0.0                           150973.0625
    0:03:41    7147.7      0.84     328.7       0.0                           151138.9531
    0:03:58    7158.6      0.84     327.2       0.0                           151474.7969
    0:04:13    7162.8      0.84     326.2       0.0                           151603.4688
    0:04:30    7176.7      0.84     325.2       0.0                           151880.5781
    0:04:46    7183.3      0.84     323.9       0.0                           151955.2188
    0:05:03    7188.9      0.84     322.6       0.0                           151970.7812
    0:05:17    7198.8      0.84     321.7       0.0                           152140.3125
    0:05:29    7204.6      0.84     321.0       0.0                           152178.3125
    0:05:43    7205.9      0.84     319.6       0.0                           152033.3594
    0:05:53    7210.2      0.84     318.2       0.0                           152058.6250
    0:05:54    7201.4      0.84     317.8       0.0                           151628.2031
    0:06:00    7201.4      0.84     317.8       0.0                           151628.2031
    0:06:01    7201.4      0.84     317.8       0.0                           151628.2031
    0:06:01    7201.7      0.84     317.8       0.0                           151651.1719
    0:06:01    7201.7      0.84     317.8       0.0                           151651.1719
    0:06:06    7225.6      0.83     317.6       0.0                           152504.7812
    0:06:06    7225.6      0.83     317.6       0.0                           152504.7812
    0:06:09    7225.6      0.83     317.6       0.0                           152504.7812
    0:06:09    7225.6      0.83     317.6       0.0                           152504.7812
    0:06:11    7225.6      0.83     317.6       0.0                           152504.7812
    0:06:12    7225.6      0.83     317.6       0.0                           152504.7812

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:12    7225.6      0.83     317.6       0.0                           152504.7812
    0:06:19    7221.4      0.83     317.6       0.0                           152348.7031
    0:06:36    7000.9      0.83     317.9       0.0                           145723.4375
    0:06:47    6931.7      0.83     320.1       0.0                           143109.2031
    0:06:48    6931.7      0.83     320.1       0.0                           143109.2031
    0:07:10    6929.0      0.83     320.0       0.0                           143045.4844
    0:07:23    6929.0      0.83     319.9       0.0                           143065.9375
    0:07:23    6929.6      0.83     319.9       0.0                           143116.5156
    0:07:28    6926.4      0.83     319.9       0.0                           142910.8906
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
