   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f4xx_hash_sha1.c"
  22              	.Ltext0:
  23              		.cfi_sections	.debug_frame
  24              		.section	.text.HASH_SHA1,"ax",%progbits
  25              		.align	2
  26              		.global	HASH_SHA1
  27              		.thumb
  28              		.thumb_func
  30              	HASH_SHA1:
  31              	.LFB110:
  32              		.file 1 "libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c"
   1:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /**
   2:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   ******************************************************************************
   3:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @file    stm32f4xx_hash_sha1.c
   4:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @author  MCD Application Team
   5:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @version V1.0.0RC1
   6:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @date    25-August-2011
   7:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @brief   This file provides high level functions to compute the HASH SHA1 and
   8:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          HMAC SHA1 Digest of an input message.
   9:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          It uses the stm32f4xx_hash.c/.h drivers to access the STM32F4xx HASH
  10:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          peripheral.
  11:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  12:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *  @verbatim
  13:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * 
  14:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          ===================================================================
  15:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *                                   How to use this driver
  16:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          ===================================================================
  17:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          1. Enable The HASH controller clock using 
  18:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *            RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_HASH, ENABLE); function.
  19:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  20:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          2. Calculate the HASH SHA1 Digest using HASH_SHA1() function.
  21:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  22:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          3. Calculate the HMAC SHA1 Digest using HMAC_SHA1() function.
  23:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  24:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *  @endverbatim
  25:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  26:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   ******************************************************************************
  27:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @attention
  28:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  29:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  30:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  31:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  32:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  33:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  34:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  35:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  36:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  37:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   ******************************************************************************
  38:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   */
  39:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  40:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /* Includes ------------------------------------------------------------------*/
  41:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** #include "stm32f4xx_hash.h"
  42:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  43:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  44:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @{
  45:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   */
  46:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  47:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /** @defgroup HASH 
  48:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @brief HASH driver modules
  49:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @{
  50:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   */
  51:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  52:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /* Private typedef -----------------------------------------------------------*/
  53:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /* Private define ------------------------------------------------------------*/
  54:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** #define SHA1BUSY_TIMEOUT    ((uint32_t) 0x00010000)
  55:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  56:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /* Private macro -------------------------------------------------------------*/
  57:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /* Private variables ---------------------------------------------------------*/
  58:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /* Private function prototypes -----------------------------------------------*/
  59:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /* Private functions ---------------------------------------------------------*/
  60:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  61:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /** @defgroup HASH_Private_Functions
  62:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @{
  63:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   */ 
  64:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  65:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /** @defgroup HASH_Group6 High Level SHA1 functions
  66:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****  *  @brief   High Level SHA1 Hash and HMAC functions 
  67:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****  *
  68:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** @verbatim   
  69:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****  ===============================================================================
  70:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****                           High Level SHA1 Hash and HMAC functions
  71:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****  ===============================================================================
  72:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  73:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  74:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** @endverbatim
  75:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @{
  76:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   */
  77:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  78:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /**
  79:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @brief  Compute the HASH SHA1 digest.
  80:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Input: pointer to the Input buffer to be treated.
  81:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Ilen: length of the Input buffer.
  82:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Output: the returned digest
  83:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @retval An ErrorStatus enumeration value:
  84:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          - SUCCESS: digest computation done
  85:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          - ERROR: digest computation failed
  86:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   */
  87:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** ErrorStatus HASH_SHA1(uint8_t *Input, uint32_t Ilen, uint8_t Output[20])
  88:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** {
  33              		.loc 1 88 0
  34              		.cfi_startproc
  35              		@ args = 0, pretend = 0, frame = 120
  36              		@ frame_needed = 1, uses_anonymous_args = 0
  37 0000 90B5     		push	{r4, r7, lr}
  38              	.LCFI0:
  39              		.cfi_def_cfa_offset 12
  40 0002 9FB0     		sub	sp, sp, #124
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 136
  43 0004 00AF     		add	r7, sp, #0
  44              		.cfi_offset 14, -4
  45              		.cfi_offset 7, -8
  46              		.cfi_offset 4, -12
  47              	.LCFI2:
  48              		.cfi_def_cfa_register 7
  49 0006 F860     		str	r0, [r7, #12]
  50 0008 B960     		str	r1, [r7, #8]
  51 000a 7A60     		str	r2, [r7, #4]
  89:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_InitTypeDef SHA1_HASH_InitStructure;
  90:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_MsgDigest SHA1_MessageDigest;
  91:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   __IO uint16_t nbvalidbitsdata = 0;
  52              		.loc 1 91 0
  53 000c 4FF00003 		mov	r3, #0
  54 0010 FB82     		strh	r3, [r7, #22]	@ movhi
  92:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t i = 0;
  55              		.loc 1 92 0
  56 0012 4FF00003 		mov	r3, #0
  57 0016 7B67     		str	r3, [r7, #116]
  93:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   __IO uint32_t counter = 0;
  58              		.loc 1 93 0
  59 0018 4FF00003 		mov	r3, #0
  60 001c 3B61     		str	r3, [r7, #16]
  94:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t busystatus = 0;
  61              		.loc 1 94 0
  62 001e 4FF00003 		mov	r3, #0
  63 0022 BB66     		str	r3, [r7, #104]
  95:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   ErrorStatus status = SUCCESS;
  64              		.loc 1 95 0
  65 0024 4FF00103 		mov	r3, #1
  66 0028 87F87330 		strb	r3, [r7, #115]
  96:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t inputaddr  = (uint32_t)Input;
  67              		.loc 1 96 0
  68 002c FB68     		ldr	r3, [r7, #12]
  69 002e FB66     		str	r3, [r7, #108]
  97:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t outputaddr = (uint32_t)Output;
  70              		.loc 1 97 0
  71 0030 7B68     		ldr	r3, [r7, #4]
  72 0032 7B66     		str	r3, [r7, #100]
  98:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  99:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Number of valid bits in last word of the Input data */
 100:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   nbvalidbitsdata = 8 * (Ilen % 4);
  73              		.loc 1 100 0
  74 0034 BB68     		ldr	r3, [r7, #8]
  75 0036 9BB2     		uxth	r3, r3
  76 0038 03F00303 		and	r3, r3, #3
  77 003c 9BB2     		uxth	r3, r3
  78 003e 4FEAC303 		lsl	r3, r3, #3
  79 0042 9BB2     		uxth	r3, r3
  80 0044 FB82     		strh	r3, [r7, #22]	@ movhi
 101:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 102:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* HASH peripheral initialization */
 103:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_DeInit();
  81              		.loc 1 103 0
  82 0046 FFF7FEFF 		bl	HASH_DeInit
 104:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 105:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* HASH Configuration */
 106:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
  83              		.loc 1 106 0
  84 004a 4FF00003 		mov	r3, #0
  85 004e FB62     		str	r3, [r7, #44]
 107:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
  86              		.loc 1 107 0
  87 0050 4FF00003 		mov	r3, #0
  88 0054 3B63     		str	r3, [r7, #48]
 108:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  89              		.loc 1 108 0
  90 0056 4FF02003 		mov	r3, #32
  91 005a 7B63     		str	r3, [r7, #52]
 109:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_Init(&SHA1_HASH_InitStructure);
  92              		.loc 1 109 0
  93 005c 07F12C03 		add	r3, r7, #44
  94 0060 1846     		mov	r0, r3
  95 0062 FFF7FEFF 		bl	HASH_Init
 110:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 111:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Configure the number of valid bits in last word of the data */
 112:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
  96              		.loc 1 112 0
  97 0066 FB8A     		ldrh	r3, [r7, #22]	@ movhi
  98 0068 9BB2     		uxth	r3, r3
  99 006a 1846     		mov	r0, r3
 100 006c FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 113:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 114:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Write the Input block in the IN FIFO */
 115:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   for(i=0; i<Ilen; i+=4)
 101              		.loc 1 115 0
 102 0070 4FF00003 		mov	r3, #0
 103 0074 7B67     		str	r3, [r7, #116]
 104 0076 0CE0     		b	.L2
 105              	.L3:
 116:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 117:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     HASH_DataIn(*(uint32_t*)inputaddr);
 106              		.loc 1 117 0 discriminator 2
 107 0078 FB6E     		ldr	r3, [r7, #108]
 108 007a 1B68     		ldr	r3, [r3, #0]
 109 007c 1846     		mov	r0, r3
 110 007e FFF7FEFF 		bl	HASH_DataIn
 118:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     inputaddr+=4;
 111              		.loc 1 118 0 discriminator 2
 112 0082 FB6E     		ldr	r3, [r7, #108]
 113 0084 03F10403 		add	r3, r3, #4
 114 0088 FB66     		str	r3, [r7, #108]
 115:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   for(i=0; i<Ilen; i+=4)
 115              		.loc 1 115 0 discriminator 2
 116 008a 7B6F     		ldr	r3, [r7, #116]
 117 008c 03F10403 		add	r3, r3, #4
 118 0090 7B67     		str	r3, [r7, #116]
 119              	.L2:
 115:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   for(i=0; i<Ilen; i+=4)
 120              		.loc 1 115 0 is_stmt 0 discriminator 1
 121 0092 7A6F     		ldr	r2, [r7, #116]
 122 0094 BB68     		ldr	r3, [r7, #8]
 123 0096 9A42     		cmp	r2, r3
 124 0098 EED3     		bcc	.L3
 119:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 120:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 121:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Start the HASH processor */
 122:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_StartDigest();
 125              		.loc 1 122 0 is_stmt 1
 126 009a FFF7FEFF 		bl	HASH_StartDigest
 127              	.L5:
 123:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 124:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* wait until the Busy flag is RESET */
 125:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   do
 126:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 127:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 128              		.loc 1 127 0 discriminator 1
 129 009e 4FF00800 		mov	r0, #8
 130 00a2 FFF7FEFF 		bl	HASH_GetFlagStatus
 131 00a6 0346     		mov	r3, r0
 132 00a8 BB66     		str	r3, [r7, #104]
 128:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     counter++;
 133              		.loc 1 128 0 discriminator 1
 134 00aa 3B69     		ldr	r3, [r7, #16]
 135 00ac 03F10103 		add	r3, r3, #1
 136 00b0 3B61     		str	r3, [r7, #16]
 129:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 137              		.loc 1 129 0 discriminator 1
 138 00b2 3B69     		ldr	r3, [r7, #16]
 139 00b4 B3F5803F 		cmp	r3, #65536
 140 00b8 02D0     		beq	.L4
 141 00ba BB6E     		ldr	r3, [r7, #104]
 142 00bc 002B     		cmp	r3, #0
 143 00be EED1     		bne	.L5
 144              	.L4:
 130:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 131:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   if (busystatus != RESET)
 145              		.loc 1 131 0
 146 00c0 BB6E     		ldr	r3, [r7, #104]
 147 00c2 002B     		cmp	r3, #0
 148 00c4 04D0     		beq	.L6
 132:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 133:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****      status = ERROR;
 149              		.loc 1 133 0
 150 00c6 4FF00003 		mov	r3, #0
 151 00ca 87F87330 		strb	r3, [r7, #115]
 152 00ce 3CE0     		b	.L7
 153              	.L6:
 134:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 135:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   else
 136:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 137:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     /* Read the message digest */
 138:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     HASH_GetDigest(&SHA1_MessageDigest);
 154              		.loc 1 138 0
 155 00d0 07F11803 		add	r3, r7, #24
 156 00d4 1846     		mov	r0, r3
 157 00d6 FFF7FEFF 		bl	HASH_GetDigest
 139:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 158              		.loc 1 139 0
 159 00da 7B6E     		ldr	r3, [r7, #100]
 160 00dc BA69     		ldr	r2, [r7, #24]
 161 00de 3A66     		str	r2, [r7, #96]
 162              	.LBB22:
 163              	.LBB23:
 164              		.file 2 "libs/CMSIS/Include/core_cmInstr.h"
   1:libs/CMSIS/Include/core_cmInstr.h **** /**************************************************************************//**
   2:libs/CMSIS/Include/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:libs/CMSIS/Include/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:libs/CMSIS/Include/core_cmInstr.h ****  * @version  V2.10
   5:libs/CMSIS/Include/core_cmInstr.h ****  * @date     19. July 2011
   6:libs/CMSIS/Include/core_cmInstr.h ****  *
   7:libs/CMSIS/Include/core_cmInstr.h ****  * @note
   8:libs/CMSIS/Include/core_cmInstr.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:libs/CMSIS/Include/core_cmInstr.h ****  *
  10:libs/CMSIS/Include/core_cmInstr.h ****  * @par
  11:libs/CMSIS/Include/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:libs/CMSIS/Include/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:libs/CMSIS/Include/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors. 
  14:libs/CMSIS/Include/core_cmInstr.h ****  *
  15:libs/CMSIS/Include/core_cmInstr.h ****  * @par
  16:libs/CMSIS/Include/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:libs/CMSIS/Include/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:libs/CMSIS/Include/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:libs/CMSIS/Include/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:libs/CMSIS/Include/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:libs/CMSIS/Include/core_cmInstr.h ****  *
  22:libs/CMSIS/Include/core_cmInstr.h ****  ******************************************************************************/
  23:libs/CMSIS/Include/core_cmInstr.h **** 
  24:libs/CMSIS/Include/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:libs/CMSIS/Include/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:libs/CMSIS/Include/core_cmInstr.h **** 
  27:libs/CMSIS/Include/core_cmInstr.h **** 
  28:libs/CMSIS/Include/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:libs/CMSIS/Include/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:libs/CMSIS/Include/core_cmInstr.h ****   Access to dedicated instructions
  31:libs/CMSIS/Include/core_cmInstr.h ****   @{
  32:libs/CMSIS/Include/core_cmInstr.h **** */
  33:libs/CMSIS/Include/core_cmInstr.h **** 
  34:libs/CMSIS/Include/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:libs/CMSIS/Include/core_cmInstr.h **** /* ARM armcc specific functions */
  36:libs/CMSIS/Include/core_cmInstr.h **** 
  37:libs/CMSIS/Include/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:libs/CMSIS/Include/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:libs/CMSIS/Include/core_cmInstr.h **** #endif
  40:libs/CMSIS/Include/core_cmInstr.h **** 
  41:libs/CMSIS/Include/core_cmInstr.h **** 
  42:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  No Operation
  43:libs/CMSIS/Include/core_cmInstr.h **** 
  44:libs/CMSIS/Include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:libs/CMSIS/Include/core_cmInstr.h ****  */
  46:libs/CMSIS/Include/core_cmInstr.h **** #define __NOP                             __nop
  47:libs/CMSIS/Include/core_cmInstr.h **** 
  48:libs/CMSIS/Include/core_cmInstr.h **** 
  49:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:libs/CMSIS/Include/core_cmInstr.h **** 
  51:libs/CMSIS/Include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:libs/CMSIS/Include/core_cmInstr.h ****     until one of a number of events occurs.
  53:libs/CMSIS/Include/core_cmInstr.h ****  */
  54:libs/CMSIS/Include/core_cmInstr.h **** #define __WFI                             __wfi
  55:libs/CMSIS/Include/core_cmInstr.h **** 
  56:libs/CMSIS/Include/core_cmInstr.h **** 
  57:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Event
  58:libs/CMSIS/Include/core_cmInstr.h **** 
  59:libs/CMSIS/Include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:libs/CMSIS/Include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:libs/CMSIS/Include/core_cmInstr.h ****  */
  62:libs/CMSIS/Include/core_cmInstr.h **** #define __WFE                             __wfe
  63:libs/CMSIS/Include/core_cmInstr.h **** 
  64:libs/CMSIS/Include/core_cmInstr.h **** 
  65:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Send Event
  66:libs/CMSIS/Include/core_cmInstr.h **** 
  67:libs/CMSIS/Include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:libs/CMSIS/Include/core_cmInstr.h ****  */
  69:libs/CMSIS/Include/core_cmInstr.h **** #define __SEV                             __sev
  70:libs/CMSIS/Include/core_cmInstr.h **** 
  71:libs/CMSIS/Include/core_cmInstr.h **** 
  72:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:libs/CMSIS/Include/core_cmInstr.h **** 
  74:libs/CMSIS/Include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor, 
  75:libs/CMSIS/Include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or 
  76:libs/CMSIS/Include/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:libs/CMSIS/Include/core_cmInstr.h ****  */
  78:libs/CMSIS/Include/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:libs/CMSIS/Include/core_cmInstr.h **** 
  80:libs/CMSIS/Include/core_cmInstr.h **** 
  81:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:libs/CMSIS/Include/core_cmInstr.h **** 
  83:libs/CMSIS/Include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier. 
  84:libs/CMSIS/Include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:libs/CMSIS/Include/core_cmInstr.h ****  */
  86:libs/CMSIS/Include/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:libs/CMSIS/Include/core_cmInstr.h **** 
  88:libs/CMSIS/Include/core_cmInstr.h **** 
  89:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:libs/CMSIS/Include/core_cmInstr.h **** 
  91:libs/CMSIS/Include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before 
  92:libs/CMSIS/Include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:libs/CMSIS/Include/core_cmInstr.h ****  */
  94:libs/CMSIS/Include/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:libs/CMSIS/Include/core_cmInstr.h **** 
  96:libs/CMSIS/Include/core_cmInstr.h **** 
  97:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:libs/CMSIS/Include/core_cmInstr.h **** 
  99:libs/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:libs/CMSIS/Include/core_cmInstr.h **** 
 101:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:libs/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 103:libs/CMSIS/Include/core_cmInstr.h ****  */
 104:libs/CMSIS/Include/core_cmInstr.h **** #define __REV                             __rev
 105:libs/CMSIS/Include/core_cmInstr.h **** 
 106:libs/CMSIS/Include/core_cmInstr.h **** 
 107:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:libs/CMSIS/Include/core_cmInstr.h **** 
 109:libs/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:libs/CMSIS/Include/core_cmInstr.h **** 
 111:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:libs/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 113:libs/CMSIS/Include/core_cmInstr.h ****  */
 114:libs/CMSIS/Include/core_cmInstr.h **** static __INLINE __ASM uint32_t __REV16(uint32_t value)
 115:libs/CMSIS/Include/core_cmInstr.h **** {
 116:libs/CMSIS/Include/core_cmInstr.h ****   rev16 r0, r0
 117:libs/CMSIS/Include/core_cmInstr.h ****   bx lr
 118:libs/CMSIS/Include/core_cmInstr.h **** }
 119:libs/CMSIS/Include/core_cmInstr.h **** 
 120:libs/CMSIS/Include/core_cmInstr.h **** 
 121:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:libs/CMSIS/Include/core_cmInstr.h **** 
 123:libs/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:libs/CMSIS/Include/core_cmInstr.h **** 
 125:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:libs/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 127:libs/CMSIS/Include/core_cmInstr.h ****  */
 128:libs/CMSIS/Include/core_cmInstr.h **** static __INLINE __ASM int32_t __REVSH(int32_t value)
 129:libs/CMSIS/Include/core_cmInstr.h **** {
 130:libs/CMSIS/Include/core_cmInstr.h ****   revsh r0, r0
 131:libs/CMSIS/Include/core_cmInstr.h ****   bx lr
 132:libs/CMSIS/Include/core_cmInstr.h **** }
 133:libs/CMSIS/Include/core_cmInstr.h **** 
 134:libs/CMSIS/Include/core_cmInstr.h **** 
 135:libs/CMSIS/Include/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 136:libs/CMSIS/Include/core_cmInstr.h **** 
 137:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse bit order of value
 138:libs/CMSIS/Include/core_cmInstr.h **** 
 139:libs/CMSIS/Include/core_cmInstr.h ****     This function reverses the bit order of the given value.
 140:libs/CMSIS/Include/core_cmInstr.h **** 
 141:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 142:libs/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 143:libs/CMSIS/Include/core_cmInstr.h ****  */
 144:libs/CMSIS/Include/core_cmInstr.h **** #define __RBIT                            __rbit
 145:libs/CMSIS/Include/core_cmInstr.h **** 
 146:libs/CMSIS/Include/core_cmInstr.h **** 
 147:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 148:libs/CMSIS/Include/core_cmInstr.h **** 
 149:libs/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 150:libs/CMSIS/Include/core_cmInstr.h **** 
 151:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 152:libs/CMSIS/Include/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 153:libs/CMSIS/Include/core_cmInstr.h ****  */
 154:libs/CMSIS/Include/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 155:libs/CMSIS/Include/core_cmInstr.h **** 
 156:libs/CMSIS/Include/core_cmInstr.h **** 
 157:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 158:libs/CMSIS/Include/core_cmInstr.h **** 
 159:libs/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 160:libs/CMSIS/Include/core_cmInstr.h **** 
 161:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 162:libs/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 163:libs/CMSIS/Include/core_cmInstr.h ****  */
 164:libs/CMSIS/Include/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 165:libs/CMSIS/Include/core_cmInstr.h **** 
 166:libs/CMSIS/Include/core_cmInstr.h **** 
 167:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 168:libs/CMSIS/Include/core_cmInstr.h **** 
 169:libs/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 170:libs/CMSIS/Include/core_cmInstr.h **** 
 171:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 172:libs/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 173:libs/CMSIS/Include/core_cmInstr.h ****  */
 174:libs/CMSIS/Include/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 175:libs/CMSIS/Include/core_cmInstr.h **** 
 176:libs/CMSIS/Include/core_cmInstr.h **** 
 177:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 178:libs/CMSIS/Include/core_cmInstr.h **** 
 179:libs/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 180:libs/CMSIS/Include/core_cmInstr.h **** 
 181:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 182:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 183:libs/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 184:libs/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 185:libs/CMSIS/Include/core_cmInstr.h ****  */
 186:libs/CMSIS/Include/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 187:libs/CMSIS/Include/core_cmInstr.h **** 
 188:libs/CMSIS/Include/core_cmInstr.h **** 
 189:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 190:libs/CMSIS/Include/core_cmInstr.h **** 
 191:libs/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 192:libs/CMSIS/Include/core_cmInstr.h **** 
 193:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 194:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 195:libs/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 196:libs/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 197:libs/CMSIS/Include/core_cmInstr.h ****  */
 198:libs/CMSIS/Include/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 199:libs/CMSIS/Include/core_cmInstr.h **** 
 200:libs/CMSIS/Include/core_cmInstr.h **** 
 201:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 202:libs/CMSIS/Include/core_cmInstr.h **** 
 203:libs/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 204:libs/CMSIS/Include/core_cmInstr.h **** 
 205:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 206:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 207:libs/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 208:libs/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 209:libs/CMSIS/Include/core_cmInstr.h ****  */
 210:libs/CMSIS/Include/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 211:libs/CMSIS/Include/core_cmInstr.h **** 
 212:libs/CMSIS/Include/core_cmInstr.h **** 
 213:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 214:libs/CMSIS/Include/core_cmInstr.h **** 
 215:libs/CMSIS/Include/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 216:libs/CMSIS/Include/core_cmInstr.h **** 
 217:libs/CMSIS/Include/core_cmInstr.h ****  */
 218:libs/CMSIS/Include/core_cmInstr.h **** #define __CLREX                           __clrex
 219:libs/CMSIS/Include/core_cmInstr.h **** 
 220:libs/CMSIS/Include/core_cmInstr.h **** 
 221:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Signed Saturate
 222:libs/CMSIS/Include/core_cmInstr.h **** 
 223:libs/CMSIS/Include/core_cmInstr.h ****     This function saturates a signed value.
 224:libs/CMSIS/Include/core_cmInstr.h **** 
 225:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 226:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 227:libs/CMSIS/Include/core_cmInstr.h ****     \return             Saturated value
 228:libs/CMSIS/Include/core_cmInstr.h ****  */
 229:libs/CMSIS/Include/core_cmInstr.h **** #define __SSAT                            __ssat
 230:libs/CMSIS/Include/core_cmInstr.h **** 
 231:libs/CMSIS/Include/core_cmInstr.h **** 
 232:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Unsigned Saturate
 233:libs/CMSIS/Include/core_cmInstr.h **** 
 234:libs/CMSIS/Include/core_cmInstr.h ****     This function saturates an unsigned value.
 235:libs/CMSIS/Include/core_cmInstr.h **** 
 236:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 238:libs/CMSIS/Include/core_cmInstr.h ****     \return             Saturated value
 239:libs/CMSIS/Include/core_cmInstr.h ****  */
 240:libs/CMSIS/Include/core_cmInstr.h **** #define __USAT                            __usat
 241:libs/CMSIS/Include/core_cmInstr.h **** 
 242:libs/CMSIS/Include/core_cmInstr.h **** 
 243:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Count leading zeros
 244:libs/CMSIS/Include/core_cmInstr.h **** 
 245:libs/CMSIS/Include/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 246:libs/CMSIS/Include/core_cmInstr.h **** 
 247:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 248:libs/CMSIS/Include/core_cmInstr.h ****     \return             number of leading zeros in value
 249:libs/CMSIS/Include/core_cmInstr.h ****  */
 250:libs/CMSIS/Include/core_cmInstr.h **** #define __CLZ                             __clz 
 251:libs/CMSIS/Include/core_cmInstr.h **** 
 252:libs/CMSIS/Include/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 253:libs/CMSIS/Include/core_cmInstr.h **** 
 254:libs/CMSIS/Include/core_cmInstr.h **** 
 255:libs/CMSIS/Include/core_cmInstr.h **** 
 256:libs/CMSIS/Include/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 257:libs/CMSIS/Include/core_cmInstr.h **** /* IAR iccarm specific functions */
 258:libs/CMSIS/Include/core_cmInstr.h **** 
 259:libs/CMSIS/Include/core_cmInstr.h **** #include <cmsis_iar.h>
 260:libs/CMSIS/Include/core_cmInstr.h **** 
 261:libs/CMSIS/Include/core_cmInstr.h **** 
 262:libs/CMSIS/Include/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 263:libs/CMSIS/Include/core_cmInstr.h **** /* GNU gcc specific functions */
 264:libs/CMSIS/Include/core_cmInstr.h **** 
 265:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  No Operation
 266:libs/CMSIS/Include/core_cmInstr.h **** 
 267:libs/CMSIS/Include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 268:libs/CMSIS/Include/core_cmInstr.h ****  */
 269:libs/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __NOP(void)
 270:libs/CMSIS/Include/core_cmInstr.h **** {
 271:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("nop");
 272:libs/CMSIS/Include/core_cmInstr.h **** }
 273:libs/CMSIS/Include/core_cmInstr.h **** 
 274:libs/CMSIS/Include/core_cmInstr.h **** 
 275:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Interrupt
 276:libs/CMSIS/Include/core_cmInstr.h **** 
 277:libs/CMSIS/Include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 278:libs/CMSIS/Include/core_cmInstr.h ****     until one of a number of events occurs.
 279:libs/CMSIS/Include/core_cmInstr.h ****  */
 280:libs/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __WFI(void)
 281:libs/CMSIS/Include/core_cmInstr.h **** {
 282:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("wfi");
 283:libs/CMSIS/Include/core_cmInstr.h **** }
 284:libs/CMSIS/Include/core_cmInstr.h **** 
 285:libs/CMSIS/Include/core_cmInstr.h **** 
 286:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Event
 287:libs/CMSIS/Include/core_cmInstr.h **** 
 288:libs/CMSIS/Include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 289:libs/CMSIS/Include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 290:libs/CMSIS/Include/core_cmInstr.h ****  */
 291:libs/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __WFE(void)
 292:libs/CMSIS/Include/core_cmInstr.h **** {
 293:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("wfe");
 294:libs/CMSIS/Include/core_cmInstr.h **** }
 295:libs/CMSIS/Include/core_cmInstr.h **** 
 296:libs/CMSIS/Include/core_cmInstr.h **** 
 297:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Send Event
 298:libs/CMSIS/Include/core_cmInstr.h **** 
 299:libs/CMSIS/Include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 300:libs/CMSIS/Include/core_cmInstr.h ****  */
 301:libs/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __SEV(void)
 302:libs/CMSIS/Include/core_cmInstr.h **** {
 303:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("sev");
 304:libs/CMSIS/Include/core_cmInstr.h **** }
 305:libs/CMSIS/Include/core_cmInstr.h **** 
 306:libs/CMSIS/Include/core_cmInstr.h **** 
 307:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 308:libs/CMSIS/Include/core_cmInstr.h **** 
 309:libs/CMSIS/Include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor, 
 310:libs/CMSIS/Include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or 
 311:libs/CMSIS/Include/core_cmInstr.h ****     memory, after the instruction has been completed.
 312:libs/CMSIS/Include/core_cmInstr.h ****  */
 313:libs/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __ISB(void)
 314:libs/CMSIS/Include/core_cmInstr.h **** {
 315:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("isb");
 316:libs/CMSIS/Include/core_cmInstr.h **** }
 317:libs/CMSIS/Include/core_cmInstr.h **** 
 318:libs/CMSIS/Include/core_cmInstr.h **** 
 319:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 320:libs/CMSIS/Include/core_cmInstr.h **** 
 321:libs/CMSIS/Include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier. 
 322:libs/CMSIS/Include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 323:libs/CMSIS/Include/core_cmInstr.h ****  */
 324:libs/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __DSB(void)
 325:libs/CMSIS/Include/core_cmInstr.h **** {
 326:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("dsb");
 327:libs/CMSIS/Include/core_cmInstr.h **** }
 328:libs/CMSIS/Include/core_cmInstr.h **** 
 329:libs/CMSIS/Include/core_cmInstr.h **** 
 330:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Memory Barrier
 331:libs/CMSIS/Include/core_cmInstr.h **** 
 332:libs/CMSIS/Include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before 
 333:libs/CMSIS/Include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 334:libs/CMSIS/Include/core_cmInstr.h ****  */
 335:libs/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __DMB(void)
 336:libs/CMSIS/Include/core_cmInstr.h **** {
 337:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("dmb");
 338:libs/CMSIS/Include/core_cmInstr.h **** }
 339:libs/CMSIS/Include/core_cmInstr.h **** 
 340:libs/CMSIS/Include/core_cmInstr.h **** 
 341:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 342:libs/CMSIS/Include/core_cmInstr.h **** 
 343:libs/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in integer value.
 344:libs/CMSIS/Include/core_cmInstr.h **** 
 345:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 346:libs/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 347:libs/CMSIS/Include/core_cmInstr.h ****  */
 348:libs/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE uint32_t __REV(uint32_t value)
 349:libs/CMSIS/Include/core_cmInstr.h **** {
 350:libs/CMSIS/Include/core_cmInstr.h ****   uint32_t result;
 351:libs/CMSIS/Include/core_cmInstr.h ****   
 352:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 165              		.loc 2 352 0
 166 00e0 3A6E     		ldr	r2, [r7, #96]
 167              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 168 00e2 14BA     		rev r4, r2
 169              	@ 0 "" 2
 170              		.thumb
 171 00e4 FC65     		str	r4, [r7, #92]
 353:libs/CMSIS/Include/core_cmInstr.h ****   return(result);
 172              		.loc 2 353 0
 173 00e6 FA6D     		ldr	r2, [r7, #92]
 174              	.LBE23:
 175              	.LBE22:
 176              		.loc 1 139 0
 177 00e8 1A60     		str	r2, [r3, #0]
 140:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 178              		.loc 1 140 0
 179 00ea 7B6E     		ldr	r3, [r7, #100]
 180 00ec 03F10403 		add	r3, r3, #4
 181 00f0 7B66     		str	r3, [r7, #100]
 141:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[1]);
 182              		.loc 1 141 0
 183 00f2 7B6E     		ldr	r3, [r7, #100]
 184 00f4 FA69     		ldr	r2, [r7, #28]
 185 00f6 BA65     		str	r2, [r7, #88]
 186              	.LBB24:
 187              	.LBB25:
 352:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 188              		.loc 2 352 0
 189 00f8 BA6D     		ldr	r2, [r7, #88]
 190              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 191 00fa 14BA     		rev r4, r2
 192              	@ 0 "" 2
 193              		.thumb
 194 00fc 7C65     		str	r4, [r7, #84]
 195              		.loc 2 353 0
 196 00fe 7A6D     		ldr	r2, [r7, #84]
 197              	.LBE25:
 198              	.LBE24:
 199              		.loc 1 141 0
 200 0100 1A60     		str	r2, [r3, #0]
 142:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 201              		.loc 1 142 0
 202 0102 7B6E     		ldr	r3, [r7, #100]
 203 0104 03F10403 		add	r3, r3, #4
 204 0108 7B66     		str	r3, [r7, #100]
 143:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
 205              		.loc 1 143 0
 206 010a 7B6E     		ldr	r3, [r7, #100]
 207 010c 3A6A     		ldr	r2, [r7, #32]
 208 010e 3A65     		str	r2, [r7, #80]
 209              	.LBB26:
 210              	.LBB27:
 352:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 211              		.loc 2 352 0
 212 0110 3A6D     		ldr	r2, [r7, #80]
 213              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 214 0112 14BA     		rev r4, r2
 215              	@ 0 "" 2
 216              		.thumb
 217 0114 FC64     		str	r4, [r7, #76]
 218              		.loc 2 353 0
 219 0116 FA6C     		ldr	r2, [r7, #76]
 220              	.LBE27:
 221              	.LBE26:
 222              		.loc 1 143 0
 223 0118 1A60     		str	r2, [r3, #0]
 144:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 224              		.loc 1 144 0
 225 011a 7B6E     		ldr	r3, [r7, #100]
 226 011c 03F10403 		add	r3, r3, #4
 227 0120 7B66     		str	r3, [r7, #100]
 145:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
 228              		.loc 1 145 0
 229 0122 7B6E     		ldr	r3, [r7, #100]
 230 0124 7A6A     		ldr	r2, [r7, #36]
 231 0126 BA64     		str	r2, [r7, #72]
 232              	.LBB28:
 233              	.LBB29:
 352:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 234              		.loc 2 352 0
 235 0128 BA6C     		ldr	r2, [r7, #72]
 236              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 237 012a 14BA     		rev r4, r2
 238              	@ 0 "" 2
 239              		.thumb
 240 012c 7C64     		str	r4, [r7, #68]
 241              		.loc 2 353 0
 242 012e 7A6C     		ldr	r2, [r7, #68]
 243              	.LBE29:
 244              	.LBE28:
 245              		.loc 1 145 0
 246 0130 1A60     		str	r2, [r3, #0]
 146:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 247              		.loc 1 146 0
 248 0132 7B6E     		ldr	r3, [r7, #100]
 249 0134 03F10403 		add	r3, r3, #4
 250 0138 7B66     		str	r3, [r7, #100]
 147:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
 251              		.loc 1 147 0
 252 013a 7B6E     		ldr	r3, [r7, #100]
 253 013c BA6A     		ldr	r2, [r7, #40]
 254 013e 3A64     		str	r2, [r7, #64]
 255              	.LBB30:
 256              	.LBB31:
 352:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 257              		.loc 2 352 0
 258 0140 3A6C     		ldr	r2, [r7, #64]
 259              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 260 0142 14BA     		rev r4, r2
 261              	@ 0 "" 2
 262              		.thumb
 263 0144 FC63     		str	r4, [r7, #60]
 264              		.loc 2 353 0
 265 0146 FA6B     		ldr	r2, [r7, #60]
 266              	.LBE31:
 267              	.LBE30:
 268              		.loc 1 147 0
 269 0148 1A60     		str	r2, [r3, #0]
 270              	.L7:
 148:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 149:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   return status;
 271              		.loc 1 149 0
 272 014a 97F87330 		ldrb	r3, [r7, #115]	@ zero_extendqisi2
 150:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** }
 273              		.loc 1 150 0
 274 014e 1846     		mov	r0, r3
 275 0150 07F17C07 		add	r7, r7, #124
 276 0154 BD46     		mov	sp, r7
 277 0156 90BD     		pop	{r4, r7, pc}
 278              		.cfi_endproc
 279              	.LFE110:
 281              		.section	.text.HMAC_SHA1,"ax",%progbits
 282              		.align	2
 283              		.global	HMAC_SHA1
 284              		.thumb
 285              		.thumb_func
 287              	HMAC_SHA1:
 288              	.LFB111:
 151:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 152:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /**
 153:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @brief  Compute the HMAC SHA1 digest.
 154:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Key: pointer to the Key used for HMAC.
 155:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Keylen: length of the Key used for HMAC.  
 156:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Input: pointer to the Input buffer to be treated.
 157:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Ilen: length of the Input buffer.
 158:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Output: the returned digest
 159:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @retval An ErrorStatus enumeration value:
 160:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          - SUCCESS: digest computation done
 161:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          - ERROR: digest computation failed
 162:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   */
 163:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,
 164:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****                       uint32_t Ilen, uint8_t Output[20])
 165:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** {
 289              		.loc 1 165 0
 290              		.cfi_startproc
 291              		@ args = 4, pretend = 0, frame = 128
 292              		@ frame_needed = 1, uses_anonymous_args = 0
 293 0000 90B5     		push	{r4, r7, lr}
 294              	.LCFI3:
 295              		.cfi_def_cfa_offset 12
 296 0002 A1B0     		sub	sp, sp, #132
 297              	.LCFI4:
 298              		.cfi_def_cfa_offset 144
 299 0004 00AF     		add	r7, sp, #0
 300              		.cfi_offset 14, -4
 301              		.cfi_offset 7, -8
 302              		.cfi_offset 4, -12
 303              	.LCFI5:
 304              		.cfi_def_cfa_register 7
 305 0006 F860     		str	r0, [r7, #12]
 306 0008 B960     		str	r1, [r7, #8]
 307 000a 7A60     		str	r2, [r7, #4]
 308 000c 3B60     		str	r3, [r7, #0]
 166:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_InitTypeDef SHA1_HASH_InitStructure;
 167:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_MsgDigest SHA1_MessageDigest;
 168:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   __IO uint16_t nbvalidbitsdata = 0;
 309              		.loc 1 168 0
 310 000e 4FF00003 		mov	r3, #0
 311 0012 7B83     		strh	r3, [r7, #26]	@ movhi
 169:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   __IO uint16_t nbvalidbitskey = 0;
 312              		.loc 1 169 0
 313 0014 4FF00003 		mov	r3, #0
 314 0018 3B83     		strh	r3, [r7, #24]	@ movhi
 170:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t i = 0;
 315              		.loc 1 170 0
 316 001a 4FF00003 		mov	r3, #0
 317 001e FB67     		str	r3, [r7, #124]
 171:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   __IO uint32_t counter = 0;
 318              		.loc 1 171 0
 319 0020 4FF00003 		mov	r3, #0
 320 0024 7B61     		str	r3, [r7, #20]
 172:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t busystatus = 0;
 321              		.loc 1 172 0
 322 0026 4FF00003 		mov	r3, #0
 323 002a FB66     		str	r3, [r7, #108]
 173:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   ErrorStatus status = SUCCESS;
 324              		.loc 1 173 0
 325 002c 4FF00103 		mov	r3, #1
 326 0030 87F87B30 		strb	r3, [r7, #123]
 174:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t keyaddr    = (uint32_t)Key;
 327              		.loc 1 174 0
 328 0034 FB68     		ldr	r3, [r7, #12]
 329 0036 7B67     		str	r3, [r7, #116]
 175:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t inputaddr  = (uint32_t)Input;
 330              		.loc 1 175 0
 331 0038 7B68     		ldr	r3, [r7, #4]
 332 003a 3B67     		str	r3, [r7, #112]
 176:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t outputaddr = (uint32_t)Output;
 333              		.loc 1 176 0
 334 003c D7F89030 		ldr	r3, [r7, #144]
 335 0040 BB66     		str	r3, [r7, #104]
 177:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 178:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Number of valid bits in last word of the Input data */
 179:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   nbvalidbitsdata = 8 * (Ilen % 4);
 336              		.loc 1 179 0
 337 0042 3B68     		ldr	r3, [r7, #0]
 338 0044 9BB2     		uxth	r3, r3
 339 0046 03F00303 		and	r3, r3, #3
 340 004a 9BB2     		uxth	r3, r3
 341 004c 4FEAC303 		lsl	r3, r3, #3
 342 0050 9BB2     		uxth	r3, r3
 343 0052 7B83     		strh	r3, [r7, #26]	@ movhi
 180:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 181:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Number of valid bits in last word of the Key */
 182:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   nbvalidbitskey = 8 * (Keylen % 4);
 344              		.loc 1 182 0
 345 0054 BB68     		ldr	r3, [r7, #8]
 346 0056 9BB2     		uxth	r3, r3
 347 0058 03F00303 		and	r3, r3, #3
 348 005c 9BB2     		uxth	r3, r3
 349 005e 4FEAC303 		lsl	r3, r3, #3
 350 0062 9BB2     		uxth	r3, r3
 351 0064 3B83     		strh	r3, [r7, #24]	@ movhi
 183:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 184:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* HASH peripheral initialization */
 185:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_DeInit();
 352              		.loc 1 185 0
 353 0066 FFF7FEFF 		bl	HASH_DeInit
 186:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 187:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* HASH Configuration */
 188:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
 354              		.loc 1 188 0
 355 006a 4FF00003 		mov	r3, #0
 356 006e 3B63     		str	r3, [r7, #48]
 189:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
 357              		.loc 1 189 0
 358 0070 4FF04003 		mov	r3, #64
 359 0074 7B63     		str	r3, [r7, #52]
 190:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 360              		.loc 1 190 0
 361 0076 4FF02003 		mov	r3, #32
 362 007a BB63     		str	r3, [r7, #56]
 191:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   if(Keylen > 64)
 363              		.loc 1 191 0
 364 007c BB68     		ldr	r3, [r7, #8]
 365 007e 402B     		cmp	r3, #64
 366 0080 03D9     		bls	.L9
 192:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 193:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     /* HMAC long Key */
 194:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_LongKey;
 367              		.loc 1 194 0
 368 0082 4FF48033 		mov	r3, #65536
 369 0086 FB63     		str	r3, [r7, #60]
 370 0088 02E0     		b	.L10
 371              	.L9:
 195:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 196:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   else
 197:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 198:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     /* HMAC short Key */
 199:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
 372              		.loc 1 199 0
 373 008a 4FF00003 		mov	r3, #0
 374 008e FB63     		str	r3, [r7, #60]
 375              	.L10:
 200:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 201:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_Init(&SHA1_HASH_InitStructure);
 376              		.loc 1 201 0
 377 0090 07F13003 		add	r3, r7, #48
 378 0094 1846     		mov	r0, r3
 379 0096 FFF7FEFF 		bl	HASH_Init
 202:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 203:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Configure the number of valid bits in last word of the Key */
 204:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 380              		.loc 1 204 0
 381 009a 3B8B     		ldrh	r3, [r7, #24]	@ movhi
 382 009c 9BB2     		uxth	r3, r3
 383 009e 1846     		mov	r0, r3
 384 00a0 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 205:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 206:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Write the Key */
 207:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   for(i=0; i<Keylen; i+=4)
 385              		.loc 1 207 0
 386 00a4 4FF00003 		mov	r3, #0
 387 00a8 FB67     		str	r3, [r7, #124]
 388 00aa 0CE0     		b	.L11
 389              	.L12:
 208:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 209:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     HASH_DataIn(*(uint32_t*)keyaddr);
 390              		.loc 1 209 0 discriminator 2
 391 00ac 7B6F     		ldr	r3, [r7, #116]
 392 00ae 1B68     		ldr	r3, [r3, #0]
 393 00b0 1846     		mov	r0, r3
 394 00b2 FFF7FEFF 		bl	HASH_DataIn
 210:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     keyaddr+=4;
 395              		.loc 1 210 0 discriminator 2
 396 00b6 7B6F     		ldr	r3, [r7, #116]
 397 00b8 03F10403 		add	r3, r3, #4
 398 00bc 7B67     		str	r3, [r7, #116]
 207:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   for(i=0; i<Keylen; i+=4)
 399              		.loc 1 207 0 discriminator 2
 400 00be FB6F     		ldr	r3, [r7, #124]
 401 00c0 03F10403 		add	r3, r3, #4
 402 00c4 FB67     		str	r3, [r7, #124]
 403              	.L11:
 207:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   for(i=0; i<Keylen; i+=4)
 404              		.loc 1 207 0 is_stmt 0 discriminator 1
 405 00c6 FA6F     		ldr	r2, [r7, #124]
 406 00c8 BB68     		ldr	r3, [r7, #8]
 407 00ca 9A42     		cmp	r2, r3
 408 00cc EED3     		bcc	.L12
 211:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 212:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 213:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Start the HASH processor */
 214:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_StartDigest();
 409              		.loc 1 214 0 is_stmt 1
 410 00ce FFF7FEFF 		bl	HASH_StartDigest
 411              	.L14:
 215:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 216:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* wait until the Busy flag is RESET */
 217:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   do
 218:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 219:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 412              		.loc 1 219 0 discriminator 1
 413 00d2 4FF00800 		mov	r0, #8
 414 00d6 FFF7FEFF 		bl	HASH_GetFlagStatus
 415 00da 0346     		mov	r3, r0
 416 00dc FB66     		str	r3, [r7, #108]
 220:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     counter++;
 417              		.loc 1 220 0 discriminator 1
 418 00de 7B69     		ldr	r3, [r7, #20]
 419 00e0 03F10103 		add	r3, r3, #1
 420 00e4 7B61     		str	r3, [r7, #20]
 221:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 421              		.loc 1 221 0 discriminator 1
 422 00e6 7B69     		ldr	r3, [r7, #20]
 423 00e8 B3F5803F 		cmp	r3, #65536
 424 00ec 02D0     		beq	.L13
 425 00ee FB6E     		ldr	r3, [r7, #108]
 426 00f0 002B     		cmp	r3, #0
 427 00f2 EED1     		bne	.L14
 428              	.L13:
 222:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 223:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   if (busystatus != RESET)
 429              		.loc 1 223 0
 430 00f4 FB6E     		ldr	r3, [r7, #108]
 431 00f6 002B     		cmp	r3, #0
 432 00f8 04D0     		beq	.L15
 224:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 225:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****      status = ERROR;
 433              		.loc 1 225 0
 434 00fa 4FF00003 		mov	r3, #0
 435 00fe 87F87B30 		strb	r3, [r7, #123]
 436 0102 AEE0     		b	.L16
 437              	.L15:
 226:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 227:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   else
 228:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 229:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     /* Configure the number of valid bits in last word of the Input data */
 230:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 438              		.loc 1 230 0
 439 0104 7B8B     		ldrh	r3, [r7, #26]	@ movhi
 440 0106 9BB2     		uxth	r3, r3
 441 0108 1846     		mov	r0, r3
 442 010a FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 231:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 232:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     /* Write the Input block in the IN FIFO */
 233:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     for(i=0; i<Ilen; i+=4)
 443              		.loc 1 233 0
 444 010e 4FF00003 		mov	r3, #0
 445 0112 FB67     		str	r3, [r7, #124]
 446 0114 0CE0     		b	.L17
 447              	.L18:
 234:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 235:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       HASH_DataIn(*(uint32_t*)inputaddr);
 448              		.loc 1 235 0 discriminator 2
 449 0116 3B6F     		ldr	r3, [r7, #112]
 450 0118 1B68     		ldr	r3, [r3, #0]
 451 011a 1846     		mov	r0, r3
 452 011c FFF7FEFF 		bl	HASH_DataIn
 236:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       inputaddr+=4;
 453              		.loc 1 236 0 discriminator 2
 454 0120 3B6F     		ldr	r3, [r7, #112]
 455 0122 03F10403 		add	r3, r3, #4
 456 0126 3B67     		str	r3, [r7, #112]
 233:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     for(i=0; i<Ilen; i+=4)
 457              		.loc 1 233 0 discriminator 2
 458 0128 FB6F     		ldr	r3, [r7, #124]
 459 012a 03F10403 		add	r3, r3, #4
 460 012e FB67     		str	r3, [r7, #124]
 461              	.L17:
 233:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     for(i=0; i<Ilen; i+=4)
 462              		.loc 1 233 0 is_stmt 0 discriminator 1
 463 0130 FA6F     		ldr	r2, [r7, #124]
 464 0132 3B68     		ldr	r3, [r7, #0]
 465 0134 9A42     		cmp	r2, r3
 466 0136 EED3     		bcc	.L18
 237:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }
 238:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 239:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     /* Start the HASH processor */
 240:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     HASH_StartDigest();
 467              		.loc 1 240 0 is_stmt 1
 468 0138 FFF7FEFF 		bl	HASH_StartDigest
 241:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 242:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 243:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     /* wait until the Busy flag is RESET */
 244:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     counter =0;
 469              		.loc 1 244 0
 470 013c 4FF00003 		mov	r3, #0
 471 0140 7B61     		str	r3, [r7, #20]
 472              	.L20:
 245:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     do
 246:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 247:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 473              		.loc 1 247 0 discriminator 1
 474 0142 4FF00800 		mov	r0, #8
 475 0146 FFF7FEFF 		bl	HASH_GetFlagStatus
 476 014a 0346     		mov	r3, r0
 477 014c FB66     		str	r3, [r7, #108]
 248:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       counter++;
 478              		.loc 1 248 0 discriminator 1
 479 014e 7B69     		ldr	r3, [r7, #20]
 480 0150 03F10103 		add	r3, r3, #1
 481 0154 7B61     		str	r3, [r7, #20]
 249:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 482              		.loc 1 249 0 discriminator 1
 483 0156 7B69     		ldr	r3, [r7, #20]
 484 0158 B3F5803F 		cmp	r3, #65536
 485 015c 02D0     		beq	.L19
 486 015e FB6E     		ldr	r3, [r7, #108]
 487 0160 002B     		cmp	r3, #0
 488 0162 EED1     		bne	.L20
 489              	.L19:
 250:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 251:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     if (busystatus != RESET)
 490              		.loc 1 251 0
 491 0164 FB6E     		ldr	r3, [r7, #108]
 492 0166 002B     		cmp	r3, #0
 493 0168 04D0     		beq	.L21
 252:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 253:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       status = ERROR;
 494              		.loc 1 253 0
 495 016a 4FF00003 		mov	r3, #0
 496 016e 87F87B30 		strb	r3, [r7, #123]
 497 0172 76E0     		b	.L16
 498              	.L21:
 254:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }
 255:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     else
 256:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {  
 257:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       /* Configure the number of valid bits in last word of the Key */
 258:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 499              		.loc 1 258 0
 500 0174 3B8B     		ldrh	r3, [r7, #24]	@ movhi
 501 0176 9BB2     		uxth	r3, r3
 502 0178 1846     		mov	r0, r3
 503 017a FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 259:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 260:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       /* Write the Key */
 261:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       keyaddr = (uint32_t)Key;
 504              		.loc 1 261 0
 505 017e FB68     		ldr	r3, [r7, #12]
 506 0180 7B67     		str	r3, [r7, #116]
 262:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       for(i=0; i<Keylen; i+=4)
 507              		.loc 1 262 0
 508 0182 4FF00003 		mov	r3, #0
 509 0186 FB67     		str	r3, [r7, #124]
 510 0188 0CE0     		b	.L22
 511              	.L23:
 263:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 264:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         HASH_DataIn(*(uint32_t*)keyaddr);
 512              		.loc 1 264 0 discriminator 2
 513 018a 7B6F     		ldr	r3, [r7, #116]
 514 018c 1B68     		ldr	r3, [r3, #0]
 515 018e 1846     		mov	r0, r3
 516 0190 FFF7FEFF 		bl	HASH_DataIn
 265:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         keyaddr+=4;
 517              		.loc 1 265 0 discriminator 2
 518 0194 7B6F     		ldr	r3, [r7, #116]
 519 0196 03F10403 		add	r3, r3, #4
 520 019a 7B67     		str	r3, [r7, #116]
 262:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       for(i=0; i<Keylen; i+=4)
 521              		.loc 1 262 0 discriminator 2
 522 019c FB6F     		ldr	r3, [r7, #124]
 523 019e 03F10403 		add	r3, r3, #4
 524 01a2 FB67     		str	r3, [r7, #124]
 525              	.L22:
 262:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       for(i=0; i<Keylen; i+=4)
 526              		.loc 1 262 0 is_stmt 0 discriminator 1
 527 01a4 FA6F     		ldr	r2, [r7, #124]
 528 01a6 BB68     		ldr	r3, [r7, #8]
 529 01a8 9A42     		cmp	r2, r3
 530 01aa EED3     		bcc	.L23
 266:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }
 267:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 268:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       /* Start the HASH processor */
 269:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       HASH_StartDigest();
 531              		.loc 1 269 0 is_stmt 1
 532 01ac FFF7FEFF 		bl	HASH_StartDigest
 270:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 271:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       /* wait until the Busy flag is RESET */
 272:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       counter =0;
 533              		.loc 1 272 0
 534 01b0 4FF00003 		mov	r3, #0
 535 01b4 7B61     		str	r3, [r7, #20]
 536              	.L25:
 273:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       do
 274:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 275:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 537              		.loc 1 275 0 discriminator 1
 538 01b6 4FF00800 		mov	r0, #8
 539 01ba FFF7FEFF 		bl	HASH_GetFlagStatus
 540 01be 0346     		mov	r3, r0
 541 01c0 FB66     		str	r3, [r7, #108]
 276:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         counter++;
 542              		.loc 1 276 0 discriminator 1
 543 01c2 7B69     		ldr	r3, [r7, #20]
 544 01c4 03F10103 		add	r3, r3, #1
 545 01c8 7B61     		str	r3, [r7, #20]
 277:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 546              		.loc 1 277 0 discriminator 1
 547 01ca 7B69     		ldr	r3, [r7, #20]
 548 01cc B3F5803F 		cmp	r3, #65536
 549 01d0 02D0     		beq	.L24
 550 01d2 FB6E     		ldr	r3, [r7, #108]
 551 01d4 002B     		cmp	r3, #0
 552 01d6 EED1     		bne	.L25
 553              	.L24:
 278:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 279:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       if (busystatus != RESET)
 554              		.loc 1 279 0
 555 01d8 FB6E     		ldr	r3, [r7, #108]
 556 01da 002B     		cmp	r3, #0
 557 01dc 04D0     		beq	.L26
 280:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 281:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         status = ERROR;
 558              		.loc 1 281 0
 559 01de 4FF00003 		mov	r3, #0
 560 01e2 87F87B30 		strb	r3, [r7, #123]
 561 01e6 3CE0     		b	.L16
 562              	.L26:
 282:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }
 283:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       else
 284:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 285:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         /* Read the message digest */
 286:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         HASH_GetDigest(&SHA1_MessageDigest);
 563              		.loc 1 286 0
 564 01e8 07F11C03 		add	r3, r7, #28
 565 01ec 1846     		mov	r0, r3
 566 01ee FFF7FEFF 		bl	HASH_GetDigest
 287:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 567              		.loc 1 287 0
 568 01f2 BB6E     		ldr	r3, [r7, #104]
 569 01f4 FA69     		ldr	r2, [r7, #28]
 570 01f6 7A66     		str	r2, [r7, #100]
 571              	.LBB32:
 572              	.LBB33:
 352:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 573              		.loc 2 352 0
 574 01f8 7A6E     		ldr	r2, [r7, #100]
 575              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 576 01fa 14BA     		rev r4, r2
 577              	@ 0 "" 2
 578              		.thumb
 579 01fc 3C66     		str	r4, [r7, #96]
 580              		.loc 2 353 0
 581 01fe 3A6E     		ldr	r2, [r7, #96]
 582              	.LBE33:
 583              	.LBE32:
 584              		.loc 1 287 0
 585 0200 1A60     		str	r2, [r3, #0]
 288:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 586              		.loc 1 288 0
 587 0202 BB6E     		ldr	r3, [r7, #104]
 588 0204 03F10403 		add	r3, r3, #4
 589 0208 BB66     		str	r3, [r7, #104]
 289:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[1]);
 590              		.loc 1 289 0
 591 020a BB6E     		ldr	r3, [r7, #104]
 592 020c 3A6A     		ldr	r2, [r7, #32]
 593 020e FA65     		str	r2, [r7, #92]
 594              	.LBB34:
 595              	.LBB35:
 352:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 596              		.loc 2 352 0
 597 0210 FA6D     		ldr	r2, [r7, #92]
 598              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 599 0212 14BA     		rev r4, r2
 600              	@ 0 "" 2
 601              		.thumb
 602 0214 BC65     		str	r4, [r7, #88]
 603              		.loc 2 353 0
 604 0216 BA6D     		ldr	r2, [r7, #88]
 605              	.LBE35:
 606              	.LBE34:
 607              		.loc 1 289 0
 608 0218 1A60     		str	r2, [r3, #0]
 290:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 609              		.loc 1 290 0
 610 021a BB6E     		ldr	r3, [r7, #104]
 611 021c 03F10403 		add	r3, r3, #4
 612 0220 BB66     		str	r3, [r7, #104]
 291:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
 613              		.loc 1 291 0
 614 0222 BB6E     		ldr	r3, [r7, #104]
 615 0224 7A6A     		ldr	r2, [r7, #36]
 616 0226 7A65     		str	r2, [r7, #84]
 617              	.LBB36:
 618              	.LBB37:
 352:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 619              		.loc 2 352 0
 620 0228 7A6D     		ldr	r2, [r7, #84]
 621              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 622 022a 14BA     		rev r4, r2
 623              	@ 0 "" 2
 624              		.thumb
 625 022c 3C65     		str	r4, [r7, #80]
 626              		.loc 2 353 0
 627 022e 3A6D     		ldr	r2, [r7, #80]
 628              	.LBE37:
 629              	.LBE36:
 630              		.loc 1 291 0
 631 0230 1A60     		str	r2, [r3, #0]
 292:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 632              		.loc 1 292 0
 633 0232 BB6E     		ldr	r3, [r7, #104]
 634 0234 03F10403 		add	r3, r3, #4
 635 0238 BB66     		str	r3, [r7, #104]
 293:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
 636              		.loc 1 293 0
 637 023a BB6E     		ldr	r3, [r7, #104]
 638 023c BA6A     		ldr	r2, [r7, #40]
 639 023e FA64     		str	r2, [r7, #76]
 640              	.LBB38:
 641              	.LBB39:
 352:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 642              		.loc 2 352 0
 643 0240 FA6C     		ldr	r2, [r7, #76]
 644              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 645 0242 14BA     		rev r4, r2
 646              	@ 0 "" 2
 647              		.thumb
 648 0244 BC64     		str	r4, [r7, #72]
 649              		.loc 2 353 0
 650 0246 BA6C     		ldr	r2, [r7, #72]
 651              	.LBE39:
 652              	.LBE38:
 653              		.loc 1 293 0
 654 0248 1A60     		str	r2, [r3, #0]
 294:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 655              		.loc 1 294 0
 656 024a BB6E     		ldr	r3, [r7, #104]
 657 024c 03F10403 		add	r3, r3, #4
 658 0250 BB66     		str	r3, [r7, #104]
 295:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
 659              		.loc 1 295 0
 660 0252 BB6E     		ldr	r3, [r7, #104]
 661 0254 FA6A     		ldr	r2, [r7, #44]
 662 0256 7A64     		str	r2, [r7, #68]
 663              	.LBB40:
 664              	.LBB41:
 352:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 665              		.loc 2 352 0
 666 0258 7A6C     		ldr	r2, [r7, #68]
 667              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 668 025a 14BA     		rev r4, r2
 669              	@ 0 "" 2
 670              		.thumb
 671 025c 3C64     		str	r4, [r7, #64]
 672              		.loc 2 353 0
 673 025e 3A6C     		ldr	r2, [r7, #64]
 674              	.LBE41:
 675              	.LBE40:
 676              		.loc 1 295 0
 677 0260 1A60     		str	r2, [r3, #0]
 678              	.L16:
 296:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }
 297:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }  
 298:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 299:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   return status;  
 679              		.loc 1 299 0
 680 0262 97F87B30 		ldrb	r3, [r7, #123]	@ zero_extendqisi2
 300:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** }
 681              		.loc 1 300 0
 682 0266 1846     		mov	r0, r3
 683 0268 07F18407 		add	r7, r7, #132
 684 026c BD46     		mov	sp, r7
 685 026e 90BD     		pop	{r4, r7, pc}
 686              		.cfi_endproc
 687              	.LFE111:
 689              		.text
 690              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hash_sha1.c
     /tmp/ccdwZ5Vd.s:25     .text.HASH_SHA1:00000000 $t
     /tmp/ccdwZ5Vd.s:30     .text.HASH_SHA1:00000000 HASH_SHA1
     /tmp/ccdwZ5Vd.s:282    .text.HMAC_SHA1:00000000 $t
     /tmp/ccdwZ5Vd.s:287    .text.HMAC_SHA1:00000000 HMAC_SHA1
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
HASH_DeInit
HASH_Init
HASH_SetLastWordValidBitsNbr
HASH_DataIn
HASH_StartDigest
HASH_GetFlagStatus
HASH_GetDigest
