<img src="https://capsule-render.vercel.app/api?type=waving&height=150&color=gradient&textBg=false&fontAlign=50" />


<!-- 소개 -->
<h3 align="center">👋 Hello, I'm <strong>HeeSik</strong></h3>
<h4 align="center">I've Majored Electronic Engineering, at Gachon University</h4>

<br>

<!-- 기술 스택 -->
<h3 align="center">⚙️ Tech Stack</h3> 
<p align="center">
  <img src="https://img.shields.io/badge/Verilog-1E90FF?style=for-the-badge&logo=verilog&logoColor=white"/>
  <img src="https://img.shields.io/badge/SystemVerilog-7B68EE?style=for-the-badge&logo=verilog&logoColor=white"/>
  <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white"/>
  <img src="https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white"/>
   <img src="https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white"/>
</p>
<p align="center">
  <img src="https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white"/>
  <img src="https://img.shields.io/badge/Jira-0052CC?style=for-the-badge&logo=jira&logoColor=white"/>
  <img src="https://img.shields.io/badge/Linear-5E6AD2?style=for-the-badge&logo=linear&logoColor=white"/>
</p>

<br>

<!-- 블로그 링크 -->
<h3 align="center">📚 My Study Logs</h3> 
<p align="center">
  <a href="https://www.notion.so/he_sik2-log-222ecb5e8c768050923ccc4934ae517c" target="_blank">
    <img src="https://img.shields.io/badge/Notion Blog-he_sik2 log-black?style=for-the-badge&logo=notion&logoColor=white"/>
  </a>
</p>

<br/>


<h3 align="center">📂 My Projects</h3> 

| 프로젝트 | 설명 |
|----------|------|
| [**STM32 Game Project**](https://github.com/heesik-kwon/STM32-Game-Project) | STM32 보드 기반의 슈팅 게임입니다. JOG 스틱, LCD, 타이머 인터럽트를 활용해 좀비를 제거하는 생존 게임을 구현했습니다.|
| [**UART Sensor Design**](https://github.com/heesik-kwon/Smart-Measurement-Project) | Verilog 기반 스마트 계측 시스템입니다. <br>Stopwatch & Watch, HC-SR04 초음파 센서, DHT11 온습도 센서, FIFO & UART 통신을 설계하였습니다. |
| [**FIR Filter Design**](https://github.com/heesik-kwon/FIR-Filter-Design) | Fixed Point 기반 33탭 RRC 필터를 System Verilog로 구현하여 FIR 필터 구조를 설계하였습니다.|
| [**Fast Fourier Transform**](https://github.com/heesik-kwon/Fast-Fourier-Transform) | 고정소수점 기반 FFT 연산을 System Verilog로 설계 및 검증한 디지털 신호처리 프로젝트입니다.|
| [**RISC V CPU**](https://github.com/heesik-kwon/Fast-Fourier-Transform) | |
</div>
