Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 13:01:49 2016
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing -file ./reports/timing/13bit_normal_adder_timing.rpt
| Design       : normal_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.162ns  (logic 4.354ns (39.008%)  route 6.808ns (60.992%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.799     2.749    a_IBUF[0]
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.873 r  s_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.733     3.606    c_2
    SLICE_X43Y16         LUT5 (Prop_lut5_I2_O)        0.124     3.730 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.171     3.901    c_4
    SLICE_X43Y16         LUT5 (Prop_lut5_I2_O)        0.124     4.025 r  s_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.459     4.484    c_6
    SLICE_X43Y20         LUT5 (Prop_lut5_I2_O)        0.124     4.608 r  s_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.968     5.576    c_8
    SLICE_X43Y23         LUT5 (Prop_lut5_I2_O)        0.124     5.700 r  s_OBUF[12]_inst_i_2/O
                         net (fo=2, routed)           0.445     6.144    c_1010_out
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.268 r  s_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.233     8.502    s_OBUF[11]
    R14                  OBUF (Prop_obuf_I_O)         2.660    11.162 r  s_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.162    s[11]
    R14                                                               r  s[11] (OUT)
  -------------------------------------------------------------------    -------------------




