("probe:/\tprobe SoC_probe schematic" (("open" (nil hierarchy "/{SoC_probe probe schematic }:a"))) (((-11.41875 -0.3) (-0.83125 5.9125)) "a" "explorer-schematic" 18))("probe:/\tprobe SoC_probe config" (("cfgopen" (nil hierarchy "/{SoC_probe probe config}:a"))) nil)("SAR_ADC:/\tSAR_ADC AMS_VERILOG_SoC verilogams" (("open" (nil hierarchy "/{AMS_VERILOG_SoC SAR_ADC verilogams }:a"))) nil)("tb_probe:/\ttb_probe SoC_probe maestro" (("open" (nil hierarchy "/{SoC_probe tb_probe maestro }:a"))) nil)("SAR_ADC:/\tSAR_ADC AMS_VERILOG_SoC symbol" (("open" (nil hierarchy "/{AMS_VERILOG_SoC SAR_ADC symbol }:a"))) (((-0.1875 -1.35625) (3.025 1.15)) "a" "Symbol" 12))