--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 6.598 ns
From           : DRAM_DQ[11]
To             : Sdram_Control_4Port:u6|mDATAOUT[11]
From Clock     : --
To Clock       : OSC_27
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 16.039 ns
From           : I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]
To             : I2C_SCLK
From Clock     : OSC_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.855 ns
From           : DPDT_SW[14]
To             : HEX3[6]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -0.517 ns
From           : KEY[0]
To             : I2C_AV_Config:u1|mI2C_DATA[22]
From Clock     : --
To Clock       : OSC_50
Failed Paths   : 0

Type           : Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
Slack          : 2.791 ns
Required Time  : 108.00 MHz ( period = 9.259 ns )
Actual Time    : 154.61 MHz ( period = 6.468 ns )
From           : Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]
To             : Sdram_Control_4Port:u6|mADDR[21]
From Clock     : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0
To Clock       : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'OSC_27'
Slack          : 6.989 ns
Required Time  : 27.00 MHz ( period = 37.037 ns )
Actual Time    : 43.37 MHz ( period = 23.060 ns )
From           : VGA_Ctrl:u9|V_Cont[7]
To             : YUV422_to_444:u7|mCr[6]
From Clock     : OSC_27
To Clock       : OSC_27
Failed Paths   : 0

Type           : Clock Setup: 'OSC_50'
Slack          : 14.881 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 195.35 MHz ( period = 5.119 ns )
From           : Reset_Delay:u3|Cont[7]
To             : Reset_Delay:u3|Cont[1]
From Clock     : OSC_50
To Clock       : OSC_50
Failed Paths   : 0

Type           : Clock Setup: 'TD_CLK'
Slack          : 24.157 ns
Required Time  : 27.00 MHz ( period = 37.037 ns )
Actual Time    : 77.64 MHz ( period = 12.880 ns )
From           : DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[1]
To             : ITU_656_Decoder:u4|Data_Valid
From Clock     : TD_CLK
To Clock       : TD_CLK
Failed Paths   : 0

Type           : Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
Slack          : 50.620 ns
Required Time  : 18.62 MHz ( period = 53.703 ns )
Actual Time    : 324.36 MHz ( period = 3.083 ns )
From           : AUDIO_DAC:u12|LRCK_1X_DIV[3]
To             : AUDIO_DAC:u12|LRCK_1X_DIV[0]
From Clock     : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2
To Clock       : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Setup: 'TD_HS'
Slack          : N/A
Required Time  : None
Actual Time    : 302.94 MHz ( period = 3.301 ns )
From           : TD_Detect:u2|Stable_Cont[0]
To             : TD_Detect:u2|TD_Stable
From Clock     : TD_HS
To Clock       : TD_HS
Failed Paths   : 0

Type           : Clock Hold: 'TD_CLK'
Slack          : 0.367 ns
Required Time  : 27.00 MHz ( period = 37.037 ns )
Actual Time    : N/A
From           : ITU_656_Decoder:u4|Cb[4]
To             : ITU_656_Decoder:u4|YCbCr[4]
From Clock     : TD_CLK
To Clock       : TD_CLK
Failed Paths   : 0

Type           : Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
Slack          : 0.391 ns
Required Time  : 108.00 MHz ( period = 9.259 ns )
Actual Time    : N/A
From           : Sdram_Control_4Port:u6|command:command1|rw_flag
To             : Sdram_Control_4Port:u6|command:command1|rw_flag
From Clock     : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0
To Clock       : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
Slack          : 0.391 ns
Required Time  : 18.62 MHz ( period = 53.703 ns )
Actual Time    : N/A
From           : AUDIO_DAC:u12|BCK_DIV[2]
To             : AUDIO_DAC:u12|BCK_DIV[2]
From Clock     : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2
To Clock       : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Hold: 'OSC_50'
Slack          : 0.391 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : I2C_AV_Config:u1|I2C_Controller:u0|SCLK
To             : I2C_AV_Config:u1|I2C_Controller:u0|SCLK
From Clock     : OSC_50
To Clock       : OSC_50
Failed Paths   : 0

Type           : Clock Hold: 'OSC_27'
Slack          : 0.391 ns
Required Time  : 27.00 MHz ( period = 37.037 ns )
Actual Time    : N/A
From           : VGA_Ctrl:u9|oVGA_VS
To             : VGA_Ctrl:u9|oVGA_VS
From Clock     : OSC_27
To Clock       : OSC_27
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

