
alimentador_de_peces.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036fc  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080037bc  080037bc  000047bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080037f4  080037f4  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  080037f4  080037f4  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080037f4  080037f4  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080037f4  080037f4  000047f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080037f8  080037f8  000047f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080037fc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a0  2000000c  08003808  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ac  08003808  000052ac  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d949  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e80  00000000  00000000  0001297d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c28  00000000  00000000  00014800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000098b  00000000  00000000  00015428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000109c5  00000000  00000000  00015db3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000108e8  00000000  00000000  00026778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00062c9e  00000000  00000000  00037060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00099cfe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b80  00000000  00000000  00099d44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  0009c8c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080037a4 	.word	0x080037a4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080037a4 	.word	0x080037a4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <Flash_read_identification_id>:
extern SPI_HandleTypeDef hspi2;



void Flash_read_identification_id()
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
	uint8_t spiBuf[5];

	spiBuf[0] = READ_ID;
 8000226:	003b      	movs	r3, r7
 8000228:	224b      	movs	r2, #75	@ 0x4b
 800022a:	701a      	strb	r2, [r3, #0]
	spiBuf[1] = 0;
 800022c:	003b      	movs	r3, r7
 800022e:	2200      	movs	r2, #0
 8000230:	705a      	strb	r2, [r3, #1]
	spiBuf[2] = 0;
 8000232:	003b      	movs	r3, r7
 8000234:	2200      	movs	r2, #0
 8000236:	709a      	strb	r2, [r3, #2]
	spiBuf[3] = 0;
 8000238:	003b      	movs	r3, r7
 800023a:	2200      	movs	r2, #0
 800023c:	70da      	strb	r2, [r3, #3]
	spiBuf[4] = 0;
 800023e:	003b      	movs	r3, r7
 8000240:	2200      	movs	r2, #0
 8000242:	711a      	strb	r2, [r3, #4]

	//Put CSN low

	flash_csn(0);
 8000244:	2000      	movs	r0, #0
 8000246:	f000 f819 	bl	800027c <flash_csn>
	//Transmit register address

	HAL_SPI_Transmit(&hspi2, &spiBuf[0], 5, 1000);
 800024a:	23fa      	movs	r3, #250	@ 0xfa
 800024c:	009b      	lsls	r3, r3, #2
 800024e:	0039      	movs	r1, r7
 8000250:	4808      	ldr	r0, [pc, #32]	@ (8000274 <Flash_read_identification_id+0x54>)
 8000252:	2205      	movs	r2, #5
 8000254:	f002 f84e 	bl	80022f4 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&hspi2, &read_flash_Byte[0], 8, 1000);
 8000258:	23fa      	movs	r3, #250	@ 0xfa
 800025a:	009b      	lsls	r3, r3, #2
 800025c:	4906      	ldr	r1, [pc, #24]	@ (8000278 <Flash_read_identification_id+0x58>)
 800025e:	4805      	ldr	r0, [pc, #20]	@ (8000274 <Flash_read_identification_id+0x54>)
 8000260:	2208      	movs	r2, #8
 8000262:	f002 f9a7 	bl	80025b4 <HAL_SPI_Receive>
	//Bring CSN high
	flash_csn(1);
 8000266:	2001      	movs	r0, #1
 8000268:	f000 f808 	bl	800027c <flash_csn>
}
 800026c:	46c0      	nop			@ (mov r8, r8)
 800026e:	46bd      	mov	sp, r7
 8000270:	b002      	add	sp, #8
 8000272:	bd80      	pop	{r7, pc}
 8000274:	200001bc 	.word	0x200001bc
 8000278:	20000028 	.word	0x20000028

0800027c <flash_csn>:


void flash_csn( uint8_t val){
 800027c:	b580      	push	{r7, lr}
 800027e:	b082      	sub	sp, #8
 8000280:	af00      	add	r7, sp, #0
 8000282:	0002      	movs	r2, r0
 8000284:	1dfb      	adds	r3, r7, #7
 8000286:	701a      	strb	r2, [r3, #0]
	if ( val == 0 )
 8000288:	1dfb      	adds	r3, r7, #7
 800028a:	781b      	ldrb	r3, [r3, #0]
 800028c:	2b00      	cmp	r3, #0
 800028e:	d107      	bne.n	80002a0 <flash_csn+0x24>
		HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8000290:	2380      	movs	r3, #128	@ 0x80
 8000292:	015b      	lsls	r3, r3, #5
 8000294:	4808      	ldr	r0, [pc, #32]	@ (80002b8 <flash_csn+0x3c>)
 8000296:	2200      	movs	r2, #0
 8000298:	0019      	movs	r1, r3
 800029a:	f001 f8d1 	bl	8001440 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);

}
 800029e:	e006      	b.n	80002ae <flash_csn+0x32>
		HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 80002a0:	2380      	movs	r3, #128	@ 0x80
 80002a2:	015b      	lsls	r3, r3, #5
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <flash_csn+0x3c>)
 80002a6:	2201      	movs	r2, #1
 80002a8:	0019      	movs	r1, r3
 80002aa:	f001 f8c9 	bl	8001440 <HAL_GPIO_WritePin>
}
 80002ae:	46c0      	nop			@ (mov r8, r8)
 80002b0:	46bd      	mov	sp, r7
 80002b2:	b002      	add	sp, #8
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	46c0      	nop			@ (mov r8, r8)
 80002b8:	48000400 	.word	0x48000400

080002bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002c0:	f000 fbdc 	bl	8000a7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002c4:	f000 f83a 	bl	800033c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002c8:	f000 f9ac 	bl	8000624 <MX_GPIO_Init>
  MX_ADC_Init();
 80002cc:	f000 f894 	bl	80003f8 <MX_ADC_Init>
  MX_I2C2_Init();
 80002d0:	f000 f8fa 	bl	80004c8 <MX_I2C2_Init>
  MX_SPI2_Init();
 80002d4:	f000 f938 	bl	8000548 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80002d8:	f000 f974 	bl	80005c4 <MX_USART1_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  Flash_read_identification_id();
 80002dc:	f7ff ffa0 	bl	8000220 <Flash_read_identification_id>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_GPIO_TogglePin(Alerta_voltaje_min_GPIO_Port, Alerta_voltaje_min_Pin);
 80002e0:	2390      	movs	r3, #144	@ 0x90
 80002e2:	05db      	lsls	r3, r3, #23
 80002e4:	2140      	movs	r1, #64	@ 0x40
 80002e6:	0018      	movs	r0, r3
 80002e8:	f001 f8c7 	bl	800147a <HAL_GPIO_TogglePin>
	HAL_Delay(1000);
 80002ec:	23fa      	movs	r3, #250	@ 0xfa
 80002ee:	009b      	lsls	r3, r3, #2
 80002f0:	0018      	movs	r0, r3
 80002f2:	f000 fc27 	bl	8000b44 <HAL_Delay>
	HAL_GPIO_TogglePin(RGB_R_GPIO_Port, RGB_R_Pin);
 80002f6:	2390      	movs	r3, #144	@ 0x90
 80002f8:	05db      	lsls	r3, r3, #23
 80002fa:	2101      	movs	r1, #1
 80002fc:	0018      	movs	r0, r3
 80002fe:	f001 f8bc 	bl	800147a <HAL_GPIO_TogglePin>
	HAL_Delay(1000);
 8000302:	23fa      	movs	r3, #250	@ 0xfa
 8000304:	009b      	lsls	r3, r3, #2
 8000306:	0018      	movs	r0, r3
 8000308:	f000 fc1c 	bl	8000b44 <HAL_Delay>
	HAL_GPIO_TogglePin(RGB_G_GPIO_Port, RGB_G_Pin);
 800030c:	2390      	movs	r3, #144	@ 0x90
 800030e:	05db      	lsls	r3, r3, #23
 8000310:	2102      	movs	r1, #2
 8000312:	0018      	movs	r0, r3
 8000314:	f001 f8b1 	bl	800147a <HAL_GPIO_TogglePin>
	HAL_Delay(1000);
 8000318:	23fa      	movs	r3, #250	@ 0xfa
 800031a:	009b      	lsls	r3, r3, #2
 800031c:	0018      	movs	r0, r3
 800031e:	f000 fc11 	bl	8000b44 <HAL_Delay>
	HAL_GPIO_TogglePin(RGB_B_GPIO_Port, RGB_B_Pin);
 8000322:	2390      	movs	r3, #144	@ 0x90
 8000324:	05db      	lsls	r3, r3, #23
 8000326:	2104      	movs	r1, #4
 8000328:	0018      	movs	r0, r3
 800032a:	f001 f8a6 	bl	800147a <HAL_GPIO_TogglePin>
	HAL_Delay(1000);
 800032e:	23fa      	movs	r3, #250	@ 0xfa
 8000330:	009b      	lsls	r3, r3, #2
 8000332:	0018      	movs	r0, r3
 8000334:	f000 fc06 	bl	8000b44 <HAL_Delay>
	HAL_GPIO_TogglePin(Alerta_voltaje_min_GPIO_Port, Alerta_voltaje_min_Pin);
 8000338:	46c0      	nop			@ (mov r8, r8)
 800033a:	e7d1      	b.n	80002e0 <main+0x24>

0800033c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800033c:	b590      	push	{r4, r7, lr}
 800033e:	b095      	sub	sp, #84	@ 0x54
 8000340:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000342:	2420      	movs	r4, #32
 8000344:	193b      	adds	r3, r7, r4
 8000346:	0018      	movs	r0, r3
 8000348:	2330      	movs	r3, #48	@ 0x30
 800034a:	001a      	movs	r2, r3
 800034c:	2100      	movs	r1, #0
 800034e:	f003 f9fd 	bl	800374c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000352:	2310      	movs	r3, #16
 8000354:	18fb      	adds	r3, r7, r3
 8000356:	0018      	movs	r0, r3
 8000358:	2310      	movs	r3, #16
 800035a:	001a      	movs	r2, r3
 800035c:	2100      	movs	r1, #0
 800035e:	f003 f9f5 	bl	800374c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000362:	003b      	movs	r3, r7
 8000364:	0018      	movs	r0, r3
 8000366:	2310      	movs	r3, #16
 8000368:	001a      	movs	r2, r3
 800036a:	2100      	movs	r1, #0
 800036c:	f003 f9ee 	bl	800374c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000370:	0021      	movs	r1, r4
 8000372:	187b      	adds	r3, r7, r1
 8000374:	2212      	movs	r2, #18
 8000376:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000378:	187b      	adds	r3, r7, r1
 800037a:	2201      	movs	r2, #1
 800037c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800037e:	187b      	adds	r3, r7, r1
 8000380:	2201      	movs	r2, #1
 8000382:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000384:	187b      	adds	r3, r7, r1
 8000386:	2210      	movs	r2, #16
 8000388:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800038a:	187b      	adds	r3, r7, r1
 800038c:	2210      	movs	r2, #16
 800038e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000390:	187b      	adds	r3, r7, r1
 8000392:	2200      	movs	r2, #0
 8000394:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000396:	187b      	adds	r3, r7, r1
 8000398:	0018      	movs	r0, r3
 800039a:	f001 f9c7 	bl	800172c <HAL_RCC_OscConfig>
 800039e:	1e03      	subs	r3, r0, #0
 80003a0:	d001      	beq.n	80003a6 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80003a2:	f000 f9c9 	bl	8000738 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003a6:	2110      	movs	r1, #16
 80003a8:	187b      	adds	r3, r7, r1
 80003aa:	2207      	movs	r2, #7
 80003ac:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003ae:	187b      	adds	r3, r7, r1
 80003b0:	2200      	movs	r2, #0
 80003b2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003b4:	187b      	adds	r3, r7, r1
 80003b6:	2200      	movs	r2, #0
 80003b8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003ba:	187b      	adds	r3, r7, r1
 80003bc:	2200      	movs	r2, #0
 80003be:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003c0:	187b      	adds	r3, r7, r1
 80003c2:	2100      	movs	r1, #0
 80003c4:	0018      	movs	r0, r3
 80003c6:	f001 fccb 	bl	8001d60 <HAL_RCC_ClockConfig>
 80003ca:	1e03      	subs	r3, r0, #0
 80003cc:	d001      	beq.n	80003d2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80003ce:	f000 f9b3 	bl	8000738 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80003d2:	003b      	movs	r3, r7
 80003d4:	2201      	movs	r2, #1
 80003d6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80003d8:	003b      	movs	r3, r7
 80003da:	2200      	movs	r2, #0
 80003dc:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003de:	003b      	movs	r3, r7
 80003e0:	0018      	movs	r0, r3
 80003e2:	f001 fe01 	bl	8001fe8 <HAL_RCCEx_PeriphCLKConfig>
 80003e6:	1e03      	subs	r3, r0, #0
 80003e8:	d001      	beq.n	80003ee <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80003ea:	f000 f9a5 	bl	8000738 <Error_Handler>
  }
}
 80003ee:	46c0      	nop			@ (mov r8, r8)
 80003f0:	46bd      	mov	sp, r7
 80003f2:	b015      	add	sp, #84	@ 0x54
 80003f4:	bd90      	pop	{r4, r7, pc}
	...

080003f8 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b084      	sub	sp, #16
 80003fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003fe:	1d3b      	adds	r3, r7, #4
 8000400:	0018      	movs	r0, r3
 8000402:	230c      	movs	r3, #12
 8000404:	001a      	movs	r2, r3
 8000406:	2100      	movs	r1, #0
 8000408:	f003 f9a0 	bl	800374c <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 800040c:	4b2c      	ldr	r3, [pc, #176]	@ (80004c0 <MX_ADC_Init+0xc8>)
 800040e:	4a2d      	ldr	r2, [pc, #180]	@ (80004c4 <MX_ADC_Init+0xcc>)
 8000410:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000412:	4b2b      	ldr	r3, [pc, #172]	@ (80004c0 <MX_ADC_Init+0xc8>)
 8000414:	2200      	movs	r2, #0
 8000416:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000418:	4b29      	ldr	r3, [pc, #164]	@ (80004c0 <MX_ADC_Init+0xc8>)
 800041a:	2200      	movs	r2, #0
 800041c:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800041e:	4b28      	ldr	r3, [pc, #160]	@ (80004c0 <MX_ADC_Init+0xc8>)
 8000420:	2200      	movs	r2, #0
 8000422:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000424:	4b26      	ldr	r3, [pc, #152]	@ (80004c0 <MX_ADC_Init+0xc8>)
 8000426:	2201      	movs	r2, #1
 8000428:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800042a:	4b25      	ldr	r3, [pc, #148]	@ (80004c0 <MX_ADC_Init+0xc8>)
 800042c:	2204      	movs	r2, #4
 800042e:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000430:	4b23      	ldr	r3, [pc, #140]	@ (80004c0 <MX_ADC_Init+0xc8>)
 8000432:	2200      	movs	r2, #0
 8000434:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000436:	4b22      	ldr	r3, [pc, #136]	@ (80004c0 <MX_ADC_Init+0xc8>)
 8000438:	2200      	movs	r2, #0
 800043a:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 800043c:	4b20      	ldr	r3, [pc, #128]	@ (80004c0 <MX_ADC_Init+0xc8>)
 800043e:	2200      	movs	r2, #0
 8000440:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000442:	4b1f      	ldr	r3, [pc, #124]	@ (80004c0 <MX_ADC_Init+0xc8>)
 8000444:	2200      	movs	r2, #0
 8000446:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000448:	4b1d      	ldr	r3, [pc, #116]	@ (80004c0 <MX_ADC_Init+0xc8>)
 800044a:	22c2      	movs	r2, #194	@ 0xc2
 800044c:	32ff      	adds	r2, #255	@ 0xff
 800044e:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000450:	4b1b      	ldr	r3, [pc, #108]	@ (80004c0 <MX_ADC_Init+0xc8>)
 8000452:	2200      	movs	r2, #0
 8000454:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000456:	4b1a      	ldr	r3, [pc, #104]	@ (80004c0 <MX_ADC_Init+0xc8>)
 8000458:	2224      	movs	r2, #36	@ 0x24
 800045a:	2100      	movs	r1, #0
 800045c:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800045e:	4b18      	ldr	r3, [pc, #96]	@ (80004c0 <MX_ADC_Init+0xc8>)
 8000460:	2201      	movs	r2, #1
 8000462:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000464:	4b16      	ldr	r3, [pc, #88]	@ (80004c0 <MX_ADC_Init+0xc8>)
 8000466:	0018      	movs	r0, r3
 8000468:	f000 fb90 	bl	8000b8c <HAL_ADC_Init>
 800046c:	1e03      	subs	r3, r0, #0
 800046e:	d001      	beq.n	8000474 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000470:	f000 f962 	bl	8000738 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000474:	1d3b      	adds	r3, r7, #4
 8000476:	2203      	movs	r2, #3
 8000478:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800047a:	1d3b      	adds	r3, r7, #4
 800047c:	2280      	movs	r2, #128	@ 0x80
 800047e:	0152      	lsls	r2, r2, #5
 8000480:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000482:	1d3b      	adds	r3, r7, #4
 8000484:	2280      	movs	r2, #128	@ 0x80
 8000486:	0552      	lsls	r2, r2, #21
 8000488:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800048a:	1d3a      	adds	r2, r7, #4
 800048c:	4b0c      	ldr	r3, [pc, #48]	@ (80004c0 <MX_ADC_Init+0xc8>)
 800048e:	0011      	movs	r1, r2
 8000490:	0018      	movs	r0, r3
 8000492:	f000 fcbb 	bl	8000e0c <HAL_ADC_ConfigChannel>
 8000496:	1e03      	subs	r3, r0, #0
 8000498:	d001      	beq.n	800049e <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 800049a:	f000 f94d 	bl	8000738 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800049e:	1d3b      	adds	r3, r7, #4
 80004a0:	2204      	movs	r2, #4
 80004a2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80004a4:	1d3a      	adds	r2, r7, #4
 80004a6:	4b06      	ldr	r3, [pc, #24]	@ (80004c0 <MX_ADC_Init+0xc8>)
 80004a8:	0011      	movs	r1, r2
 80004aa:	0018      	movs	r0, r3
 80004ac:	f000 fcae 	bl	8000e0c <HAL_ADC_ConfigChannel>
 80004b0:	1e03      	subs	r3, r0, #0
 80004b2:	d001      	beq.n	80004b8 <MX_ADC_Init+0xc0>
  {
    Error_Handler();
 80004b4:	f000 f940 	bl	8000738 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80004b8:	46c0      	nop			@ (mov r8, r8)
 80004ba:	46bd      	mov	sp, r7
 80004bc:	b004      	add	sp, #16
 80004be:	bd80      	pop	{r7, pc}
 80004c0:	20000128 	.word	0x20000128
 80004c4:	40012400 	.word	0x40012400

080004c8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80004cc:	4b1b      	ldr	r3, [pc, #108]	@ (800053c <MX_I2C2_Init+0x74>)
 80004ce:	4a1c      	ldr	r2, [pc, #112]	@ (8000540 <MX_I2C2_Init+0x78>)
 80004d0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x2000090E;
 80004d2:	4b1a      	ldr	r3, [pc, #104]	@ (800053c <MX_I2C2_Init+0x74>)
 80004d4:	4a1b      	ldr	r2, [pc, #108]	@ (8000544 <MX_I2C2_Init+0x7c>)
 80004d6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80004d8:	4b18      	ldr	r3, [pc, #96]	@ (800053c <MX_I2C2_Init+0x74>)
 80004da:	2200      	movs	r2, #0
 80004dc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80004de:	4b17      	ldr	r3, [pc, #92]	@ (800053c <MX_I2C2_Init+0x74>)
 80004e0:	2201      	movs	r2, #1
 80004e2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80004e4:	4b15      	ldr	r3, [pc, #84]	@ (800053c <MX_I2C2_Init+0x74>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80004ea:	4b14      	ldr	r3, [pc, #80]	@ (800053c <MX_I2C2_Init+0x74>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80004f0:	4b12      	ldr	r3, [pc, #72]	@ (800053c <MX_I2C2_Init+0x74>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80004f6:	4b11      	ldr	r3, [pc, #68]	@ (800053c <MX_I2C2_Init+0x74>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004fc:	4b0f      	ldr	r3, [pc, #60]	@ (800053c <MX_I2C2_Init+0x74>)
 80004fe:	2200      	movs	r2, #0
 8000500:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000502:	4b0e      	ldr	r3, [pc, #56]	@ (800053c <MX_I2C2_Init+0x74>)
 8000504:	0018      	movs	r0, r3
 8000506:	f000 ffd3 	bl	80014b0 <HAL_I2C_Init>
 800050a:	1e03      	subs	r3, r0, #0
 800050c:	d001      	beq.n	8000512 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800050e:	f000 f913 	bl	8000738 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000512:	4b0a      	ldr	r3, [pc, #40]	@ (800053c <MX_I2C2_Init+0x74>)
 8000514:	2100      	movs	r1, #0
 8000516:	0018      	movs	r0, r3
 8000518:	f001 f870 	bl	80015fc <HAL_I2CEx_ConfigAnalogFilter>
 800051c:	1e03      	subs	r3, r0, #0
 800051e:	d001      	beq.n	8000524 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000520:	f000 f90a 	bl	8000738 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000524:	4b05      	ldr	r3, [pc, #20]	@ (800053c <MX_I2C2_Init+0x74>)
 8000526:	2100      	movs	r1, #0
 8000528:	0018      	movs	r0, r3
 800052a:	f001 f8b3 	bl	8001694 <HAL_I2CEx_ConfigDigitalFilter>
 800052e:	1e03      	subs	r3, r0, #0
 8000530:	d001      	beq.n	8000536 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000532:	f000 f901 	bl	8000738 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000536:	46c0      	nop			@ (mov r8, r8)
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}
 800053c:	20000168 	.word	0x20000168
 8000540:	40005800 	.word	0x40005800
 8000544:	2000090e 	.word	0x2000090e

08000548 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800054c:	4b1b      	ldr	r3, [pc, #108]	@ (80005bc <MX_SPI2_Init+0x74>)
 800054e:	4a1c      	ldr	r2, [pc, #112]	@ (80005c0 <MX_SPI2_Init+0x78>)
 8000550:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000552:	4b1a      	ldr	r3, [pc, #104]	@ (80005bc <MX_SPI2_Init+0x74>)
 8000554:	2282      	movs	r2, #130	@ 0x82
 8000556:	0052      	lsls	r2, r2, #1
 8000558:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800055a:	4b18      	ldr	r3, [pc, #96]	@ (80005bc <MX_SPI2_Init+0x74>)
 800055c:	2200      	movs	r2, #0
 800055e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000560:	4b16      	ldr	r3, [pc, #88]	@ (80005bc <MX_SPI2_Init+0x74>)
 8000562:	22e0      	movs	r2, #224	@ 0xe0
 8000564:	00d2      	lsls	r2, r2, #3
 8000566:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000568:	4b14      	ldr	r3, [pc, #80]	@ (80005bc <MX_SPI2_Init+0x74>)
 800056a:	2200      	movs	r2, #0
 800056c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800056e:	4b13      	ldr	r3, [pc, #76]	@ (80005bc <MX_SPI2_Init+0x74>)
 8000570:	2200      	movs	r2, #0
 8000572:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000574:	4b11      	ldr	r3, [pc, #68]	@ (80005bc <MX_SPI2_Init+0x74>)
 8000576:	2280      	movs	r2, #128	@ 0x80
 8000578:	0092      	lsls	r2, r2, #2
 800057a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800057c:	4b0f      	ldr	r3, [pc, #60]	@ (80005bc <MX_SPI2_Init+0x74>)
 800057e:	2228      	movs	r2, #40	@ 0x28
 8000580:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000582:	4b0e      	ldr	r3, [pc, #56]	@ (80005bc <MX_SPI2_Init+0x74>)
 8000584:	2200      	movs	r2, #0
 8000586:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000588:	4b0c      	ldr	r3, [pc, #48]	@ (80005bc <MX_SPI2_Init+0x74>)
 800058a:	2200      	movs	r2, #0
 800058c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800058e:	4b0b      	ldr	r3, [pc, #44]	@ (80005bc <MX_SPI2_Init+0x74>)
 8000590:	2200      	movs	r2, #0
 8000592:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000594:	4b09      	ldr	r3, [pc, #36]	@ (80005bc <MX_SPI2_Init+0x74>)
 8000596:	2207      	movs	r2, #7
 8000598:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800059a:	4b08      	ldr	r3, [pc, #32]	@ (80005bc <MX_SPI2_Init+0x74>)
 800059c:	2200      	movs	r2, #0
 800059e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80005a0:	4b06      	ldr	r3, [pc, #24]	@ (80005bc <MX_SPI2_Init+0x74>)
 80005a2:	2208      	movs	r2, #8
 80005a4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80005a6:	4b05      	ldr	r3, [pc, #20]	@ (80005bc <MX_SPI2_Init+0x74>)
 80005a8:	0018      	movs	r0, r3
 80005aa:	f001 fdeb 	bl	8002184 <HAL_SPI_Init>
 80005ae:	1e03      	subs	r3, r0, #0
 80005b0:	d001      	beq.n	80005b6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80005b2:	f000 f8c1 	bl	8000738 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80005b6:	46c0      	nop			@ (mov r8, r8)
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	200001bc 	.word	0x200001bc
 80005c0:	40003800 	.word	0x40003800

080005c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80005c8:	4b14      	ldr	r3, [pc, #80]	@ (800061c <MX_USART1_UART_Init+0x58>)
 80005ca:	4a15      	ldr	r2, [pc, #84]	@ (8000620 <MX_USART1_UART_Init+0x5c>)
 80005cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80005ce:	4b13      	ldr	r3, [pc, #76]	@ (800061c <MX_USART1_UART_Init+0x58>)
 80005d0:	22e1      	movs	r2, #225	@ 0xe1
 80005d2:	0252      	lsls	r2, r2, #9
 80005d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80005d6:	4b11      	ldr	r3, [pc, #68]	@ (800061c <MX_USART1_UART_Init+0x58>)
 80005d8:	2200      	movs	r2, #0
 80005da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80005dc:	4b0f      	ldr	r3, [pc, #60]	@ (800061c <MX_USART1_UART_Init+0x58>)
 80005de:	2200      	movs	r2, #0
 80005e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80005e2:	4b0e      	ldr	r3, [pc, #56]	@ (800061c <MX_USART1_UART_Init+0x58>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80005e8:	4b0c      	ldr	r3, [pc, #48]	@ (800061c <MX_USART1_UART_Init+0x58>)
 80005ea:	220c      	movs	r2, #12
 80005ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005ee:	4b0b      	ldr	r3, [pc, #44]	@ (800061c <MX_USART1_UART_Init+0x58>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80005f4:	4b09      	ldr	r3, [pc, #36]	@ (800061c <MX_USART1_UART_Init+0x58>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005fa:	4b08      	ldr	r3, [pc, #32]	@ (800061c <MX_USART1_UART_Init+0x58>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000600:	4b06      	ldr	r3, [pc, #24]	@ (800061c <MX_USART1_UART_Init+0x58>)
 8000602:	2200      	movs	r2, #0
 8000604:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000606:	4b05      	ldr	r3, [pc, #20]	@ (800061c <MX_USART1_UART_Init+0x58>)
 8000608:	0018      	movs	r0, r3
 800060a:	f002 fcdb 	bl	8002fc4 <HAL_UART_Init>
 800060e:	1e03      	subs	r3, r0, #0
 8000610:	d001      	beq.n	8000616 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000612:	f000 f891 	bl	8000738 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000616:	46c0      	nop			@ (mov r8, r8)
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	20000220 	.word	0x20000220
 8000620:	40013800 	.word	0x40013800

08000624 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000624:	b590      	push	{r4, r7, lr}
 8000626:	b089      	sub	sp, #36	@ 0x24
 8000628:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062a:	240c      	movs	r4, #12
 800062c:	193b      	adds	r3, r7, r4
 800062e:	0018      	movs	r0, r3
 8000630:	2314      	movs	r3, #20
 8000632:	001a      	movs	r2, r3
 8000634:	2100      	movs	r1, #0
 8000636:	f003 f889 	bl	800374c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */

/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800063a:	4b3d      	ldr	r3, [pc, #244]	@ (8000730 <MX_GPIO_Init+0x10c>)
 800063c:	695a      	ldr	r2, [r3, #20]
 800063e:	4b3c      	ldr	r3, [pc, #240]	@ (8000730 <MX_GPIO_Init+0x10c>)
 8000640:	2180      	movs	r1, #128	@ 0x80
 8000642:	0289      	lsls	r1, r1, #10
 8000644:	430a      	orrs	r2, r1
 8000646:	615a      	str	r2, [r3, #20]
 8000648:	4b39      	ldr	r3, [pc, #228]	@ (8000730 <MX_GPIO_Init+0x10c>)
 800064a:	695a      	ldr	r2, [r3, #20]
 800064c:	2380      	movs	r3, #128	@ 0x80
 800064e:	029b      	lsls	r3, r3, #10
 8000650:	4013      	ands	r3, r2
 8000652:	60bb      	str	r3, [r7, #8]
 8000654:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000656:	4b36      	ldr	r3, [pc, #216]	@ (8000730 <MX_GPIO_Init+0x10c>)
 8000658:	695a      	ldr	r2, [r3, #20]
 800065a:	4b35      	ldr	r3, [pc, #212]	@ (8000730 <MX_GPIO_Init+0x10c>)
 800065c:	2180      	movs	r1, #128	@ 0x80
 800065e:	02c9      	lsls	r1, r1, #11
 8000660:	430a      	orrs	r2, r1
 8000662:	615a      	str	r2, [r3, #20]
 8000664:	4b32      	ldr	r3, [pc, #200]	@ (8000730 <MX_GPIO_Init+0x10c>)
 8000666:	695a      	ldr	r2, [r3, #20]
 8000668:	2380      	movs	r3, #128	@ 0x80
 800066a:	02db      	lsls	r3, r3, #11
 800066c:	4013      	ands	r3, r2
 800066e:	607b      	str	r3, [r7, #4]
 8000670:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RGB_R_Pin|RGB_G_Pin|RGB_B_Pin|Alerta_voltaje_min_Pin, GPIO_PIN_RESET);
 8000672:	2390      	movs	r3, #144	@ 0x90
 8000674:	05db      	lsls	r3, r3, #23
 8000676:	2200      	movs	r2, #0
 8000678:	2147      	movs	r1, #71	@ 0x47
 800067a:	0018      	movs	r0, r3
 800067c:	f000 fee0 	bl	8001440 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8000680:	2380      	movs	r3, #128	@ 0x80
 8000682:	015b      	lsls	r3, r3, #5
 8000684:	482b      	ldr	r0, [pc, #172]	@ (8000734 <MX_GPIO_Init+0x110>)
 8000686:	2200      	movs	r2, #0
 8000688:	0019      	movs	r1, r3
 800068a:	f000 fed9 	bl	8001440 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RGB_R_Pin RGB_G_Pin RGB_B_Pin Alerta_voltaje_min_Pin */
  GPIO_InitStruct.Pin = RGB_R_Pin|RGB_G_Pin|RGB_B_Pin|Alerta_voltaje_min_Pin;
 800068e:	193b      	adds	r3, r7, r4
 8000690:	2247      	movs	r2, #71	@ 0x47
 8000692:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000694:	193b      	adds	r3, r7, r4
 8000696:	2201      	movs	r2, #1
 8000698:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069a:	193b      	adds	r3, r7, r4
 800069c:	2200      	movs	r2, #0
 800069e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a0:	193b      	adds	r3, r7, r4
 80006a2:	2200      	movs	r2, #0
 80006a4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a6:	193a      	adds	r2, r7, r4
 80006a8:	2390      	movs	r3, #144	@ 0x90
 80006aa:	05db      	lsls	r3, r3, #23
 80006ac:	0011      	movs	r1, r2
 80006ae:	0018      	movs	r0, r3
 80006b0:	f000 fd56 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 80006b4:	0021      	movs	r1, r4
 80006b6:	187b      	adds	r3, r7, r1
 80006b8:	2280      	movs	r2, #128	@ 0x80
 80006ba:	0152      	lsls	r2, r2, #5
 80006bc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006be:	000c      	movs	r4, r1
 80006c0:	193b      	adds	r3, r7, r4
 80006c2:	2201      	movs	r2, #1
 80006c4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c6:	193b      	adds	r3, r7, r4
 80006c8:	2200      	movs	r2, #0
 80006ca:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006cc:	193b      	adds	r3, r7, r4
 80006ce:	2200      	movs	r2, #0
 80006d0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 80006d2:	193b      	adds	r3, r7, r4
 80006d4:	4a17      	ldr	r2, [pc, #92]	@ (8000734 <MX_GPIO_Init+0x110>)
 80006d6:	0019      	movs	r1, r3
 80006d8:	0010      	movs	r0, r2
 80006da:	f000 fd41 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pin : Motor_control_Pin */
  GPIO_InitStruct.Pin = Motor_control_Pin;
 80006de:	193b      	adds	r3, r7, r4
 80006e0:	2220      	movs	r2, #32
 80006e2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006e4:	193b      	adds	r3, r7, r4
 80006e6:	2202      	movs	r2, #2
 80006e8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ea:	193b      	adds	r3, r7, r4
 80006ec:	2200      	movs	r2, #0
 80006ee:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f0:	193b      	adds	r3, r7, r4
 80006f2:	2200      	movs	r2, #0
 80006f4:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80006f6:	193b      	adds	r3, r7, r4
 80006f8:	2201      	movs	r2, #1
 80006fa:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(Motor_control_GPIO_Port, &GPIO_InitStruct);
 80006fc:	193b      	adds	r3, r7, r4
 80006fe:	4a0d      	ldr	r2, [pc, #52]	@ (8000734 <MX_GPIO_Init+0x110>)
 8000700:	0019      	movs	r1, r3
 8000702:	0010      	movs	r0, r2
 8000704:	f000 fd2c 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pins : Boton_1_Pin Boton_2_Pin */
  GPIO_InitStruct.Pin = Boton_1_Pin|Boton_2_Pin;
 8000708:	0021      	movs	r1, r4
 800070a:	187b      	adds	r3, r7, r1
 800070c:	22c0      	movs	r2, #192	@ 0xc0
 800070e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000710:	187b      	adds	r3, r7, r1
 8000712:	2200      	movs	r2, #0
 8000714:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000716:	187b      	adds	r3, r7, r1
 8000718:	2200      	movs	r2, #0
 800071a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800071c:	187b      	adds	r3, r7, r1
 800071e:	4a05      	ldr	r2, [pc, #20]	@ (8000734 <MX_GPIO_Init+0x110>)
 8000720:	0019      	movs	r1, r3
 8000722:	0010      	movs	r0, r2
 8000724:	f000 fd1c 	bl	8001160 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000728:	46c0      	nop			@ (mov r8, r8)
 800072a:	46bd      	mov	sp, r7
 800072c:	b009      	add	sp, #36	@ 0x24
 800072e:	bd90      	pop	{r4, r7, pc}
 8000730:	40021000 	.word	0x40021000
 8000734:	48000400 	.word	0x48000400

08000738 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800073c:	b672      	cpsid	i
}
 800073e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000740:	46c0      	nop			@ (mov r8, r8)
 8000742:	e7fd      	b.n	8000740 <Error_Handler+0x8>

08000744 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800074a:	4b0f      	ldr	r3, [pc, #60]	@ (8000788 <HAL_MspInit+0x44>)
 800074c:	699a      	ldr	r2, [r3, #24]
 800074e:	4b0e      	ldr	r3, [pc, #56]	@ (8000788 <HAL_MspInit+0x44>)
 8000750:	2101      	movs	r1, #1
 8000752:	430a      	orrs	r2, r1
 8000754:	619a      	str	r2, [r3, #24]
 8000756:	4b0c      	ldr	r3, [pc, #48]	@ (8000788 <HAL_MspInit+0x44>)
 8000758:	699b      	ldr	r3, [r3, #24]
 800075a:	2201      	movs	r2, #1
 800075c:	4013      	ands	r3, r2
 800075e:	607b      	str	r3, [r7, #4]
 8000760:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000762:	4b09      	ldr	r3, [pc, #36]	@ (8000788 <HAL_MspInit+0x44>)
 8000764:	69da      	ldr	r2, [r3, #28]
 8000766:	4b08      	ldr	r3, [pc, #32]	@ (8000788 <HAL_MspInit+0x44>)
 8000768:	2180      	movs	r1, #128	@ 0x80
 800076a:	0549      	lsls	r1, r1, #21
 800076c:	430a      	orrs	r2, r1
 800076e:	61da      	str	r2, [r3, #28]
 8000770:	4b05      	ldr	r3, [pc, #20]	@ (8000788 <HAL_MspInit+0x44>)
 8000772:	69da      	ldr	r2, [r3, #28]
 8000774:	2380      	movs	r3, #128	@ 0x80
 8000776:	055b      	lsls	r3, r3, #21
 8000778:	4013      	ands	r3, r2
 800077a:	603b      	str	r3, [r7, #0]
 800077c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800077e:	46c0      	nop			@ (mov r8, r8)
 8000780:	46bd      	mov	sp, r7
 8000782:	b002      	add	sp, #8
 8000784:	bd80      	pop	{r7, pc}
 8000786:	46c0      	nop			@ (mov r8, r8)
 8000788:	40021000 	.word	0x40021000

0800078c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800078c:	b590      	push	{r4, r7, lr}
 800078e:	b08b      	sub	sp, #44	@ 0x2c
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000794:	2414      	movs	r4, #20
 8000796:	193b      	adds	r3, r7, r4
 8000798:	0018      	movs	r0, r3
 800079a:	2314      	movs	r3, #20
 800079c:	001a      	movs	r2, r3
 800079e:	2100      	movs	r1, #0
 80007a0:	f002 ffd4 	bl	800374c <memset>
  if(hadc->Instance==ADC1)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	4a19      	ldr	r2, [pc, #100]	@ (8000810 <HAL_ADC_MspInit+0x84>)
 80007aa:	4293      	cmp	r3, r2
 80007ac:	d12b      	bne.n	8000806 <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80007ae:	4b19      	ldr	r3, [pc, #100]	@ (8000814 <HAL_ADC_MspInit+0x88>)
 80007b0:	699a      	ldr	r2, [r3, #24]
 80007b2:	4b18      	ldr	r3, [pc, #96]	@ (8000814 <HAL_ADC_MspInit+0x88>)
 80007b4:	2180      	movs	r1, #128	@ 0x80
 80007b6:	0089      	lsls	r1, r1, #2
 80007b8:	430a      	orrs	r2, r1
 80007ba:	619a      	str	r2, [r3, #24]
 80007bc:	4b15      	ldr	r3, [pc, #84]	@ (8000814 <HAL_ADC_MspInit+0x88>)
 80007be:	699a      	ldr	r2, [r3, #24]
 80007c0:	2380      	movs	r3, #128	@ 0x80
 80007c2:	009b      	lsls	r3, r3, #2
 80007c4:	4013      	ands	r3, r2
 80007c6:	613b      	str	r3, [r7, #16]
 80007c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ca:	4b12      	ldr	r3, [pc, #72]	@ (8000814 <HAL_ADC_MspInit+0x88>)
 80007cc:	695a      	ldr	r2, [r3, #20]
 80007ce:	4b11      	ldr	r3, [pc, #68]	@ (8000814 <HAL_ADC_MspInit+0x88>)
 80007d0:	2180      	movs	r1, #128	@ 0x80
 80007d2:	0289      	lsls	r1, r1, #10
 80007d4:	430a      	orrs	r2, r1
 80007d6:	615a      	str	r2, [r3, #20]
 80007d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000814 <HAL_ADC_MspInit+0x88>)
 80007da:	695a      	ldr	r2, [r3, #20]
 80007dc:	2380      	movs	r3, #128	@ 0x80
 80007de:	029b      	lsls	r3, r3, #10
 80007e0:	4013      	ands	r3, r2
 80007e2:	60fb      	str	r3, [r7, #12]
 80007e4:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA3     ------> ADC_IN3
    PA4     ------> ADC_IN4
    */
    GPIO_InitStruct.Pin = Temperature_sensor_Pin|Voltage_measure_Pin;
 80007e6:	193b      	adds	r3, r7, r4
 80007e8:	2218      	movs	r2, #24
 80007ea:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007ec:	193b      	adds	r3, r7, r4
 80007ee:	2203      	movs	r2, #3
 80007f0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f2:	193b      	adds	r3, r7, r4
 80007f4:	2200      	movs	r2, #0
 80007f6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f8:	193a      	adds	r2, r7, r4
 80007fa:	2390      	movs	r3, #144	@ 0x90
 80007fc:	05db      	lsls	r3, r3, #23
 80007fe:	0011      	movs	r1, r2
 8000800:	0018      	movs	r0, r3
 8000802:	f000 fcad 	bl	8001160 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000806:	46c0      	nop			@ (mov r8, r8)
 8000808:	46bd      	mov	sp, r7
 800080a:	b00b      	add	sp, #44	@ 0x2c
 800080c:	bd90      	pop	{r4, r7, pc}
 800080e:	46c0      	nop			@ (mov r8, r8)
 8000810:	40012400 	.word	0x40012400
 8000814:	40021000 	.word	0x40021000

08000818 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000818:	b590      	push	{r4, r7, lr}
 800081a:	b08b      	sub	sp, #44	@ 0x2c
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000820:	2414      	movs	r4, #20
 8000822:	193b      	adds	r3, r7, r4
 8000824:	0018      	movs	r0, r3
 8000826:	2314      	movs	r3, #20
 8000828:	001a      	movs	r2, r3
 800082a:	2100      	movs	r1, #0
 800082c:	f002 ff8e 	bl	800374c <memset>
  if(hi2c->Instance==I2C2)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4a1c      	ldr	r2, [pc, #112]	@ (80008a8 <HAL_I2C_MspInit+0x90>)
 8000836:	4293      	cmp	r3, r2
 8000838:	d132      	bne.n	80008a0 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800083a:	4b1c      	ldr	r3, [pc, #112]	@ (80008ac <HAL_I2C_MspInit+0x94>)
 800083c:	695a      	ldr	r2, [r3, #20]
 800083e:	4b1b      	ldr	r3, [pc, #108]	@ (80008ac <HAL_I2C_MspInit+0x94>)
 8000840:	2180      	movs	r1, #128	@ 0x80
 8000842:	02c9      	lsls	r1, r1, #11
 8000844:	430a      	orrs	r2, r1
 8000846:	615a      	str	r2, [r3, #20]
 8000848:	4b18      	ldr	r3, [pc, #96]	@ (80008ac <HAL_I2C_MspInit+0x94>)
 800084a:	695a      	ldr	r2, [r3, #20]
 800084c:	2380      	movs	r3, #128	@ 0x80
 800084e:	02db      	lsls	r3, r3, #11
 8000850:	4013      	ands	r3, r2
 8000852:	613b      	str	r3, [r7, #16]
 8000854:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000856:	193b      	adds	r3, r7, r4
 8000858:	22c0      	movs	r2, #192	@ 0xc0
 800085a:	0112      	lsls	r2, r2, #4
 800085c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800085e:	0021      	movs	r1, r4
 8000860:	187b      	adds	r3, r7, r1
 8000862:	2212      	movs	r2, #18
 8000864:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000866:	187b      	adds	r3, r7, r1
 8000868:	2200      	movs	r2, #0
 800086a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800086c:	187b      	adds	r3, r7, r1
 800086e:	2203      	movs	r2, #3
 8000870:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C2;
 8000872:	187b      	adds	r3, r7, r1
 8000874:	2201      	movs	r2, #1
 8000876:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000878:	187b      	adds	r3, r7, r1
 800087a:	4a0d      	ldr	r2, [pc, #52]	@ (80008b0 <HAL_I2C_MspInit+0x98>)
 800087c:	0019      	movs	r1, r3
 800087e:	0010      	movs	r0, r2
 8000880:	f000 fc6e 	bl	8001160 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000884:	4b09      	ldr	r3, [pc, #36]	@ (80008ac <HAL_I2C_MspInit+0x94>)
 8000886:	69da      	ldr	r2, [r3, #28]
 8000888:	4b08      	ldr	r3, [pc, #32]	@ (80008ac <HAL_I2C_MspInit+0x94>)
 800088a:	2180      	movs	r1, #128	@ 0x80
 800088c:	03c9      	lsls	r1, r1, #15
 800088e:	430a      	orrs	r2, r1
 8000890:	61da      	str	r2, [r3, #28]
 8000892:	4b06      	ldr	r3, [pc, #24]	@ (80008ac <HAL_I2C_MspInit+0x94>)
 8000894:	69da      	ldr	r2, [r3, #28]
 8000896:	2380      	movs	r3, #128	@ 0x80
 8000898:	03db      	lsls	r3, r3, #15
 800089a:	4013      	ands	r3, r2
 800089c:	60fb      	str	r3, [r7, #12]
 800089e:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 80008a0:	46c0      	nop			@ (mov r8, r8)
 80008a2:	46bd      	mov	sp, r7
 80008a4:	b00b      	add	sp, #44	@ 0x2c
 80008a6:	bd90      	pop	{r4, r7, pc}
 80008a8:	40005800 	.word	0x40005800
 80008ac:	40021000 	.word	0x40021000
 80008b0:	48000400 	.word	0x48000400

080008b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80008b4:	b590      	push	{r4, r7, lr}
 80008b6:	b08b      	sub	sp, #44	@ 0x2c
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008bc:	2414      	movs	r4, #20
 80008be:	193b      	adds	r3, r7, r4
 80008c0:	0018      	movs	r0, r3
 80008c2:	2314      	movs	r3, #20
 80008c4:	001a      	movs	r2, r3
 80008c6:	2100      	movs	r1, #0
 80008c8:	f002 ff40 	bl	800374c <memset>
  if(hspi->Instance==SPI2)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4a1c      	ldr	r2, [pc, #112]	@ (8000944 <HAL_SPI_MspInit+0x90>)
 80008d2:	4293      	cmp	r3, r2
 80008d4:	d132      	bne.n	800093c <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80008d6:	4b1c      	ldr	r3, [pc, #112]	@ (8000948 <HAL_SPI_MspInit+0x94>)
 80008d8:	69da      	ldr	r2, [r3, #28]
 80008da:	4b1b      	ldr	r3, [pc, #108]	@ (8000948 <HAL_SPI_MspInit+0x94>)
 80008dc:	2180      	movs	r1, #128	@ 0x80
 80008de:	01c9      	lsls	r1, r1, #7
 80008e0:	430a      	orrs	r2, r1
 80008e2:	61da      	str	r2, [r3, #28]
 80008e4:	4b18      	ldr	r3, [pc, #96]	@ (8000948 <HAL_SPI_MspInit+0x94>)
 80008e6:	69da      	ldr	r2, [r3, #28]
 80008e8:	2380      	movs	r3, #128	@ 0x80
 80008ea:	01db      	lsls	r3, r3, #7
 80008ec:	4013      	ands	r3, r2
 80008ee:	613b      	str	r3, [r7, #16]
 80008f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008f2:	4b15      	ldr	r3, [pc, #84]	@ (8000948 <HAL_SPI_MspInit+0x94>)
 80008f4:	695a      	ldr	r2, [r3, #20]
 80008f6:	4b14      	ldr	r3, [pc, #80]	@ (8000948 <HAL_SPI_MspInit+0x94>)
 80008f8:	2180      	movs	r1, #128	@ 0x80
 80008fa:	02c9      	lsls	r1, r1, #11
 80008fc:	430a      	orrs	r2, r1
 80008fe:	615a      	str	r2, [r3, #20]
 8000900:	4b11      	ldr	r3, [pc, #68]	@ (8000948 <HAL_SPI_MspInit+0x94>)
 8000902:	695a      	ldr	r2, [r3, #20]
 8000904:	2380      	movs	r3, #128	@ 0x80
 8000906:	02db      	lsls	r3, r3, #11
 8000908:	4013      	ands	r3, r2
 800090a:	60fb      	str	r3, [r7, #12]
 800090c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800090e:	193b      	adds	r3, r7, r4
 8000910:	22e0      	movs	r2, #224	@ 0xe0
 8000912:	0212      	lsls	r2, r2, #8
 8000914:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000916:	0021      	movs	r1, r4
 8000918:	187b      	adds	r3, r7, r1
 800091a:	2202      	movs	r2, #2
 800091c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091e:	187b      	adds	r3, r7, r1
 8000920:	2200      	movs	r2, #0
 8000922:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000924:	187b      	adds	r3, r7, r1
 8000926:	2203      	movs	r2, #3
 8000928:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800092a:	187b      	adds	r3, r7, r1
 800092c:	2200      	movs	r2, #0
 800092e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000930:	187b      	adds	r3, r7, r1
 8000932:	4a06      	ldr	r2, [pc, #24]	@ (800094c <HAL_SPI_MspInit+0x98>)
 8000934:	0019      	movs	r1, r3
 8000936:	0010      	movs	r0, r2
 8000938:	f000 fc12 	bl	8001160 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 800093c:	46c0      	nop			@ (mov r8, r8)
 800093e:	46bd      	mov	sp, r7
 8000940:	b00b      	add	sp, #44	@ 0x2c
 8000942:	bd90      	pop	{r4, r7, pc}
 8000944:	40003800 	.word	0x40003800
 8000948:	40021000 	.word	0x40021000
 800094c:	48000400 	.word	0x48000400

08000950 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000950:	b590      	push	{r4, r7, lr}
 8000952:	b08b      	sub	sp, #44	@ 0x2c
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000958:	2414      	movs	r4, #20
 800095a:	193b      	adds	r3, r7, r4
 800095c:	0018      	movs	r0, r3
 800095e:	2314      	movs	r3, #20
 8000960:	001a      	movs	r2, r3
 8000962:	2100      	movs	r1, #0
 8000964:	f002 fef2 	bl	800374c <memset>
  if(huart->Instance==USART1)
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a1d      	ldr	r2, [pc, #116]	@ (80009e4 <HAL_UART_MspInit+0x94>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d133      	bne.n	80009da <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000972:	4b1d      	ldr	r3, [pc, #116]	@ (80009e8 <HAL_UART_MspInit+0x98>)
 8000974:	699a      	ldr	r2, [r3, #24]
 8000976:	4b1c      	ldr	r3, [pc, #112]	@ (80009e8 <HAL_UART_MspInit+0x98>)
 8000978:	2180      	movs	r1, #128	@ 0x80
 800097a:	01c9      	lsls	r1, r1, #7
 800097c:	430a      	orrs	r2, r1
 800097e:	619a      	str	r2, [r3, #24]
 8000980:	4b19      	ldr	r3, [pc, #100]	@ (80009e8 <HAL_UART_MspInit+0x98>)
 8000982:	699a      	ldr	r2, [r3, #24]
 8000984:	2380      	movs	r3, #128	@ 0x80
 8000986:	01db      	lsls	r3, r3, #7
 8000988:	4013      	ands	r3, r2
 800098a:	613b      	str	r3, [r7, #16]
 800098c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800098e:	4b16      	ldr	r3, [pc, #88]	@ (80009e8 <HAL_UART_MspInit+0x98>)
 8000990:	695a      	ldr	r2, [r3, #20]
 8000992:	4b15      	ldr	r3, [pc, #84]	@ (80009e8 <HAL_UART_MspInit+0x98>)
 8000994:	2180      	movs	r1, #128	@ 0x80
 8000996:	0289      	lsls	r1, r1, #10
 8000998:	430a      	orrs	r2, r1
 800099a:	615a      	str	r2, [r3, #20]
 800099c:	4b12      	ldr	r3, [pc, #72]	@ (80009e8 <HAL_UART_MspInit+0x98>)
 800099e:	695a      	ldr	r2, [r3, #20]
 80009a0:	2380      	movs	r3, #128	@ 0x80
 80009a2:	029b      	lsls	r3, r3, #10
 80009a4:	4013      	ands	r3, r2
 80009a6:	60fb      	str	r3, [r7, #12]
 80009a8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80009aa:	193b      	adds	r3, r7, r4
 80009ac:	22c0      	movs	r2, #192	@ 0xc0
 80009ae:	00d2      	lsls	r2, r2, #3
 80009b0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b2:	0021      	movs	r1, r4
 80009b4:	187b      	adds	r3, r7, r1
 80009b6:	2202      	movs	r2, #2
 80009b8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ba:	187b      	adds	r3, r7, r1
 80009bc:	2200      	movs	r2, #0
 80009be:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009c0:	187b      	adds	r3, r7, r1
 80009c2:	2203      	movs	r2, #3
 80009c4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80009c6:	187b      	adds	r3, r7, r1
 80009c8:	2201      	movs	r2, #1
 80009ca:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009cc:	187a      	adds	r2, r7, r1
 80009ce:	2390      	movs	r3, #144	@ 0x90
 80009d0:	05db      	lsls	r3, r3, #23
 80009d2:	0011      	movs	r1, r2
 80009d4:	0018      	movs	r0, r3
 80009d6:	f000 fbc3 	bl	8001160 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80009da:	46c0      	nop			@ (mov r8, r8)
 80009dc:	46bd      	mov	sp, r7
 80009de:	b00b      	add	sp, #44	@ 0x2c
 80009e0:	bd90      	pop	{r4, r7, pc}
 80009e2:	46c0      	nop			@ (mov r8, r8)
 80009e4:	40013800 	.word	0x40013800
 80009e8:	40021000 	.word	0x40021000

080009ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009f0:	46c0      	nop			@ (mov r8, r8)
 80009f2:	e7fd      	b.n	80009f0 <NMI_Handler+0x4>

080009f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009f8:	46c0      	nop			@ (mov r8, r8)
 80009fa:	e7fd      	b.n	80009f8 <HardFault_Handler+0x4>

080009fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a00:	46c0      	nop			@ (mov r8, r8)
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}

08000a06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a06:	b580      	push	{r7, lr}
 8000a08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a0a:	46c0      	nop			@ (mov r8, r8)
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}

08000a10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a14:	f000 f87a 	bl	8000b0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a18:	46c0      	nop			@ (mov r8, r8)
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}

08000a1e <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a1e:	b580      	push	{r7, lr}
 8000a20:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000a22:	46c0      	nop			@ (mov r8, r8)
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}

08000a28 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a28:	480d      	ldr	r0, [pc, #52]	@ (8000a60 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a2a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a2c:	f7ff fff7 	bl	8000a1e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a30:	480c      	ldr	r0, [pc, #48]	@ (8000a64 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a32:	490d      	ldr	r1, [pc, #52]	@ (8000a68 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a34:	4a0d      	ldr	r2, [pc, #52]	@ (8000a6c <LoopForever+0xe>)
  movs r3, #0
 8000a36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a38:	e002      	b.n	8000a40 <LoopCopyDataInit>

08000a3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a3e:	3304      	adds	r3, #4

08000a40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a44:	d3f9      	bcc.n	8000a3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a46:	4a0a      	ldr	r2, [pc, #40]	@ (8000a70 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a48:	4c0a      	ldr	r4, [pc, #40]	@ (8000a74 <LoopForever+0x16>)
  movs r3, #0
 8000a4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a4c:	e001      	b.n	8000a52 <LoopFillZerobss>

08000a4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a50:	3204      	adds	r2, #4

08000a52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a54:	d3fb      	bcc.n	8000a4e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a56:	f002 fe81 	bl	800375c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a5a:	f7ff fc2f 	bl	80002bc <main>

08000a5e <LoopForever>:

LoopForever:
    b LoopForever
 8000a5e:	e7fe      	b.n	8000a5e <LoopForever>
  ldr   r0, =_estack
 8000a60:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000a64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a68:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000a6c:	080037fc 	.word	0x080037fc
  ldr r2, =_sbss
 8000a70:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000a74:	200002ac 	.word	0x200002ac

08000a78 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a78:	e7fe      	b.n	8000a78 <ADC1_IRQHandler>
	...

08000a7c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a80:	4b07      	ldr	r3, [pc, #28]	@ (8000aa0 <HAL_Init+0x24>)
 8000a82:	681a      	ldr	r2, [r3, #0]
 8000a84:	4b06      	ldr	r3, [pc, #24]	@ (8000aa0 <HAL_Init+0x24>)
 8000a86:	2110      	movs	r1, #16
 8000a88:	430a      	orrs	r2, r1
 8000a8a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000a8c:	2003      	movs	r0, #3
 8000a8e:	f000 f809 	bl	8000aa4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a92:	f7ff fe57 	bl	8000744 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a96:	2300      	movs	r3, #0
}
 8000a98:	0018      	movs	r0, r3
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	46c0      	nop			@ (mov r8, r8)
 8000aa0:	40022000 	.word	0x40022000

08000aa4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000aa4:	b590      	push	{r4, r7, lr}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000aac:	4b14      	ldr	r3, [pc, #80]	@ (8000b00 <HAL_InitTick+0x5c>)
 8000aae:	681c      	ldr	r4, [r3, #0]
 8000ab0:	4b14      	ldr	r3, [pc, #80]	@ (8000b04 <HAL_InitTick+0x60>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	0019      	movs	r1, r3
 8000ab6:	23fa      	movs	r3, #250	@ 0xfa
 8000ab8:	0098      	lsls	r0, r3, #2
 8000aba:	f7ff fb25 	bl	8000108 <__udivsi3>
 8000abe:	0003      	movs	r3, r0
 8000ac0:	0019      	movs	r1, r3
 8000ac2:	0020      	movs	r0, r4
 8000ac4:	f7ff fb20 	bl	8000108 <__udivsi3>
 8000ac8:	0003      	movs	r3, r0
 8000aca:	0018      	movs	r0, r3
 8000acc:	f000 fb3b 	bl	8001146 <HAL_SYSTICK_Config>
 8000ad0:	1e03      	subs	r3, r0, #0
 8000ad2:	d001      	beq.n	8000ad8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	e00f      	b.n	8000af8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	2b03      	cmp	r3, #3
 8000adc:	d80b      	bhi.n	8000af6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ade:	6879      	ldr	r1, [r7, #4]
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	425b      	negs	r3, r3
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	0018      	movs	r0, r3
 8000ae8:	f000 fb18 	bl	800111c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000aec:	4b06      	ldr	r3, [pc, #24]	@ (8000b08 <HAL_InitTick+0x64>)
 8000aee:	687a      	ldr	r2, [r7, #4]
 8000af0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000af2:	2300      	movs	r3, #0
 8000af4:	e000      	b.n	8000af8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000af6:	2301      	movs	r3, #1
}
 8000af8:	0018      	movs	r0, r3
 8000afa:	46bd      	mov	sp, r7
 8000afc:	b003      	add	sp, #12
 8000afe:	bd90      	pop	{r4, r7, pc}
 8000b00:	20000000 	.word	0x20000000
 8000b04:	20000008 	.word	0x20000008
 8000b08:	20000004 	.word	0x20000004

08000b0c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b10:	4b05      	ldr	r3, [pc, #20]	@ (8000b28 <HAL_IncTick+0x1c>)
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	001a      	movs	r2, r3
 8000b16:	4b05      	ldr	r3, [pc, #20]	@ (8000b2c <HAL_IncTick+0x20>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	18d2      	adds	r2, r2, r3
 8000b1c:	4b03      	ldr	r3, [pc, #12]	@ (8000b2c <HAL_IncTick+0x20>)
 8000b1e:	601a      	str	r2, [r3, #0]
}
 8000b20:	46c0      	nop			@ (mov r8, r8)
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	46c0      	nop			@ (mov r8, r8)
 8000b28:	20000008 	.word	0x20000008
 8000b2c:	200002a8 	.word	0x200002a8

08000b30 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  return uwTick;
 8000b34:	4b02      	ldr	r3, [pc, #8]	@ (8000b40 <HAL_GetTick+0x10>)
 8000b36:	681b      	ldr	r3, [r3, #0]
}
 8000b38:	0018      	movs	r0, r3
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	46c0      	nop			@ (mov r8, r8)
 8000b40:	200002a8 	.word	0x200002a8

08000b44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b084      	sub	sp, #16
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b4c:	f7ff fff0 	bl	8000b30 <HAL_GetTick>
 8000b50:	0003      	movs	r3, r0
 8000b52:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	3301      	adds	r3, #1
 8000b5c:	d005      	beq.n	8000b6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b88 <HAL_Delay+0x44>)
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	001a      	movs	r2, r3
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	189b      	adds	r3, r3, r2
 8000b68:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000b6a:	46c0      	nop			@ (mov r8, r8)
 8000b6c:	f7ff ffe0 	bl	8000b30 <HAL_GetTick>
 8000b70:	0002      	movs	r2, r0
 8000b72:	68bb      	ldr	r3, [r7, #8]
 8000b74:	1ad3      	subs	r3, r2, r3
 8000b76:	68fa      	ldr	r2, [r7, #12]
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	d8f7      	bhi.n	8000b6c <HAL_Delay+0x28>
  {
  }
}
 8000b7c:	46c0      	nop			@ (mov r8, r8)
 8000b7e:	46c0      	nop			@ (mov r8, r8)
 8000b80:	46bd      	mov	sp, r7
 8000b82:	b004      	add	sp, #16
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	46c0      	nop			@ (mov r8, r8)
 8000b88:	20000008 	.word	0x20000008

08000b8c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b084      	sub	sp, #16
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b94:	230f      	movs	r3, #15
 8000b96:	18fb      	adds	r3, r7, r3
 8000b98:	2200      	movs	r2, #0
 8000b9a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d101      	bne.n	8000baa <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	e125      	b.n	8000df6 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d10a      	bne.n	8000bc8 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	2234      	movs	r2, #52	@ 0x34
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	0018      	movs	r0, r3
 8000bc4:	f7ff fde2 	bl	800078c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000bcc:	2210      	movs	r2, #16
 8000bce:	4013      	ands	r3, r2
 8000bd0:	d000      	beq.n	8000bd4 <HAL_ADC_Init+0x48>
 8000bd2:	e103      	b.n	8000ddc <HAL_ADC_Init+0x250>
 8000bd4:	230f      	movs	r3, #15
 8000bd6:	18fb      	adds	r3, r7, r3
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d000      	beq.n	8000be0 <HAL_ADC_Init+0x54>
 8000bde:	e0fd      	b.n	8000ddc <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	689b      	ldr	r3, [r3, #8]
 8000be6:	2204      	movs	r2, #4
 8000be8:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000bea:	d000      	beq.n	8000bee <HAL_ADC_Init+0x62>
 8000bec:	e0f6      	b.n	8000ddc <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000bf2:	4a83      	ldr	r2, [pc, #524]	@ (8000e00 <HAL_ADC_Init+0x274>)
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	2202      	movs	r2, #2
 8000bf8:	431a      	orrs	r2, r3
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	689b      	ldr	r3, [r3, #8]
 8000c04:	2203      	movs	r2, #3
 8000c06:	4013      	ands	r3, r2
 8000c08:	2b01      	cmp	r3, #1
 8000c0a:	d112      	bne.n	8000c32 <HAL_ADC_Init+0xa6>
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	2201      	movs	r2, #1
 8000c14:	4013      	ands	r3, r2
 8000c16:	2b01      	cmp	r3, #1
 8000c18:	d009      	beq.n	8000c2e <HAL_ADC_Init+0xa2>
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	68da      	ldr	r2, [r3, #12]
 8000c20:	2380      	movs	r3, #128	@ 0x80
 8000c22:	021b      	lsls	r3, r3, #8
 8000c24:	401a      	ands	r2, r3
 8000c26:	2380      	movs	r3, #128	@ 0x80
 8000c28:	021b      	lsls	r3, r3, #8
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	d101      	bne.n	8000c32 <HAL_ADC_Init+0xa6>
 8000c2e:	2301      	movs	r3, #1
 8000c30:	e000      	b.n	8000c34 <HAL_ADC_Init+0xa8>
 8000c32:	2300      	movs	r3, #0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d116      	bne.n	8000c66 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	68db      	ldr	r3, [r3, #12]
 8000c3e:	2218      	movs	r2, #24
 8000c40:	4393      	bics	r3, r2
 8000c42:	0019      	movs	r1, r3
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	689a      	ldr	r2, [r3, #8]
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	430a      	orrs	r2, r1
 8000c4e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	691b      	ldr	r3, [r3, #16]
 8000c56:	009b      	lsls	r3, r3, #2
 8000c58:	0899      	lsrs	r1, r3, #2
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	685a      	ldr	r2, [r3, #4]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	430a      	orrs	r2, r1
 8000c64:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	68da      	ldr	r2, [r3, #12]
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4964      	ldr	r1, [pc, #400]	@ (8000e04 <HAL_ADC_Init+0x278>)
 8000c72:	400a      	ands	r2, r1
 8000c74:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	7e1b      	ldrb	r3, [r3, #24]
 8000c7a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	7e5b      	ldrb	r3, [r3, #25]
 8000c80:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000c82:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	7e9b      	ldrb	r3, [r3, #26]
 8000c88:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000c8a:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c90:	2b01      	cmp	r3, #1
 8000c92:	d002      	beq.n	8000c9a <HAL_ADC_Init+0x10e>
 8000c94:	2380      	movs	r3, #128	@ 0x80
 8000c96:	015b      	lsls	r3, r3, #5
 8000c98:	e000      	b.n	8000c9c <HAL_ADC_Init+0x110>
 8000c9a:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000c9c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000ca2:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	691b      	ldr	r3, [r3, #16]
 8000ca8:	2b02      	cmp	r3, #2
 8000caa:	d101      	bne.n	8000cb0 <HAL_ADC_Init+0x124>
 8000cac:	2304      	movs	r3, #4
 8000cae:	e000      	b.n	8000cb2 <HAL_ADC_Init+0x126>
 8000cb0:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8000cb2:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	2124      	movs	r1, #36	@ 0x24
 8000cb8:	5c5b      	ldrb	r3, [r3, r1]
 8000cba:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000cbc:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000cbe:	68ba      	ldr	r2, [r7, #8]
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	7edb      	ldrb	r3, [r3, #27]
 8000cc8:	2b01      	cmp	r3, #1
 8000cca:	d115      	bne.n	8000cf8 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	7e9b      	ldrb	r3, [r3, #26]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d105      	bne.n	8000ce0 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000cd4:	68bb      	ldr	r3, [r7, #8]
 8000cd6:	2280      	movs	r2, #128	@ 0x80
 8000cd8:	0252      	lsls	r2, r2, #9
 8000cda:	4313      	orrs	r3, r2
 8000cdc:	60bb      	str	r3, [r7, #8]
 8000cde:	e00b      	b.n	8000cf8 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ce4:	2220      	movs	r2, #32
 8000ce6:	431a      	orrs	r2, r3
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	431a      	orrs	r2, r3
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	69da      	ldr	r2, [r3, #28]
 8000cfc:	23c2      	movs	r3, #194	@ 0xc2
 8000cfe:	33ff      	adds	r3, #255	@ 0xff
 8000d00:	429a      	cmp	r2, r3
 8000d02:	d007      	beq.n	8000d14 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	68ba      	ldr	r2, [r7, #8]
 8000d10:	4313      	orrs	r3, r2
 8000d12:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	68d9      	ldr	r1, [r3, #12]
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	68ba      	ldr	r2, [r7, #8]
 8000d20:	430a      	orrs	r2, r1
 8000d22:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000d28:	2380      	movs	r3, #128	@ 0x80
 8000d2a:	055b      	lsls	r3, r3, #21
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d01b      	beq.n	8000d68 <HAL_ADC_Init+0x1dc>
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d34:	2b01      	cmp	r3, #1
 8000d36:	d017      	beq.n	8000d68 <HAL_ADC_Init+0x1dc>
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d3c:	2b02      	cmp	r3, #2
 8000d3e:	d013      	beq.n	8000d68 <HAL_ADC_Init+0x1dc>
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d44:	2b03      	cmp	r3, #3
 8000d46:	d00f      	beq.n	8000d68 <HAL_ADC_Init+0x1dc>
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d4c:	2b04      	cmp	r3, #4
 8000d4e:	d00b      	beq.n	8000d68 <HAL_ADC_Init+0x1dc>
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d54:	2b05      	cmp	r3, #5
 8000d56:	d007      	beq.n	8000d68 <HAL_ADC_Init+0x1dc>
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d5c:	2b06      	cmp	r3, #6
 8000d5e:	d003      	beq.n	8000d68 <HAL_ADC_Init+0x1dc>
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d64:	2b07      	cmp	r3, #7
 8000d66:	d112      	bne.n	8000d8e <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	695a      	ldr	r2, [r3, #20]
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	2107      	movs	r1, #7
 8000d74:	438a      	bics	r2, r1
 8000d76:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	6959      	ldr	r1, [r3, #20]
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d82:	2207      	movs	r2, #7
 8000d84:	401a      	ands	r2, r3
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	430a      	orrs	r2, r1
 8000d8c:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	68db      	ldr	r3, [r3, #12]
 8000d94:	4a1c      	ldr	r2, [pc, #112]	@ (8000e08 <HAL_ADC_Init+0x27c>)
 8000d96:	4013      	ands	r3, r2
 8000d98:	68ba      	ldr	r2, [r7, #8]
 8000d9a:	429a      	cmp	r2, r3
 8000d9c:	d10b      	bne.n	8000db6 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	2200      	movs	r2, #0
 8000da2:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000da8:	2203      	movs	r2, #3
 8000daa:	4393      	bics	r3, r2
 8000dac:	2201      	movs	r2, #1
 8000dae:	431a      	orrs	r2, r3
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000db4:	e01c      	b.n	8000df0 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000dba:	2212      	movs	r2, #18
 8000dbc:	4393      	bics	r3, r2
 8000dbe:	2210      	movs	r2, #16
 8000dc0:	431a      	orrs	r2, r3
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000dca:	2201      	movs	r2, #1
 8000dcc:	431a      	orrs	r2, r3
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8000dd2:	230f      	movs	r3, #15
 8000dd4:	18fb      	adds	r3, r7, r3
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000dda:	e009      	b.n	8000df0 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000de0:	2210      	movs	r2, #16
 8000de2:	431a      	orrs	r2, r3
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	639a      	str	r2, [r3, #56]	@ 0x38
        
    tmp_hal_status = HAL_ERROR;
 8000de8:	230f      	movs	r3, #15
 8000dea:	18fb      	adds	r3, r7, r3
 8000dec:	2201      	movs	r2, #1
 8000dee:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000df0:	230f      	movs	r3, #15
 8000df2:	18fb      	adds	r3, r7, r3
 8000df4:	781b      	ldrb	r3, [r3, #0]
}
 8000df6:	0018      	movs	r0, r3
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	b004      	add	sp, #16
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	46c0      	nop			@ (mov r8, r8)
 8000e00:	fffffefd 	.word	0xfffffefd
 8000e04:	fffe0219 	.word	0xfffe0219
 8000e08:	833fffe7 	.word	0x833fffe7

08000e0c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e16:	230f      	movs	r3, #15
 8000e18:	18fb      	adds	r3, r7, r3
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000e26:	2380      	movs	r3, #128	@ 0x80
 8000e28:	055b      	lsls	r3, r3, #21
 8000e2a:	429a      	cmp	r2, r3
 8000e2c:	d011      	beq.n	8000e52 <HAL_ADC_ConfigChannel+0x46>
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e32:	2b01      	cmp	r3, #1
 8000e34:	d00d      	beq.n	8000e52 <HAL_ADC_ConfigChannel+0x46>
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e3a:	2b02      	cmp	r3, #2
 8000e3c:	d009      	beq.n	8000e52 <HAL_ADC_ConfigChannel+0x46>
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e42:	2b03      	cmp	r3, #3
 8000e44:	d005      	beq.n	8000e52 <HAL_ADC_ConfigChannel+0x46>
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e4a:	2b04      	cmp	r3, #4
 8000e4c:	d001      	beq.n	8000e52 <HAL_ADC_ConfigChannel+0x46>
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	2234      	movs	r2, #52	@ 0x34
 8000e56:	5c9b      	ldrb	r3, [r3, r2]
 8000e58:	2b01      	cmp	r3, #1
 8000e5a:	d101      	bne.n	8000e60 <HAL_ADC_ConfigChannel+0x54>
 8000e5c:	2302      	movs	r3, #2
 8000e5e:	e0bb      	b.n	8000fd8 <HAL_ADC_ConfigChannel+0x1cc>
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2234      	movs	r2, #52	@ 0x34
 8000e64:	2101      	movs	r1, #1
 8000e66:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	689b      	ldr	r3, [r3, #8]
 8000e6e:	2204      	movs	r2, #4
 8000e70:	4013      	ands	r3, r2
 8000e72:	d000      	beq.n	8000e76 <HAL_ADC_ConfigChannel+0x6a>
 8000e74:	e09f      	b.n	8000fb6 <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	4a59      	ldr	r2, [pc, #356]	@ (8000fe0 <HAL_ADC_ConfigChannel+0x1d4>)
 8000e7c:	4293      	cmp	r3, r2
 8000e7e:	d100      	bne.n	8000e82 <HAL_ADC_ConfigChannel+0x76>
 8000e80:	e077      	b.n	8000f72 <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	409a      	lsls	r2, r3
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	430a      	orrs	r2, r1
 8000e96:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000e9c:	2380      	movs	r3, #128	@ 0x80
 8000e9e:	055b      	lsls	r3, r3, #21
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d037      	beq.n	8000f14 <HAL_ADC_ConfigChannel+0x108>
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d033      	beq.n	8000f14 <HAL_ADC_ConfigChannel+0x108>
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000eb0:	2b02      	cmp	r3, #2
 8000eb2:	d02f      	beq.n	8000f14 <HAL_ADC_ConfigChannel+0x108>
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000eb8:	2b03      	cmp	r3, #3
 8000eba:	d02b      	beq.n	8000f14 <HAL_ADC_ConfigChannel+0x108>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ec0:	2b04      	cmp	r3, #4
 8000ec2:	d027      	beq.n	8000f14 <HAL_ADC_ConfigChannel+0x108>
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ec8:	2b05      	cmp	r3, #5
 8000eca:	d023      	beq.n	8000f14 <HAL_ADC_ConfigChannel+0x108>
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ed0:	2b06      	cmp	r3, #6
 8000ed2:	d01f      	beq.n	8000f14 <HAL_ADC_ConfigChannel+0x108>
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ed8:	2b07      	cmp	r3, #7
 8000eda:	d01b      	beq.n	8000f14 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	689a      	ldr	r2, [r3, #8]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	695b      	ldr	r3, [r3, #20]
 8000ee6:	2107      	movs	r1, #7
 8000ee8:	400b      	ands	r3, r1
 8000eea:	429a      	cmp	r2, r3
 8000eec:	d012      	beq.n	8000f14 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	695a      	ldr	r2, [r3, #20]
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	2107      	movs	r1, #7
 8000efa:	438a      	bics	r2, r1
 8000efc:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	6959      	ldr	r1, [r3, #20]
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	689b      	ldr	r3, [r3, #8]
 8000f08:	2207      	movs	r2, #7
 8000f0a:	401a      	ands	r2, r3
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	430a      	orrs	r2, r1
 8000f12:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	2b10      	cmp	r3, #16
 8000f1a:	d003      	beq.n	8000f24 <HAL_ADC_ConfigChannel+0x118>
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	2b11      	cmp	r3, #17
 8000f22:	d152      	bne.n	8000fca <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000f24:	4b2f      	ldr	r3, [pc, #188]	@ (8000fe4 <HAL_ADC_ConfigChannel+0x1d8>)
 8000f26:	6819      	ldr	r1, [r3, #0]
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	2b10      	cmp	r3, #16
 8000f2e:	d102      	bne.n	8000f36 <HAL_ADC_ConfigChannel+0x12a>
 8000f30:	2380      	movs	r3, #128	@ 0x80
 8000f32:	041b      	lsls	r3, r3, #16
 8000f34:	e001      	b.n	8000f3a <HAL_ADC_ConfigChannel+0x12e>
 8000f36:	2380      	movs	r3, #128	@ 0x80
 8000f38:	03db      	lsls	r3, r3, #15
 8000f3a:	4a2a      	ldr	r2, [pc, #168]	@ (8000fe4 <HAL_ADC_ConfigChannel+0x1d8>)
 8000f3c:	430b      	orrs	r3, r1
 8000f3e:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2b10      	cmp	r3, #16
 8000f46:	d140      	bne.n	8000fca <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000f48:	4b27      	ldr	r3, [pc, #156]	@ (8000fe8 <HAL_ADC_ConfigChannel+0x1dc>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4927      	ldr	r1, [pc, #156]	@ (8000fec <HAL_ADC_ConfigChannel+0x1e0>)
 8000f4e:	0018      	movs	r0, r3
 8000f50:	f7ff f8da 	bl	8000108 <__udivsi3>
 8000f54:	0003      	movs	r3, r0
 8000f56:	001a      	movs	r2, r3
 8000f58:	0013      	movs	r3, r2
 8000f5a:	009b      	lsls	r3, r3, #2
 8000f5c:	189b      	adds	r3, r3, r2
 8000f5e:	005b      	lsls	r3, r3, #1
 8000f60:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f62:	e002      	b.n	8000f6a <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	3b01      	subs	r3, #1
 8000f68:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f6a:	68bb      	ldr	r3, [r7, #8]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d1f9      	bne.n	8000f64 <HAL_ADC_ConfigChannel+0x158>
 8000f70:	e02b      	b.n	8000fca <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	2101      	movs	r1, #1
 8000f7e:	4099      	lsls	r1, r3
 8000f80:	000b      	movs	r3, r1
 8000f82:	43d9      	mvns	r1, r3
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	400a      	ands	r2, r1
 8000f8a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	2b10      	cmp	r3, #16
 8000f92:	d003      	beq.n	8000f9c <HAL_ADC_ConfigChannel+0x190>
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	2b11      	cmp	r3, #17
 8000f9a:	d116      	bne.n	8000fca <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000f9c:	4b11      	ldr	r3, [pc, #68]	@ (8000fe4 <HAL_ADC_ConfigChannel+0x1d8>)
 8000f9e:	6819      	ldr	r1, [r3, #0]
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	2b10      	cmp	r3, #16
 8000fa6:	d101      	bne.n	8000fac <HAL_ADC_ConfigChannel+0x1a0>
 8000fa8:	4a11      	ldr	r2, [pc, #68]	@ (8000ff0 <HAL_ADC_ConfigChannel+0x1e4>)
 8000faa:	e000      	b.n	8000fae <HAL_ADC_ConfigChannel+0x1a2>
 8000fac:	4a11      	ldr	r2, [pc, #68]	@ (8000ff4 <HAL_ADC_ConfigChannel+0x1e8>)
 8000fae:	4b0d      	ldr	r3, [pc, #52]	@ (8000fe4 <HAL_ADC_ConfigChannel+0x1d8>)
 8000fb0:	400a      	ands	r2, r1
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	e009      	b.n	8000fca <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000fba:	2220      	movs	r2, #32
 8000fbc:	431a      	orrs	r2, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 8000fc2:	230f      	movs	r3, #15
 8000fc4:	18fb      	adds	r3, r7, r3
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2234      	movs	r2, #52	@ 0x34
 8000fce:	2100      	movs	r1, #0
 8000fd0:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8000fd2:	230f      	movs	r3, #15
 8000fd4:	18fb      	adds	r3, r7, r3
 8000fd6:	781b      	ldrb	r3, [r3, #0]
}
 8000fd8:	0018      	movs	r0, r3
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	b004      	add	sp, #16
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	00001001 	.word	0x00001001
 8000fe4:	40012708 	.word	0x40012708
 8000fe8:	20000000 	.word	0x20000000
 8000fec:	000f4240 	.word	0x000f4240
 8000ff0:	ff7fffff 	.word	0xff7fffff
 8000ff4:	ffbfffff 	.word	0xffbfffff

08000ff8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ff8:	b590      	push	{r4, r7, lr}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	0002      	movs	r2, r0
 8001000:	6039      	str	r1, [r7, #0]
 8001002:	1dfb      	adds	r3, r7, #7
 8001004:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001006:	1dfb      	adds	r3, r7, #7
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	2b7f      	cmp	r3, #127	@ 0x7f
 800100c:	d828      	bhi.n	8001060 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800100e:	4a2f      	ldr	r2, [pc, #188]	@ (80010cc <__NVIC_SetPriority+0xd4>)
 8001010:	1dfb      	adds	r3, r7, #7
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	b25b      	sxtb	r3, r3
 8001016:	089b      	lsrs	r3, r3, #2
 8001018:	33c0      	adds	r3, #192	@ 0xc0
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	589b      	ldr	r3, [r3, r2]
 800101e:	1dfa      	adds	r2, r7, #7
 8001020:	7812      	ldrb	r2, [r2, #0]
 8001022:	0011      	movs	r1, r2
 8001024:	2203      	movs	r2, #3
 8001026:	400a      	ands	r2, r1
 8001028:	00d2      	lsls	r2, r2, #3
 800102a:	21ff      	movs	r1, #255	@ 0xff
 800102c:	4091      	lsls	r1, r2
 800102e:	000a      	movs	r2, r1
 8001030:	43d2      	mvns	r2, r2
 8001032:	401a      	ands	r2, r3
 8001034:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	019b      	lsls	r3, r3, #6
 800103a:	22ff      	movs	r2, #255	@ 0xff
 800103c:	401a      	ands	r2, r3
 800103e:	1dfb      	adds	r3, r7, #7
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	0018      	movs	r0, r3
 8001044:	2303      	movs	r3, #3
 8001046:	4003      	ands	r3, r0
 8001048:	00db      	lsls	r3, r3, #3
 800104a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800104c:	481f      	ldr	r0, [pc, #124]	@ (80010cc <__NVIC_SetPriority+0xd4>)
 800104e:	1dfb      	adds	r3, r7, #7
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	b25b      	sxtb	r3, r3
 8001054:	089b      	lsrs	r3, r3, #2
 8001056:	430a      	orrs	r2, r1
 8001058:	33c0      	adds	r3, #192	@ 0xc0
 800105a:	009b      	lsls	r3, r3, #2
 800105c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800105e:	e031      	b.n	80010c4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001060:	4a1b      	ldr	r2, [pc, #108]	@ (80010d0 <__NVIC_SetPriority+0xd8>)
 8001062:	1dfb      	adds	r3, r7, #7
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	0019      	movs	r1, r3
 8001068:	230f      	movs	r3, #15
 800106a:	400b      	ands	r3, r1
 800106c:	3b08      	subs	r3, #8
 800106e:	089b      	lsrs	r3, r3, #2
 8001070:	3306      	adds	r3, #6
 8001072:	009b      	lsls	r3, r3, #2
 8001074:	18d3      	adds	r3, r2, r3
 8001076:	3304      	adds	r3, #4
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	1dfa      	adds	r2, r7, #7
 800107c:	7812      	ldrb	r2, [r2, #0]
 800107e:	0011      	movs	r1, r2
 8001080:	2203      	movs	r2, #3
 8001082:	400a      	ands	r2, r1
 8001084:	00d2      	lsls	r2, r2, #3
 8001086:	21ff      	movs	r1, #255	@ 0xff
 8001088:	4091      	lsls	r1, r2
 800108a:	000a      	movs	r2, r1
 800108c:	43d2      	mvns	r2, r2
 800108e:	401a      	ands	r2, r3
 8001090:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	019b      	lsls	r3, r3, #6
 8001096:	22ff      	movs	r2, #255	@ 0xff
 8001098:	401a      	ands	r2, r3
 800109a:	1dfb      	adds	r3, r7, #7
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	0018      	movs	r0, r3
 80010a0:	2303      	movs	r3, #3
 80010a2:	4003      	ands	r3, r0
 80010a4:	00db      	lsls	r3, r3, #3
 80010a6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010a8:	4809      	ldr	r0, [pc, #36]	@ (80010d0 <__NVIC_SetPriority+0xd8>)
 80010aa:	1dfb      	adds	r3, r7, #7
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	001c      	movs	r4, r3
 80010b0:	230f      	movs	r3, #15
 80010b2:	4023      	ands	r3, r4
 80010b4:	3b08      	subs	r3, #8
 80010b6:	089b      	lsrs	r3, r3, #2
 80010b8:	430a      	orrs	r2, r1
 80010ba:	3306      	adds	r3, #6
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	18c3      	adds	r3, r0, r3
 80010c0:	3304      	adds	r3, #4
 80010c2:	601a      	str	r2, [r3, #0]
}
 80010c4:	46c0      	nop			@ (mov r8, r8)
 80010c6:	46bd      	mov	sp, r7
 80010c8:	b003      	add	sp, #12
 80010ca:	bd90      	pop	{r4, r7, pc}
 80010cc:	e000e100 	.word	0xe000e100
 80010d0:	e000ed00 	.word	0xe000ed00

080010d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	1e5a      	subs	r2, r3, #1
 80010e0:	2380      	movs	r3, #128	@ 0x80
 80010e2:	045b      	lsls	r3, r3, #17
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d301      	bcc.n	80010ec <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010e8:	2301      	movs	r3, #1
 80010ea:	e010      	b.n	800110e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001118 <SysTick_Config+0x44>)
 80010ee:	687a      	ldr	r2, [r7, #4]
 80010f0:	3a01      	subs	r2, #1
 80010f2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010f4:	2301      	movs	r3, #1
 80010f6:	425b      	negs	r3, r3
 80010f8:	2103      	movs	r1, #3
 80010fa:	0018      	movs	r0, r3
 80010fc:	f7ff ff7c 	bl	8000ff8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001100:	4b05      	ldr	r3, [pc, #20]	@ (8001118 <SysTick_Config+0x44>)
 8001102:	2200      	movs	r2, #0
 8001104:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001106:	4b04      	ldr	r3, [pc, #16]	@ (8001118 <SysTick_Config+0x44>)
 8001108:	2207      	movs	r2, #7
 800110a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800110c:	2300      	movs	r3, #0
}
 800110e:	0018      	movs	r0, r3
 8001110:	46bd      	mov	sp, r7
 8001112:	b002      	add	sp, #8
 8001114:	bd80      	pop	{r7, pc}
 8001116:	46c0      	nop			@ (mov r8, r8)
 8001118:	e000e010 	.word	0xe000e010

0800111c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	60b9      	str	r1, [r7, #8]
 8001124:	607a      	str	r2, [r7, #4]
 8001126:	210f      	movs	r1, #15
 8001128:	187b      	adds	r3, r7, r1
 800112a:	1c02      	adds	r2, r0, #0
 800112c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800112e:	68ba      	ldr	r2, [r7, #8]
 8001130:	187b      	adds	r3, r7, r1
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	b25b      	sxtb	r3, r3
 8001136:	0011      	movs	r1, r2
 8001138:	0018      	movs	r0, r3
 800113a:	f7ff ff5d 	bl	8000ff8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 800113e:	46c0      	nop			@ (mov r8, r8)
 8001140:	46bd      	mov	sp, r7
 8001142:	b004      	add	sp, #16
 8001144:	bd80      	pop	{r7, pc}

08001146 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001146:	b580      	push	{r7, lr}
 8001148:	b082      	sub	sp, #8
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	0018      	movs	r0, r3
 8001152:	f7ff ffbf 	bl	80010d4 <SysTick_Config>
 8001156:	0003      	movs	r3, r0
}
 8001158:	0018      	movs	r0, r3
 800115a:	46bd      	mov	sp, r7
 800115c:	b002      	add	sp, #8
 800115e:	bd80      	pop	{r7, pc}

08001160 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b086      	sub	sp, #24
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800116a:	2300      	movs	r3, #0
 800116c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800116e:	e14f      	b.n	8001410 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2101      	movs	r1, #1
 8001176:	697a      	ldr	r2, [r7, #20]
 8001178:	4091      	lsls	r1, r2
 800117a:	000a      	movs	r2, r1
 800117c:	4013      	ands	r3, r2
 800117e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d100      	bne.n	8001188 <HAL_GPIO_Init+0x28>
 8001186:	e140      	b.n	800140a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	2203      	movs	r2, #3
 800118e:	4013      	ands	r3, r2
 8001190:	2b01      	cmp	r3, #1
 8001192:	d005      	beq.n	80011a0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	2203      	movs	r2, #3
 800119a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800119c:	2b02      	cmp	r3, #2
 800119e:	d130      	bne.n	8001202 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	689b      	ldr	r3, [r3, #8]
 80011a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	2203      	movs	r2, #3
 80011ac:	409a      	lsls	r2, r3
 80011ae:	0013      	movs	r3, r2
 80011b0:	43da      	mvns	r2, r3
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	4013      	ands	r3, r2
 80011b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	68da      	ldr	r2, [r3, #12]
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	409a      	lsls	r2, r3
 80011c2:	0013      	movs	r3, r2
 80011c4:	693a      	ldr	r2, [r7, #16]
 80011c6:	4313      	orrs	r3, r2
 80011c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011d6:	2201      	movs	r2, #1
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	409a      	lsls	r2, r3
 80011dc:	0013      	movs	r3, r2
 80011de:	43da      	mvns	r2, r3
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	4013      	ands	r3, r2
 80011e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	091b      	lsrs	r3, r3, #4
 80011ec:	2201      	movs	r2, #1
 80011ee:	401a      	ands	r2, r3
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	409a      	lsls	r2, r3
 80011f4:	0013      	movs	r3, r2
 80011f6:	693a      	ldr	r2, [r7, #16]
 80011f8:	4313      	orrs	r3, r2
 80011fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	693a      	ldr	r2, [r7, #16]
 8001200:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	2203      	movs	r2, #3
 8001208:	4013      	ands	r3, r2
 800120a:	2b03      	cmp	r3, #3
 800120c:	d017      	beq.n	800123e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	68db      	ldr	r3, [r3, #12]
 8001212:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	2203      	movs	r2, #3
 800121a:	409a      	lsls	r2, r3
 800121c:	0013      	movs	r3, r2
 800121e:	43da      	mvns	r2, r3
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	4013      	ands	r3, r2
 8001224:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	689a      	ldr	r2, [r3, #8]
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	409a      	lsls	r2, r3
 8001230:	0013      	movs	r3, r2
 8001232:	693a      	ldr	r2, [r7, #16]
 8001234:	4313      	orrs	r3, r2
 8001236:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	693a      	ldr	r2, [r7, #16]
 800123c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	2203      	movs	r2, #3
 8001244:	4013      	ands	r3, r2
 8001246:	2b02      	cmp	r3, #2
 8001248:	d123      	bne.n	8001292 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	08da      	lsrs	r2, r3, #3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	3208      	adds	r2, #8
 8001252:	0092      	lsls	r2, r2, #2
 8001254:	58d3      	ldr	r3, [r2, r3]
 8001256:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	2207      	movs	r2, #7
 800125c:	4013      	ands	r3, r2
 800125e:	009b      	lsls	r3, r3, #2
 8001260:	220f      	movs	r2, #15
 8001262:	409a      	lsls	r2, r3
 8001264:	0013      	movs	r3, r2
 8001266:	43da      	mvns	r2, r3
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	4013      	ands	r3, r2
 800126c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	691a      	ldr	r2, [r3, #16]
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	2107      	movs	r1, #7
 8001276:	400b      	ands	r3, r1
 8001278:	009b      	lsls	r3, r3, #2
 800127a:	409a      	lsls	r2, r3
 800127c:	0013      	movs	r3, r2
 800127e:	693a      	ldr	r2, [r7, #16]
 8001280:	4313      	orrs	r3, r2
 8001282:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	08da      	lsrs	r2, r3, #3
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	3208      	adds	r2, #8
 800128c:	0092      	lsls	r2, r2, #2
 800128e:	6939      	ldr	r1, [r7, #16]
 8001290:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	2203      	movs	r2, #3
 800129e:	409a      	lsls	r2, r3
 80012a0:	0013      	movs	r3, r2
 80012a2:	43da      	mvns	r2, r3
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	4013      	ands	r3, r2
 80012a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	2203      	movs	r2, #3
 80012b0:	401a      	ands	r2, r3
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	005b      	lsls	r3, r3, #1
 80012b6:	409a      	lsls	r2, r3
 80012b8:	0013      	movs	r3, r2
 80012ba:	693a      	ldr	r2, [r7, #16]
 80012bc:	4313      	orrs	r3, r2
 80012be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	693a      	ldr	r2, [r7, #16]
 80012c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	685a      	ldr	r2, [r3, #4]
 80012ca:	23c0      	movs	r3, #192	@ 0xc0
 80012cc:	029b      	lsls	r3, r3, #10
 80012ce:	4013      	ands	r3, r2
 80012d0:	d100      	bne.n	80012d4 <HAL_GPIO_Init+0x174>
 80012d2:	e09a      	b.n	800140a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012d4:	4b54      	ldr	r3, [pc, #336]	@ (8001428 <HAL_GPIO_Init+0x2c8>)
 80012d6:	699a      	ldr	r2, [r3, #24]
 80012d8:	4b53      	ldr	r3, [pc, #332]	@ (8001428 <HAL_GPIO_Init+0x2c8>)
 80012da:	2101      	movs	r1, #1
 80012dc:	430a      	orrs	r2, r1
 80012de:	619a      	str	r2, [r3, #24]
 80012e0:	4b51      	ldr	r3, [pc, #324]	@ (8001428 <HAL_GPIO_Init+0x2c8>)
 80012e2:	699b      	ldr	r3, [r3, #24]
 80012e4:	2201      	movs	r2, #1
 80012e6:	4013      	ands	r3, r2
 80012e8:	60bb      	str	r3, [r7, #8]
 80012ea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80012ec:	4a4f      	ldr	r2, [pc, #316]	@ (800142c <HAL_GPIO_Init+0x2cc>)
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	089b      	lsrs	r3, r3, #2
 80012f2:	3302      	adds	r3, #2
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	589b      	ldr	r3, [r3, r2]
 80012f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	2203      	movs	r2, #3
 80012fe:	4013      	ands	r3, r2
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	220f      	movs	r2, #15
 8001304:	409a      	lsls	r2, r3
 8001306:	0013      	movs	r3, r2
 8001308:	43da      	mvns	r2, r3
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	4013      	ands	r3, r2
 800130e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001310:	687a      	ldr	r2, [r7, #4]
 8001312:	2390      	movs	r3, #144	@ 0x90
 8001314:	05db      	lsls	r3, r3, #23
 8001316:	429a      	cmp	r2, r3
 8001318:	d013      	beq.n	8001342 <HAL_GPIO_Init+0x1e2>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4a44      	ldr	r2, [pc, #272]	@ (8001430 <HAL_GPIO_Init+0x2d0>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d00d      	beq.n	800133e <HAL_GPIO_Init+0x1de>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4a43      	ldr	r2, [pc, #268]	@ (8001434 <HAL_GPIO_Init+0x2d4>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d007      	beq.n	800133a <HAL_GPIO_Init+0x1da>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4a42      	ldr	r2, [pc, #264]	@ (8001438 <HAL_GPIO_Init+0x2d8>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d101      	bne.n	8001336 <HAL_GPIO_Init+0x1d6>
 8001332:	2303      	movs	r3, #3
 8001334:	e006      	b.n	8001344 <HAL_GPIO_Init+0x1e4>
 8001336:	2305      	movs	r3, #5
 8001338:	e004      	b.n	8001344 <HAL_GPIO_Init+0x1e4>
 800133a:	2302      	movs	r3, #2
 800133c:	e002      	b.n	8001344 <HAL_GPIO_Init+0x1e4>
 800133e:	2301      	movs	r3, #1
 8001340:	e000      	b.n	8001344 <HAL_GPIO_Init+0x1e4>
 8001342:	2300      	movs	r3, #0
 8001344:	697a      	ldr	r2, [r7, #20]
 8001346:	2103      	movs	r1, #3
 8001348:	400a      	ands	r2, r1
 800134a:	0092      	lsls	r2, r2, #2
 800134c:	4093      	lsls	r3, r2
 800134e:	693a      	ldr	r2, [r7, #16]
 8001350:	4313      	orrs	r3, r2
 8001352:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001354:	4935      	ldr	r1, [pc, #212]	@ (800142c <HAL_GPIO_Init+0x2cc>)
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	089b      	lsrs	r3, r3, #2
 800135a:	3302      	adds	r3, #2
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	693a      	ldr	r2, [r7, #16]
 8001360:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001362:	4b36      	ldr	r3, [pc, #216]	@ (800143c <HAL_GPIO_Init+0x2dc>)
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	43da      	mvns	r2, r3
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	4013      	ands	r3, r2
 8001370:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	685a      	ldr	r2, [r3, #4]
 8001376:	2380      	movs	r3, #128	@ 0x80
 8001378:	035b      	lsls	r3, r3, #13
 800137a:	4013      	ands	r3, r2
 800137c:	d003      	beq.n	8001386 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800137e:	693a      	ldr	r2, [r7, #16]
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	4313      	orrs	r3, r2
 8001384:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001386:	4b2d      	ldr	r3, [pc, #180]	@ (800143c <HAL_GPIO_Init+0x2dc>)
 8001388:	693a      	ldr	r2, [r7, #16]
 800138a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800138c:	4b2b      	ldr	r3, [pc, #172]	@ (800143c <HAL_GPIO_Init+0x2dc>)
 800138e:	68db      	ldr	r3, [r3, #12]
 8001390:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	43da      	mvns	r2, r3
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	4013      	ands	r3, r2
 800139a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	685a      	ldr	r2, [r3, #4]
 80013a0:	2380      	movs	r3, #128	@ 0x80
 80013a2:	039b      	lsls	r3, r3, #14
 80013a4:	4013      	ands	r3, r2
 80013a6:	d003      	beq.n	80013b0 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80013a8:	693a      	ldr	r2, [r7, #16]
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	4313      	orrs	r3, r2
 80013ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80013b0:	4b22      	ldr	r3, [pc, #136]	@ (800143c <HAL_GPIO_Init+0x2dc>)
 80013b2:	693a      	ldr	r2, [r7, #16]
 80013b4:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80013b6:	4b21      	ldr	r3, [pc, #132]	@ (800143c <HAL_GPIO_Init+0x2dc>)
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	43da      	mvns	r2, r3
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	4013      	ands	r3, r2
 80013c4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	685a      	ldr	r2, [r3, #4]
 80013ca:	2380      	movs	r3, #128	@ 0x80
 80013cc:	029b      	lsls	r3, r3, #10
 80013ce:	4013      	ands	r3, r2
 80013d0:	d003      	beq.n	80013da <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80013d2:	693a      	ldr	r2, [r7, #16]
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	4313      	orrs	r3, r2
 80013d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80013da:	4b18      	ldr	r3, [pc, #96]	@ (800143c <HAL_GPIO_Init+0x2dc>)
 80013dc:	693a      	ldr	r2, [r7, #16]
 80013de:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80013e0:	4b16      	ldr	r3, [pc, #88]	@ (800143c <HAL_GPIO_Init+0x2dc>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	43da      	mvns	r2, r3
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	4013      	ands	r3, r2
 80013ee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	685a      	ldr	r2, [r3, #4]
 80013f4:	2380      	movs	r3, #128	@ 0x80
 80013f6:	025b      	lsls	r3, r3, #9
 80013f8:	4013      	ands	r3, r2
 80013fa:	d003      	beq.n	8001404 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80013fc:	693a      	ldr	r2, [r7, #16]
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	4313      	orrs	r3, r2
 8001402:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001404:	4b0d      	ldr	r3, [pc, #52]	@ (800143c <HAL_GPIO_Init+0x2dc>)
 8001406:	693a      	ldr	r2, [r7, #16]
 8001408:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	3301      	adds	r3, #1
 800140e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	40da      	lsrs	r2, r3
 8001418:	1e13      	subs	r3, r2, #0
 800141a:	d000      	beq.n	800141e <HAL_GPIO_Init+0x2be>
 800141c:	e6a8      	b.n	8001170 <HAL_GPIO_Init+0x10>
  } 
}
 800141e:	46c0      	nop			@ (mov r8, r8)
 8001420:	46c0      	nop			@ (mov r8, r8)
 8001422:	46bd      	mov	sp, r7
 8001424:	b006      	add	sp, #24
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40021000 	.word	0x40021000
 800142c:	40010000 	.word	0x40010000
 8001430:	48000400 	.word	0x48000400
 8001434:	48000800 	.word	0x48000800
 8001438:	48000c00 	.word	0x48000c00
 800143c:	40010400 	.word	0x40010400

08001440 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	0008      	movs	r0, r1
 800144a:	0011      	movs	r1, r2
 800144c:	1cbb      	adds	r3, r7, #2
 800144e:	1c02      	adds	r2, r0, #0
 8001450:	801a      	strh	r2, [r3, #0]
 8001452:	1c7b      	adds	r3, r7, #1
 8001454:	1c0a      	adds	r2, r1, #0
 8001456:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001458:	1c7b      	adds	r3, r7, #1
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d004      	beq.n	800146a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001460:	1cbb      	adds	r3, r7, #2
 8001462:	881a      	ldrh	r2, [r3, #0]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001468:	e003      	b.n	8001472 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800146a:	1cbb      	adds	r3, r7, #2
 800146c:	881a      	ldrh	r2, [r3, #0]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001472:	46c0      	nop			@ (mov r8, r8)
 8001474:	46bd      	mov	sp, r7
 8001476:	b002      	add	sp, #8
 8001478:	bd80      	pop	{r7, pc}

0800147a <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800147a:	b580      	push	{r7, lr}
 800147c:	b084      	sub	sp, #16
 800147e:	af00      	add	r7, sp, #0
 8001480:	6078      	str	r0, [r7, #4]
 8001482:	000a      	movs	r2, r1
 8001484:	1cbb      	adds	r3, r7, #2
 8001486:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	695b      	ldr	r3, [r3, #20]
 800148c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800148e:	1cbb      	adds	r3, r7, #2
 8001490:	881b      	ldrh	r3, [r3, #0]
 8001492:	68fa      	ldr	r2, [r7, #12]
 8001494:	4013      	ands	r3, r2
 8001496:	041a      	lsls	r2, r3, #16
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	43db      	mvns	r3, r3
 800149c:	1cb9      	adds	r1, r7, #2
 800149e:	8809      	ldrh	r1, [r1, #0]
 80014a0:	400b      	ands	r3, r1
 80014a2:	431a      	orrs	r2, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	619a      	str	r2, [r3, #24]
}
 80014a8:	46c0      	nop			@ (mov r8, r8)
 80014aa:	46bd      	mov	sp, r7
 80014ac:	b004      	add	sp, #16
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d101      	bne.n	80014c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	e08f      	b.n	80015e2 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2241      	movs	r2, #65	@ 0x41
 80014c6:	5c9b      	ldrb	r3, [r3, r2]
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d107      	bne.n	80014de <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	2240      	movs	r2, #64	@ 0x40
 80014d2:	2100      	movs	r1, #0
 80014d4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	0018      	movs	r0, r3
 80014da:	f7ff f99d 	bl	8000818 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2241      	movs	r2, #65	@ 0x41
 80014e2:	2124      	movs	r1, #36	@ 0x24
 80014e4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2101      	movs	r1, #1
 80014f2:	438a      	bics	r2, r1
 80014f4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	685a      	ldr	r2, [r3, #4]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	493b      	ldr	r1, [pc, #236]	@ (80015ec <HAL_I2C_Init+0x13c>)
 8001500:	400a      	ands	r2, r1
 8001502:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	689a      	ldr	r2, [r3, #8]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4938      	ldr	r1, [pc, #224]	@ (80015f0 <HAL_I2C_Init+0x140>)
 8001510:	400a      	ands	r2, r1
 8001512:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	2b01      	cmp	r3, #1
 800151a:	d108      	bne.n	800152e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	689a      	ldr	r2, [r3, #8]
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	2180      	movs	r1, #128	@ 0x80
 8001526:	0209      	lsls	r1, r1, #8
 8001528:	430a      	orrs	r2, r1
 800152a:	609a      	str	r2, [r3, #8]
 800152c:	e007      	b.n	800153e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	689a      	ldr	r2, [r3, #8]
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	2184      	movs	r1, #132	@ 0x84
 8001538:	0209      	lsls	r1, r1, #8
 800153a:	430a      	orrs	r2, r1
 800153c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	68db      	ldr	r3, [r3, #12]
 8001542:	2b02      	cmp	r3, #2
 8001544:	d109      	bne.n	800155a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	685a      	ldr	r2, [r3, #4]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	2180      	movs	r1, #128	@ 0x80
 8001552:	0109      	lsls	r1, r1, #4
 8001554:	430a      	orrs	r2, r1
 8001556:	605a      	str	r2, [r3, #4]
 8001558:	e007      	b.n	800156a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	685a      	ldr	r2, [r3, #4]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4923      	ldr	r1, [pc, #140]	@ (80015f4 <HAL_I2C_Init+0x144>)
 8001566:	400a      	ands	r2, r1
 8001568:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	685a      	ldr	r2, [r3, #4]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4920      	ldr	r1, [pc, #128]	@ (80015f8 <HAL_I2C_Init+0x148>)
 8001576:	430a      	orrs	r2, r1
 8001578:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	68da      	ldr	r2, [r3, #12]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	491a      	ldr	r1, [pc, #104]	@ (80015f0 <HAL_I2C_Init+0x140>)
 8001586:	400a      	ands	r2, r1
 8001588:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	691a      	ldr	r2, [r3, #16]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	695b      	ldr	r3, [r3, #20]
 8001592:	431a      	orrs	r2, r3
 8001594:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	699b      	ldr	r3, [r3, #24]
 800159a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	430a      	orrs	r2, r1
 80015a2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	69d9      	ldr	r1, [r3, #28]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6a1a      	ldr	r2, [r3, #32]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	430a      	orrs	r2, r1
 80015b2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	2101      	movs	r1, #1
 80015c0:	430a      	orrs	r2, r1
 80015c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2200      	movs	r2, #0
 80015c8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2241      	movs	r2, #65	@ 0x41
 80015ce:	2120      	movs	r1, #32
 80015d0:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2200      	movs	r2, #0
 80015d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2242      	movs	r2, #66	@ 0x42
 80015dc:	2100      	movs	r1, #0
 80015de:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	0018      	movs	r0, r3
 80015e4:	46bd      	mov	sp, r7
 80015e6:	b002      	add	sp, #8
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	46c0      	nop			@ (mov r8, r8)
 80015ec:	f0ffffff 	.word	0xf0ffffff
 80015f0:	ffff7fff 	.word	0xffff7fff
 80015f4:	fffff7ff 	.word	0xfffff7ff
 80015f8:	02008000 	.word	0x02008000

080015fc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2241      	movs	r2, #65	@ 0x41
 800160a:	5c9b      	ldrb	r3, [r3, r2]
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2b20      	cmp	r3, #32
 8001610:	d138      	bne.n	8001684 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2240      	movs	r2, #64	@ 0x40
 8001616:	5c9b      	ldrb	r3, [r3, r2]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d101      	bne.n	8001620 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800161c:	2302      	movs	r3, #2
 800161e:	e032      	b.n	8001686 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2240      	movs	r2, #64	@ 0x40
 8001624:	2101      	movs	r1, #1
 8001626:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2241      	movs	r2, #65	@ 0x41
 800162c:	2124      	movs	r1, #36	@ 0x24
 800162e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	2101      	movs	r1, #1
 800163c:	438a      	bics	r2, r1
 800163e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4911      	ldr	r1, [pc, #68]	@ (8001690 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800164c:	400a      	ands	r2, r1
 800164e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	6819      	ldr	r1, [r3, #0]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	683a      	ldr	r2, [r7, #0]
 800165c:	430a      	orrs	r2, r1
 800165e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2101      	movs	r1, #1
 800166c:	430a      	orrs	r2, r1
 800166e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2241      	movs	r2, #65	@ 0x41
 8001674:	2120      	movs	r1, #32
 8001676:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2240      	movs	r2, #64	@ 0x40
 800167c:	2100      	movs	r1, #0
 800167e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001680:	2300      	movs	r3, #0
 8001682:	e000      	b.n	8001686 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001684:	2302      	movs	r3, #2
  }
}
 8001686:	0018      	movs	r0, r3
 8001688:	46bd      	mov	sp, r7
 800168a:	b002      	add	sp, #8
 800168c:	bd80      	pop	{r7, pc}
 800168e:	46c0      	nop			@ (mov r8, r8)
 8001690:	ffffefff 	.word	0xffffefff

08001694 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2241      	movs	r2, #65	@ 0x41
 80016a2:	5c9b      	ldrb	r3, [r3, r2]
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	2b20      	cmp	r3, #32
 80016a8:	d139      	bne.n	800171e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2240      	movs	r2, #64	@ 0x40
 80016ae:	5c9b      	ldrb	r3, [r3, r2]
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d101      	bne.n	80016b8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80016b4:	2302      	movs	r3, #2
 80016b6:	e033      	b.n	8001720 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2240      	movs	r2, #64	@ 0x40
 80016bc:	2101      	movs	r1, #1
 80016be:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2241      	movs	r2, #65	@ 0x41
 80016c4:	2124      	movs	r1, #36	@ 0x24
 80016c6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	2101      	movs	r1, #1
 80016d4:	438a      	bics	r2, r1
 80016d6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	4a11      	ldr	r2, [pc, #68]	@ (8001728 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80016e4:	4013      	ands	r3, r2
 80016e6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	021b      	lsls	r3, r3, #8
 80016ec:	68fa      	ldr	r2, [r7, #12]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	68fa      	ldr	r2, [r7, #12]
 80016f8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	2101      	movs	r1, #1
 8001706:	430a      	orrs	r2, r1
 8001708:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2241      	movs	r2, #65	@ 0x41
 800170e:	2120      	movs	r1, #32
 8001710:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2240      	movs	r2, #64	@ 0x40
 8001716:	2100      	movs	r1, #0
 8001718:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800171a:	2300      	movs	r3, #0
 800171c:	e000      	b.n	8001720 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800171e:	2302      	movs	r3, #2
  }
}
 8001720:	0018      	movs	r0, r3
 8001722:	46bd      	mov	sp, r7
 8001724:	b004      	add	sp, #16
 8001726:	bd80      	pop	{r7, pc}
 8001728:	fffff0ff 	.word	0xfffff0ff

0800172c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b088      	sub	sp, #32
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d101      	bne.n	800173e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e301      	b.n	8001d42 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	2201      	movs	r2, #1
 8001744:	4013      	ands	r3, r2
 8001746:	d100      	bne.n	800174a <HAL_RCC_OscConfig+0x1e>
 8001748:	e08d      	b.n	8001866 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800174a:	4bc3      	ldr	r3, [pc, #780]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	220c      	movs	r2, #12
 8001750:	4013      	ands	r3, r2
 8001752:	2b04      	cmp	r3, #4
 8001754:	d00e      	beq.n	8001774 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001756:	4bc0      	ldr	r3, [pc, #768]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	220c      	movs	r2, #12
 800175c:	4013      	ands	r3, r2
 800175e:	2b08      	cmp	r3, #8
 8001760:	d116      	bne.n	8001790 <HAL_RCC_OscConfig+0x64>
 8001762:	4bbd      	ldr	r3, [pc, #756]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 8001764:	685a      	ldr	r2, [r3, #4]
 8001766:	2380      	movs	r3, #128	@ 0x80
 8001768:	025b      	lsls	r3, r3, #9
 800176a:	401a      	ands	r2, r3
 800176c:	2380      	movs	r3, #128	@ 0x80
 800176e:	025b      	lsls	r3, r3, #9
 8001770:	429a      	cmp	r2, r3
 8001772:	d10d      	bne.n	8001790 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001774:	4bb8      	ldr	r3, [pc, #736]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	2380      	movs	r3, #128	@ 0x80
 800177a:	029b      	lsls	r3, r3, #10
 800177c:	4013      	ands	r3, r2
 800177e:	d100      	bne.n	8001782 <HAL_RCC_OscConfig+0x56>
 8001780:	e070      	b.n	8001864 <HAL_RCC_OscConfig+0x138>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d000      	beq.n	800178c <HAL_RCC_OscConfig+0x60>
 800178a:	e06b      	b.n	8001864 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e2d8      	b.n	8001d42 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	2b01      	cmp	r3, #1
 8001796:	d107      	bne.n	80017a8 <HAL_RCC_OscConfig+0x7c>
 8001798:	4baf      	ldr	r3, [pc, #700]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	4bae      	ldr	r3, [pc, #696]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 800179e:	2180      	movs	r1, #128	@ 0x80
 80017a0:	0249      	lsls	r1, r1, #9
 80017a2:	430a      	orrs	r2, r1
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	e02f      	b.n	8001808 <HAL_RCC_OscConfig+0xdc>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d10c      	bne.n	80017ca <HAL_RCC_OscConfig+0x9e>
 80017b0:	4ba9      	ldr	r3, [pc, #676]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	4ba8      	ldr	r3, [pc, #672]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80017b6:	49a9      	ldr	r1, [pc, #676]	@ (8001a5c <HAL_RCC_OscConfig+0x330>)
 80017b8:	400a      	ands	r2, r1
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	4ba6      	ldr	r3, [pc, #664]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	4ba5      	ldr	r3, [pc, #660]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80017c2:	49a7      	ldr	r1, [pc, #668]	@ (8001a60 <HAL_RCC_OscConfig+0x334>)
 80017c4:	400a      	ands	r2, r1
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	e01e      	b.n	8001808 <HAL_RCC_OscConfig+0xdc>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	2b05      	cmp	r3, #5
 80017d0:	d10e      	bne.n	80017f0 <HAL_RCC_OscConfig+0xc4>
 80017d2:	4ba1      	ldr	r3, [pc, #644]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	4ba0      	ldr	r3, [pc, #640]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80017d8:	2180      	movs	r1, #128	@ 0x80
 80017da:	02c9      	lsls	r1, r1, #11
 80017dc:	430a      	orrs	r2, r1
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	4b9d      	ldr	r3, [pc, #628]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	4b9c      	ldr	r3, [pc, #624]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80017e6:	2180      	movs	r1, #128	@ 0x80
 80017e8:	0249      	lsls	r1, r1, #9
 80017ea:	430a      	orrs	r2, r1
 80017ec:	601a      	str	r2, [r3, #0]
 80017ee:	e00b      	b.n	8001808 <HAL_RCC_OscConfig+0xdc>
 80017f0:	4b99      	ldr	r3, [pc, #612]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	4b98      	ldr	r3, [pc, #608]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80017f6:	4999      	ldr	r1, [pc, #612]	@ (8001a5c <HAL_RCC_OscConfig+0x330>)
 80017f8:	400a      	ands	r2, r1
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	4b96      	ldr	r3, [pc, #600]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	4b95      	ldr	r3, [pc, #596]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 8001802:	4997      	ldr	r1, [pc, #604]	@ (8001a60 <HAL_RCC_OscConfig+0x334>)
 8001804:	400a      	ands	r2, r1
 8001806:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d014      	beq.n	800183a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001810:	f7ff f98e 	bl	8000b30 <HAL_GetTick>
 8001814:	0003      	movs	r3, r0
 8001816:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001818:	e008      	b.n	800182c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800181a:	f7ff f989 	bl	8000b30 <HAL_GetTick>
 800181e:	0002      	movs	r2, r0
 8001820:	69bb      	ldr	r3, [r7, #24]
 8001822:	1ad3      	subs	r3, r2, r3
 8001824:	2b64      	cmp	r3, #100	@ 0x64
 8001826:	d901      	bls.n	800182c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001828:	2303      	movs	r3, #3
 800182a:	e28a      	b.n	8001d42 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800182c:	4b8a      	ldr	r3, [pc, #552]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	2380      	movs	r3, #128	@ 0x80
 8001832:	029b      	lsls	r3, r3, #10
 8001834:	4013      	ands	r3, r2
 8001836:	d0f0      	beq.n	800181a <HAL_RCC_OscConfig+0xee>
 8001838:	e015      	b.n	8001866 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800183a:	f7ff f979 	bl	8000b30 <HAL_GetTick>
 800183e:	0003      	movs	r3, r0
 8001840:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001842:	e008      	b.n	8001856 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001844:	f7ff f974 	bl	8000b30 <HAL_GetTick>
 8001848:	0002      	movs	r2, r0
 800184a:	69bb      	ldr	r3, [r7, #24]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b64      	cmp	r3, #100	@ 0x64
 8001850:	d901      	bls.n	8001856 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e275      	b.n	8001d42 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001856:	4b80      	ldr	r3, [pc, #512]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 8001858:	681a      	ldr	r2, [r3, #0]
 800185a:	2380      	movs	r3, #128	@ 0x80
 800185c:	029b      	lsls	r3, r3, #10
 800185e:	4013      	ands	r3, r2
 8001860:	d1f0      	bne.n	8001844 <HAL_RCC_OscConfig+0x118>
 8001862:	e000      	b.n	8001866 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001864:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	2202      	movs	r2, #2
 800186c:	4013      	ands	r3, r2
 800186e:	d100      	bne.n	8001872 <HAL_RCC_OscConfig+0x146>
 8001870:	e069      	b.n	8001946 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001872:	4b79      	ldr	r3, [pc, #484]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	220c      	movs	r2, #12
 8001878:	4013      	ands	r3, r2
 800187a:	d00b      	beq.n	8001894 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800187c:	4b76      	ldr	r3, [pc, #472]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	220c      	movs	r2, #12
 8001882:	4013      	ands	r3, r2
 8001884:	2b08      	cmp	r3, #8
 8001886:	d11c      	bne.n	80018c2 <HAL_RCC_OscConfig+0x196>
 8001888:	4b73      	ldr	r3, [pc, #460]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 800188a:	685a      	ldr	r2, [r3, #4]
 800188c:	2380      	movs	r3, #128	@ 0x80
 800188e:	025b      	lsls	r3, r3, #9
 8001890:	4013      	ands	r3, r2
 8001892:	d116      	bne.n	80018c2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001894:	4b70      	ldr	r3, [pc, #448]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2202      	movs	r2, #2
 800189a:	4013      	ands	r3, r2
 800189c:	d005      	beq.n	80018aa <HAL_RCC_OscConfig+0x17e>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	68db      	ldr	r3, [r3, #12]
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	d001      	beq.n	80018aa <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
 80018a8:	e24b      	b.n	8001d42 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018aa:	4b6b      	ldr	r3, [pc, #428]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	22f8      	movs	r2, #248	@ 0xf8
 80018b0:	4393      	bics	r3, r2
 80018b2:	0019      	movs	r1, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	691b      	ldr	r3, [r3, #16]
 80018b8:	00da      	lsls	r2, r3, #3
 80018ba:	4b67      	ldr	r3, [pc, #412]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80018bc:	430a      	orrs	r2, r1
 80018be:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018c0:	e041      	b.n	8001946 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	68db      	ldr	r3, [r3, #12]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d024      	beq.n	8001914 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018ca:	4b63      	ldr	r3, [pc, #396]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	4b62      	ldr	r3, [pc, #392]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80018d0:	2101      	movs	r1, #1
 80018d2:	430a      	orrs	r2, r1
 80018d4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d6:	f7ff f92b 	bl	8000b30 <HAL_GetTick>
 80018da:	0003      	movs	r3, r0
 80018dc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018de:	e008      	b.n	80018f2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018e0:	f7ff f926 	bl	8000b30 <HAL_GetTick>
 80018e4:	0002      	movs	r2, r0
 80018e6:	69bb      	ldr	r3, [r7, #24]
 80018e8:	1ad3      	subs	r3, r2, r3
 80018ea:	2b02      	cmp	r3, #2
 80018ec:	d901      	bls.n	80018f2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80018ee:	2303      	movs	r3, #3
 80018f0:	e227      	b.n	8001d42 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018f2:	4b59      	ldr	r3, [pc, #356]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	2202      	movs	r2, #2
 80018f8:	4013      	ands	r3, r2
 80018fa:	d0f1      	beq.n	80018e0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018fc:	4b56      	ldr	r3, [pc, #344]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	22f8      	movs	r2, #248	@ 0xf8
 8001902:	4393      	bics	r3, r2
 8001904:	0019      	movs	r1, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	691b      	ldr	r3, [r3, #16]
 800190a:	00da      	lsls	r2, r3, #3
 800190c:	4b52      	ldr	r3, [pc, #328]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 800190e:	430a      	orrs	r2, r1
 8001910:	601a      	str	r2, [r3, #0]
 8001912:	e018      	b.n	8001946 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001914:	4b50      	ldr	r3, [pc, #320]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	4b4f      	ldr	r3, [pc, #316]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 800191a:	2101      	movs	r1, #1
 800191c:	438a      	bics	r2, r1
 800191e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001920:	f7ff f906 	bl	8000b30 <HAL_GetTick>
 8001924:	0003      	movs	r3, r0
 8001926:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001928:	e008      	b.n	800193c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800192a:	f7ff f901 	bl	8000b30 <HAL_GetTick>
 800192e:	0002      	movs	r2, r0
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	1ad3      	subs	r3, r2, r3
 8001934:	2b02      	cmp	r3, #2
 8001936:	d901      	bls.n	800193c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001938:	2303      	movs	r3, #3
 800193a:	e202      	b.n	8001d42 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800193c:	4b46      	ldr	r3, [pc, #280]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	2202      	movs	r2, #2
 8001942:	4013      	ands	r3, r2
 8001944:	d1f1      	bne.n	800192a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	2208      	movs	r2, #8
 800194c:	4013      	ands	r3, r2
 800194e:	d036      	beq.n	80019be <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	69db      	ldr	r3, [r3, #28]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d019      	beq.n	800198c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001958:	4b3f      	ldr	r3, [pc, #252]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 800195a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800195c:	4b3e      	ldr	r3, [pc, #248]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 800195e:	2101      	movs	r1, #1
 8001960:	430a      	orrs	r2, r1
 8001962:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001964:	f7ff f8e4 	bl	8000b30 <HAL_GetTick>
 8001968:	0003      	movs	r3, r0
 800196a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800196c:	e008      	b.n	8001980 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800196e:	f7ff f8df 	bl	8000b30 <HAL_GetTick>
 8001972:	0002      	movs	r2, r0
 8001974:	69bb      	ldr	r3, [r7, #24]
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	2b02      	cmp	r3, #2
 800197a:	d901      	bls.n	8001980 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 800197c:	2303      	movs	r3, #3
 800197e:	e1e0      	b.n	8001d42 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001980:	4b35      	ldr	r3, [pc, #212]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 8001982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001984:	2202      	movs	r2, #2
 8001986:	4013      	ands	r3, r2
 8001988:	d0f1      	beq.n	800196e <HAL_RCC_OscConfig+0x242>
 800198a:	e018      	b.n	80019be <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800198c:	4b32      	ldr	r3, [pc, #200]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 800198e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001990:	4b31      	ldr	r3, [pc, #196]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 8001992:	2101      	movs	r1, #1
 8001994:	438a      	bics	r2, r1
 8001996:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001998:	f7ff f8ca 	bl	8000b30 <HAL_GetTick>
 800199c:	0003      	movs	r3, r0
 800199e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019a0:	e008      	b.n	80019b4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019a2:	f7ff f8c5 	bl	8000b30 <HAL_GetTick>
 80019a6:	0002      	movs	r2, r0
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	1ad3      	subs	r3, r2, r3
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d901      	bls.n	80019b4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e1c6      	b.n	8001d42 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019b4:	4b28      	ldr	r3, [pc, #160]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80019b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019b8:	2202      	movs	r2, #2
 80019ba:	4013      	ands	r3, r2
 80019bc:	d1f1      	bne.n	80019a2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	2204      	movs	r2, #4
 80019c4:	4013      	ands	r3, r2
 80019c6:	d100      	bne.n	80019ca <HAL_RCC_OscConfig+0x29e>
 80019c8:	e0b4      	b.n	8001b34 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019ca:	201f      	movs	r0, #31
 80019cc:	183b      	adds	r3, r7, r0
 80019ce:	2200      	movs	r2, #0
 80019d0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019d2:	4b21      	ldr	r3, [pc, #132]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80019d4:	69da      	ldr	r2, [r3, #28]
 80019d6:	2380      	movs	r3, #128	@ 0x80
 80019d8:	055b      	lsls	r3, r3, #21
 80019da:	4013      	ands	r3, r2
 80019dc:	d110      	bne.n	8001a00 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019de:	4b1e      	ldr	r3, [pc, #120]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80019e0:	69da      	ldr	r2, [r3, #28]
 80019e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80019e4:	2180      	movs	r1, #128	@ 0x80
 80019e6:	0549      	lsls	r1, r1, #21
 80019e8:	430a      	orrs	r2, r1
 80019ea:	61da      	str	r2, [r3, #28]
 80019ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 80019ee:	69da      	ldr	r2, [r3, #28]
 80019f0:	2380      	movs	r3, #128	@ 0x80
 80019f2:	055b      	lsls	r3, r3, #21
 80019f4:	4013      	ands	r3, r2
 80019f6:	60fb      	str	r3, [r7, #12]
 80019f8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80019fa:	183b      	adds	r3, r7, r0
 80019fc:	2201      	movs	r2, #1
 80019fe:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a00:	4b18      	ldr	r3, [pc, #96]	@ (8001a64 <HAL_RCC_OscConfig+0x338>)
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	2380      	movs	r3, #128	@ 0x80
 8001a06:	005b      	lsls	r3, r3, #1
 8001a08:	4013      	ands	r3, r2
 8001a0a:	d11a      	bne.n	8001a42 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a0c:	4b15      	ldr	r3, [pc, #84]	@ (8001a64 <HAL_RCC_OscConfig+0x338>)
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	4b14      	ldr	r3, [pc, #80]	@ (8001a64 <HAL_RCC_OscConfig+0x338>)
 8001a12:	2180      	movs	r1, #128	@ 0x80
 8001a14:	0049      	lsls	r1, r1, #1
 8001a16:	430a      	orrs	r2, r1
 8001a18:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a1a:	f7ff f889 	bl	8000b30 <HAL_GetTick>
 8001a1e:	0003      	movs	r3, r0
 8001a20:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a22:	e008      	b.n	8001a36 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a24:	f7ff f884 	bl	8000b30 <HAL_GetTick>
 8001a28:	0002      	movs	r2, r0
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	2b64      	cmp	r3, #100	@ 0x64
 8001a30:	d901      	bls.n	8001a36 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e185      	b.n	8001d42 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a36:	4b0b      	ldr	r3, [pc, #44]	@ (8001a64 <HAL_RCC_OscConfig+0x338>)
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	2380      	movs	r3, #128	@ 0x80
 8001a3c:	005b      	lsls	r3, r3, #1
 8001a3e:	4013      	ands	r3, r2
 8001a40:	d0f0      	beq.n	8001a24 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d10e      	bne.n	8001a68 <HAL_RCC_OscConfig+0x33c>
 8001a4a:	4b03      	ldr	r3, [pc, #12]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 8001a4c:	6a1a      	ldr	r2, [r3, #32]
 8001a4e:	4b02      	ldr	r3, [pc, #8]	@ (8001a58 <HAL_RCC_OscConfig+0x32c>)
 8001a50:	2101      	movs	r1, #1
 8001a52:	430a      	orrs	r2, r1
 8001a54:	621a      	str	r2, [r3, #32]
 8001a56:	e035      	b.n	8001ac4 <HAL_RCC_OscConfig+0x398>
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	fffeffff 	.word	0xfffeffff
 8001a60:	fffbffff 	.word	0xfffbffff
 8001a64:	40007000 	.word	0x40007000
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d10c      	bne.n	8001a8a <HAL_RCC_OscConfig+0x35e>
 8001a70:	4bb6      	ldr	r3, [pc, #728]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001a72:	6a1a      	ldr	r2, [r3, #32]
 8001a74:	4bb5      	ldr	r3, [pc, #724]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001a76:	2101      	movs	r1, #1
 8001a78:	438a      	bics	r2, r1
 8001a7a:	621a      	str	r2, [r3, #32]
 8001a7c:	4bb3      	ldr	r3, [pc, #716]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001a7e:	6a1a      	ldr	r2, [r3, #32]
 8001a80:	4bb2      	ldr	r3, [pc, #712]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001a82:	2104      	movs	r1, #4
 8001a84:	438a      	bics	r2, r1
 8001a86:	621a      	str	r2, [r3, #32]
 8001a88:	e01c      	b.n	8001ac4 <HAL_RCC_OscConfig+0x398>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	689b      	ldr	r3, [r3, #8]
 8001a8e:	2b05      	cmp	r3, #5
 8001a90:	d10c      	bne.n	8001aac <HAL_RCC_OscConfig+0x380>
 8001a92:	4bae      	ldr	r3, [pc, #696]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001a94:	6a1a      	ldr	r2, [r3, #32]
 8001a96:	4bad      	ldr	r3, [pc, #692]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001a98:	2104      	movs	r1, #4
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	621a      	str	r2, [r3, #32]
 8001a9e:	4bab      	ldr	r3, [pc, #684]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001aa0:	6a1a      	ldr	r2, [r3, #32]
 8001aa2:	4baa      	ldr	r3, [pc, #680]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001aa4:	2101      	movs	r1, #1
 8001aa6:	430a      	orrs	r2, r1
 8001aa8:	621a      	str	r2, [r3, #32]
 8001aaa:	e00b      	b.n	8001ac4 <HAL_RCC_OscConfig+0x398>
 8001aac:	4ba7      	ldr	r3, [pc, #668]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001aae:	6a1a      	ldr	r2, [r3, #32]
 8001ab0:	4ba6      	ldr	r3, [pc, #664]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001ab2:	2101      	movs	r1, #1
 8001ab4:	438a      	bics	r2, r1
 8001ab6:	621a      	str	r2, [r3, #32]
 8001ab8:	4ba4      	ldr	r3, [pc, #656]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001aba:	6a1a      	ldr	r2, [r3, #32]
 8001abc:	4ba3      	ldr	r3, [pc, #652]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001abe:	2104      	movs	r1, #4
 8001ac0:	438a      	bics	r2, r1
 8001ac2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d014      	beq.n	8001af6 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001acc:	f7ff f830 	bl	8000b30 <HAL_GetTick>
 8001ad0:	0003      	movs	r3, r0
 8001ad2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ad4:	e009      	b.n	8001aea <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ad6:	f7ff f82b 	bl	8000b30 <HAL_GetTick>
 8001ada:	0002      	movs	r2, r0
 8001adc:	69bb      	ldr	r3, [r7, #24]
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	4a9b      	ldr	r2, [pc, #620]	@ (8001d50 <HAL_RCC_OscConfig+0x624>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e12b      	b.n	8001d42 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aea:	4b98      	ldr	r3, [pc, #608]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001aec:	6a1b      	ldr	r3, [r3, #32]
 8001aee:	2202      	movs	r2, #2
 8001af0:	4013      	ands	r3, r2
 8001af2:	d0f0      	beq.n	8001ad6 <HAL_RCC_OscConfig+0x3aa>
 8001af4:	e013      	b.n	8001b1e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001af6:	f7ff f81b 	bl	8000b30 <HAL_GetTick>
 8001afa:	0003      	movs	r3, r0
 8001afc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001afe:	e009      	b.n	8001b14 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b00:	f7ff f816 	bl	8000b30 <HAL_GetTick>
 8001b04:	0002      	movs	r2, r0
 8001b06:	69bb      	ldr	r3, [r7, #24]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	4a91      	ldr	r2, [pc, #580]	@ (8001d50 <HAL_RCC_OscConfig+0x624>)
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d901      	bls.n	8001b14 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001b10:	2303      	movs	r3, #3
 8001b12:	e116      	b.n	8001d42 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b14:	4b8d      	ldr	r3, [pc, #564]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001b16:	6a1b      	ldr	r3, [r3, #32]
 8001b18:	2202      	movs	r2, #2
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	d1f0      	bne.n	8001b00 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b1e:	231f      	movs	r3, #31
 8001b20:	18fb      	adds	r3, r7, r3
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d105      	bne.n	8001b34 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b28:	4b88      	ldr	r3, [pc, #544]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001b2a:	69da      	ldr	r2, [r3, #28]
 8001b2c:	4b87      	ldr	r3, [pc, #540]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001b2e:	4989      	ldr	r1, [pc, #548]	@ (8001d54 <HAL_RCC_OscConfig+0x628>)
 8001b30:	400a      	ands	r2, r1
 8001b32:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2210      	movs	r2, #16
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	d063      	beq.n	8001c06 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	695b      	ldr	r3, [r3, #20]
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d12a      	bne.n	8001b9c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001b46:	4b81      	ldr	r3, [pc, #516]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001b48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b4a:	4b80      	ldr	r3, [pc, #512]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001b4c:	2104      	movs	r1, #4
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001b52:	4b7e      	ldr	r3, [pc, #504]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001b54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b56:	4b7d      	ldr	r3, [pc, #500]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001b58:	2101      	movs	r1, #1
 8001b5a:	430a      	orrs	r2, r1
 8001b5c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b5e:	f7fe ffe7 	bl	8000b30 <HAL_GetTick>
 8001b62:	0003      	movs	r3, r0
 8001b64:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001b66:	e008      	b.n	8001b7a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001b68:	f7fe ffe2 	bl	8000b30 <HAL_GetTick>
 8001b6c:	0002      	movs	r2, r0
 8001b6e:	69bb      	ldr	r3, [r7, #24]
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	2b02      	cmp	r3, #2
 8001b74:	d901      	bls.n	8001b7a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001b76:	2303      	movs	r3, #3
 8001b78:	e0e3      	b.n	8001d42 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001b7a:	4b74      	ldr	r3, [pc, #464]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001b7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b7e:	2202      	movs	r2, #2
 8001b80:	4013      	ands	r3, r2
 8001b82:	d0f1      	beq.n	8001b68 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001b84:	4b71      	ldr	r3, [pc, #452]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001b86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b88:	22f8      	movs	r2, #248	@ 0xf8
 8001b8a:	4393      	bics	r3, r2
 8001b8c:	0019      	movs	r1, r3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	699b      	ldr	r3, [r3, #24]
 8001b92:	00da      	lsls	r2, r3, #3
 8001b94:	4b6d      	ldr	r3, [pc, #436]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001b96:	430a      	orrs	r2, r1
 8001b98:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b9a:	e034      	b.n	8001c06 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	695b      	ldr	r3, [r3, #20]
 8001ba0:	3305      	adds	r3, #5
 8001ba2:	d111      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001ba4:	4b69      	ldr	r3, [pc, #420]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001ba6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ba8:	4b68      	ldr	r3, [pc, #416]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001baa:	2104      	movs	r1, #4
 8001bac:	438a      	bics	r2, r1
 8001bae:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001bb0:	4b66      	ldr	r3, [pc, #408]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001bb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bb4:	22f8      	movs	r2, #248	@ 0xf8
 8001bb6:	4393      	bics	r3, r2
 8001bb8:	0019      	movs	r1, r3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	699b      	ldr	r3, [r3, #24]
 8001bbe:	00da      	lsls	r2, r3, #3
 8001bc0:	4b62      	ldr	r3, [pc, #392]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001bc2:	430a      	orrs	r2, r1
 8001bc4:	635a      	str	r2, [r3, #52]	@ 0x34
 8001bc6:	e01e      	b.n	8001c06 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001bc8:	4b60      	ldr	r3, [pc, #384]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001bca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bcc:	4b5f      	ldr	r3, [pc, #380]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001bce:	2104      	movs	r1, #4
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001bd4:	4b5d      	ldr	r3, [pc, #372]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001bd6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bd8:	4b5c      	ldr	r3, [pc, #368]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001bda:	2101      	movs	r1, #1
 8001bdc:	438a      	bics	r2, r1
 8001bde:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001be0:	f7fe ffa6 	bl	8000b30 <HAL_GetTick>
 8001be4:	0003      	movs	r3, r0
 8001be6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001be8:	e008      	b.n	8001bfc <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001bea:	f7fe ffa1 	bl	8000b30 <HAL_GetTick>
 8001bee:	0002      	movs	r2, r0
 8001bf0:	69bb      	ldr	r3, [r7, #24]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d901      	bls.n	8001bfc <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	e0a2      	b.n	8001d42 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001bfc:	4b53      	ldr	r3, [pc, #332]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001bfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c00:	2202      	movs	r2, #2
 8001c02:	4013      	ands	r3, r2
 8001c04:	d1f1      	bne.n	8001bea <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6a1b      	ldr	r3, [r3, #32]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d100      	bne.n	8001c10 <HAL_RCC_OscConfig+0x4e4>
 8001c0e:	e097      	b.n	8001d40 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c10:	4b4e      	ldr	r3, [pc, #312]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	220c      	movs	r2, #12
 8001c16:	4013      	ands	r3, r2
 8001c18:	2b08      	cmp	r3, #8
 8001c1a:	d100      	bne.n	8001c1e <HAL_RCC_OscConfig+0x4f2>
 8001c1c:	e06b      	b.n	8001cf6 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6a1b      	ldr	r3, [r3, #32]
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d14c      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c26:	4b49      	ldr	r3, [pc, #292]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	4b48      	ldr	r3, [pc, #288]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001c2c:	494a      	ldr	r1, [pc, #296]	@ (8001d58 <HAL_RCC_OscConfig+0x62c>)
 8001c2e:	400a      	ands	r2, r1
 8001c30:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c32:	f7fe ff7d 	bl	8000b30 <HAL_GetTick>
 8001c36:	0003      	movs	r3, r0
 8001c38:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c3a:	e008      	b.n	8001c4e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c3c:	f7fe ff78 	bl	8000b30 <HAL_GetTick>
 8001c40:	0002      	movs	r2, r0
 8001c42:	69bb      	ldr	r3, [r7, #24]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d901      	bls.n	8001c4e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e079      	b.n	8001d42 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c4e:	4b3f      	ldr	r3, [pc, #252]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	2380      	movs	r3, #128	@ 0x80
 8001c54:	049b      	lsls	r3, r3, #18
 8001c56:	4013      	ands	r3, r2
 8001c58:	d1f0      	bne.n	8001c3c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c5a:	4b3c      	ldr	r3, [pc, #240]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c5e:	220f      	movs	r2, #15
 8001c60:	4393      	bics	r3, r2
 8001c62:	0019      	movs	r1, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c68:	4b38      	ldr	r3, [pc, #224]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001c6a:	430a      	orrs	r2, r1
 8001c6c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001c6e:	4b37      	ldr	r3, [pc, #220]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	4a3a      	ldr	r2, [pc, #232]	@ (8001d5c <HAL_RCC_OscConfig+0x630>)
 8001c74:	4013      	ands	r3, r2
 8001c76:	0019      	movs	r1, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c80:	431a      	orrs	r2, r3
 8001c82:	4b32      	ldr	r3, [pc, #200]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001c84:	430a      	orrs	r2, r1
 8001c86:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c88:	4b30      	ldr	r3, [pc, #192]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	4b2f      	ldr	r3, [pc, #188]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001c8e:	2180      	movs	r1, #128	@ 0x80
 8001c90:	0449      	lsls	r1, r1, #17
 8001c92:	430a      	orrs	r2, r1
 8001c94:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c96:	f7fe ff4b 	bl	8000b30 <HAL_GetTick>
 8001c9a:	0003      	movs	r3, r0
 8001c9c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c9e:	e008      	b.n	8001cb2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ca0:	f7fe ff46 	bl	8000b30 <HAL_GetTick>
 8001ca4:	0002      	movs	r2, r0
 8001ca6:	69bb      	ldr	r3, [r7, #24]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e047      	b.n	8001d42 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cb2:	4b26      	ldr	r3, [pc, #152]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	2380      	movs	r3, #128	@ 0x80
 8001cb8:	049b      	lsls	r3, r3, #18
 8001cba:	4013      	ands	r3, r2
 8001cbc:	d0f0      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x574>
 8001cbe:	e03f      	b.n	8001d40 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cc0:	4b22      	ldr	r3, [pc, #136]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	4b21      	ldr	r3, [pc, #132]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001cc6:	4924      	ldr	r1, [pc, #144]	@ (8001d58 <HAL_RCC_OscConfig+0x62c>)
 8001cc8:	400a      	ands	r2, r1
 8001cca:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ccc:	f7fe ff30 	bl	8000b30 <HAL_GetTick>
 8001cd0:	0003      	movs	r3, r0
 8001cd2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cd4:	e008      	b.n	8001ce8 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cd6:	f7fe ff2b 	bl	8000b30 <HAL_GetTick>
 8001cda:	0002      	movs	r2, r0
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	2b02      	cmp	r3, #2
 8001ce2:	d901      	bls.n	8001ce8 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e02c      	b.n	8001d42 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ce8:	4b18      	ldr	r3, [pc, #96]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	2380      	movs	r3, #128	@ 0x80
 8001cee:	049b      	lsls	r3, r3, #18
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	d1f0      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x5aa>
 8001cf4:	e024      	b.n	8001d40 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6a1b      	ldr	r3, [r3, #32]
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	d101      	bne.n	8001d02 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e01f      	b.n	8001d42 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001d02:	4b12      	ldr	r3, [pc, #72]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001d08:	4b10      	ldr	r3, [pc, #64]	@ (8001d4c <HAL_RCC_OscConfig+0x620>)
 8001d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d0c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d0e:	697a      	ldr	r2, [r7, #20]
 8001d10:	2380      	movs	r3, #128	@ 0x80
 8001d12:	025b      	lsls	r3, r3, #9
 8001d14:	401a      	ands	r2, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d10e      	bne.n	8001d3c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	220f      	movs	r2, #15
 8001d22:	401a      	ands	r2, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d107      	bne.n	8001d3c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001d2c:	697a      	ldr	r2, [r7, #20]
 8001d2e:	23f0      	movs	r3, #240	@ 0xf0
 8001d30:	039b      	lsls	r3, r3, #14
 8001d32:	401a      	ands	r2, r3
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d001      	beq.n	8001d40 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e000      	b.n	8001d42 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001d40:	2300      	movs	r3, #0
}
 8001d42:	0018      	movs	r0, r3
 8001d44:	46bd      	mov	sp, r7
 8001d46:	b008      	add	sp, #32
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	46c0      	nop			@ (mov r8, r8)
 8001d4c:	40021000 	.word	0x40021000
 8001d50:	00001388 	.word	0x00001388
 8001d54:	efffffff 	.word	0xefffffff
 8001d58:	feffffff 	.word	0xfeffffff
 8001d5c:	ffc2ffff 	.word	0xffc2ffff

08001d60 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d101      	bne.n	8001d74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	e0b3      	b.n	8001edc <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d74:	4b5b      	ldr	r3, [pc, #364]	@ (8001ee4 <HAL_RCC_ClockConfig+0x184>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	2201      	movs	r2, #1
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	683a      	ldr	r2, [r7, #0]
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d911      	bls.n	8001da6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d82:	4b58      	ldr	r3, [pc, #352]	@ (8001ee4 <HAL_RCC_ClockConfig+0x184>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	2201      	movs	r2, #1
 8001d88:	4393      	bics	r3, r2
 8001d8a:	0019      	movs	r1, r3
 8001d8c:	4b55      	ldr	r3, [pc, #340]	@ (8001ee4 <HAL_RCC_ClockConfig+0x184>)
 8001d8e:	683a      	ldr	r2, [r7, #0]
 8001d90:	430a      	orrs	r2, r1
 8001d92:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d94:	4b53      	ldr	r3, [pc, #332]	@ (8001ee4 <HAL_RCC_ClockConfig+0x184>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2201      	movs	r2, #1
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	683a      	ldr	r2, [r7, #0]
 8001d9e:	429a      	cmp	r2, r3
 8001da0:	d001      	beq.n	8001da6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e09a      	b.n	8001edc <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	2202      	movs	r2, #2
 8001dac:	4013      	ands	r3, r2
 8001dae:	d015      	beq.n	8001ddc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	2204      	movs	r2, #4
 8001db6:	4013      	ands	r3, r2
 8001db8:	d006      	beq.n	8001dc8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001dba:	4b4b      	ldr	r3, [pc, #300]	@ (8001ee8 <HAL_RCC_ClockConfig+0x188>)
 8001dbc:	685a      	ldr	r2, [r3, #4]
 8001dbe:	4b4a      	ldr	r3, [pc, #296]	@ (8001ee8 <HAL_RCC_ClockConfig+0x188>)
 8001dc0:	21e0      	movs	r1, #224	@ 0xe0
 8001dc2:	00c9      	lsls	r1, r1, #3
 8001dc4:	430a      	orrs	r2, r1
 8001dc6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dc8:	4b47      	ldr	r3, [pc, #284]	@ (8001ee8 <HAL_RCC_ClockConfig+0x188>)
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	22f0      	movs	r2, #240	@ 0xf0
 8001dce:	4393      	bics	r3, r2
 8001dd0:	0019      	movs	r1, r3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	689a      	ldr	r2, [r3, #8]
 8001dd6:	4b44      	ldr	r3, [pc, #272]	@ (8001ee8 <HAL_RCC_ClockConfig+0x188>)
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	2201      	movs	r2, #1
 8001de2:	4013      	ands	r3, r2
 8001de4:	d040      	beq.n	8001e68 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d107      	bne.n	8001dfe <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dee:	4b3e      	ldr	r3, [pc, #248]	@ (8001ee8 <HAL_RCC_ClockConfig+0x188>)
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	2380      	movs	r3, #128	@ 0x80
 8001df4:	029b      	lsls	r3, r3, #10
 8001df6:	4013      	ands	r3, r2
 8001df8:	d114      	bne.n	8001e24 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e06e      	b.n	8001edc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d107      	bne.n	8001e16 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e06:	4b38      	ldr	r3, [pc, #224]	@ (8001ee8 <HAL_RCC_ClockConfig+0x188>)
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	2380      	movs	r3, #128	@ 0x80
 8001e0c:	049b      	lsls	r3, r3, #18
 8001e0e:	4013      	ands	r3, r2
 8001e10:	d108      	bne.n	8001e24 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
 8001e14:	e062      	b.n	8001edc <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e16:	4b34      	ldr	r3, [pc, #208]	@ (8001ee8 <HAL_RCC_ClockConfig+0x188>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	2202      	movs	r2, #2
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	d101      	bne.n	8001e24 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	e05b      	b.n	8001edc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e24:	4b30      	ldr	r3, [pc, #192]	@ (8001ee8 <HAL_RCC_ClockConfig+0x188>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	2203      	movs	r2, #3
 8001e2a:	4393      	bics	r3, r2
 8001e2c:	0019      	movs	r1, r3
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	685a      	ldr	r2, [r3, #4]
 8001e32:	4b2d      	ldr	r3, [pc, #180]	@ (8001ee8 <HAL_RCC_ClockConfig+0x188>)
 8001e34:	430a      	orrs	r2, r1
 8001e36:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e38:	f7fe fe7a 	bl	8000b30 <HAL_GetTick>
 8001e3c:	0003      	movs	r3, r0
 8001e3e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e40:	e009      	b.n	8001e56 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e42:	f7fe fe75 	bl	8000b30 <HAL_GetTick>
 8001e46:	0002      	movs	r2, r0
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	4a27      	ldr	r2, [pc, #156]	@ (8001eec <HAL_RCC_ClockConfig+0x18c>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d901      	bls.n	8001e56 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001e52:	2303      	movs	r3, #3
 8001e54:	e042      	b.n	8001edc <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e56:	4b24      	ldr	r3, [pc, #144]	@ (8001ee8 <HAL_RCC_ClockConfig+0x188>)
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	220c      	movs	r2, #12
 8001e5c:	401a      	ands	r2, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d1ec      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e68:	4b1e      	ldr	r3, [pc, #120]	@ (8001ee4 <HAL_RCC_ClockConfig+0x184>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	4013      	ands	r3, r2
 8001e70:	683a      	ldr	r2, [r7, #0]
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d211      	bcs.n	8001e9a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e76:	4b1b      	ldr	r3, [pc, #108]	@ (8001ee4 <HAL_RCC_ClockConfig+0x184>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	4393      	bics	r3, r2
 8001e7e:	0019      	movs	r1, r3
 8001e80:	4b18      	ldr	r3, [pc, #96]	@ (8001ee4 <HAL_RCC_ClockConfig+0x184>)
 8001e82:	683a      	ldr	r2, [r7, #0]
 8001e84:	430a      	orrs	r2, r1
 8001e86:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e88:	4b16      	ldr	r3, [pc, #88]	@ (8001ee4 <HAL_RCC_ClockConfig+0x184>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	4013      	ands	r3, r2
 8001e90:	683a      	ldr	r2, [r7, #0]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d001      	beq.n	8001e9a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e020      	b.n	8001edc <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2204      	movs	r2, #4
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	d009      	beq.n	8001eb8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001ea4:	4b10      	ldr	r3, [pc, #64]	@ (8001ee8 <HAL_RCC_ClockConfig+0x188>)
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	4a11      	ldr	r2, [pc, #68]	@ (8001ef0 <HAL_RCC_ClockConfig+0x190>)
 8001eaa:	4013      	ands	r3, r2
 8001eac:	0019      	movs	r1, r3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	68da      	ldr	r2, [r3, #12]
 8001eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ee8 <HAL_RCC_ClockConfig+0x188>)
 8001eb4:	430a      	orrs	r2, r1
 8001eb6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001eb8:	f000 f820 	bl	8001efc <HAL_RCC_GetSysClockFreq>
 8001ebc:	0001      	movs	r1, r0
 8001ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee8 <HAL_RCC_ClockConfig+0x188>)
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	091b      	lsrs	r3, r3, #4
 8001ec4:	220f      	movs	r2, #15
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	4a0a      	ldr	r2, [pc, #40]	@ (8001ef4 <HAL_RCC_ClockConfig+0x194>)
 8001eca:	5cd3      	ldrb	r3, [r2, r3]
 8001ecc:	000a      	movs	r2, r1
 8001ece:	40da      	lsrs	r2, r3
 8001ed0:	4b09      	ldr	r3, [pc, #36]	@ (8001ef8 <HAL_RCC_ClockConfig+0x198>)
 8001ed2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001ed4:	2003      	movs	r0, #3
 8001ed6:	f7fe fde5 	bl	8000aa4 <HAL_InitTick>
  
  return HAL_OK;
 8001eda:	2300      	movs	r3, #0
}
 8001edc:	0018      	movs	r0, r3
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	b004      	add	sp, #16
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	40022000 	.word	0x40022000
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	00001388 	.word	0x00001388
 8001ef0:	fffff8ff 	.word	0xfffff8ff
 8001ef4:	080037bc 	.word	0x080037bc
 8001ef8:	20000000 	.word	0x20000000

08001efc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f02:	2300      	movs	r3, #0
 8001f04:	60fb      	str	r3, [r7, #12]
 8001f06:	2300      	movs	r3, #0
 8001f08:	60bb      	str	r3, [r7, #8]
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	617b      	str	r3, [r7, #20]
 8001f0e:	2300      	movs	r3, #0
 8001f10:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001f12:	2300      	movs	r3, #0
 8001f14:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001f16:	4b20      	ldr	r3, [pc, #128]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	220c      	movs	r2, #12
 8001f20:	4013      	ands	r3, r2
 8001f22:	2b04      	cmp	r3, #4
 8001f24:	d002      	beq.n	8001f2c <HAL_RCC_GetSysClockFreq+0x30>
 8001f26:	2b08      	cmp	r3, #8
 8001f28:	d003      	beq.n	8001f32 <HAL_RCC_GetSysClockFreq+0x36>
 8001f2a:	e02c      	b.n	8001f86 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001f9c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f2e:	613b      	str	r3, [r7, #16]
      break;
 8001f30:	e02c      	b.n	8001f8c <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	0c9b      	lsrs	r3, r3, #18
 8001f36:	220f      	movs	r2, #15
 8001f38:	4013      	ands	r3, r2
 8001f3a:	4a19      	ldr	r2, [pc, #100]	@ (8001fa0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f3c:	5cd3      	ldrb	r3, [r2, r3]
 8001f3e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001f40:	4b15      	ldr	r3, [pc, #84]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f44:	220f      	movs	r2, #15
 8001f46:	4013      	ands	r3, r2
 8001f48:	4a16      	ldr	r2, [pc, #88]	@ (8001fa4 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001f4a:	5cd3      	ldrb	r3, [r2, r3]
 8001f4c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001f4e:	68fa      	ldr	r2, [r7, #12]
 8001f50:	2380      	movs	r3, #128	@ 0x80
 8001f52:	025b      	lsls	r3, r3, #9
 8001f54:	4013      	ands	r3, r2
 8001f56:	d009      	beq.n	8001f6c <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f58:	68b9      	ldr	r1, [r7, #8]
 8001f5a:	4810      	ldr	r0, [pc, #64]	@ (8001f9c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f5c:	f7fe f8d4 	bl	8000108 <__udivsi3>
 8001f60:	0003      	movs	r3, r0
 8001f62:	001a      	movs	r2, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	4353      	muls	r3, r2
 8001f68:	617b      	str	r3, [r7, #20]
 8001f6a:	e009      	b.n	8001f80 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001f6c:	6879      	ldr	r1, [r7, #4]
 8001f6e:	000a      	movs	r2, r1
 8001f70:	0152      	lsls	r2, r2, #5
 8001f72:	1a52      	subs	r2, r2, r1
 8001f74:	0193      	lsls	r3, r2, #6
 8001f76:	1a9b      	subs	r3, r3, r2
 8001f78:	00db      	lsls	r3, r3, #3
 8001f7a:	185b      	adds	r3, r3, r1
 8001f7c:	021b      	lsls	r3, r3, #8
 8001f7e:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	613b      	str	r3, [r7, #16]
      break;
 8001f84:	e002      	b.n	8001f8c <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f86:	4b05      	ldr	r3, [pc, #20]	@ (8001f9c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f88:	613b      	str	r3, [r7, #16]
      break;
 8001f8a:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001f8c:	693b      	ldr	r3, [r7, #16]
}
 8001f8e:	0018      	movs	r0, r3
 8001f90:	46bd      	mov	sp, r7
 8001f92:	b006      	add	sp, #24
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	46c0      	nop			@ (mov r8, r8)
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	007a1200 	.word	0x007a1200
 8001fa0:	080037d4 	.word	0x080037d4
 8001fa4:	080037e4 	.word	0x080037e4

08001fa8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fac:	4b02      	ldr	r3, [pc, #8]	@ (8001fb8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001fae:	681b      	ldr	r3, [r3, #0]
}
 8001fb0:	0018      	movs	r0, r3
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	46c0      	nop			@ (mov r8, r8)
 8001fb8:	20000000 	.word	0x20000000

08001fbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001fc0:	f7ff fff2 	bl	8001fa8 <HAL_RCC_GetHCLKFreq>
 8001fc4:	0001      	movs	r1, r0
 8001fc6:	4b06      	ldr	r3, [pc, #24]	@ (8001fe0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	0a1b      	lsrs	r3, r3, #8
 8001fcc:	2207      	movs	r2, #7
 8001fce:	4013      	ands	r3, r2
 8001fd0:	4a04      	ldr	r2, [pc, #16]	@ (8001fe4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001fd2:	5cd3      	ldrb	r3, [r2, r3]
 8001fd4:	40d9      	lsrs	r1, r3
 8001fd6:	000b      	movs	r3, r1
}    
 8001fd8:	0018      	movs	r0, r3
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	46c0      	nop			@ (mov r8, r8)
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	080037cc 	.word	0x080037cc

08001fe8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	2380      	movs	r3, #128	@ 0x80
 8001ffe:	025b      	lsls	r3, r3, #9
 8002000:	4013      	ands	r3, r2
 8002002:	d100      	bne.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002004:	e08e      	b.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002006:	2017      	movs	r0, #23
 8002008:	183b      	adds	r3, r7, r0
 800200a:	2200      	movs	r2, #0
 800200c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800200e:	4b57      	ldr	r3, [pc, #348]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002010:	69da      	ldr	r2, [r3, #28]
 8002012:	2380      	movs	r3, #128	@ 0x80
 8002014:	055b      	lsls	r3, r3, #21
 8002016:	4013      	ands	r3, r2
 8002018:	d110      	bne.n	800203c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800201a:	4b54      	ldr	r3, [pc, #336]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800201c:	69da      	ldr	r2, [r3, #28]
 800201e:	4b53      	ldr	r3, [pc, #332]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002020:	2180      	movs	r1, #128	@ 0x80
 8002022:	0549      	lsls	r1, r1, #21
 8002024:	430a      	orrs	r2, r1
 8002026:	61da      	str	r2, [r3, #28]
 8002028:	4b50      	ldr	r3, [pc, #320]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800202a:	69da      	ldr	r2, [r3, #28]
 800202c:	2380      	movs	r3, #128	@ 0x80
 800202e:	055b      	lsls	r3, r3, #21
 8002030:	4013      	ands	r3, r2
 8002032:	60bb      	str	r3, [r7, #8]
 8002034:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002036:	183b      	adds	r3, r7, r0
 8002038:	2201      	movs	r2, #1
 800203a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800203c:	4b4c      	ldr	r3, [pc, #304]	@ (8002170 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	2380      	movs	r3, #128	@ 0x80
 8002042:	005b      	lsls	r3, r3, #1
 8002044:	4013      	ands	r3, r2
 8002046:	d11a      	bne.n	800207e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002048:	4b49      	ldr	r3, [pc, #292]	@ (8002170 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	4b48      	ldr	r3, [pc, #288]	@ (8002170 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800204e:	2180      	movs	r1, #128	@ 0x80
 8002050:	0049      	lsls	r1, r1, #1
 8002052:	430a      	orrs	r2, r1
 8002054:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002056:	f7fe fd6b 	bl	8000b30 <HAL_GetTick>
 800205a:	0003      	movs	r3, r0
 800205c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800205e:	e008      	b.n	8002072 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002060:	f7fe fd66 	bl	8000b30 <HAL_GetTick>
 8002064:	0002      	movs	r2, r0
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	2b64      	cmp	r3, #100	@ 0x64
 800206c:	d901      	bls.n	8002072 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800206e:	2303      	movs	r3, #3
 8002070:	e077      	b.n	8002162 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002072:	4b3f      	ldr	r3, [pc, #252]	@ (8002170 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	2380      	movs	r3, #128	@ 0x80
 8002078:	005b      	lsls	r3, r3, #1
 800207a:	4013      	ands	r3, r2
 800207c:	d0f0      	beq.n	8002060 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800207e:	4b3b      	ldr	r3, [pc, #236]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002080:	6a1a      	ldr	r2, [r3, #32]
 8002082:	23c0      	movs	r3, #192	@ 0xc0
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	4013      	ands	r3, r2
 8002088:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d034      	beq.n	80020fa <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	685a      	ldr	r2, [r3, #4]
 8002094:	23c0      	movs	r3, #192	@ 0xc0
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	4013      	ands	r3, r2
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	429a      	cmp	r2, r3
 800209e:	d02c      	beq.n	80020fa <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80020a0:	4b32      	ldr	r3, [pc, #200]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020a2:	6a1b      	ldr	r3, [r3, #32]
 80020a4:	4a33      	ldr	r2, [pc, #204]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80020a6:	4013      	ands	r3, r2
 80020a8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80020aa:	4b30      	ldr	r3, [pc, #192]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020ac:	6a1a      	ldr	r2, [r3, #32]
 80020ae:	4b2f      	ldr	r3, [pc, #188]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020b0:	2180      	movs	r1, #128	@ 0x80
 80020b2:	0249      	lsls	r1, r1, #9
 80020b4:	430a      	orrs	r2, r1
 80020b6:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80020b8:	4b2c      	ldr	r3, [pc, #176]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020ba:	6a1a      	ldr	r2, [r3, #32]
 80020bc:	4b2b      	ldr	r3, [pc, #172]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020be:	492e      	ldr	r1, [pc, #184]	@ (8002178 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80020c0:	400a      	ands	r2, r1
 80020c2:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80020c4:	4b29      	ldr	r3, [pc, #164]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020c6:	68fa      	ldr	r2, [r7, #12]
 80020c8:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	2201      	movs	r2, #1
 80020ce:	4013      	ands	r3, r2
 80020d0:	d013      	beq.n	80020fa <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d2:	f7fe fd2d 	bl	8000b30 <HAL_GetTick>
 80020d6:	0003      	movs	r3, r0
 80020d8:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020da:	e009      	b.n	80020f0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020dc:	f7fe fd28 	bl	8000b30 <HAL_GetTick>
 80020e0:	0002      	movs	r2, r0
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	4a25      	ldr	r2, [pc, #148]	@ (800217c <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d901      	bls.n	80020f0 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80020ec:	2303      	movs	r3, #3
 80020ee:	e038      	b.n	8002162 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020f0:	4b1e      	ldr	r3, [pc, #120]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020f2:	6a1b      	ldr	r3, [r3, #32]
 80020f4:	2202      	movs	r2, #2
 80020f6:	4013      	ands	r3, r2
 80020f8:	d0f0      	beq.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020fa:	4b1c      	ldr	r3, [pc, #112]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020fc:	6a1b      	ldr	r3, [r3, #32]
 80020fe:	4a1d      	ldr	r2, [pc, #116]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002100:	4013      	ands	r3, r2
 8002102:	0019      	movs	r1, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	685a      	ldr	r2, [r3, #4]
 8002108:	4b18      	ldr	r3, [pc, #96]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800210a:	430a      	orrs	r2, r1
 800210c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800210e:	2317      	movs	r3, #23
 8002110:	18fb      	adds	r3, r7, r3
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	2b01      	cmp	r3, #1
 8002116:	d105      	bne.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002118:	4b14      	ldr	r3, [pc, #80]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800211a:	69da      	ldr	r2, [r3, #28]
 800211c:	4b13      	ldr	r3, [pc, #76]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800211e:	4918      	ldr	r1, [pc, #96]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002120:	400a      	ands	r2, r1
 8002122:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2201      	movs	r2, #1
 800212a:	4013      	ands	r3, r2
 800212c:	d009      	beq.n	8002142 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800212e:	4b0f      	ldr	r3, [pc, #60]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002132:	2203      	movs	r2, #3
 8002134:	4393      	bics	r3, r2
 8002136:	0019      	movs	r1, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	689a      	ldr	r2, [r3, #8]
 800213c:	4b0b      	ldr	r3, [pc, #44]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800213e:	430a      	orrs	r2, r1
 8002140:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	2220      	movs	r2, #32
 8002148:	4013      	ands	r3, r2
 800214a:	d009      	beq.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800214c:	4b07      	ldr	r3, [pc, #28]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800214e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002150:	2210      	movs	r2, #16
 8002152:	4393      	bics	r3, r2
 8002154:	0019      	movs	r1, r3
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	68da      	ldr	r2, [r3, #12]
 800215a:	4b04      	ldr	r3, [pc, #16]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800215c:	430a      	orrs	r2, r1
 800215e:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002160:	2300      	movs	r3, #0
}
 8002162:	0018      	movs	r0, r3
 8002164:	46bd      	mov	sp, r7
 8002166:	b006      	add	sp, #24
 8002168:	bd80      	pop	{r7, pc}
 800216a:	46c0      	nop			@ (mov r8, r8)
 800216c:	40021000 	.word	0x40021000
 8002170:	40007000 	.word	0x40007000
 8002174:	fffffcff 	.word	0xfffffcff
 8002178:	fffeffff 	.word	0xfffeffff
 800217c:	00001388 	.word	0x00001388
 8002180:	efffffff 	.word	0xefffffff

08002184 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d101      	bne.n	8002196 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e0a8      	b.n	80022e8 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800219a:	2b00      	cmp	r3, #0
 800219c:	d109      	bne.n	80021b2 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	685a      	ldr	r2, [r3, #4]
 80021a2:	2382      	movs	r3, #130	@ 0x82
 80021a4:	005b      	lsls	r3, r3, #1
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d009      	beq.n	80021be <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2200      	movs	r2, #0
 80021ae:	61da      	str	r2, [r3, #28]
 80021b0:	e005      	b.n	80021be <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2200      	movs	r2, #0
 80021b6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	225d      	movs	r2, #93	@ 0x5d
 80021c8:	5c9b      	ldrb	r3, [r3, r2]
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d107      	bne.n	80021e0 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	225c      	movs	r2, #92	@ 0x5c
 80021d4:	2100      	movs	r1, #0
 80021d6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	0018      	movs	r0, r3
 80021dc:	f7fe fb6a 	bl	80008b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	225d      	movs	r2, #93	@ 0x5d
 80021e4:	2102      	movs	r1, #2
 80021e6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	2140      	movs	r1, #64	@ 0x40
 80021f4:	438a      	bics	r2, r1
 80021f6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	68da      	ldr	r2, [r3, #12]
 80021fc:	23e0      	movs	r3, #224	@ 0xe0
 80021fe:	00db      	lsls	r3, r3, #3
 8002200:	429a      	cmp	r2, r3
 8002202:	d902      	bls.n	800220a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002204:	2300      	movs	r3, #0
 8002206:	60fb      	str	r3, [r7, #12]
 8002208:	e002      	b.n	8002210 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800220a:	2380      	movs	r3, #128	@ 0x80
 800220c:	015b      	lsls	r3, r3, #5
 800220e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	68da      	ldr	r2, [r3, #12]
 8002214:	23f0      	movs	r3, #240	@ 0xf0
 8002216:	011b      	lsls	r3, r3, #4
 8002218:	429a      	cmp	r2, r3
 800221a:	d008      	beq.n	800222e <HAL_SPI_Init+0xaa>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	68da      	ldr	r2, [r3, #12]
 8002220:	23e0      	movs	r3, #224	@ 0xe0
 8002222:	00db      	lsls	r3, r3, #3
 8002224:	429a      	cmp	r2, r3
 8002226:	d002      	beq.n	800222e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2200      	movs	r2, #0
 800222c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685a      	ldr	r2, [r3, #4]
 8002232:	2382      	movs	r3, #130	@ 0x82
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	401a      	ands	r2, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6899      	ldr	r1, [r3, #8]
 800223c:	2384      	movs	r3, #132	@ 0x84
 800223e:	021b      	lsls	r3, r3, #8
 8002240:	400b      	ands	r3, r1
 8002242:	431a      	orrs	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	691b      	ldr	r3, [r3, #16]
 8002248:	2102      	movs	r1, #2
 800224a:	400b      	ands	r3, r1
 800224c:	431a      	orrs	r2, r3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	695b      	ldr	r3, [r3, #20]
 8002252:	2101      	movs	r1, #1
 8002254:	400b      	ands	r3, r1
 8002256:	431a      	orrs	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6999      	ldr	r1, [r3, #24]
 800225c:	2380      	movs	r3, #128	@ 0x80
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	400b      	ands	r3, r1
 8002262:	431a      	orrs	r2, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	69db      	ldr	r3, [r3, #28]
 8002268:	2138      	movs	r1, #56	@ 0x38
 800226a:	400b      	ands	r3, r1
 800226c:	431a      	orrs	r2, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a1b      	ldr	r3, [r3, #32]
 8002272:	2180      	movs	r1, #128	@ 0x80
 8002274:	400b      	ands	r3, r1
 8002276:	431a      	orrs	r2, r3
 8002278:	0011      	movs	r1, r2
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800227e:	2380      	movs	r3, #128	@ 0x80
 8002280:	019b      	lsls	r3, r3, #6
 8002282:	401a      	ands	r2, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	430a      	orrs	r2, r1
 800228a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	699b      	ldr	r3, [r3, #24]
 8002290:	0c1b      	lsrs	r3, r3, #16
 8002292:	2204      	movs	r2, #4
 8002294:	401a      	ands	r2, r3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800229a:	2110      	movs	r1, #16
 800229c:	400b      	ands	r3, r1
 800229e:	431a      	orrs	r2, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022a4:	2108      	movs	r1, #8
 80022a6:	400b      	ands	r3, r1
 80022a8:	431a      	orrs	r2, r3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	68d9      	ldr	r1, [r3, #12]
 80022ae:	23f0      	movs	r3, #240	@ 0xf0
 80022b0:	011b      	lsls	r3, r3, #4
 80022b2:	400b      	ands	r3, r1
 80022b4:	431a      	orrs	r2, r3
 80022b6:	0011      	movs	r1, r2
 80022b8:	68fa      	ldr	r2, [r7, #12]
 80022ba:	2380      	movs	r3, #128	@ 0x80
 80022bc:	015b      	lsls	r3, r3, #5
 80022be:	401a      	ands	r2, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	430a      	orrs	r2, r1
 80022c6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	69da      	ldr	r2, [r3, #28]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4907      	ldr	r1, [pc, #28]	@ (80022f0 <HAL_SPI_Init+0x16c>)
 80022d4:	400a      	ands	r2, r1
 80022d6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	225d      	movs	r2, #93	@ 0x5d
 80022e2:	2101      	movs	r1, #1
 80022e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022e6:	2300      	movs	r3, #0
}
 80022e8:	0018      	movs	r0, r3
 80022ea:	46bd      	mov	sp, r7
 80022ec:	b004      	add	sp, #16
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	fffff7ff 	.word	0xfffff7ff

080022f4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b088      	sub	sp, #32
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	60f8      	str	r0, [r7, #12]
 80022fc:	60b9      	str	r1, [r7, #8]
 80022fe:	603b      	str	r3, [r7, #0]
 8002300:	1dbb      	adds	r3, r7, #6
 8002302:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002304:	231f      	movs	r3, #31
 8002306:	18fb      	adds	r3, r7, r3
 8002308:	2200      	movs	r2, #0
 800230a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	225c      	movs	r2, #92	@ 0x5c
 8002310:	5c9b      	ldrb	r3, [r3, r2]
 8002312:	2b01      	cmp	r3, #1
 8002314:	d101      	bne.n	800231a <HAL_SPI_Transmit+0x26>
 8002316:	2302      	movs	r3, #2
 8002318:	e147      	b.n	80025aa <HAL_SPI_Transmit+0x2b6>
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	225c      	movs	r2, #92	@ 0x5c
 800231e:	2101      	movs	r1, #1
 8002320:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002322:	f7fe fc05 	bl	8000b30 <HAL_GetTick>
 8002326:	0003      	movs	r3, r0
 8002328:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800232a:	2316      	movs	r3, #22
 800232c:	18fb      	adds	r3, r7, r3
 800232e:	1dba      	adds	r2, r7, #6
 8002330:	8812      	ldrh	r2, [r2, #0]
 8002332:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	225d      	movs	r2, #93	@ 0x5d
 8002338:	5c9b      	ldrb	r3, [r3, r2]
 800233a:	b2db      	uxtb	r3, r3
 800233c:	2b01      	cmp	r3, #1
 800233e:	d004      	beq.n	800234a <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8002340:	231f      	movs	r3, #31
 8002342:	18fb      	adds	r3, r7, r3
 8002344:	2202      	movs	r2, #2
 8002346:	701a      	strb	r2, [r3, #0]
    goto error;
 8002348:	e128      	b.n	800259c <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d003      	beq.n	8002358 <HAL_SPI_Transmit+0x64>
 8002350:	1dbb      	adds	r3, r7, #6
 8002352:	881b      	ldrh	r3, [r3, #0]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d104      	bne.n	8002362 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8002358:	231f      	movs	r3, #31
 800235a:	18fb      	adds	r3, r7, r3
 800235c:	2201      	movs	r2, #1
 800235e:	701a      	strb	r2, [r3, #0]
    goto error;
 8002360:	e11c      	b.n	800259c <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	225d      	movs	r2, #93	@ 0x5d
 8002366:	2103      	movs	r1, #3
 8002368:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2200      	movs	r2, #0
 800236e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	68ba      	ldr	r2, [r7, #8]
 8002374:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	1dba      	adds	r2, r7, #6
 800237a:	8812      	ldrh	r2, [r2, #0]
 800237c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	1dba      	adds	r2, r7, #6
 8002382:	8812      	ldrh	r2, [r2, #0]
 8002384:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2200      	movs	r2, #0
 800238a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	2244      	movs	r2, #68	@ 0x44
 8002390:	2100      	movs	r1, #0
 8002392:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	2246      	movs	r2, #70	@ 0x46
 8002398:	2100      	movs	r1, #0
 800239a:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2200      	movs	r2, #0
 80023a0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	2200      	movs	r2, #0
 80023a6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	689a      	ldr	r2, [r3, #8]
 80023ac:	2380      	movs	r3, #128	@ 0x80
 80023ae:	021b      	lsls	r3, r3, #8
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d110      	bne.n	80023d6 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2140      	movs	r1, #64	@ 0x40
 80023c0:	438a      	bics	r2, r1
 80023c2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	2180      	movs	r1, #128	@ 0x80
 80023d0:	01c9      	lsls	r1, r1, #7
 80023d2:	430a      	orrs	r2, r1
 80023d4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2240      	movs	r2, #64	@ 0x40
 80023de:	4013      	ands	r3, r2
 80023e0:	2b40      	cmp	r3, #64	@ 0x40
 80023e2:	d007      	beq.n	80023f4 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	2140      	movs	r1, #64	@ 0x40
 80023f0:	430a      	orrs	r2, r1
 80023f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	68da      	ldr	r2, [r3, #12]
 80023f8:	23e0      	movs	r3, #224	@ 0xe0
 80023fa:	00db      	lsls	r3, r3, #3
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d952      	bls.n	80024a6 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d004      	beq.n	8002412 <HAL_SPI_Transmit+0x11e>
 8002408:	2316      	movs	r3, #22
 800240a:	18fb      	adds	r3, r7, r3
 800240c:	881b      	ldrh	r3, [r3, #0]
 800240e:	2b01      	cmp	r3, #1
 8002410:	d143      	bne.n	800249a <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002416:	881a      	ldrh	r2, [r3, #0]
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002422:	1c9a      	adds	r2, r3, #2
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800242c:	b29b      	uxth	r3, r3
 800242e:	3b01      	subs	r3, #1
 8002430:	b29a      	uxth	r2, r3
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002436:	e030      	b.n	800249a <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	2202      	movs	r2, #2
 8002440:	4013      	ands	r3, r2
 8002442:	2b02      	cmp	r3, #2
 8002444:	d112      	bne.n	800246c <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800244a:	881a      	ldrh	r2, [r3, #0]
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002456:	1c9a      	adds	r2, r3, #2
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002460:	b29b      	uxth	r3, r3
 8002462:	3b01      	subs	r3, #1
 8002464:	b29a      	uxth	r2, r3
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800246a:	e016      	b.n	800249a <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800246c:	f7fe fb60 	bl	8000b30 <HAL_GetTick>
 8002470:	0002      	movs	r2, r0
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	683a      	ldr	r2, [r7, #0]
 8002478:	429a      	cmp	r2, r3
 800247a:	d802      	bhi.n	8002482 <HAL_SPI_Transmit+0x18e>
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	3301      	adds	r3, #1
 8002480:	d102      	bne.n	8002488 <HAL_SPI_Transmit+0x194>
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d108      	bne.n	800249a <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8002488:	231f      	movs	r3, #31
 800248a:	18fb      	adds	r3, r7, r3
 800248c:	2203      	movs	r2, #3
 800248e:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	225d      	movs	r2, #93	@ 0x5d
 8002494:	2101      	movs	r1, #1
 8002496:	5499      	strb	r1, [r3, r2]
          goto error;
 8002498:	e080      	b.n	800259c <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800249e:	b29b      	uxth	r3, r3
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d1c9      	bne.n	8002438 <HAL_SPI_Transmit+0x144>
 80024a4:	e053      	b.n	800254e <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d004      	beq.n	80024b8 <HAL_SPI_Transmit+0x1c4>
 80024ae:	2316      	movs	r3, #22
 80024b0:	18fb      	adds	r3, r7, r3
 80024b2:	881b      	ldrh	r3, [r3, #0]
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d145      	bne.n	8002544 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	330c      	adds	r3, #12
 80024c2:	7812      	ldrb	r2, [r2, #0]
 80024c4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024ca:	1c5a      	adds	r2, r3, #1
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	3b01      	subs	r3, #1
 80024d8:	b29a      	uxth	r2, r3
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80024de:	e031      	b.n	8002544 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	2202      	movs	r2, #2
 80024e8:	4013      	ands	r3, r2
 80024ea:	2b02      	cmp	r3, #2
 80024ec:	d113      	bne.n	8002516 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	330c      	adds	r3, #12
 80024f8:	7812      	ldrb	r2, [r2, #0]
 80024fa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002500:	1c5a      	adds	r2, r3, #1
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800250a:	b29b      	uxth	r3, r3
 800250c:	3b01      	subs	r3, #1
 800250e:	b29a      	uxth	r2, r3
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002514:	e016      	b.n	8002544 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002516:	f7fe fb0b 	bl	8000b30 <HAL_GetTick>
 800251a:	0002      	movs	r2, r0
 800251c:	69bb      	ldr	r3, [r7, #24]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	683a      	ldr	r2, [r7, #0]
 8002522:	429a      	cmp	r2, r3
 8002524:	d802      	bhi.n	800252c <HAL_SPI_Transmit+0x238>
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	3301      	adds	r3, #1
 800252a:	d102      	bne.n	8002532 <HAL_SPI_Transmit+0x23e>
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d108      	bne.n	8002544 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8002532:	231f      	movs	r3, #31
 8002534:	18fb      	adds	r3, r7, r3
 8002536:	2203      	movs	r2, #3
 8002538:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	225d      	movs	r2, #93	@ 0x5d
 800253e:	2101      	movs	r1, #1
 8002540:	5499      	strb	r1, [r3, r2]
          goto error;
 8002542:	e02b      	b.n	800259c <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002548:	b29b      	uxth	r3, r3
 800254a:	2b00      	cmp	r3, #0
 800254c:	d1c8      	bne.n	80024e0 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800254e:	69ba      	ldr	r2, [r7, #24]
 8002550:	6839      	ldr	r1, [r7, #0]
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	0018      	movs	r0, r3
 8002556:	f000 fcef 	bl	8002f38 <SPI_EndRxTxTransaction>
 800255a:	1e03      	subs	r3, r0, #0
 800255c:	d002      	beq.n	8002564 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2220      	movs	r2, #32
 8002562:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d10a      	bne.n	8002582 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800256c:	2300      	movs	r3, #0
 800256e:	613b      	str	r3, [r7, #16]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	68db      	ldr	r3, [r3, #12]
 8002576:	613b      	str	r3, [r7, #16]
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	613b      	str	r3, [r7, #16]
 8002580:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002586:	2b00      	cmp	r3, #0
 8002588:	d004      	beq.n	8002594 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 800258a:	231f      	movs	r3, #31
 800258c:	18fb      	adds	r3, r7, r3
 800258e:	2201      	movs	r2, #1
 8002590:	701a      	strb	r2, [r3, #0]
 8002592:	e003      	b.n	800259c <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	225d      	movs	r2, #93	@ 0x5d
 8002598:	2101      	movs	r1, #1
 800259a:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	225c      	movs	r2, #92	@ 0x5c
 80025a0:	2100      	movs	r1, #0
 80025a2:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80025a4:	231f      	movs	r3, #31
 80025a6:	18fb      	adds	r3, r7, r3
 80025a8:	781b      	ldrb	r3, [r3, #0]
}
 80025aa:	0018      	movs	r0, r3
 80025ac:	46bd      	mov	sp, r7
 80025ae:	b008      	add	sp, #32
 80025b0:	bd80      	pop	{r7, pc}
	...

080025b4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025b4:	b590      	push	{r4, r7, lr}
 80025b6:	b089      	sub	sp, #36	@ 0x24
 80025b8:	af02      	add	r7, sp, #8
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	603b      	str	r3, [r7, #0]
 80025c0:	1dbb      	adds	r3, r7, #6
 80025c2:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80025c4:	2117      	movs	r1, #23
 80025c6:	187b      	adds	r3, r7, r1
 80025c8:	2200      	movs	r2, #0
 80025ca:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	225d      	movs	r2, #93	@ 0x5d
 80025d0:	5c9b      	ldrb	r3, [r3, r2]
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d003      	beq.n	80025e0 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 80025d8:	187b      	adds	r3, r7, r1
 80025da:	2202      	movs	r2, #2
 80025dc:	701a      	strb	r2, [r3, #0]
    goto error;
 80025de:	e12b      	b.n	8002838 <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	685a      	ldr	r2, [r3, #4]
 80025e4:	2382      	movs	r3, #130	@ 0x82
 80025e6:	005b      	lsls	r3, r3, #1
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d113      	bne.n	8002614 <HAL_SPI_Receive+0x60>
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d10f      	bne.n	8002614 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	225d      	movs	r2, #93	@ 0x5d
 80025f8:	2104      	movs	r1, #4
 80025fa:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80025fc:	1dbb      	adds	r3, r7, #6
 80025fe:	881c      	ldrh	r4, [r3, #0]
 8002600:	68ba      	ldr	r2, [r7, #8]
 8002602:	68b9      	ldr	r1, [r7, #8]
 8002604:	68f8      	ldr	r0, [r7, #12]
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	9300      	str	r3, [sp, #0]
 800260a:	0023      	movs	r3, r4
 800260c:	f000 f924 	bl	8002858 <HAL_SPI_TransmitReceive>
 8002610:	0003      	movs	r3, r0
 8002612:	e118      	b.n	8002846 <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	225c      	movs	r2, #92	@ 0x5c
 8002618:	5c9b      	ldrb	r3, [r3, r2]
 800261a:	2b01      	cmp	r3, #1
 800261c:	d101      	bne.n	8002622 <HAL_SPI_Receive+0x6e>
 800261e:	2302      	movs	r3, #2
 8002620:	e111      	b.n	8002846 <HAL_SPI_Receive+0x292>
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	225c      	movs	r2, #92	@ 0x5c
 8002626:	2101      	movs	r1, #1
 8002628:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800262a:	f7fe fa81 	bl	8000b30 <HAL_GetTick>
 800262e:	0003      	movs	r3, r0
 8002630:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d003      	beq.n	8002640 <HAL_SPI_Receive+0x8c>
 8002638:	1dbb      	adds	r3, r7, #6
 800263a:	881b      	ldrh	r3, [r3, #0]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d104      	bne.n	800264a <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 8002640:	2317      	movs	r3, #23
 8002642:	18fb      	adds	r3, r7, r3
 8002644:	2201      	movs	r2, #1
 8002646:	701a      	strb	r2, [r3, #0]
    goto error;
 8002648:	e0f6      	b.n	8002838 <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	225d      	movs	r2, #93	@ 0x5d
 800264e:	2104      	movs	r1, #4
 8002650:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2200      	movs	r2, #0
 8002656:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	68ba      	ldr	r2, [r7, #8]
 800265c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	1dba      	adds	r2, r7, #6
 8002662:	2144      	movs	r1, #68	@ 0x44
 8002664:	8812      	ldrh	r2, [r2, #0]
 8002666:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	1dba      	adds	r2, r7, #6
 800266c:	2146      	movs	r1, #70	@ 0x46
 800266e:	8812      	ldrh	r2, [r2, #0]
 8002670:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2200      	movs	r2, #0
 8002676:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	2200      	movs	r2, #0
 800267c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	2200      	movs	r2, #0
 8002682:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2200      	movs	r2, #0
 8002688:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2200      	movs	r2, #0
 800268e:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	68da      	ldr	r2, [r3, #12]
 8002694:	23e0      	movs	r3, #224	@ 0xe0
 8002696:	00db      	lsls	r3, r3, #3
 8002698:	429a      	cmp	r2, r3
 800269a:	d908      	bls.n	80026ae <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	685a      	ldr	r2, [r3, #4]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	496a      	ldr	r1, [pc, #424]	@ (8002850 <HAL_SPI_Receive+0x29c>)
 80026a8:	400a      	ands	r2, r1
 80026aa:	605a      	str	r2, [r3, #4]
 80026ac:	e008      	b.n	80026c0 <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	685a      	ldr	r2, [r3, #4]
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2180      	movs	r1, #128	@ 0x80
 80026ba:	0149      	lsls	r1, r1, #5
 80026bc:	430a      	orrs	r2, r1
 80026be:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	689a      	ldr	r2, [r3, #8]
 80026c4:	2380      	movs	r3, #128	@ 0x80
 80026c6:	021b      	lsls	r3, r3, #8
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d10f      	bne.n	80026ec <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2140      	movs	r1, #64	@ 0x40
 80026d8:	438a      	bics	r2, r1
 80026da:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	495b      	ldr	r1, [pc, #364]	@ (8002854 <HAL_SPI_Receive+0x2a0>)
 80026e8:	400a      	ands	r2, r1
 80026ea:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2240      	movs	r2, #64	@ 0x40
 80026f4:	4013      	ands	r3, r2
 80026f6:	2b40      	cmp	r3, #64	@ 0x40
 80026f8:	d007      	beq.n	800270a <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	2140      	movs	r1, #64	@ 0x40
 8002706:	430a      	orrs	r2, r1
 8002708:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	68da      	ldr	r2, [r3, #12]
 800270e:	23e0      	movs	r3, #224	@ 0xe0
 8002710:	00db      	lsls	r3, r3, #3
 8002712:	429a      	cmp	r2, r3
 8002714:	d900      	bls.n	8002718 <HAL_SPI_Receive+0x164>
 8002716:	e071      	b.n	80027fc <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002718:	e035      	b.n	8002786 <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	2201      	movs	r2, #1
 8002722:	4013      	ands	r3, r2
 8002724:	2b01      	cmp	r3, #1
 8002726:	d117      	bne.n	8002758 <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	330c      	adds	r3, #12
 800272e:	001a      	movs	r2, r3
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002734:	7812      	ldrb	r2, [r2, #0]
 8002736:	b2d2      	uxtb	r2, r2
 8002738:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273e:	1c5a      	adds	r2, r3, #1
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2246      	movs	r2, #70	@ 0x46
 8002748:	5a9b      	ldrh	r3, [r3, r2]
 800274a:	b29b      	uxth	r3, r3
 800274c:	3b01      	subs	r3, #1
 800274e:	b299      	uxth	r1, r3
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2246      	movs	r2, #70	@ 0x46
 8002754:	5299      	strh	r1, [r3, r2]
 8002756:	e016      	b.n	8002786 <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002758:	f7fe f9ea 	bl	8000b30 <HAL_GetTick>
 800275c:	0002      	movs	r2, r0
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	683a      	ldr	r2, [r7, #0]
 8002764:	429a      	cmp	r2, r3
 8002766:	d802      	bhi.n	800276e <HAL_SPI_Receive+0x1ba>
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	3301      	adds	r3, #1
 800276c:	d102      	bne.n	8002774 <HAL_SPI_Receive+0x1c0>
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d108      	bne.n	8002786 <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 8002774:	2317      	movs	r3, #23
 8002776:	18fb      	adds	r3, r7, r3
 8002778:	2203      	movs	r2, #3
 800277a:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	225d      	movs	r2, #93	@ 0x5d
 8002780:	2101      	movs	r1, #1
 8002782:	5499      	strb	r1, [r3, r2]
          goto error;
 8002784:	e058      	b.n	8002838 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2246      	movs	r2, #70	@ 0x46
 800278a:	5a9b      	ldrh	r3, [r3, r2]
 800278c:	b29b      	uxth	r3, r3
 800278e:	2b00      	cmp	r3, #0
 8002790:	d1c3      	bne.n	800271a <HAL_SPI_Receive+0x166>
 8002792:	e039      	b.n	8002808 <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	2201      	movs	r2, #1
 800279c:	4013      	ands	r3, r2
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d115      	bne.n	80027ce <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68da      	ldr	r2, [r3, #12]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ac:	b292      	uxth	r2, r2
 80027ae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b4:	1c9a      	adds	r2, r3, #2
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2246      	movs	r2, #70	@ 0x46
 80027be:	5a9b      	ldrh	r3, [r3, r2]
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	3b01      	subs	r3, #1
 80027c4:	b299      	uxth	r1, r3
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2246      	movs	r2, #70	@ 0x46
 80027ca:	5299      	strh	r1, [r3, r2]
 80027cc:	e016      	b.n	80027fc <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80027ce:	f7fe f9af 	bl	8000b30 <HAL_GetTick>
 80027d2:	0002      	movs	r2, r0
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	1ad3      	subs	r3, r2, r3
 80027d8:	683a      	ldr	r2, [r7, #0]
 80027da:	429a      	cmp	r2, r3
 80027dc:	d802      	bhi.n	80027e4 <HAL_SPI_Receive+0x230>
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	3301      	adds	r3, #1
 80027e2:	d102      	bne.n	80027ea <HAL_SPI_Receive+0x236>
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d108      	bne.n	80027fc <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 80027ea:	2317      	movs	r3, #23
 80027ec:	18fb      	adds	r3, r7, r3
 80027ee:	2203      	movs	r2, #3
 80027f0:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	225d      	movs	r2, #93	@ 0x5d
 80027f6:	2101      	movs	r1, #1
 80027f8:	5499      	strb	r1, [r3, r2]
          goto error;
 80027fa:	e01d      	b.n	8002838 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2246      	movs	r2, #70	@ 0x46
 8002800:	5a9b      	ldrh	r3, [r3, r2]
 8002802:	b29b      	uxth	r3, r3
 8002804:	2b00      	cmp	r3, #0
 8002806:	d1c5      	bne.n	8002794 <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002808:	693a      	ldr	r2, [r7, #16]
 800280a:	6839      	ldr	r1, [r7, #0]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	0018      	movs	r0, r3
 8002810:	f000 fb34 	bl	8002e7c <SPI_EndRxTransaction>
 8002814:	1e03      	subs	r3, r0, #0
 8002816:	d002      	beq.n	800281e <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2220      	movs	r2, #32
 800281c:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002822:	2b00      	cmp	r3, #0
 8002824:	d004      	beq.n	8002830 <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 8002826:	2317      	movs	r3, #23
 8002828:	18fb      	adds	r3, r7, r3
 800282a:	2201      	movs	r2, #1
 800282c:	701a      	strb	r2, [r3, #0]
 800282e:	e003      	b.n	8002838 <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	225d      	movs	r2, #93	@ 0x5d
 8002834:	2101      	movs	r1, #1
 8002836:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	225c      	movs	r2, #92	@ 0x5c
 800283c:	2100      	movs	r1, #0
 800283e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002840:	2317      	movs	r3, #23
 8002842:	18fb      	adds	r3, r7, r3
 8002844:	781b      	ldrb	r3, [r3, #0]
}
 8002846:	0018      	movs	r0, r3
 8002848:	46bd      	mov	sp, r7
 800284a:	b007      	add	sp, #28
 800284c:	bd90      	pop	{r4, r7, pc}
 800284e:	46c0      	nop			@ (mov r8, r8)
 8002850:	ffffefff 	.word	0xffffefff
 8002854:	ffffbfff 	.word	0xffffbfff

08002858 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b08a      	sub	sp, #40	@ 0x28
 800285c:	af00      	add	r7, sp, #0
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	60b9      	str	r1, [r7, #8]
 8002862:	607a      	str	r2, [r7, #4]
 8002864:	001a      	movs	r2, r3
 8002866:	1cbb      	adds	r3, r7, #2
 8002868:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800286a:	2301      	movs	r3, #1
 800286c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800286e:	2323      	movs	r3, #35	@ 0x23
 8002870:	18fb      	adds	r3, r7, r3
 8002872:	2200      	movs	r2, #0
 8002874:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	225c      	movs	r2, #92	@ 0x5c
 800287a:	5c9b      	ldrb	r3, [r3, r2]
 800287c:	2b01      	cmp	r3, #1
 800287e:	d101      	bne.n	8002884 <HAL_SPI_TransmitReceive+0x2c>
 8002880:	2302      	movs	r3, #2
 8002882:	e1c4      	b.n	8002c0e <HAL_SPI_TransmitReceive+0x3b6>
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	225c      	movs	r2, #92	@ 0x5c
 8002888:	2101      	movs	r1, #1
 800288a:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800288c:	f7fe f950 	bl	8000b30 <HAL_GetTick>
 8002890:	0003      	movs	r3, r0
 8002892:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002894:	201b      	movs	r0, #27
 8002896:	183b      	adds	r3, r7, r0
 8002898:	68fa      	ldr	r2, [r7, #12]
 800289a:	215d      	movs	r1, #93	@ 0x5d
 800289c:	5c52      	ldrb	r2, [r2, r1]
 800289e:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80028a6:	2312      	movs	r3, #18
 80028a8:	18fb      	adds	r3, r7, r3
 80028aa:	1cba      	adds	r2, r7, #2
 80028ac:	8812      	ldrh	r2, [r2, #0]
 80028ae:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80028b0:	183b      	adds	r3, r7, r0
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d011      	beq.n	80028dc <HAL_SPI_TransmitReceive+0x84>
 80028b8:	697a      	ldr	r2, [r7, #20]
 80028ba:	2382      	movs	r3, #130	@ 0x82
 80028bc:	005b      	lsls	r3, r3, #1
 80028be:	429a      	cmp	r2, r3
 80028c0:	d107      	bne.n	80028d2 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d103      	bne.n	80028d2 <HAL_SPI_TransmitReceive+0x7a>
 80028ca:	183b      	adds	r3, r7, r0
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	2b04      	cmp	r3, #4
 80028d0:	d004      	beq.n	80028dc <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 80028d2:	2323      	movs	r3, #35	@ 0x23
 80028d4:	18fb      	adds	r3, r7, r3
 80028d6:	2202      	movs	r2, #2
 80028d8:	701a      	strb	r2, [r3, #0]
    goto error;
 80028da:	e191      	b.n	8002c00 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d006      	beq.n	80028f0 <HAL_SPI_TransmitReceive+0x98>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d003      	beq.n	80028f0 <HAL_SPI_TransmitReceive+0x98>
 80028e8:	1cbb      	adds	r3, r7, #2
 80028ea:	881b      	ldrh	r3, [r3, #0]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d104      	bne.n	80028fa <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80028f0:	2323      	movs	r3, #35	@ 0x23
 80028f2:	18fb      	adds	r3, r7, r3
 80028f4:	2201      	movs	r2, #1
 80028f6:	701a      	strb	r2, [r3, #0]
    goto error;
 80028f8:	e182      	b.n	8002c00 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	225d      	movs	r2, #93	@ 0x5d
 80028fe:	5c9b      	ldrb	r3, [r3, r2]
 8002900:	b2db      	uxtb	r3, r3
 8002902:	2b04      	cmp	r3, #4
 8002904:	d003      	beq.n	800290e <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	225d      	movs	r2, #93	@ 0x5d
 800290a:	2105      	movs	r1, #5
 800290c:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2200      	movs	r2, #0
 8002912:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	1cba      	adds	r2, r7, #2
 800291e:	2146      	movs	r1, #70	@ 0x46
 8002920:	8812      	ldrh	r2, [r2, #0]
 8002922:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	1cba      	adds	r2, r7, #2
 8002928:	2144      	movs	r1, #68	@ 0x44
 800292a:	8812      	ldrh	r2, [r2, #0]
 800292c:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	68ba      	ldr	r2, [r7, #8]
 8002932:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	1cba      	adds	r2, r7, #2
 8002938:	8812      	ldrh	r2, [r2, #0]
 800293a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	1cba      	adds	r2, r7, #2
 8002940:	8812      	ldrh	r2, [r2, #0]
 8002942:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2200      	movs	r2, #0
 8002948:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2200      	movs	r2, #0
 800294e:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	68da      	ldr	r2, [r3, #12]
 8002954:	23e0      	movs	r3, #224	@ 0xe0
 8002956:	00db      	lsls	r3, r3, #3
 8002958:	429a      	cmp	r2, r3
 800295a:	d908      	bls.n	800296e <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	685a      	ldr	r2, [r3, #4]
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	49ac      	ldr	r1, [pc, #688]	@ (8002c18 <HAL_SPI_TransmitReceive+0x3c0>)
 8002968:	400a      	ands	r2, r1
 800296a:	605a      	str	r2, [r3, #4]
 800296c:	e008      	b.n	8002980 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	685a      	ldr	r2, [r3, #4]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	2180      	movs	r1, #128	@ 0x80
 800297a:	0149      	lsls	r1, r1, #5
 800297c:	430a      	orrs	r2, r1
 800297e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	2240      	movs	r2, #64	@ 0x40
 8002988:	4013      	ands	r3, r2
 800298a:	2b40      	cmp	r3, #64	@ 0x40
 800298c:	d007      	beq.n	800299e <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2140      	movs	r1, #64	@ 0x40
 800299a:	430a      	orrs	r2, r1
 800299c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	68da      	ldr	r2, [r3, #12]
 80029a2:	23e0      	movs	r3, #224	@ 0xe0
 80029a4:	00db      	lsls	r3, r3, #3
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d800      	bhi.n	80029ac <HAL_SPI_TransmitReceive+0x154>
 80029aa:	e083      	b.n	8002ab4 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d005      	beq.n	80029c0 <HAL_SPI_TransmitReceive+0x168>
 80029b4:	2312      	movs	r3, #18
 80029b6:	18fb      	adds	r3, r7, r3
 80029b8:	881b      	ldrh	r3, [r3, #0]
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d000      	beq.n	80029c0 <HAL_SPI_TransmitReceive+0x168>
 80029be:	e06d      	b.n	8002a9c <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029c4:	881a      	ldrh	r2, [r3, #0]
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029d0:	1c9a      	adds	r2, r3, #2
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80029da:	b29b      	uxth	r3, r3
 80029dc:	3b01      	subs	r3, #1
 80029de:	b29a      	uxth	r2, r3
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80029e4:	e05a      	b.n	8002a9c <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	2202      	movs	r2, #2
 80029ee:	4013      	ands	r3, r2
 80029f0:	2b02      	cmp	r3, #2
 80029f2:	d11b      	bne.n	8002a2c <HAL_SPI_TransmitReceive+0x1d4>
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80029f8:	b29b      	uxth	r3, r3
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d016      	beq.n	8002a2c <HAL_SPI_TransmitReceive+0x1d4>
 80029fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d113      	bne.n	8002a2c <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a08:	881a      	ldrh	r2, [r3, #0]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a14:	1c9a      	adds	r2, r3, #2
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a1e:	b29b      	uxth	r3, r3
 8002a20:	3b01      	subs	r3, #1
 8002a22:	b29a      	uxth	r2, r3
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	2201      	movs	r2, #1
 8002a34:	4013      	ands	r3, r2
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d11c      	bne.n	8002a74 <HAL_SPI_TransmitReceive+0x21c>
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2246      	movs	r2, #70	@ 0x46
 8002a3e:	5a9b      	ldrh	r3, [r3, r2]
 8002a40:	b29b      	uxth	r3, r3
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d016      	beq.n	8002a74 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	68da      	ldr	r2, [r3, #12]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a50:	b292      	uxth	r2, r2
 8002a52:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a58:	1c9a      	adds	r2, r3, #2
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2246      	movs	r2, #70	@ 0x46
 8002a62:	5a9b      	ldrh	r3, [r3, r2]
 8002a64:	b29b      	uxth	r3, r3
 8002a66:	3b01      	subs	r3, #1
 8002a68:	b299      	uxth	r1, r3
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2246      	movs	r2, #70	@ 0x46
 8002a6e:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002a70:	2301      	movs	r3, #1
 8002a72:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002a74:	f7fe f85c 	bl	8000b30 <HAL_GetTick>
 8002a78:	0002      	movs	r2, r0
 8002a7a:	69fb      	ldr	r3, [r7, #28]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d80b      	bhi.n	8002a9c <HAL_SPI_TransmitReceive+0x244>
 8002a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a86:	3301      	adds	r3, #1
 8002a88:	d008      	beq.n	8002a9c <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8002a8a:	2323      	movs	r3, #35	@ 0x23
 8002a8c:	18fb      	adds	r3, r7, r3
 8002a8e:	2203      	movs	r2, #3
 8002a90:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	225d      	movs	r2, #93	@ 0x5d
 8002a96:	2101      	movs	r1, #1
 8002a98:	5499      	strb	r1, [r3, r2]
        goto error;
 8002a9a:	e0b1      	b.n	8002c00 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d19f      	bne.n	80029e6 <HAL_SPI_TransmitReceive+0x18e>
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2246      	movs	r2, #70	@ 0x46
 8002aaa:	5a9b      	ldrh	r3, [r3, r2]
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d199      	bne.n	80029e6 <HAL_SPI_TransmitReceive+0x18e>
 8002ab2:	e089      	b.n	8002bc8 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d005      	beq.n	8002ac8 <HAL_SPI_TransmitReceive+0x270>
 8002abc:	2312      	movs	r3, #18
 8002abe:	18fb      	adds	r3, r7, r3
 8002ac0:	881b      	ldrh	r3, [r3, #0]
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d000      	beq.n	8002ac8 <HAL_SPI_TransmitReceive+0x270>
 8002ac6:	e074      	b.n	8002bb2 <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	330c      	adds	r3, #12
 8002ad2:	7812      	ldrb	r2, [r2, #0]
 8002ad4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ada:	1c5a      	adds	r2, r3, #1
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	3b01      	subs	r3, #1
 8002ae8:	b29a      	uxth	r2, r3
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002aee:	e060      	b.n	8002bb2 <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	2202      	movs	r2, #2
 8002af8:	4013      	ands	r3, r2
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d11c      	bne.n	8002b38 <HAL_SPI_TransmitReceive+0x2e0>
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d017      	beq.n	8002b38 <HAL_SPI_TransmitReceive+0x2e0>
 8002b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d114      	bne.n	8002b38 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	330c      	adds	r3, #12
 8002b18:	7812      	ldrb	r2, [r2, #0]
 8002b1a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b20:	1c5a      	adds	r2, r3, #1
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	3b01      	subs	r3, #1
 8002b2e:	b29a      	uxth	r2, r3
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002b34:	2300      	movs	r3, #0
 8002b36:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	4013      	ands	r3, r2
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d11e      	bne.n	8002b84 <HAL_SPI_TransmitReceive+0x32c>
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2246      	movs	r2, #70	@ 0x46
 8002b4a:	5a9b      	ldrh	r3, [r3, r2]
 8002b4c:	b29b      	uxth	r3, r3
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d018      	beq.n	8002b84 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	330c      	adds	r3, #12
 8002b58:	001a      	movs	r2, r3
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b5e:	7812      	ldrb	r2, [r2, #0]
 8002b60:	b2d2      	uxtb	r2, r2
 8002b62:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b68:	1c5a      	adds	r2, r3, #1
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2246      	movs	r2, #70	@ 0x46
 8002b72:	5a9b      	ldrh	r3, [r3, r2]
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	3b01      	subs	r3, #1
 8002b78:	b299      	uxth	r1, r3
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2246      	movs	r2, #70	@ 0x46
 8002b7e:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002b80:	2301      	movs	r3, #1
 8002b82:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002b84:	f7fd ffd4 	bl	8000b30 <HAL_GetTick>
 8002b88:	0002      	movs	r2, r0
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d802      	bhi.n	8002b9a <HAL_SPI_TransmitReceive+0x342>
 8002b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b96:	3301      	adds	r3, #1
 8002b98:	d102      	bne.n	8002ba0 <HAL_SPI_TransmitReceive+0x348>
 8002b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d108      	bne.n	8002bb2 <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8002ba0:	2323      	movs	r3, #35	@ 0x23
 8002ba2:	18fb      	adds	r3, r7, r3
 8002ba4:	2203      	movs	r2, #3
 8002ba6:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	225d      	movs	r2, #93	@ 0x5d
 8002bac:	2101      	movs	r1, #1
 8002bae:	5499      	strb	r1, [r3, r2]
        goto error;
 8002bb0:	e026      	b.n	8002c00 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002bb6:	b29b      	uxth	r3, r3
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d199      	bne.n	8002af0 <HAL_SPI_TransmitReceive+0x298>
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2246      	movs	r2, #70	@ 0x46
 8002bc0:	5a9b      	ldrh	r3, [r3, r2]
 8002bc2:	b29b      	uxth	r3, r3
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d193      	bne.n	8002af0 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002bc8:	69fa      	ldr	r2, [r7, #28]
 8002bca:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	0018      	movs	r0, r3
 8002bd0:	f000 f9b2 	bl	8002f38 <SPI_EndRxTxTransaction>
 8002bd4:	1e03      	subs	r3, r0, #0
 8002bd6:	d006      	beq.n	8002be6 <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8002bd8:	2323      	movs	r3, #35	@ 0x23
 8002bda:	18fb      	adds	r3, r7, r3
 8002bdc:	2201      	movs	r2, #1
 8002bde:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2220      	movs	r2, #32
 8002be4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d004      	beq.n	8002bf8 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8002bee:	2323      	movs	r3, #35	@ 0x23
 8002bf0:	18fb      	adds	r3, r7, r3
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	701a      	strb	r2, [r3, #0]
 8002bf6:	e003      	b.n	8002c00 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	225d      	movs	r2, #93	@ 0x5d
 8002bfc:	2101      	movs	r1, #1
 8002bfe:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	225c      	movs	r2, #92	@ 0x5c
 8002c04:	2100      	movs	r1, #0
 8002c06:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002c08:	2323      	movs	r3, #35	@ 0x23
 8002c0a:	18fb      	adds	r3, r7, r3
 8002c0c:	781b      	ldrb	r3, [r3, #0]
}
 8002c0e:	0018      	movs	r0, r3
 8002c10:	46bd      	mov	sp, r7
 8002c12:	b00a      	add	sp, #40	@ 0x28
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	46c0      	nop			@ (mov r8, r8)
 8002c18:	ffffefff 	.word	0xffffefff

08002c1c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b088      	sub	sp, #32
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	603b      	str	r3, [r7, #0]
 8002c28:	1dfb      	adds	r3, r7, #7
 8002c2a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002c2c:	f7fd ff80 	bl	8000b30 <HAL_GetTick>
 8002c30:	0002      	movs	r2, r0
 8002c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c34:	1a9b      	subs	r3, r3, r2
 8002c36:	683a      	ldr	r2, [r7, #0]
 8002c38:	18d3      	adds	r3, r2, r3
 8002c3a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002c3c:	f7fd ff78 	bl	8000b30 <HAL_GetTick>
 8002c40:	0003      	movs	r3, r0
 8002c42:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002c44:	4b3a      	ldr	r3, [pc, #232]	@ (8002d30 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	015b      	lsls	r3, r3, #5
 8002c4a:	0d1b      	lsrs	r3, r3, #20
 8002c4c:	69fa      	ldr	r2, [r7, #28]
 8002c4e:	4353      	muls	r3, r2
 8002c50:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c52:	e058      	b.n	8002d06 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	3301      	adds	r3, #1
 8002c58:	d055      	beq.n	8002d06 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002c5a:	f7fd ff69 	bl	8000b30 <HAL_GetTick>
 8002c5e:	0002      	movs	r2, r0
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	69fa      	ldr	r2, [r7, #28]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d902      	bls.n	8002c70 <SPI_WaitFlagStateUntilTimeout+0x54>
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d142      	bne.n	8002cf6 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	685a      	ldr	r2, [r3, #4]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	21e0      	movs	r1, #224	@ 0xe0
 8002c7c:	438a      	bics	r2, r1
 8002c7e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	685a      	ldr	r2, [r3, #4]
 8002c84:	2382      	movs	r3, #130	@ 0x82
 8002c86:	005b      	lsls	r3, r3, #1
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d113      	bne.n	8002cb4 <SPI_WaitFlagStateUntilTimeout+0x98>
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	689a      	ldr	r2, [r3, #8]
 8002c90:	2380      	movs	r3, #128	@ 0x80
 8002c92:	021b      	lsls	r3, r3, #8
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d005      	beq.n	8002ca4 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	689a      	ldr	r2, [r3, #8]
 8002c9c:	2380      	movs	r3, #128	@ 0x80
 8002c9e:	00db      	lsls	r3, r3, #3
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d107      	bne.n	8002cb4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	681a      	ldr	r2, [r3, #0]
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	2140      	movs	r1, #64	@ 0x40
 8002cb0:	438a      	bics	r2, r1
 8002cb2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002cb8:	2380      	movs	r3, #128	@ 0x80
 8002cba:	019b      	lsls	r3, r3, #6
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d110      	bne.n	8002ce2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	491a      	ldr	r1, [pc, #104]	@ (8002d34 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8002ccc:	400a      	ands	r2, r1
 8002cce:	601a      	str	r2, [r3, #0]
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2180      	movs	r1, #128	@ 0x80
 8002cdc:	0189      	lsls	r1, r1, #6
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	225d      	movs	r2, #93	@ 0x5d
 8002ce6:	2101      	movs	r1, #1
 8002ce8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	225c      	movs	r2, #92	@ 0x5c
 8002cee:	2100      	movs	r1, #0
 8002cf0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e017      	b.n	8002d26 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	3b01      	subs	r3, #1
 8002d04:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	68ba      	ldr	r2, [r7, #8]
 8002d0e:	4013      	ands	r3, r2
 8002d10:	68ba      	ldr	r2, [r7, #8]
 8002d12:	1ad3      	subs	r3, r2, r3
 8002d14:	425a      	negs	r2, r3
 8002d16:	4153      	adcs	r3, r2
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	001a      	movs	r2, r3
 8002d1c:	1dfb      	adds	r3, r7, #7
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d197      	bne.n	8002c54 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002d24:	2300      	movs	r3, #0
}
 8002d26:	0018      	movs	r0, r3
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	b008      	add	sp, #32
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	46c0      	nop			@ (mov r8, r8)
 8002d30:	20000000 	.word	0x20000000
 8002d34:	ffffdfff 	.word	0xffffdfff

08002d38 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b08a      	sub	sp, #40	@ 0x28
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	60b9      	str	r1, [r7, #8]
 8002d42:	607a      	str	r2, [r7, #4]
 8002d44:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002d46:	2317      	movs	r3, #23
 8002d48:	18fb      	adds	r3, r7, r3
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002d4e:	f7fd feef 	bl	8000b30 <HAL_GetTick>
 8002d52:	0002      	movs	r2, r0
 8002d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d56:	1a9b      	subs	r3, r3, r2
 8002d58:	683a      	ldr	r2, [r7, #0]
 8002d5a:	18d3      	adds	r3, r2, r3
 8002d5c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8002d5e:	f7fd fee7 	bl	8000b30 <HAL_GetTick>
 8002d62:	0003      	movs	r3, r0
 8002d64:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	330c      	adds	r3, #12
 8002d6c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002d6e:	4b41      	ldr	r3, [pc, #260]	@ (8002e74 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	0013      	movs	r3, r2
 8002d74:	009b      	lsls	r3, r3, #2
 8002d76:	189b      	adds	r3, r3, r2
 8002d78:	00da      	lsls	r2, r3, #3
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	0d1b      	lsrs	r3, r3, #20
 8002d7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d80:	4353      	muls	r3, r2
 8002d82:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002d84:	e068      	b.n	8002e58 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002d86:	68ba      	ldr	r2, [r7, #8]
 8002d88:	23c0      	movs	r3, #192	@ 0xc0
 8002d8a:	00db      	lsls	r3, r3, #3
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d10a      	bne.n	8002da6 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d107      	bne.n	8002da6 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002d96:	69fb      	ldr	r3, [r7, #28]
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	b2da      	uxtb	r2, r3
 8002d9c:	2117      	movs	r1, #23
 8002d9e:	187b      	adds	r3, r7, r1
 8002da0:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002da2:	187b      	adds	r3, r7, r1
 8002da4:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	3301      	adds	r3, #1
 8002daa:	d055      	beq.n	8002e58 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002dac:	f7fd fec0 	bl	8000b30 <HAL_GetTick>
 8002db0:	0002      	movs	r2, r0
 8002db2:	6a3b      	ldr	r3, [r7, #32]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d902      	bls.n	8002dc2 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8002dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d142      	bne.n	8002e48 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	685a      	ldr	r2, [r3, #4]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	21e0      	movs	r1, #224	@ 0xe0
 8002dce:	438a      	bics	r2, r1
 8002dd0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	685a      	ldr	r2, [r3, #4]
 8002dd6:	2382      	movs	r3, #130	@ 0x82
 8002dd8:	005b      	lsls	r3, r3, #1
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d113      	bne.n	8002e06 <SPI_WaitFifoStateUntilTimeout+0xce>
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	689a      	ldr	r2, [r3, #8]
 8002de2:	2380      	movs	r3, #128	@ 0x80
 8002de4:	021b      	lsls	r3, r3, #8
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d005      	beq.n	8002df6 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	689a      	ldr	r2, [r3, #8]
 8002dee:	2380      	movs	r3, #128	@ 0x80
 8002df0:	00db      	lsls	r3, r3, #3
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d107      	bne.n	8002e06 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	2140      	movs	r1, #64	@ 0x40
 8002e02:	438a      	bics	r2, r1
 8002e04:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e0a:	2380      	movs	r3, #128	@ 0x80
 8002e0c:	019b      	lsls	r3, r3, #6
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d110      	bne.n	8002e34 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4916      	ldr	r1, [pc, #88]	@ (8002e78 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8002e1e:	400a      	ands	r2, r1
 8002e20:	601a      	str	r2, [r3, #0]
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2180      	movs	r1, #128	@ 0x80
 8002e2e:	0189      	lsls	r1, r1, #6
 8002e30:	430a      	orrs	r2, r1
 8002e32:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	225d      	movs	r2, #93	@ 0x5d
 8002e38:	2101      	movs	r1, #1
 8002e3a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	225c      	movs	r2, #92	@ 0x5c
 8002e40:	2100      	movs	r1, #0
 8002e42:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002e44:	2303      	movs	r3, #3
 8002e46:	e010      	b.n	8002e6a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002e48:	69bb      	ldr	r3, [r7, #24]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d101      	bne.n	8002e52 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8002e52:	69bb      	ldr	r3, [r7, #24]
 8002e54:	3b01      	subs	r3, #1
 8002e56:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	68ba      	ldr	r2, [r7, #8]
 8002e60:	4013      	ands	r3, r2
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d18e      	bne.n	8002d86 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	0018      	movs	r0, r3
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	b00a      	add	sp, #40	@ 0x28
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	46c0      	nop			@ (mov r8, r8)
 8002e74:	20000000 	.word	0x20000000
 8002e78:	ffffdfff 	.word	0xffffdfff

08002e7c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af02      	add	r7, sp, #8
 8002e82:	60f8      	str	r0, [r7, #12]
 8002e84:	60b9      	str	r1, [r7, #8]
 8002e86:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	685a      	ldr	r2, [r3, #4]
 8002e8c:	2382      	movs	r3, #130	@ 0x82
 8002e8e:	005b      	lsls	r3, r3, #1
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d113      	bne.n	8002ebc <SPI_EndRxTransaction+0x40>
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	689a      	ldr	r2, [r3, #8]
 8002e98:	2380      	movs	r3, #128	@ 0x80
 8002e9a:	021b      	lsls	r3, r3, #8
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d005      	beq.n	8002eac <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	689a      	ldr	r2, [r3, #8]
 8002ea4:	2380      	movs	r3, #128	@ 0x80
 8002ea6:	00db      	lsls	r3, r3, #3
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d107      	bne.n	8002ebc <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	2140      	movs	r1, #64	@ 0x40
 8002eb8:	438a      	bics	r2, r1
 8002eba:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002ebc:	68ba      	ldr	r2, [r7, #8]
 8002ebe:	68f8      	ldr	r0, [r7, #12]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	9300      	str	r3, [sp, #0]
 8002ec4:	0013      	movs	r3, r2
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	2180      	movs	r1, #128	@ 0x80
 8002eca:	f7ff fea7 	bl	8002c1c <SPI_WaitFlagStateUntilTimeout>
 8002ece:	1e03      	subs	r3, r0, #0
 8002ed0:	d007      	beq.n	8002ee2 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ed6:	2220      	movs	r2, #32
 8002ed8:	431a      	orrs	r2, r3
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e026      	b.n	8002f30 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	685a      	ldr	r2, [r3, #4]
 8002ee6:	2382      	movs	r3, #130	@ 0x82
 8002ee8:	005b      	lsls	r3, r3, #1
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d11f      	bne.n	8002f2e <SPI_EndRxTransaction+0xb2>
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	689a      	ldr	r2, [r3, #8]
 8002ef2:	2380      	movs	r3, #128	@ 0x80
 8002ef4:	021b      	lsls	r3, r3, #8
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d005      	beq.n	8002f06 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	689a      	ldr	r2, [r3, #8]
 8002efe:	2380      	movs	r3, #128	@ 0x80
 8002f00:	00db      	lsls	r3, r3, #3
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d113      	bne.n	8002f2e <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002f06:	68ba      	ldr	r2, [r7, #8]
 8002f08:	23c0      	movs	r3, #192	@ 0xc0
 8002f0a:	00d9      	lsls	r1, r3, #3
 8002f0c:	68f8      	ldr	r0, [r7, #12]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	9300      	str	r3, [sp, #0]
 8002f12:	0013      	movs	r3, r2
 8002f14:	2200      	movs	r2, #0
 8002f16:	f7ff ff0f 	bl	8002d38 <SPI_WaitFifoStateUntilTimeout>
 8002f1a:	1e03      	subs	r3, r0, #0
 8002f1c:	d007      	beq.n	8002f2e <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f22:	2220      	movs	r2, #32
 8002f24:	431a      	orrs	r2, r3
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	e000      	b.n	8002f30 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8002f2e:	2300      	movs	r3, #0
}
 8002f30:	0018      	movs	r0, r3
 8002f32:	46bd      	mov	sp, r7
 8002f34:	b004      	add	sp, #16
 8002f36:	bd80      	pop	{r7, pc}

08002f38 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b086      	sub	sp, #24
 8002f3c:	af02      	add	r7, sp, #8
 8002f3e:	60f8      	str	r0, [r7, #12]
 8002f40:	60b9      	str	r1, [r7, #8]
 8002f42:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002f44:	68ba      	ldr	r2, [r7, #8]
 8002f46:	23c0      	movs	r3, #192	@ 0xc0
 8002f48:	0159      	lsls	r1, r3, #5
 8002f4a:	68f8      	ldr	r0, [r7, #12]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	9300      	str	r3, [sp, #0]
 8002f50:	0013      	movs	r3, r2
 8002f52:	2200      	movs	r2, #0
 8002f54:	f7ff fef0 	bl	8002d38 <SPI_WaitFifoStateUntilTimeout>
 8002f58:	1e03      	subs	r3, r0, #0
 8002f5a:	d007      	beq.n	8002f6c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f60:	2220      	movs	r2, #32
 8002f62:	431a      	orrs	r2, r3
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	e027      	b.n	8002fbc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002f6c:	68ba      	ldr	r2, [r7, #8]
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	9300      	str	r3, [sp, #0]
 8002f74:	0013      	movs	r3, r2
 8002f76:	2200      	movs	r2, #0
 8002f78:	2180      	movs	r1, #128	@ 0x80
 8002f7a:	f7ff fe4f 	bl	8002c1c <SPI_WaitFlagStateUntilTimeout>
 8002f7e:	1e03      	subs	r3, r0, #0
 8002f80:	d007      	beq.n	8002f92 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f86:	2220      	movs	r2, #32
 8002f88:	431a      	orrs	r2, r3
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e014      	b.n	8002fbc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002f92:	68ba      	ldr	r2, [r7, #8]
 8002f94:	23c0      	movs	r3, #192	@ 0xc0
 8002f96:	00d9      	lsls	r1, r3, #3
 8002f98:	68f8      	ldr	r0, [r7, #12]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	9300      	str	r3, [sp, #0]
 8002f9e:	0013      	movs	r3, r2
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f7ff fec9 	bl	8002d38 <SPI_WaitFifoStateUntilTimeout>
 8002fa6:	1e03      	subs	r3, r0, #0
 8002fa8:	d007      	beq.n	8002fba <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fae:	2220      	movs	r2, #32
 8002fb0:	431a      	orrs	r2, r3
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e000      	b.n	8002fbc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002fba:	2300      	movs	r3, #0
}
 8002fbc:	0018      	movs	r0, r3
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	b004      	add	sp, #16
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d101      	bne.n	8002fd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e044      	b.n	8003060 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d107      	bne.n	8002fee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2278      	movs	r2, #120	@ 0x78
 8002fe2:	2100      	movs	r1, #0
 8002fe4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	0018      	movs	r0, r3
 8002fea:	f7fd fcb1 	bl	8000950 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2224      	movs	r2, #36	@ 0x24
 8002ff2:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	2101      	movs	r1, #1
 8003000:	438a      	bics	r2, r1
 8003002:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003008:	2b00      	cmp	r3, #0
 800300a:	d003      	beq.n	8003014 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	0018      	movs	r0, r3
 8003010:	f000 f96c 	bl	80032ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	0018      	movs	r0, r3
 8003018:	f000 f828 	bl	800306c <UART_SetConfig>
 800301c:	0003      	movs	r3, r0
 800301e:	2b01      	cmp	r3, #1
 8003020:	d101      	bne.n	8003026 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e01c      	b.n	8003060 <HAL_UART_Init+0x9c>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	685a      	ldr	r2, [r3, #4]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	490d      	ldr	r1, [pc, #52]	@ (8003068 <HAL_UART_Init+0xa4>)
 8003032:	400a      	ands	r2, r1
 8003034:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	689a      	ldr	r2, [r3, #8]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	2108      	movs	r1, #8
 8003042:	438a      	bics	r2, r1
 8003044:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	2101      	movs	r1, #1
 8003052:	430a      	orrs	r2, r1
 8003054:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	0018      	movs	r0, r3
 800305a:	f000 f9fb 	bl	8003454 <UART_CheckIdleState>
 800305e:	0003      	movs	r3, r0
}
 8003060:	0018      	movs	r0, r3
 8003062:	46bd      	mov	sp, r7
 8003064:	b002      	add	sp, #8
 8003066:	bd80      	pop	{r7, pc}
 8003068:	fffff7ff 	.word	0xfffff7ff

0800306c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b088      	sub	sp, #32
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003074:	231e      	movs	r3, #30
 8003076:	18fb      	adds	r3, r7, r3
 8003078:	2200      	movs	r2, #0
 800307a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	689a      	ldr	r2, [r3, #8]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	691b      	ldr	r3, [r3, #16]
 8003084:	431a      	orrs	r2, r3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	695b      	ldr	r3, [r3, #20]
 800308a:	431a      	orrs	r2, r3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	69db      	ldr	r3, [r3, #28]
 8003090:	4313      	orrs	r3, r2
 8003092:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a8d      	ldr	r2, [pc, #564]	@ (80032d0 <UART_SetConfig+0x264>)
 800309c:	4013      	ands	r3, r2
 800309e:	0019      	movs	r1, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	697a      	ldr	r2, [r7, #20]
 80030a6:	430a      	orrs	r2, r1
 80030a8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	4a88      	ldr	r2, [pc, #544]	@ (80032d4 <UART_SetConfig+0x268>)
 80030b2:	4013      	ands	r3, r2
 80030b4:	0019      	movs	r1, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	68da      	ldr	r2, [r3, #12]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	430a      	orrs	r2, r1
 80030c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	699b      	ldr	r3, [r3, #24]
 80030c6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a1b      	ldr	r3, [r3, #32]
 80030cc:	697a      	ldr	r2, [r7, #20]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	4a7f      	ldr	r2, [pc, #508]	@ (80032d8 <UART_SetConfig+0x26c>)
 80030da:	4013      	ands	r3, r2
 80030dc:	0019      	movs	r1, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	697a      	ldr	r2, [r7, #20]
 80030e4:	430a      	orrs	r2, r1
 80030e6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a7b      	ldr	r2, [pc, #492]	@ (80032dc <UART_SetConfig+0x270>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d127      	bne.n	8003142 <UART_SetConfig+0xd6>
 80030f2:	4b7b      	ldr	r3, [pc, #492]	@ (80032e0 <UART_SetConfig+0x274>)
 80030f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f6:	2203      	movs	r2, #3
 80030f8:	4013      	ands	r3, r2
 80030fa:	2b03      	cmp	r3, #3
 80030fc:	d00d      	beq.n	800311a <UART_SetConfig+0xae>
 80030fe:	d81b      	bhi.n	8003138 <UART_SetConfig+0xcc>
 8003100:	2b02      	cmp	r3, #2
 8003102:	d014      	beq.n	800312e <UART_SetConfig+0xc2>
 8003104:	d818      	bhi.n	8003138 <UART_SetConfig+0xcc>
 8003106:	2b00      	cmp	r3, #0
 8003108:	d002      	beq.n	8003110 <UART_SetConfig+0xa4>
 800310a:	2b01      	cmp	r3, #1
 800310c:	d00a      	beq.n	8003124 <UART_SetConfig+0xb8>
 800310e:	e013      	b.n	8003138 <UART_SetConfig+0xcc>
 8003110:	231f      	movs	r3, #31
 8003112:	18fb      	adds	r3, r7, r3
 8003114:	2200      	movs	r2, #0
 8003116:	701a      	strb	r2, [r3, #0]
 8003118:	e021      	b.n	800315e <UART_SetConfig+0xf2>
 800311a:	231f      	movs	r3, #31
 800311c:	18fb      	adds	r3, r7, r3
 800311e:	2202      	movs	r2, #2
 8003120:	701a      	strb	r2, [r3, #0]
 8003122:	e01c      	b.n	800315e <UART_SetConfig+0xf2>
 8003124:	231f      	movs	r3, #31
 8003126:	18fb      	adds	r3, r7, r3
 8003128:	2204      	movs	r2, #4
 800312a:	701a      	strb	r2, [r3, #0]
 800312c:	e017      	b.n	800315e <UART_SetConfig+0xf2>
 800312e:	231f      	movs	r3, #31
 8003130:	18fb      	adds	r3, r7, r3
 8003132:	2208      	movs	r2, #8
 8003134:	701a      	strb	r2, [r3, #0]
 8003136:	e012      	b.n	800315e <UART_SetConfig+0xf2>
 8003138:	231f      	movs	r3, #31
 800313a:	18fb      	adds	r3, r7, r3
 800313c:	2210      	movs	r2, #16
 800313e:	701a      	strb	r2, [r3, #0]
 8003140:	e00d      	b.n	800315e <UART_SetConfig+0xf2>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a67      	ldr	r2, [pc, #412]	@ (80032e4 <UART_SetConfig+0x278>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d104      	bne.n	8003156 <UART_SetConfig+0xea>
 800314c:	231f      	movs	r3, #31
 800314e:	18fb      	adds	r3, r7, r3
 8003150:	2200      	movs	r2, #0
 8003152:	701a      	strb	r2, [r3, #0]
 8003154:	e003      	b.n	800315e <UART_SetConfig+0xf2>
 8003156:	231f      	movs	r3, #31
 8003158:	18fb      	adds	r3, r7, r3
 800315a:	2210      	movs	r2, #16
 800315c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	69da      	ldr	r2, [r3, #28]
 8003162:	2380      	movs	r3, #128	@ 0x80
 8003164:	021b      	lsls	r3, r3, #8
 8003166:	429a      	cmp	r2, r3
 8003168:	d15c      	bne.n	8003224 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 800316a:	231f      	movs	r3, #31
 800316c:	18fb      	adds	r3, r7, r3
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	2b08      	cmp	r3, #8
 8003172:	d015      	beq.n	80031a0 <UART_SetConfig+0x134>
 8003174:	dc18      	bgt.n	80031a8 <UART_SetConfig+0x13c>
 8003176:	2b04      	cmp	r3, #4
 8003178:	d00d      	beq.n	8003196 <UART_SetConfig+0x12a>
 800317a:	dc15      	bgt.n	80031a8 <UART_SetConfig+0x13c>
 800317c:	2b00      	cmp	r3, #0
 800317e:	d002      	beq.n	8003186 <UART_SetConfig+0x11a>
 8003180:	2b02      	cmp	r3, #2
 8003182:	d005      	beq.n	8003190 <UART_SetConfig+0x124>
 8003184:	e010      	b.n	80031a8 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003186:	f7fe ff19 	bl	8001fbc <HAL_RCC_GetPCLK1Freq>
 800318a:	0003      	movs	r3, r0
 800318c:	61bb      	str	r3, [r7, #24]
        break;
 800318e:	e012      	b.n	80031b6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003190:	4b55      	ldr	r3, [pc, #340]	@ (80032e8 <UART_SetConfig+0x27c>)
 8003192:	61bb      	str	r3, [r7, #24]
        break;
 8003194:	e00f      	b.n	80031b6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003196:	f7fe feb1 	bl	8001efc <HAL_RCC_GetSysClockFreq>
 800319a:	0003      	movs	r3, r0
 800319c:	61bb      	str	r3, [r7, #24]
        break;
 800319e:	e00a      	b.n	80031b6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031a0:	2380      	movs	r3, #128	@ 0x80
 80031a2:	021b      	lsls	r3, r3, #8
 80031a4:	61bb      	str	r3, [r7, #24]
        break;
 80031a6:	e006      	b.n	80031b6 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80031a8:	2300      	movs	r3, #0
 80031aa:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80031ac:	231e      	movs	r3, #30
 80031ae:	18fb      	adds	r3, r7, r3
 80031b0:	2201      	movs	r2, #1
 80031b2:	701a      	strb	r2, [r3, #0]
        break;
 80031b4:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80031b6:	69bb      	ldr	r3, [r7, #24]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d100      	bne.n	80031be <UART_SetConfig+0x152>
 80031bc:	e07a      	b.n	80032b4 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	005a      	lsls	r2, r3, #1
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	085b      	lsrs	r3, r3, #1
 80031c8:	18d2      	adds	r2, r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	0019      	movs	r1, r3
 80031d0:	0010      	movs	r0, r2
 80031d2:	f7fc ff99 	bl	8000108 <__udivsi3>
 80031d6:	0003      	movs	r3, r0
 80031d8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	2b0f      	cmp	r3, #15
 80031de:	d91c      	bls.n	800321a <UART_SetConfig+0x1ae>
 80031e0:	693a      	ldr	r2, [r7, #16]
 80031e2:	2380      	movs	r3, #128	@ 0x80
 80031e4:	025b      	lsls	r3, r3, #9
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d217      	bcs.n	800321a <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	b29a      	uxth	r2, r3
 80031ee:	200e      	movs	r0, #14
 80031f0:	183b      	adds	r3, r7, r0
 80031f2:	210f      	movs	r1, #15
 80031f4:	438a      	bics	r2, r1
 80031f6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	085b      	lsrs	r3, r3, #1
 80031fc:	b29b      	uxth	r3, r3
 80031fe:	2207      	movs	r2, #7
 8003200:	4013      	ands	r3, r2
 8003202:	b299      	uxth	r1, r3
 8003204:	183b      	adds	r3, r7, r0
 8003206:	183a      	adds	r2, r7, r0
 8003208:	8812      	ldrh	r2, [r2, #0]
 800320a:	430a      	orrs	r2, r1
 800320c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	183a      	adds	r2, r7, r0
 8003214:	8812      	ldrh	r2, [r2, #0]
 8003216:	60da      	str	r2, [r3, #12]
 8003218:	e04c      	b.n	80032b4 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800321a:	231e      	movs	r3, #30
 800321c:	18fb      	adds	r3, r7, r3
 800321e:	2201      	movs	r2, #1
 8003220:	701a      	strb	r2, [r3, #0]
 8003222:	e047      	b.n	80032b4 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003224:	231f      	movs	r3, #31
 8003226:	18fb      	adds	r3, r7, r3
 8003228:	781b      	ldrb	r3, [r3, #0]
 800322a:	2b08      	cmp	r3, #8
 800322c:	d015      	beq.n	800325a <UART_SetConfig+0x1ee>
 800322e:	dc18      	bgt.n	8003262 <UART_SetConfig+0x1f6>
 8003230:	2b04      	cmp	r3, #4
 8003232:	d00d      	beq.n	8003250 <UART_SetConfig+0x1e4>
 8003234:	dc15      	bgt.n	8003262 <UART_SetConfig+0x1f6>
 8003236:	2b00      	cmp	r3, #0
 8003238:	d002      	beq.n	8003240 <UART_SetConfig+0x1d4>
 800323a:	2b02      	cmp	r3, #2
 800323c:	d005      	beq.n	800324a <UART_SetConfig+0x1de>
 800323e:	e010      	b.n	8003262 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003240:	f7fe febc 	bl	8001fbc <HAL_RCC_GetPCLK1Freq>
 8003244:	0003      	movs	r3, r0
 8003246:	61bb      	str	r3, [r7, #24]
        break;
 8003248:	e012      	b.n	8003270 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800324a:	4b27      	ldr	r3, [pc, #156]	@ (80032e8 <UART_SetConfig+0x27c>)
 800324c:	61bb      	str	r3, [r7, #24]
        break;
 800324e:	e00f      	b.n	8003270 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003250:	f7fe fe54 	bl	8001efc <HAL_RCC_GetSysClockFreq>
 8003254:	0003      	movs	r3, r0
 8003256:	61bb      	str	r3, [r7, #24]
        break;
 8003258:	e00a      	b.n	8003270 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800325a:	2380      	movs	r3, #128	@ 0x80
 800325c:	021b      	lsls	r3, r3, #8
 800325e:	61bb      	str	r3, [r7, #24]
        break;
 8003260:	e006      	b.n	8003270 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003262:	2300      	movs	r3, #0
 8003264:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003266:	231e      	movs	r3, #30
 8003268:	18fb      	adds	r3, r7, r3
 800326a:	2201      	movs	r2, #1
 800326c:	701a      	strb	r2, [r3, #0]
        break;
 800326e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d01e      	beq.n	80032b4 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	085a      	lsrs	r2, r3, #1
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	18d2      	adds	r2, r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	0019      	movs	r1, r3
 8003286:	0010      	movs	r0, r2
 8003288:	f7fc ff3e 	bl	8000108 <__udivsi3>
 800328c:	0003      	movs	r3, r0
 800328e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	2b0f      	cmp	r3, #15
 8003294:	d90a      	bls.n	80032ac <UART_SetConfig+0x240>
 8003296:	693a      	ldr	r2, [r7, #16]
 8003298:	2380      	movs	r3, #128	@ 0x80
 800329a:	025b      	lsls	r3, r3, #9
 800329c:	429a      	cmp	r2, r3
 800329e:	d205      	bcs.n	80032ac <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	b29a      	uxth	r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	60da      	str	r2, [r3, #12]
 80032aa:	e003      	b.n	80032b4 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80032ac:	231e      	movs	r3, #30
 80032ae:	18fb      	adds	r3, r7, r3
 80032b0:	2201      	movs	r2, #1
 80032b2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80032c0:	231e      	movs	r3, #30
 80032c2:	18fb      	adds	r3, r7, r3
 80032c4:	781b      	ldrb	r3, [r3, #0]
}
 80032c6:	0018      	movs	r0, r3
 80032c8:	46bd      	mov	sp, r7
 80032ca:	b008      	add	sp, #32
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	46c0      	nop			@ (mov r8, r8)
 80032d0:	ffff69f3 	.word	0xffff69f3
 80032d4:	ffffcfff 	.word	0xffffcfff
 80032d8:	fffff4ff 	.word	0xfffff4ff
 80032dc:	40013800 	.word	0x40013800
 80032e0:	40021000 	.word	0x40021000
 80032e4:	40004400 	.word	0x40004400
 80032e8:	007a1200 	.word	0x007a1200

080032ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f8:	2208      	movs	r2, #8
 80032fa:	4013      	ands	r3, r2
 80032fc:	d00b      	beq.n	8003316 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	4a4a      	ldr	r2, [pc, #296]	@ (8003430 <UART_AdvFeatureConfig+0x144>)
 8003306:	4013      	ands	r3, r2
 8003308:	0019      	movs	r1, r3
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	430a      	orrs	r2, r1
 8003314:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800331a:	2201      	movs	r2, #1
 800331c:	4013      	ands	r3, r2
 800331e:	d00b      	beq.n	8003338 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	4a43      	ldr	r2, [pc, #268]	@ (8003434 <UART_AdvFeatureConfig+0x148>)
 8003328:	4013      	ands	r3, r2
 800332a:	0019      	movs	r1, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	430a      	orrs	r2, r1
 8003336:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800333c:	2202      	movs	r2, #2
 800333e:	4013      	ands	r3, r2
 8003340:	d00b      	beq.n	800335a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	4a3b      	ldr	r2, [pc, #236]	@ (8003438 <UART_AdvFeatureConfig+0x14c>)
 800334a:	4013      	ands	r3, r2
 800334c:	0019      	movs	r1, r3
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	430a      	orrs	r2, r1
 8003358:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800335e:	2204      	movs	r2, #4
 8003360:	4013      	ands	r3, r2
 8003362:	d00b      	beq.n	800337c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	4a34      	ldr	r2, [pc, #208]	@ (800343c <UART_AdvFeatureConfig+0x150>)
 800336c:	4013      	ands	r3, r2
 800336e:	0019      	movs	r1, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	430a      	orrs	r2, r1
 800337a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003380:	2210      	movs	r2, #16
 8003382:	4013      	ands	r3, r2
 8003384:	d00b      	beq.n	800339e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	4a2c      	ldr	r2, [pc, #176]	@ (8003440 <UART_AdvFeatureConfig+0x154>)
 800338e:	4013      	ands	r3, r2
 8003390:	0019      	movs	r1, r3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	430a      	orrs	r2, r1
 800339c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a2:	2220      	movs	r2, #32
 80033a4:	4013      	ands	r3, r2
 80033a6:	d00b      	beq.n	80033c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	4a25      	ldr	r2, [pc, #148]	@ (8003444 <UART_AdvFeatureConfig+0x158>)
 80033b0:	4013      	ands	r3, r2
 80033b2:	0019      	movs	r1, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	430a      	orrs	r2, r1
 80033be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c4:	2240      	movs	r2, #64	@ 0x40
 80033c6:	4013      	ands	r3, r2
 80033c8:	d01d      	beq.n	8003406 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	4a1d      	ldr	r2, [pc, #116]	@ (8003448 <UART_AdvFeatureConfig+0x15c>)
 80033d2:	4013      	ands	r3, r2
 80033d4:	0019      	movs	r1, r3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	430a      	orrs	r2, r1
 80033e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80033e6:	2380      	movs	r3, #128	@ 0x80
 80033e8:	035b      	lsls	r3, r3, #13
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d10b      	bne.n	8003406 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	4a15      	ldr	r2, [pc, #84]	@ (800344c <UART_AdvFeatureConfig+0x160>)
 80033f6:	4013      	ands	r3, r2
 80033f8:	0019      	movs	r1, r3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	430a      	orrs	r2, r1
 8003404:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340a:	2280      	movs	r2, #128	@ 0x80
 800340c:	4013      	ands	r3, r2
 800340e:	d00b      	beq.n	8003428 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	4a0e      	ldr	r2, [pc, #56]	@ (8003450 <UART_AdvFeatureConfig+0x164>)
 8003418:	4013      	ands	r3, r2
 800341a:	0019      	movs	r1, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	430a      	orrs	r2, r1
 8003426:	605a      	str	r2, [r3, #4]
  }
}
 8003428:	46c0      	nop			@ (mov r8, r8)
 800342a:	46bd      	mov	sp, r7
 800342c:	b002      	add	sp, #8
 800342e:	bd80      	pop	{r7, pc}
 8003430:	ffff7fff 	.word	0xffff7fff
 8003434:	fffdffff 	.word	0xfffdffff
 8003438:	fffeffff 	.word	0xfffeffff
 800343c:	fffbffff 	.word	0xfffbffff
 8003440:	ffffefff 	.word	0xffffefff
 8003444:	ffffdfff 	.word	0xffffdfff
 8003448:	ffefffff 	.word	0xffefffff
 800344c:	ff9fffff 	.word	0xff9fffff
 8003450:	fff7ffff 	.word	0xfff7ffff

08003454 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b092      	sub	sp, #72	@ 0x48
 8003458:	af02      	add	r7, sp, #8
 800345a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2284      	movs	r2, #132	@ 0x84
 8003460:	2100      	movs	r1, #0
 8003462:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003464:	f7fd fb64 	bl	8000b30 <HAL_GetTick>
 8003468:	0003      	movs	r3, r0
 800346a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	2208      	movs	r2, #8
 8003474:	4013      	ands	r3, r2
 8003476:	2b08      	cmp	r3, #8
 8003478:	d12c      	bne.n	80034d4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800347a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800347c:	2280      	movs	r2, #128	@ 0x80
 800347e:	0391      	lsls	r1, r2, #14
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	4a46      	ldr	r2, [pc, #280]	@ (800359c <UART_CheckIdleState+0x148>)
 8003484:	9200      	str	r2, [sp, #0]
 8003486:	2200      	movs	r2, #0
 8003488:	f000 f88c 	bl	80035a4 <UART_WaitOnFlagUntilTimeout>
 800348c:	1e03      	subs	r3, r0, #0
 800348e:	d021      	beq.n	80034d4 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003490:	f3ef 8310 	mrs	r3, PRIMASK
 8003494:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003498:	63bb      	str	r3, [r7, #56]	@ 0x38
 800349a:	2301      	movs	r3, #1
 800349c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800349e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034a0:	f383 8810 	msr	PRIMASK, r3
}
 80034a4:	46c0      	nop			@ (mov r8, r8)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2180      	movs	r1, #128	@ 0x80
 80034b2:	438a      	bics	r2, r1
 80034b4:	601a      	str	r2, [r3, #0]
 80034b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034bc:	f383 8810 	msr	PRIMASK, r3
}
 80034c0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2220      	movs	r2, #32
 80034c6:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2278      	movs	r2, #120	@ 0x78
 80034cc:	2100      	movs	r1, #0
 80034ce:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034d0:	2303      	movs	r3, #3
 80034d2:	e05f      	b.n	8003594 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	2204      	movs	r2, #4
 80034dc:	4013      	ands	r3, r2
 80034de:	2b04      	cmp	r3, #4
 80034e0:	d146      	bne.n	8003570 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034e4:	2280      	movs	r2, #128	@ 0x80
 80034e6:	03d1      	lsls	r1, r2, #15
 80034e8:	6878      	ldr	r0, [r7, #4]
 80034ea:	4a2c      	ldr	r2, [pc, #176]	@ (800359c <UART_CheckIdleState+0x148>)
 80034ec:	9200      	str	r2, [sp, #0]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f000 f858 	bl	80035a4 <UART_WaitOnFlagUntilTimeout>
 80034f4:	1e03      	subs	r3, r0, #0
 80034f6:	d03b      	beq.n	8003570 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034f8:	f3ef 8310 	mrs	r3, PRIMASK
 80034fc:	60fb      	str	r3, [r7, #12]
  return(result);
 80034fe:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003500:	637b      	str	r3, [r7, #52]	@ 0x34
 8003502:	2301      	movs	r3, #1
 8003504:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	f383 8810 	msr	PRIMASK, r3
}
 800350c:	46c0      	nop			@ (mov r8, r8)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4921      	ldr	r1, [pc, #132]	@ (80035a0 <UART_CheckIdleState+0x14c>)
 800351a:	400a      	ands	r2, r1
 800351c:	601a      	str	r2, [r3, #0]
 800351e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003520:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	f383 8810 	msr	PRIMASK, r3
}
 8003528:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800352a:	f3ef 8310 	mrs	r3, PRIMASK
 800352e:	61bb      	str	r3, [r7, #24]
  return(result);
 8003530:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003532:	633b      	str	r3, [r7, #48]	@ 0x30
 8003534:	2301      	movs	r3, #1
 8003536:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	f383 8810 	msr	PRIMASK, r3
}
 800353e:	46c0      	nop			@ (mov r8, r8)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	689a      	ldr	r2, [r3, #8]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	2101      	movs	r1, #1
 800354c:	438a      	bics	r2, r1
 800354e:	609a      	str	r2, [r3, #8]
 8003550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003552:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003554:	6a3b      	ldr	r3, [r7, #32]
 8003556:	f383 8810 	msr	PRIMASK, r3
}
 800355a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2280      	movs	r2, #128	@ 0x80
 8003560:	2120      	movs	r1, #32
 8003562:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2278      	movs	r2, #120	@ 0x78
 8003568:	2100      	movs	r1, #0
 800356a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800356c:	2303      	movs	r3, #3
 800356e:	e011      	b.n	8003594 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2220      	movs	r2, #32
 8003574:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2280      	movs	r2, #128	@ 0x80
 800357a:	2120      	movs	r1, #32
 800357c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2200      	movs	r2, #0
 8003582:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2278      	movs	r2, #120	@ 0x78
 800358e:	2100      	movs	r1, #0
 8003590:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003592:	2300      	movs	r3, #0
}
 8003594:	0018      	movs	r0, r3
 8003596:	46bd      	mov	sp, r7
 8003598:	b010      	add	sp, #64	@ 0x40
 800359a:	bd80      	pop	{r7, pc}
 800359c:	01ffffff 	.word	0x01ffffff
 80035a0:	fffffedf 	.word	0xfffffedf

080035a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b084      	sub	sp, #16
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	60f8      	str	r0, [r7, #12]
 80035ac:	60b9      	str	r1, [r7, #8]
 80035ae:	603b      	str	r3, [r7, #0]
 80035b0:	1dfb      	adds	r3, r7, #7
 80035b2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035b4:	e051      	b.n	800365a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035b6:	69bb      	ldr	r3, [r7, #24]
 80035b8:	3301      	adds	r3, #1
 80035ba:	d04e      	beq.n	800365a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035bc:	f7fd fab8 	bl	8000b30 <HAL_GetTick>
 80035c0:	0002      	movs	r2, r0
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	69ba      	ldr	r2, [r7, #24]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d302      	bcc.n	80035d2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d101      	bne.n	80035d6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80035d2:	2303      	movs	r3, #3
 80035d4:	e051      	b.n	800367a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	2204      	movs	r2, #4
 80035de:	4013      	ands	r3, r2
 80035e0:	d03b      	beq.n	800365a <UART_WaitOnFlagUntilTimeout+0xb6>
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	2b80      	cmp	r3, #128	@ 0x80
 80035e6:	d038      	beq.n	800365a <UART_WaitOnFlagUntilTimeout+0xb6>
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	2b40      	cmp	r3, #64	@ 0x40
 80035ec:	d035      	beq.n	800365a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	69db      	ldr	r3, [r3, #28]
 80035f4:	2208      	movs	r2, #8
 80035f6:	4013      	ands	r3, r2
 80035f8:	2b08      	cmp	r3, #8
 80035fa:	d111      	bne.n	8003620 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2208      	movs	r2, #8
 8003602:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	0018      	movs	r0, r3
 8003608:	f000 f83c 	bl	8003684 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2284      	movs	r2, #132	@ 0x84
 8003610:	2108      	movs	r1, #8
 8003612:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2278      	movs	r2, #120	@ 0x78
 8003618:	2100      	movs	r1, #0
 800361a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e02c      	b.n	800367a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	69da      	ldr	r2, [r3, #28]
 8003626:	2380      	movs	r3, #128	@ 0x80
 8003628:	011b      	lsls	r3, r3, #4
 800362a:	401a      	ands	r2, r3
 800362c:	2380      	movs	r3, #128	@ 0x80
 800362e:	011b      	lsls	r3, r3, #4
 8003630:	429a      	cmp	r2, r3
 8003632:	d112      	bne.n	800365a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	2280      	movs	r2, #128	@ 0x80
 800363a:	0112      	lsls	r2, r2, #4
 800363c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	0018      	movs	r0, r3
 8003642:	f000 f81f 	bl	8003684 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2284      	movs	r2, #132	@ 0x84
 800364a:	2120      	movs	r1, #32
 800364c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2278      	movs	r2, #120	@ 0x78
 8003652:	2100      	movs	r1, #0
 8003654:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e00f      	b.n	800367a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	69db      	ldr	r3, [r3, #28]
 8003660:	68ba      	ldr	r2, [r7, #8]
 8003662:	4013      	ands	r3, r2
 8003664:	68ba      	ldr	r2, [r7, #8]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	425a      	negs	r2, r3
 800366a:	4153      	adcs	r3, r2
 800366c:	b2db      	uxtb	r3, r3
 800366e:	001a      	movs	r2, r3
 8003670:	1dfb      	adds	r3, r7, #7
 8003672:	781b      	ldrb	r3, [r3, #0]
 8003674:	429a      	cmp	r2, r3
 8003676:	d09e      	beq.n	80035b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003678:	2300      	movs	r3, #0
}
 800367a:	0018      	movs	r0, r3
 800367c:	46bd      	mov	sp, r7
 800367e:	b004      	add	sp, #16
 8003680:	bd80      	pop	{r7, pc}
	...

08003684 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b08e      	sub	sp, #56	@ 0x38
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800368c:	f3ef 8310 	mrs	r3, PRIMASK
 8003690:	617b      	str	r3, [r7, #20]
  return(result);
 8003692:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003694:	637b      	str	r3, [r7, #52]	@ 0x34
 8003696:	2301      	movs	r3, #1
 8003698:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800369a:	69bb      	ldr	r3, [r7, #24]
 800369c:	f383 8810 	msr	PRIMASK, r3
}
 80036a0:	46c0      	nop			@ (mov r8, r8)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4926      	ldr	r1, [pc, #152]	@ (8003748 <UART_EndRxTransfer+0xc4>)
 80036ae:	400a      	ands	r2, r1
 80036b0:	601a      	str	r2, [r3, #0]
 80036b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	f383 8810 	msr	PRIMASK, r3
}
 80036bc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036be:	f3ef 8310 	mrs	r3, PRIMASK
 80036c2:	623b      	str	r3, [r7, #32]
  return(result);
 80036c4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80036c8:	2301      	movs	r3, #1
 80036ca:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ce:	f383 8810 	msr	PRIMASK, r3
}
 80036d2:	46c0      	nop			@ (mov r8, r8)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	689a      	ldr	r2, [r3, #8]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2101      	movs	r1, #1
 80036e0:	438a      	bics	r2, r1
 80036e2:	609a      	str	r2, [r3, #8]
 80036e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036ea:	f383 8810 	msr	PRIMASK, r3
}
 80036ee:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d118      	bne.n	800372a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036f8:	f3ef 8310 	mrs	r3, PRIMASK
 80036fc:	60bb      	str	r3, [r7, #8]
  return(result);
 80036fe:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003700:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003702:	2301      	movs	r3, #1
 8003704:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f383 8810 	msr	PRIMASK, r3
}
 800370c:	46c0      	nop			@ (mov r8, r8)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2110      	movs	r1, #16
 800371a:	438a      	bics	r2, r1
 800371c:	601a      	str	r2, [r3, #0]
 800371e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003720:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	f383 8810 	msr	PRIMASK, r3
}
 8003728:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2280      	movs	r2, #128	@ 0x80
 800372e:	2120      	movs	r1, #32
 8003730:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800373e:	46c0      	nop			@ (mov r8, r8)
 8003740:	46bd      	mov	sp, r7
 8003742:	b00e      	add	sp, #56	@ 0x38
 8003744:	bd80      	pop	{r7, pc}
 8003746:	46c0      	nop			@ (mov r8, r8)
 8003748:	fffffedf 	.word	0xfffffedf

0800374c <memset>:
 800374c:	0003      	movs	r3, r0
 800374e:	1882      	adds	r2, r0, r2
 8003750:	4293      	cmp	r3, r2
 8003752:	d100      	bne.n	8003756 <memset+0xa>
 8003754:	4770      	bx	lr
 8003756:	7019      	strb	r1, [r3, #0]
 8003758:	3301      	adds	r3, #1
 800375a:	e7f9      	b.n	8003750 <memset+0x4>

0800375c <__libc_init_array>:
 800375c:	b570      	push	{r4, r5, r6, lr}
 800375e:	2600      	movs	r6, #0
 8003760:	4c0c      	ldr	r4, [pc, #48]	@ (8003794 <__libc_init_array+0x38>)
 8003762:	4d0d      	ldr	r5, [pc, #52]	@ (8003798 <__libc_init_array+0x3c>)
 8003764:	1b64      	subs	r4, r4, r5
 8003766:	10a4      	asrs	r4, r4, #2
 8003768:	42a6      	cmp	r6, r4
 800376a:	d109      	bne.n	8003780 <__libc_init_array+0x24>
 800376c:	2600      	movs	r6, #0
 800376e:	f000 f819 	bl	80037a4 <_init>
 8003772:	4c0a      	ldr	r4, [pc, #40]	@ (800379c <__libc_init_array+0x40>)
 8003774:	4d0a      	ldr	r5, [pc, #40]	@ (80037a0 <__libc_init_array+0x44>)
 8003776:	1b64      	subs	r4, r4, r5
 8003778:	10a4      	asrs	r4, r4, #2
 800377a:	42a6      	cmp	r6, r4
 800377c:	d105      	bne.n	800378a <__libc_init_array+0x2e>
 800377e:	bd70      	pop	{r4, r5, r6, pc}
 8003780:	00b3      	lsls	r3, r6, #2
 8003782:	58eb      	ldr	r3, [r5, r3]
 8003784:	4798      	blx	r3
 8003786:	3601      	adds	r6, #1
 8003788:	e7ee      	b.n	8003768 <__libc_init_array+0xc>
 800378a:	00b3      	lsls	r3, r6, #2
 800378c:	58eb      	ldr	r3, [r5, r3]
 800378e:	4798      	blx	r3
 8003790:	3601      	adds	r6, #1
 8003792:	e7f2      	b.n	800377a <__libc_init_array+0x1e>
 8003794:	080037f4 	.word	0x080037f4
 8003798:	080037f4 	.word	0x080037f4
 800379c:	080037f8 	.word	0x080037f8
 80037a0:	080037f4 	.word	0x080037f4

080037a4 <_init>:
 80037a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037a6:	46c0      	nop			@ (mov r8, r8)
 80037a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037aa:	bc08      	pop	{r3}
 80037ac:	469e      	mov	lr, r3
 80037ae:	4770      	bx	lr

080037b0 <_fini>:
 80037b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037b2:	46c0      	nop			@ (mov r8, r8)
 80037b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037b6:	bc08      	pop	{r3}
 80037b8:	469e      	mov	lr, r3
 80037ba:	4770      	bx	lr
