Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date             : Thu May  4 20:13:37 2023
| Host             : ENGR-6W5DS33 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.119        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.011        |
| Device Static (W)        | 0.108        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 79.9         |
| Junction Temperature (C) | 30.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.016 |       44 |       --- |             --- |
| Slice Logic              |     0.005 |     9007 |       --- |             --- |
|   LUT as Logic           |     0.004 |     3428 |     63400 |            5.41 |
|   LUT as Distributed RAM |    <0.001 |      416 |     19000 |            2.19 |
|   Register               |    <0.001 |     3584 |    126800 |            2.83 |
|   CARRY4                 |    <0.001 |      134 |     15850 |            0.85 |
|   LUT as Shift Register  |    <0.001 |       16 |     19000 |            0.08 |
|   F7/F8 Muxes            |    <0.001 |       24 |     63400 |            0.04 |
|   Others                 |     0.000 |      127 |       --- |             --- |
| Signals                  |     0.005 |     7120 |       --- |             --- |
| MMCM                     |     0.247 |        2 |         6 |           33.33 |
| PLL                      |     0.110 |        1 |         6 |           16.67 |
| I/O                      |     0.527 |       55 |       210 |           26.19 |
| PHASER                   |     0.101 |       14 |       --- |             --- |
| Static Power             |     0.108 |          |           |                 |
| Total                    |     1.119 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+------------+
| Vccint    |       1.000 |     0.077 |       0.059 |      0.018 | Unspecified | NA         |
| Vccaux    |       1.800 |     0.310 |       0.291 |      0.018 | Unspecified | NA         |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco18    |       1.800 |     0.241 |       0.237 |      0.004 | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                 | Domain                                                                                                                                                                                         | Constraint (ns) |
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_200MHz_o_ClkGen   | Inst_ClkGen/inst/clk_200MHz_o_ClkGen                                                                                                                                                           |             5.1 |
| clk_200MHz_o_ClkGen_1 | Inst_ClkGen/inst/clk_200MHz_o_ClkGen                                                                                                                                                           |             5.1 |
| clk_i                 | clk_i                                                                                                                                                                                          |            10.0 |
| clk_pll_i             | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                              |            13.5 |
| clk_pll_i_1           | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                              |            13.5 |
| clkfbout_ClkGen       | Inst_ClkGen/inst/clkfbout_ClkGen                                                                                                                                                               |            10.0 |
| clkfbout_ClkGen_1     | Inst_ClkGen/inst/clkfbout_ClkGen                                                                                                                                                               |            10.0 |
| freq_refclk           | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                            |             1.7 |
| freq_refclk_1         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                            |             1.7 |
| iserdes_clk           | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk    |             3.4 |
| iserdes_clk_1         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk    |             3.4 |
| iserdes_clk_2         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk    |             3.4 |
| iserdes_clk_3         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk    |             3.4 |
| iserdes_clkdiv        | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv |            13.5 |
| iserdes_clkdiv_1      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv |            13.5 |
| iserdes_clkdiv_2      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv |            13.5 |
| iserdes_clkdiv_3      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv |            13.5 |
| mem_refclk            | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                             |             3.4 |
| mem_refclk_1          | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                             |             3.4 |
| oserdes_clk           | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk    |             3.4 |
| oserdes_clk_1         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             3.4 |
| oserdes_clk_2         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             3.4 |
| oserdes_clk_3         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             3.4 |
| oserdes_clk_4         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk    |             3.4 |
| oserdes_clk_5         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             3.4 |
| oserdes_clk_6         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             3.4 |
| oserdes_clk_7         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             3.4 |
| oserdes_clkdiv        | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv |             6.7 |
| oserdes_clkdiv_1      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |            13.5 |
| oserdes_clkdiv_2      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |             6.7 |
| oserdes_clkdiv_3      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |            13.5 |
| oserdes_clkdiv_4      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv |             6.7 |
| oserdes_clkdiv_5      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |            13.5 |
| oserdes_clkdiv_6      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |             6.7 |
| oserdes_clkdiv_7      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |            13.5 |
| pll_clk3_out          | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                           |            13.5 |
| pll_clk3_out_1        | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                           |            13.5 |
| pll_clkfbout          | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                           |             5.1 |
| pll_clkfbout_1        | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                           |             5.1 |
| sync_pulse            | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                             |            53.9 |
| sync_pulse_1          | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                             |            53.9 |
| sys_clk_pin           | clk_i                                                                                                                                                                                          |            10.0 |
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------+-----------+
| Name           | Power (W) |
+----------------+-----------+
| top            |     1.011 |
|   Inst_Audio   |     0.874 |
|     DDR        |     0.872 |
|       Inst_DDR |     0.871 |
|   Inst_ClkGen  |     0.136 |
|     inst       |     0.136 |
+----------------+-----------+


