Analysis & Synthesis report for processor
Fri May 20 16:11:04 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_7hl1:auto_generated|altsyncram_nqb2:altsyncram1
 15. Source assignments for mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_egl1:auto_generated|altsyncram_nqb2:altsyncram1
 16. Parameter Settings for User Entity Instance: fastclock:inst4|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: instructionMemory:instruction_memory|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: mainMemory:dataMemory|altsyncram:altsyncram_component
 19. altpll Parameter Settings by Entity Instance
 20. altsyncram Parameter Settings by Entity Instance
 21. In-System Memory Content Editor Settings
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 20 16:11:04 2022       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; processor                                   ;
; Top-level Entity Name              ; processor                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,673                                       ;
;     Total combinational functions  ; 2,511                                       ;
;     Dedicated logic registers      ; 925                                         ;
; Total registers                    ; 925                                         ;
; Total pins                         ; 115                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,072                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23I7       ;                    ;
; Top-level entity name                                                      ; processor          ; processor          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; ../hazardDetectionUnit/hazardDetectionUnit.v                       ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/hazardDetectionUnit/hazardDetectionUnit.v                                    ;             ;
; ../forwardingUnit/forwardingUnit.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/forwardingUnit/forwardingUnit.v                                              ;             ;
; ../EXMEMRegister/EXMEMRegister.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/EXMEMRegister/EXMEMRegister.v                                                ;             ;
; ../register3/register3.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/register3/register3.v                                                        ;             ;
; ../MEMWBRegister/MEMWBRegister.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/MEMWBRegister/MEMWBRegister.v                                                ;             ;
; ../IDEXRegister/IDEXRegister.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/IDEXRegister/IDEXRegister.v                                                  ;             ;
; ../SZCVJudge16/SZCVJudge16.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/SZCVJudge16/SZCVJudge16.v                                                    ;             ;
; ../externalOutput/externalOutput.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/externalOutput/externalOutput.v                                              ;             ;
; ../signExtend/signExtend.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/signExtend/signExtend.v                                                      ;             ;
; ../shifter/shifter.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/shifter/shifter.v                                                            ;             ;
; ../register16/register16.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/register16/register16.v                                                      ;             ;
; ../register4/register4.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/register4/register4.v                                                        ;             ;
; ../PC/PC.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/PC/PC.v                                                                      ;             ;
; ../multiplexer4/multiplexer4.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/multiplexer4/multiplexer4.v                                                  ;             ;
; ../multiplexer16/multiplexer16.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/multiplexer16/multiplexer16.v                                                ;             ;
; ../multiplexer3/multiplexer3.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/multiplexer3/multiplexer3.v                                                  ;             ;
; ../IR/IR.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/IR/IR.v                                                                      ;             ;
; ../alu/alu.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/alu/alu.v                                                                    ;             ;
; ../control/control.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/control/control.v                                                            ;             ;
; ../registerFile/registerFile.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/registerFile/registerFile.v                                                  ;             ;
; processor.bdf                                                      ; yes             ; User Block Diagram/Schematic File            ; C:/Users/admin/2022-simple-team02/processor/processor.bdf                                                      ;             ;
; incrementer.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/processor/incrementer.v                                                      ;             ;
; mainMemory.v                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/admin/2022-simple-team02/processor/mainMemory.v                                                       ;             ;
; fastclock.v                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/admin/2022-simple-team02/processor/fastclock.v                                                        ;             ;
; instructionMemory.v                                                ; yes             ; User Wizard-Generated File                   ; C:/Users/admin/2022-simple-team02/processor/instructionMemory.v                                                ;             ;
; adder16.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/admin/2022-simple-team02/processor/adder16.v                                                          ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                                              ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                          ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                         ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                       ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                       ;             ;
; db/fastclock_altpll.v                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/2022-simple-team02/processor/db/fastclock_altpll.v                                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                            ;             ;
; db/altsyncram_7hl1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/2022-simple-team02/processor/db/altsyncram_7hl1.tdf                                             ;             ;
; db/altsyncram_nqb2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/2022-simple-team02/processor/db/altsyncram_nqb2.tdf                                             ;             ;
; kisuuprot4_random.mif                                              ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/admin/2022-simple-team02/processor/kisuuprot4_random.mif                                              ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                       ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                          ;             ;
; db/altsyncram_egl1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/2022-simple-team02/processor/db/altsyncram_egl1.tdf                                             ;             ;
; clockcounter.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/admin/2022-simple-team02/processor/clockcounter.v                                                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                             ; altera_sld  ;
; db/ip/sldcbc818cf/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/admin/2022-simple-team02/processor/db/ip/sldcbc818cf/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/admin/2022-simple-team02/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/admin/2022-simple-team02/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/admin/2022-simple-team02/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/admin/2022-simple-team02/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/admin/2022-simple-team02/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                        ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,673                                                                                    ;
;                                             ;                                                                                          ;
; Total combinational functions               ; 2511                                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                                          ;
;     -- 4 input functions                    ; 1588                                                                                     ;
;     -- 3 input functions                    ; 359                                                                                      ;
;     -- <=2 input functions                  ; 564                                                                                      ;
;                                             ;                                                                                          ;
; Logic elements by mode                      ;                                                                                          ;
;     -- normal mode                          ; 2320                                                                                     ;
;     -- arithmetic mode                      ; 191                                                                                      ;
;                                             ;                                                                                          ;
; Total registers                             ; 925                                                                                      ;
;     -- Dedicated logic registers            ; 925                                                                                      ;
;     -- I/O registers                        ; 0                                                                                        ;
;                                             ;                                                                                          ;
; I/O pins                                    ; 115                                                                                      ;
; Total memory bits                           ; 131072                                                                                   ;
;                                             ;                                                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                        ;
;                                             ;                                                                                          ;
; Total PLLs                                  ; 1                                                                                        ;
;     -- PLLs                                 ; 1                                                                                        ;
;                                             ;                                                                                          ;
; Maximum fan-out node                        ; fastclock:inst4|altpll:altpll_component|fastclock_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 742                                                                                      ;
; Total fan-out                               ; 12745                                                                                    ;
; Average fan-out                             ; 3.44                                                                                     ;
+---------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |processor                                                                                                                              ; 2511 (5)            ; 925 (4)                   ; 131072      ; 0            ; 0       ; 0         ; 115  ; 0            ; |processor                                                                                                                                                                                                                                                                                                                                            ; processor                         ; work         ;
;    |EXMEMRegister:inst22|                                                                                                               ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|EXMEMRegister:inst22                                                                                                                                                                                                                                                                                                                       ; EXMEMRegister                     ; work         ;
;    |IDEXRegister:inst20|                                                                                                                ; 19 (19)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|IDEXRegister:inst20                                                                                                                                                                                                                                                                                                                        ; IDEXRegister                      ; work         ;
;    |IR:IR|                                                                                                                              ; 34 (34)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|IR:IR                                                                                                                                                                                                                                                                                                                                      ; IR                                ; work         ;
;    |MEMWBRegister:inst21|                                                                                                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|MEMWBRegister:inst21                                                                                                                                                                                                                                                                                                                       ; MEMWBRegister                     ; work         ;
;    |PC:PC|                                                                                                                              ; 13 (13)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|PC:PC                                                                                                                                                                                                                                                                                                                                      ; PC                                ; work         ;
;    |alu:inst19|                                                                                                                         ; 135 (135)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:inst19                                                                                                                                                                                                                                                                                                                                 ; alu                               ; work         ;
;    |clockCounter:inst10|                                                                                                                ; 197 (197)           ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|clockCounter:inst10                                                                                                                                                                                                                                                                                                                        ; clockCounter                      ; work         ;
;    |control:inst114|                                                                                                                    ; 61 (61)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|control:inst114                                                                                                                                                                                                                                                                                                                            ; control                           ; work         ;
;    |externalOutput:exOUT|                                                                                                               ; 999 (999)           ; 325 (325)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|externalOutput:exOUT                                                                                                                                                                                                                                                                                                                       ; externalOutput                    ; work         ;
;    |fastclock:inst4|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fastclock:inst4                                                                                                                                                                                                                                                                                                                            ; fastclock                         ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fastclock:inst4|altpll:altpll_component                                                                                                                                                                                                                                                                                                    ; altpll                            ; work         ;
;          |fastclock_altpll:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|fastclock:inst4|altpll:altpll_component|fastclock_altpll:auto_generated                                                                                                                                                                                                                                                                    ; fastclock_altpll                  ; work         ;
;    |forwardingUnit:inst2|                                                                                                               ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|forwardingUnit:inst2                                                                                                                                                                                                                                                                                                                       ; forwardingUnit                    ; work         ;
;    |hazardDetectionUnit:inst25|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|hazardDetectionUnit:inst25                                                                                                                                                                                                                                                                                                                 ; hazardDetectionUnit               ; work         ;
;    |incrementer:incrementer_inst|                                                                                                       ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|incrementer:incrementer_inst                                                                                                                                                                                                                                                                                                               ; incrementer                       ; work         ;
;    |instructionMemory:instruction_memory|                                                                                               ; 79 (0)              ; 51 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|instructionMemory:instruction_memory                                                                                                                                                                                                                                                                                                       ; instructionMemory                 ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 79 (0)              ; 51 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|instructionMemory:instruction_memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;          |altsyncram_7hl1:auto_generated|                                                                                               ; 79 (0)              ; 51 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_7hl1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_7hl1                   ; work         ;
;             |altsyncram_nqb2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_7hl1:auto_generated|altsyncram_nqb2:altsyncram1                                                                                                                                                                                                            ; altsyncram_nqb2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 79 (57)             ; 51 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_7hl1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_7hl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                           ; sld_rom_sr                        ; work         ;
;    |mainMemory:dataMemory|                                                                                                              ; 80 (0)              ; 51 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mainMemory:dataMemory                                                                                                                                                                                                                                                                                                                      ; mainMemory                        ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 80 (0)              ; 51 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mainMemory:dataMemory|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;          |altsyncram_egl1:auto_generated|                                                                                               ; 80 (0)              ; 51 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_egl1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_egl1                   ; work         ;
;             |altsyncram_nqb2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_egl1:auto_generated|altsyncram_nqb2:altsyncram1                                                                                                                                                                                                                           ; altsyncram_nqb2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 80 (57)             ; 51 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_egl1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                             ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_egl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |multiplexer16:multiplexer_ALUSrcAR|                                                                                                 ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|multiplexer16:multiplexer_ALUSrcAR                                                                                                                                                                                                                                                                                                         ; multiplexer16                     ; work         ;
;    |multiplexer16:multiplexer_DRSrc|                                                                                                    ; 100 (100)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|multiplexer16:multiplexer_DRSrc                                                                                                                                                                                                                                                                                                            ; multiplexer16                     ; work         ;
;    |multiplexer16:multiplexer_fwda10_11|                                                                                                ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|multiplexer16:multiplexer_fwda10_11                                                                                                                                                                                                                                                                                                        ; multiplexer16                     ; work         ;
;    |multiplexer16:multiplexer_fwdb10_11|                                                                                                ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|multiplexer16:multiplexer_fwdb10_11                                                                                                                                                                                                                                                                                                        ; multiplexer16                     ; work         ;
;    |multiplexer16:multiplexer_memToReg|                                                                                                 ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|multiplexer16:multiplexer_memToReg                                                                                                                                                                                                                                                                                                         ; multiplexer16                     ; work         ;
;    |multiplexer3:multiplexer_regDst|                                                                                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|multiplexer3:multiplexer_regDst                                                                                                                                                                                                                                                                                                            ; multiplexer3                      ; work         ;
;    |multiplexer4:multiplexer_SZCZSrc|                                                                                                   ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|multiplexer4:multiplexer_SZCZSrc                                                                                                                                                                                                                                                                                                           ; multiplexer4                      ; work         ;
;    |register16:AR_EXMEM|                                                                                                                ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16:AR_EXMEM                                                                                                                                                                                                                                                                                                                        ; register16                        ; work         ;
;    |register16:AR|                                                                                                                      ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16:AR                                                                                                                                                                                                                                                                                                                              ; register16                        ; work         ;
;    |register16:BR|                                                                                                                      ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16:BR                                                                                                                                                                                                                                                                                                                              ; register16                        ; work         ;
;    |register16:DR_EXMEM|                                                                                                                ; 6 (6)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16:DR_EXMEM                                                                                                                                                                                                                                                                                                                        ; register16                        ; work         ;
;    |register16:DR_MEMWB|                                                                                                                ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16:DR_MEMWB                                                                                                                                                                                                                                                                                                                        ; register16                        ; work         ;
;    |register16:MDR|                                                                                                                     ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16:MDR                                                                                                                                                                                                                                                                                                                             ; register16                        ; work         ;
;    |register16:PC_IFID|                                                                                                                 ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16:PC_IFID                                                                                                                                                                                                                                                                                                                         ; register16                        ; work         ;
;    |register16:signExtendedD_IDEX|                                                                                                      ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register16:signExtendedD_IDEX                                                                                                                                                                                                                                                                                                              ; register16                        ; work         ;
;    |register3:inst16|                                                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register3:inst16                                                                                                                                                                                                                                                                                                                           ; register3                         ; work         ;
;    |register3:inst17|                                                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register3:inst17                                                                                                                                                                                                                                                                                                                           ; register3                         ; work         ;
;    |register3:inst18|                                                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register3:inst18                                                                                                                                                                                                                                                                                                                           ; register3                         ; work         ;
;    |register4:FwdAFwdB_IDEX|                                                                                                            ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|register4:FwdAFwdB_IDEX                                                                                                                                                                                                                                                                                                                    ; register4                         ; work         ;
;    |registerFile:inst13|                                                                                                                ; 158 (158)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|registerFile:inst13                                                                                                                                                                                                                                                                                                                        ; registerFile                      ; work         ;
;    |shifter:shifter_inst|                                                                                                               ; 226 (226)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|shifter:shifter_inst                                                                                                                                                                                                                                                                                                                       ; shifter                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 179 (1)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 178 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 178 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 178 (1)             ; 114 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 177 (0)             ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 177 (139)           ; 108 (80)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-----------------------+
; Name                                                                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-----------------------+
; instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_7hl1:auto_generated|altsyncram_nqb2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; kisuuprot4_random.mif ;
; mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_egl1:auto_generated|altsyncram_nqb2:altsyncram1|ALTSYNCRAM                ; AUTO ; True Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; kisuuprot4_random.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                     ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |processor|mainMemory:dataMemory                                                                                                                                                                                                                                               ; mainMemory.v        ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |processor|fastclock:inst4                                                                                                                                                                                                                                                     ; fastclock.v         ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |processor|instructionMemory:instruction_memory                                                                                                                                                                                                                                ; instructionMemory.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+----------------------------------------+------------------------------------------------+
; Register name                          ; Reason for Removal                             ;
+----------------------------------------+------------------------------------------------+
; register16:signExtendedD_IDEX|q[8..15] ; Merged with register16:signExtendedD_IDEX|q[7] ;
; IDEXRegister:inst20|memRead_EX         ; Merged with IDEXRegister:inst20|memToReg_EX    ;
; externalOutput:exOUT|SEG_B[0]          ; Merged with externalOutput:exOUT|SEG_A[0]      ;
; externalOutput:exOUT|SEG_C[0]          ; Merged with externalOutput:exOUT|SEG_A[0]      ;
; externalOutput:exOUT|SEG_E[0]          ; Merged with externalOutput:exOUT|SEG_A[0]      ;
; externalOutput:exOUT|SEG_F[0]          ; Merged with externalOutput:exOUT|SEG_A[0]      ;
; externalOutput:exOUT|SEG_G[0]          ; Merged with externalOutput:exOUT|SEG_A[0]      ;
; externalOutput:exOUT|SEG_H[0]          ; Merged with externalOutput:exOUT|SEG_D[0]      ;
; clockCounter:inst10|SEG_Y[0]           ; Merged with clockCounter:inst10|SEG_X[0]       ;
; clockCounter:inst10|selectY[3]         ; Merged with clockCounter:inst10|selectX[3]     ;
; clockCounter:inst10|selectY[2]         ; Merged with clockCounter:inst10|selectX[2]     ;
; clockCounter:inst10|selectY[1]         ; Merged with clockCounter:inst10|selectX[1]     ;
; clockCounter:inst10|selectY[0]         ; Merged with clockCounter:inst10|selectX[0]     ;
; clockCounter:inst10|pattern2[2]        ; Merged with clockCounter:inst10|pattern1[2]    ;
; clockCounter:inst10|pattern2[1]        ; Merged with clockCounter:inst10|pattern1[1]    ;
; clockCounter:inst10|pattern2[0]        ; Merged with clockCounter:inst10|pattern1[0]    ;
; clockCounter:inst10|SEG_X[0]           ; Stuck at GND due to stuck port data_in         ;
; externalOutput:exOUT|SEG_A[0]          ; Stuck at GND due to stuck port data_in         ;
; externalOutput:exOUT|SEG_D[0]          ; Stuck at VCC due to stuck port data_in         ;
; register16:PC_IFID|q[12..15]           ; Lost fanout                                    ;
; Total Number of Removed Registers = 30 ;                                                ;
+----------------------------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 925   ;
; Number of registers using Synchronous Clear  ; 94    ;
; Number of registers using Synchronous Load   ; 84    ;
; Number of registers using Asynchronous Clear ; 113   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 850   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |processor|instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_7hl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |processor|instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_7hl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |processor|mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_egl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |processor|mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_egl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                       ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |processor|register16:DR_MEMWB|q[10]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 256 bits  ; 512 LEs       ; 256 LEs              ; 256 LEs                ; Yes        ; |processor|externalOutput:exOUT|regA[10]                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |processor|clockCounter:inst10|counter[1]                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |processor|instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_7hl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |processor|mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_egl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |processor|IR:IR|q[15]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |processor|registerFile:inst13|r[0][6]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |processor|registerFile:inst13|r[1][8]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |processor|registerFile:inst13|r[2][0]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |processor|registerFile:inst13|r[3][14]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |processor|registerFile:inst13|r[4][14]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |processor|registerFile:inst13|r[5][14]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |processor|registerFile:inst13|r[6][12]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |processor|registerFile:inst13|r[7][8]                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |processor|IDEXRegister:inst20|regWrite_EX                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |processor|instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_7hl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |processor|mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_egl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |processor|register16:MDR|q[1]                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |processor|PC:PC|q[2]                                                                                                                                                                                                                                                                                                                                               ;
; 9:1                ; 14 bits   ; 84 LEs        ; 28 LEs               ; 56 LEs                 ; Yes        ; |processor|clockCounter:inst10|SEG_X[2]                                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |processor|clockCounter:inst10|counter[19]                                                                                                                                                                                                                                                                                                                          ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |processor|register16:AR|q[12]                                                                                                                                                                                                                                                                                                                                      ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |processor|register16:BR|q[2]                                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |processor|IDEXRegister:inst20|ALUOp_EX[0]                                                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |processor|IDEXRegister:inst20|ALUOp_EX[2]                                                                                                                                                                                                                                                                                                                          ;
; 32:1               ; 56 bits   ; 1176 LEs      ; 280 LEs              ; 896 LEs                ; Yes        ; |processor|externalOutput:exOUT|SEG_A[7]                                                                                                                                                                                                                                                                                                                            ;
; 32:1               ; 8 bits    ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |processor|externalOutput:exOUT|select[0]                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; Yes        ; |processor|control:inst114|counter[1]                                                                                                                                                                                                                                                                                                                               ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |processor|instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_7hl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                              ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |processor|mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_egl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                                             ;
; 32:1               ; 14 bits   ; 294 LEs       ; 98 LEs               ; 196 LEs                ; Yes        ; |processor|register16:DR_EXMEM|q[3]                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |processor|multiplexer16:multiplexer_fwda10_11|out[14]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |processor|multiplexer16:multiplexer_fwdb10_11|out[12]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |processor|shifter:shifter_inst|ShiftRight1                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_7hl1:auto_generated|altsyncram_nqb2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_egl1:auto_generated|altsyncram_nqb2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fastclock:inst4|altpll:altpll_component ;
+-------------------------------+-----------------------------+------------------------+
; Parameter Name                ; Value                       ; Type                   ;
+-------------------------------+-----------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                ;
; PLL_TYPE                      ; AUTO                        ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=fastclock ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 25000                       ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                ;
; LOCK_HIGH                     ; 1                           ; Untyped                ;
; LOCK_LOW                      ; 1                           ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                ;
; SKIP_VCO                      ; OFF                         ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                ;
; BANDWIDTH                     ; 0                           ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                ;
; DOWN_SPREAD                   ; 0                           ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 5                           ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK0_DIVIDE_BY                ; 4                           ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                ;
; DPA_DIVIDER                   ; 0                           ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                ;
; VCO_MIN                       ; 0                           ; Untyped                ;
; VCO_MAX                       ; 0                           ; Untyped                ;
; VCO_CENTER                    ; 0                           ; Untyped                ;
; PFD_MIN                       ; 0                           ; Untyped                ;
; PFD_MAX                       ; 0                           ; Untyped                ;
; M_INITIAL                     ; 0                           ; Untyped                ;
; M                             ; 0                           ; Untyped                ;
; N                             ; 1                           ; Untyped                ;
; M2                            ; 1                           ; Untyped                ;
; N2                            ; 1                           ; Untyped                ;
; SS                            ; 1                           ; Untyped                ;
; C0_HIGH                       ; 0                           ; Untyped                ;
; C1_HIGH                       ; 0                           ; Untyped                ;
; C2_HIGH                       ; 0                           ; Untyped                ;
; C3_HIGH                       ; 0                           ; Untyped                ;
; C4_HIGH                       ; 0                           ; Untyped                ;
; C5_HIGH                       ; 0                           ; Untyped                ;
; C6_HIGH                       ; 0                           ; Untyped                ;
; C7_HIGH                       ; 0                           ; Untyped                ;
; C8_HIGH                       ; 0                           ; Untyped                ;
; C9_HIGH                       ; 0                           ; Untyped                ;
; C0_LOW                        ; 0                           ; Untyped                ;
; C1_LOW                        ; 0                           ; Untyped                ;
; C2_LOW                        ; 0                           ; Untyped                ;
; C3_LOW                        ; 0                           ; Untyped                ;
; C4_LOW                        ; 0                           ; Untyped                ;
; C5_LOW                        ; 0                           ; Untyped                ;
; C6_LOW                        ; 0                           ; Untyped                ;
; C7_LOW                        ; 0                           ; Untyped                ;
; C8_LOW                        ; 0                           ; Untyped                ;
; C9_LOW                        ; 0                           ; Untyped                ;
; C0_INITIAL                    ; 0                           ; Untyped                ;
; C1_INITIAL                    ; 0                           ; Untyped                ;
; C2_INITIAL                    ; 0                           ; Untyped                ;
; C3_INITIAL                    ; 0                           ; Untyped                ;
; C4_INITIAL                    ; 0                           ; Untyped                ;
; C5_INITIAL                    ; 0                           ; Untyped                ;
; C6_INITIAL                    ; 0                           ; Untyped                ;
; C7_INITIAL                    ; 0                           ; Untyped                ;
; C8_INITIAL                    ; 0                           ; Untyped                ;
; C9_INITIAL                    ; 0                           ; Untyped                ;
; C0_MODE                       ; BYPASS                      ; Untyped                ;
; C1_MODE                       ; BYPASS                      ; Untyped                ;
; C2_MODE                       ; BYPASS                      ; Untyped                ;
; C3_MODE                       ; BYPASS                      ; Untyped                ;
; C4_MODE                       ; BYPASS                      ; Untyped                ;
; C5_MODE                       ; BYPASS                      ; Untyped                ;
; C6_MODE                       ; BYPASS                      ; Untyped                ;
; C7_MODE                       ; BYPASS                      ; Untyped                ;
; C8_MODE                       ; BYPASS                      ; Untyped                ;
; C9_MODE                       ; BYPASS                      ; Untyped                ;
; C0_PH                         ; 0                           ; Untyped                ;
; C1_PH                         ; 0                           ; Untyped                ;
; C2_PH                         ; 0                           ; Untyped                ;
; C3_PH                         ; 0                           ; Untyped                ;
; C4_PH                         ; 0                           ; Untyped                ;
; C5_PH                         ; 0                           ; Untyped                ;
; C6_PH                         ; 0                           ; Untyped                ;
; C7_PH                         ; 0                           ; Untyped                ;
; C8_PH                         ; 0                           ; Untyped                ;
; C9_PH                         ; 0                           ; Untyped                ;
; L0_HIGH                       ; 1                           ; Untyped                ;
; L1_HIGH                       ; 1                           ; Untyped                ;
; G0_HIGH                       ; 1                           ; Untyped                ;
; G1_HIGH                       ; 1                           ; Untyped                ;
; G2_HIGH                       ; 1                           ; Untyped                ;
; G3_HIGH                       ; 1                           ; Untyped                ;
; E0_HIGH                       ; 1                           ; Untyped                ;
; E1_HIGH                       ; 1                           ; Untyped                ;
; E2_HIGH                       ; 1                           ; Untyped                ;
; E3_HIGH                       ; 1                           ; Untyped                ;
; L0_LOW                        ; 1                           ; Untyped                ;
; L1_LOW                        ; 1                           ; Untyped                ;
; G0_LOW                        ; 1                           ; Untyped                ;
; G1_LOW                        ; 1                           ; Untyped                ;
; G2_LOW                        ; 1                           ; Untyped                ;
; G3_LOW                        ; 1                           ; Untyped                ;
; E0_LOW                        ; 1                           ; Untyped                ;
; E1_LOW                        ; 1                           ; Untyped                ;
; E2_LOW                        ; 1                           ; Untyped                ;
; E3_LOW                        ; 1                           ; Untyped                ;
; L0_INITIAL                    ; 1                           ; Untyped                ;
; L1_INITIAL                    ; 1                           ; Untyped                ;
; G0_INITIAL                    ; 1                           ; Untyped                ;
; G1_INITIAL                    ; 1                           ; Untyped                ;
; G2_INITIAL                    ; 1                           ; Untyped                ;
; G3_INITIAL                    ; 1                           ; Untyped                ;
; E0_INITIAL                    ; 1                           ; Untyped                ;
; E1_INITIAL                    ; 1                           ; Untyped                ;
; E2_INITIAL                    ; 1                           ; Untyped                ;
; E3_INITIAL                    ; 1                           ; Untyped                ;
; L0_MODE                       ; BYPASS                      ; Untyped                ;
; L1_MODE                       ; BYPASS                      ; Untyped                ;
; G0_MODE                       ; BYPASS                      ; Untyped                ;
; G1_MODE                       ; BYPASS                      ; Untyped                ;
; G2_MODE                       ; BYPASS                      ; Untyped                ;
; G3_MODE                       ; BYPASS                      ; Untyped                ;
; E0_MODE                       ; BYPASS                      ; Untyped                ;
; E1_MODE                       ; BYPASS                      ; Untyped                ;
; E2_MODE                       ; BYPASS                      ; Untyped                ;
; E3_MODE                       ; BYPASS                      ; Untyped                ;
; L0_PH                         ; 0                           ; Untyped                ;
; L1_PH                         ; 0                           ; Untyped                ;
; G0_PH                         ; 0                           ; Untyped                ;
; G1_PH                         ; 0                           ; Untyped                ;
; G2_PH                         ; 0                           ; Untyped                ;
; G3_PH                         ; 0                           ; Untyped                ;
; E0_PH                         ; 0                           ; Untyped                ;
; E1_PH                         ; 0                           ; Untyped                ;
; E2_PH                         ; 0                           ; Untyped                ;
; E3_PH                         ; 0                           ; Untyped                ;
; M_PH                          ; 0                           ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                ;
; CLK0_COUNTER                  ; G0                          ; Untyped                ;
; CLK1_COUNTER                  ; G0                          ; Untyped                ;
; CLK2_COUNTER                  ; G0                          ; Untyped                ;
; CLK3_COUNTER                  ; G0                          ; Untyped                ;
; CLK4_COUNTER                  ; G0                          ; Untyped                ;
; CLK5_COUNTER                  ; G0                          ; Untyped                ;
; CLK6_COUNTER                  ; E0                          ; Untyped                ;
; CLK7_COUNTER                  ; E1                          ; Untyped                ;
; CLK8_COUNTER                  ; E2                          ; Untyped                ;
; CLK9_COUNTER                  ; E3                          ; Untyped                ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                ;
; M_TIME_DELAY                  ; 0                           ; Untyped                ;
; N_TIME_DELAY                  ; 0                           ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                ;
; VCO_POST_SCALE                ; 0                           ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                ;
; CBXI_PARAMETER                ; fastclock_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instructionMemory:instruction_memory|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                 ;
+------------------------------------+-----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT           ; Untyped                                              ;
; WIDTH_A                            ; 16                    ; Signed Integer                                       ;
; WIDTHAD_A                          ; 12                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 4096                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                              ;
; WIDTH_B                            ; 1                     ; Untyped                                              ;
; WIDTHAD_B                          ; 1                     ; Untyped                                              ;
; NUMWORDS_B                         ; 1                     ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                              ;
; BYTE_SIZE                          ; 8                     ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                              ;
; INIT_FILE                          ; kisuuprot4_random.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_7hl1       ; Untyped                                              ;
+------------------------------------+-----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mainMemory:dataMemory|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+---------------------------------------+
; Parameter Name                     ; Value                 ; Type                                  ;
+------------------------------------+-----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT           ; Untyped                               ;
; WIDTH_A                            ; 16                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 12                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 4096                  ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                               ;
; WIDTH_B                            ; 1                     ; Untyped                               ;
; WIDTHAD_B                          ; 1                     ; Untyped                               ;
; NUMWORDS_B                         ; 1                     ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                               ;
; BYTE_SIZE                          ; 8                     ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                               ;
; INIT_FILE                          ; kisuuprot4_random.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_egl1       ; Untyped                               ;
+------------------------------------+-----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; fastclock:inst4|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 25000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                    ;
; Entity Instance                           ; instructionMemory:instruction_memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; mainMemory:dataMemory|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                        ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                  ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; 0              ; INST        ; 16    ; 4096  ; Read/Write ; instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_7hl1:auto_generated ;
; 1              ; MAIN        ; 16    ; 4096  ; Read/Write ; mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_egl1:auto_generated                ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 169                         ;
; cycloneiii_ff         ; 811                         ;
;     CLR               ; 14                          ;
;     ENA               ; 622                         ;
;     ENA CLR           ; 14                          ;
;     ENA CLR SLD       ; 24                          ;
;     ENA SCLR          ; 60                          ;
;     ENA SCLR SLD      ; 12                          ;
;     ENA SLD           ; 32                          ;
;     SCLR              ; 10                          ;
;     plain             ; 23                          ;
; cycloneiii_lcell_comb ; 2333                        ;
;     arith             ; 183                         ;
;         2 data inputs ; 141                         ;
;         3 data inputs ; 42                          ;
;     normal            ; 2150                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 367                         ;
;         3 data inputs ; 250                         ;
;         4 data inputs ; 1516                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 4.73                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 165                                      ;
; cycloneiii_ff         ; 114                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 49                                       ;
;     ENA CLR SLD       ; 7                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 179                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 171                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 25                                       ;
;         3 data inputs ; 67                                       ;
;         4 data inputs ; 72                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.90                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:05     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri May 20 16:10:12 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/hazarddetectionunit/hazarddetectionunit.v
    Info (12023): Found entity 1: hazardDetectionUnit File: C:/Users/admin/2022-simple-team02/hazardDetectionUnit/hazardDetectionUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/forwardingunit/forwardingunit.v
    Info (12023): Found entity 1: forwardingUnit File: C:/Users/admin/2022-simple-team02/forwardingUnit/forwardingUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/exmemregister/exmemregister.v
    Info (12023): Found entity 1: EXMEMRegister File: C:/Users/admin/2022-simple-team02/EXMEMRegister/EXMEMRegister.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/register3/register3.v
    Info (12023): Found entity 1: register3 File: C:/Users/admin/2022-simple-team02/register3/register3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/memwbregister/memwbregister.v
    Info (12023): Found entity 1: MEMWBRegister File: C:/Users/admin/2022-simple-team02/MEMWBRegister/MEMWBRegister.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/idexregister/idexregister.v
    Info (12023): Found entity 1: IDEXRegister File: C:/Users/admin/2022-simple-team02/IDEXRegister/IDEXRegister.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/szcvjudge16/szcvjudge16.v
    Info (12023): Found entity 1: SZCVJudge16 File: C:/Users/admin/2022-simple-team02/SZCVJudge16/SZCVJudge16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/szcvcontrol/szcvcontrol.v
    Info (12023): Found entity 1: SZCVControl File: C:/Users/admin/2022-simple-team02/SZCVControl/SZCVControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/externaloutput/externaloutput.v
    Info (12023): Found entity 1: externalOutput File: C:/Users/admin/2022-simple-team02/externalOutput/externalOutput.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/signextend/signextend.v
    Info (12023): Found entity 1: signExtend File: C:/Users/admin/2022-simple-team02/signExtend/signExtend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/shifter/shifter.v
    Info (12023): Found entity 1: shifter File: C:/Users/admin/2022-simple-team02/shifter/shifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/register16/register16.v
    Info (12023): Found entity 1: register16 File: C:/Users/admin/2022-simple-team02/register16/register16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/register4/register4.v
    Info (12023): Found entity 1: register4 File: C:/Users/admin/2022-simple-team02/register4/register4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/pc/pc.v
    Info (12023): Found entity 1: PC File: C:/Users/admin/2022-simple-team02/PC/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/multiplexer4/multiplexer4.v
    Info (12023): Found entity 1: multiplexer4 File: C:/Users/admin/2022-simple-team02/multiplexer4/multiplexer4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/multiplexer16/multiplexer16.v
    Info (12023): Found entity 1: multiplexer16 File: C:/Users/admin/2022-simple-team02/multiplexer16/multiplexer16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/multiplexer3/multiplexer3.v
    Info (12023): Found entity 1: multiplexer3 File: C:/Users/admin/2022-simple-team02/multiplexer3/multiplexer3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/ir/ir.v
    Info (12023): Found entity 1: IR File: C:/Users/admin/2022-simple-team02/IR/IR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/alu/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/admin/2022-simple-team02/alu/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/phasecounter/phasecounter.v
    Info (12023): Found entity 1: phaseCounter File: C:/Users/admin/2022-simple-team02/phaseCounter/phaseCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/control/control.v
    Info (12023): Found entity 1: control File: C:/Users/admin/2022-simple-team02/control/control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/2022-simple-team02/registerfile/registerfile.v
    Info (12023): Found entity 1: registerFile File: C:/Users/admin/2022-simple-team02/registerFile/registerFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.bdf
    Info (12023): Found entity 1: processor
Info (12021): Found 1 design units, including 1 entities, in source file incrementer.v
    Info (12023): Found entity 1: incrementer File: C:/Users/admin/2022-simple-team02/processor/incrementer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mainmemory.v
    Info (12023): Found entity 1: mainMemory File: C:/Users/admin/2022-simple-team02/processor/mainMemory.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fastclock.v
    Info (12023): Found entity 1: fastclock File: C:/Users/admin/2022-simple-team02/processor/fastclock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.v
    Info (12023): Found entity 1: instructionMemory File: C:/Users/admin/2022-simple-team02/processor/instructionMemory.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file adder16.v
    Info (12023): Found entity 1: adder16 File: C:/Users/admin/2022-simple-team02/processor/adder16.v Line: 1
Warning (12019): Can't analyze file -- file output_files/clockCounter.v is missing
Info (12127): Elaborating entity "processor" for the top level hierarchy
Info (12128): Elaborating entity "externalOutput" for hierarchy "externalOutput:exOUT"
Warning (10230): Verilog HDL assignment warning at externalOutput.v(185): truncated value with size 32 to match size of target (5) File: C:/Users/admin/2022-simple-team02/externalOutput/externalOutput.v Line: 185
Info (12128): Elaborating entity "IDEXRegister" for hierarchy "IDEXRegister:inst20"
Info (12128): Elaborating entity "control" for hierarchy "control:inst114"
Warning (10036): Verilog HDL or VHDL warning at control.v(85): object "C" assigned a value but never read File: C:/Users/admin/2022-simple-team02/control/control.v Line: 85
Warning (10036): Verilog HDL or VHDL warning at control.v(88): object "cond" assigned a value but never read File: C:/Users/admin/2022-simple-team02/control/control.v Line: 88
Warning (10036): Verilog HDL or VHDL warning at control.v(91): object "op" assigned a value but never read File: C:/Users/admin/2022-simple-team02/control/control.v Line: 91
Info (12128): Elaborating entity "fastclock" for hierarchy "fastclock:inst4"
Info (12128): Elaborating entity "altpll" for hierarchy "fastclock:inst4|altpll:altpll_component" File: C:/Users/admin/2022-simple-team02/processor/fastclock.v Line: 103
Info (12130): Elaborated megafunction instantiation "fastclock:inst4|altpll:altpll_component" File: C:/Users/admin/2022-simple-team02/processor/fastclock.v Line: 103
Info (12133): Instantiated megafunction "fastclock:inst4|altpll:altpll_component" with the following parameter: File: C:/Users/admin/2022-simple-team02/processor/fastclock.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "25000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=fastclock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/fastclock_altpll.v
    Info (12023): Found entity 1: fastclock_altpll File: C:/Users/admin/2022-simple-team02/processor/db/fastclock_altpll.v Line: 30
Info (12128): Elaborating entity "fastclock_altpll" for hierarchy "fastclock:inst4|altpll:altpll_component|fastclock_altpll:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "IR" for hierarchy "IR:IR"
Info (12128): Elaborating entity "hazardDetectionUnit" for hierarchy "hazardDetectionUnit:inst25"
Info (12128): Elaborating entity "register3" for hierarchy "register3:inst16"
Info (12128): Elaborating entity "multiplexer3" for hierarchy "multiplexer3:multiplexer_regDst"
Info (12128): Elaborating entity "instructionMemory" for hierarchy "instructionMemory:instruction_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "instructionMemory:instruction_memory|altsyncram:altsyncram_component" File: C:/Users/admin/2022-simple-team02/processor/instructionMemory.v Line: 85
Info (12130): Elaborated megafunction instantiation "instructionMemory:instruction_memory|altsyncram:altsyncram_component" File: C:/Users/admin/2022-simple-team02/processor/instructionMemory.v Line: 85
Info (12133): Instantiated megafunction "instructionMemory:instruction_memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/admin/2022-simple-team02/processor/instructionMemory.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "kisuuprot4_random.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INST"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7hl1.tdf
    Info (12023): Found entity 1: altsyncram_7hl1 File: C:/Users/admin/2022-simple-team02/processor/db/altsyncram_7hl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7hl1" for hierarchy "instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_7hl1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nqb2.tdf
    Info (12023): Found entity 1: altsyncram_nqb2 File: C:/Users/admin/2022-simple-team02/processor/db/altsyncram_nqb2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nqb2" for hierarchy "instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_7hl1:auto_generated|altsyncram_nqb2:altsyncram1" File: C:/Users/admin/2022-simple-team02/processor/db/altsyncram_7hl1.tdf Line: 36
Warning (113028): 2048 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/admin/2022-simple-team02/processor/kisuuprot4_random.mif Line: 1
    Warning (113027): Addresses ranging from 2048 to 4095 are not initialized File: C:/Users/admin/2022-simple-team02/processor/kisuuprot4_random.mif Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_7hl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/admin/2022-simple-team02/processor/db/altsyncram_7hl1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_7hl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/admin/2022-simple-team02/processor/db/altsyncram_7hl1.tdf Line: 37
Info (12133): Instantiated megafunction "instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_7hl1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/admin/2022-simple-team02/processor/db/altsyncram_7hl1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1229869908"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_7hl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_7hl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_7hl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC"
Info (12128): Elaborating entity "multiplexer16" for hierarchy "multiplexer16:multiplexer_branch"
Info (12128): Elaborating entity "incrementer" for hierarchy "incrementer:incrementer_inst"
Info (12128): Elaborating entity "adder16" for hierarchy "adder16:inst"
Info (12128): Elaborating entity "signExtend" for hierarchy "signExtend:signExtendD"
Info (12128): Elaborating entity "register16" for hierarchy "register16:PC_IFID"
Info (12128): Elaborating entity "multiplexer4" for hierarchy "multiplexer4:multiplexer_SZCZSrc"
Info (12128): Elaborating entity "alu" for hierarchy "alu:inst19"
Info (12128): Elaborating entity "register4" for hierarchy "register4:FwdAFwdB_IDEX"
Info (12128): Elaborating entity "forwardingUnit" for hierarchy "forwardingUnit:inst2"
Info (12128): Elaborating entity "EXMEMRegister" for hierarchy "EXMEMRegister:inst22"
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:inst13"
Warning (10036): Verilog HDL or VHDL warning at registerFile.v(15): object "r" assigned a value but never read File: C:/Users/admin/2022-simple-team02/registerFile/registerFile.v Line: 15
Info (12128): Elaborating entity "MEMWBRegister" for hierarchy "MEMWBRegister:inst21"
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:shifter_inst"
Info (12128): Elaborating entity "mainMemory" for hierarchy "mainMemory:dataMemory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mainMemory:dataMemory|altsyncram:altsyncram_component" File: C:/Users/admin/2022-simple-team02/processor/mainMemory.v Line: 85
Info (12130): Elaborated megafunction instantiation "mainMemory:dataMemory|altsyncram:altsyncram_component" File: C:/Users/admin/2022-simple-team02/processor/mainMemory.v Line: 85
Info (12133): Instantiated megafunction "mainMemory:dataMemory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/admin/2022-simple-team02/processor/mainMemory.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "kisuuprot4_random.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=MAIN"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_egl1.tdf
    Info (12023): Found entity 1: altsyncram_egl1 File: C:/Users/admin/2022-simple-team02/processor/db/altsyncram_egl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_egl1" for hierarchy "mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_egl1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_egl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/admin/2022-simple-team02/processor/db/altsyncram_egl1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_egl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/admin/2022-simple-team02/processor/db/altsyncram_egl1.tdf Line: 37
Info (12133): Instantiated megafunction "mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_egl1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/admin/2022-simple-team02/processor/db/altsyncram_egl1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1296124238"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "SZCVJudge16" for hierarchy "SZCVJudge16:inst1"
Warning (12125): Using design file clockcounter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clockCounter File: C:/Users/admin/2022-simple-team02/processor/clockcounter.v Line: 1
Info (12128): Elaborating entity "clockCounter" for hierarchy "clockCounter:inst10"
Warning (10230): Verilog HDL assignment warning at clockcounter.v(36): truncated value with size 32 to match size of target (3) File: C:/Users/admin/2022-simple-team02/processor/clockcounter.v Line: 36
Warning (10230): Verilog HDL assignment warning at clockcounter.v(40): truncated value with size 32 to match size of target (3) File: C:/Users/admin/2022-simple-team02/processor/clockcounter.v Line: 40
Warning (10230): Verilog HDL assignment warning at clockcounter.v(43): truncated value with size 32 to match size of target (3) File: C:/Users/admin/2022-simple-team02/processor/clockcounter.v Line: 43
Warning (10230): Verilog HDL assignment warning at clockcounter.v(47): truncated value with size 32 to match size of target (3) File: C:/Users/admin/2022-simple-team02/processor/clockcounter.v Line: 47
Warning (10230): Verilog HDL assignment warning at clockcounter.v(50): truncated value with size 32 to match size of target (3) File: C:/Users/admin/2022-simple-team02/processor/clockcounter.v Line: 50
Warning (10230): Verilog HDL assignment warning at clockcounter.v(54): truncated value with size 32 to match size of target (3) File: C:/Users/admin/2022-simple-team02/processor/clockcounter.v Line: 54
Warning (10230): Verilog HDL assignment warning at clockcounter.v(57): truncated value with size 32 to match size of target (3) File: C:/Users/admin/2022-simple-team02/processor/clockcounter.v Line: 57
Warning (10230): Verilog HDL assignment warning at clockcounter.v(61): truncated value with size 32 to match size of target (3) File: C:/Users/admin/2022-simple-team02/processor/clockcounter.v Line: 61
Warning (10230): Verilog HDL assignment warning at clockcounter.v(70): truncated value with size 32 to match size of target (3) File: C:/Users/admin/2022-simple-team02/processor/clockcounter.v Line: 70
Warning (10230): Verilog HDL assignment warning at clockcounter.v(74): truncated value with size 32 to match size of target (3) File: C:/Users/admin/2022-simple-team02/processor/clockcounter.v Line: 74
Warning (10230): Verilog HDL assignment warning at clockcounter.v(77): truncated value with size 32 to match size of target (3) File: C:/Users/admin/2022-simple-team02/processor/clockcounter.v Line: 77
Warning (10230): Verilog HDL assignment warning at clockcounter.v(81): truncated value with size 32 to match size of target (3) File: C:/Users/admin/2022-simple-team02/processor/clockcounter.v Line: 81
Warning (10230): Verilog HDL assignment warning at clockcounter.v(84): truncated value with size 32 to match size of target (3) File: C:/Users/admin/2022-simple-team02/processor/clockcounter.v Line: 84
Warning (10230): Verilog HDL assignment warning at clockcounter.v(88): truncated value with size 32 to match size of target (3) File: C:/Users/admin/2022-simple-team02/processor/clockcounter.v Line: 88
Warning (10230): Verilog HDL assignment warning at clockcounter.v(91): truncated value with size 32 to match size of target (3) File: C:/Users/admin/2022-simple-team02/processor/clockcounter.v Line: 91
Warning (10230): Verilog HDL assignment warning at clockcounter.v(95): truncated value with size 32 to match size of target (3) File: C:/Users/admin/2022-simple-team02/processor/clockcounter.v Line: 95
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.05.20.16:10:42 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/admin/2022-simple-team02/processor/db/ip/sldcbc818cf/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/admin/2022-simple-team02/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/admin/2022-simple-team02/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/admin/2022-simple-team02/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/admin/2022-simple-team02/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/admin/2022-simple-team02/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/admin/2022-simple-team02/processor/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SEG_A[0]" is stuck at GND
    Warning (13410): Pin "SEG_B[0]" is stuck at GND
    Warning (13410): Pin "SEG_C[0]" is stuck at GND
    Warning (13410): Pin "SEG_D[0]" is stuck at VCC
    Warning (13410): Pin "SEG_E[0]" is stuck at GND
    Warning (13410): Pin "SEG_F[0]" is stuck at GND
    Warning (13410): Pin "SEG_G[0]" is stuck at GND
    Warning (13410): Pin "SEG_H[0]" is stuck at VCC
    Warning (13410): Pin "SEG_X[0]" is stuck at GND
    Warning (13410): Pin "SEG_Y[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/admin/2022-simple-team02/processor/output_files/processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2875 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 97 output pins
    Info (21061): Implemented 2722 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 4846 megabytes
    Info: Processing ended: Fri May 20 16:11:04 2022
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:01:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/admin/2022-simple-team02/processor/output_files/processor.map.smsg.


