ARM GAS  /tmp/cc5fZ0zI.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m7
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv5-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"stm32f7xx_hal_rcc_ex.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  21              		.align	2
  22              		.global	HAL_RCCEx_PeriphCLKConfig
  23              		.thumb
  24              		.thumb_func
  26              	HAL_RCCEx_PeriphCLKConfig:
  27              	.LFB135:
  28              		.file 1 "../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c"
   1:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** /**
   2:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   ******************************************************************************
   3:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @file    stm32f7xx_hal_rcc_ex.c
   4:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @version V1.1.2
   6:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @date    23-September-2016 
   7:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @brief   Extension RCC HAL module driver.
   8:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following 
   9:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *          functionalities RCC extension peripheral:
  10:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
  11:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *  
  12:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   ******************************************************************************
  13:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @attention
  14:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *
  15:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  16:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *
  17:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * Redistribution and use in source and binary forms, with or without modification,
  18:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * are permitted provided that the following conditions are met:
  19:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  20:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *      this list of conditions and the following disclaimer.
  21:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  22:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *      this list of conditions and the following disclaimer in the documentation
  23:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *      and/or other materials provided with the distribution.
  24:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  25:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *      may be used to endorse or promote products derived from this software
  26:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *      without specific prior written permission.
  27:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *
  28:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  29:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  30:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
ARM GAS  /tmp/cc5fZ0zI.s 			page 2


  31:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  32:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  34:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  35:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  36:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  37:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  38:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *
  39:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   ******************************************************************************
  40:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   */ 
  41:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
  42:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  43:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** #include "stm32f7xx_hal.h"
  44:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
  45:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** /** @addtogroup STM32F7xx_HAL_Driver
  46:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @{
  47:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   */
  48:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
  49:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  50:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @brief RCCEx HAL module driver
  51:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @{
  52:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   */
  53:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
  54:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  55:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
  56:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  57:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** /* Private define ------------------------------------------------------------*/
  58:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Defines RCCEx Private Defines
  59:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @{
  60:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   */
  61:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
  62:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** #define PLLI2S_TIMEOUT_VALUE    100 /* Timeout value fixed to 100 ms  */
  63:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** #define PLLSAI_TIMEOUT_VALUE    100 /* Timeout value fixed to 100 ms  */
  64:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
  65:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** /**
  66:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @}
  67:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   */
  68:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** /* Private macro -------------------------------------------------------------*/
  69:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Macros RCCEx Private Macros
  70:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****  * @{
  71:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****  */
  72:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** /**
  73:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @}
  74:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   */
  75:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
  76:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Macros RCCEx Private Macros
  77:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****  * @{
  78:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****  */
  79:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
  80:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** /**
  81:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @}
  82:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   */
  83:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
  84:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
  85:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  86:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  87:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** /* Private functions ---------------------------------------------------------*/
ARM GAS  /tmp/cc5fZ0zI.s 			page 3


  88:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
  89:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  90:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @{
  91:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   */
  92:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
  93:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions 
  94:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions  
  95:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****  *
  96:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** @verbatim   
  97:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****  ===============================================================================
  98:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  99:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****  ===============================================================================  
 100:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     [..]
 101:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks 
 102:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     frequencies.
 103:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     [..] 
 104:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
 105:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in  
 106:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including 
 107:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         the backup registers) and RCC_BDCR register will be set to their reset values.
 108:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       
 109:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** @endverbatim
 110:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @{
 111:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   */
 112:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** #if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx
 113:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx
 114:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** /**
 115:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified
 116:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
 117:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @param  PeriphClkInit: pointer to an RCC_PeriphCLKInitTypeDef structure that
 118:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *         contains the configuration information for the Extended Peripherals
 119:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *         clocks(I2S, SAI, LTDC, RTC, TIM, UARTs, USARTs, LTPIM, SDMMC...).
 120:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *         
 121:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select 
 122:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *         the RTC clock source; in this case the Backup domain will be reset in  
 123:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *         order to modify the RTC Clock source, as consequence RTC registers (including 
 124:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *         the backup registers) are set to their reset values.
 125:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *
 126:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @retval HAL status
 127:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   */
 128:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 129:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** {
  29              		.loc 1 129 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 352
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 90B5     		push	{r4, r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 12
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 7, -8
  38              		.cfi_offset 14, -4
  39 0002 D9B0     		sub	sp, sp, #356
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 368
  42 0004 00AF     		add	r7, sp, #0
  43              	.LCFI2:
ARM GAS  /tmp/cc5fZ0zI.s 			page 4


  44              		.cfi_def_cfa_register 7
  45 0006 3B1D     		adds	r3, r7, #4
  46 0008 1860     		str	r0, [r3]
 130:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   uint32_t tickstart = 0;
  47              		.loc 1 130 0
  48 000a 0023     		movs	r3, #0
  49 000c C7F85431 		str	r3, [r7, #340]
 131:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   uint32_t tmpreg0 = 0;
  50              		.loc 1 131 0
  51 0010 0023     		movs	r3, #0
  52 0012 C7F85031 		str	r3, [r7, #336]
 132:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   uint32_t tmpreg1 = 0;
  53              		.loc 1 132 0
  54 0016 0023     		movs	r3, #0
  55 0018 C7F84C31 		str	r3, [r7, #332]
 133:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   uint32_t plli2sused = 0;
  56              		.loc 1 133 0
  57 001c 0023     		movs	r3, #0
  58 001e C7F85C31 		str	r3, [r7, #348]
 134:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   uint32_t pllsaiused = 0;
  59              		.loc 1 134 0
  60 0022 0023     		movs	r3, #0
  61 0024 C7F85831 		str	r3, [r7, #344]
 135:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 136:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Check the parameters */
 137:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 138:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 139:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*----------------------------------- I2S configuration ----------------------------------*/
 140:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
  62              		.loc 1 140 0
  63 0028 3B1D     		adds	r3, r7, #4
  64 002a 1B68     		ldr	r3, [r3]
  65 002c 1B68     		ldr	r3, [r3]
  66 002e 03F00103 		and	r3, r3, #1
  67 0032 002B     		cmp	r3, #0
  68 0034 15D0     		beq	.L2
 141:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 142:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 143:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 144:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 145:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure I2S Clock source */
 146:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
  69              		.loc 1 146 0
  70 0036 7C4A     		ldr	r2, .L100
  71 0038 7B4B     		ldr	r3, .L100
  72 003a 9B68     		ldr	r3, [r3, #8]
  73 003c 23F40003 		bic	r3, r3, #8388608
  74 0040 9360     		str	r3, [r2, #8]
  75 0042 7949     		ldr	r1, .L100
  76 0044 784B     		ldr	r3, .L100
  77 0046 9A68     		ldr	r2, [r3, #8]
  78 0048 3B1D     		adds	r3, r7, #4
  79 004a 1B68     		ldr	r3, [r3]
  80 004c 5B6B     		ldr	r3, [r3, #52]
  81 004e 1343     		orrs	r3, r3, r2
  82 0050 8B60     		str	r3, [r1, #8]
 147:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
ARM GAS  /tmp/cc5fZ0zI.s 			page 5


 148:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Enable the PLLI2S when it's used as clock source for I2S */
 149:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
  83              		.loc 1 149 0
  84 0052 3B1D     		adds	r3, r7, #4
  85 0054 1B68     		ldr	r3, [r3]
  86 0056 5B6B     		ldr	r3, [r3, #52]
  87 0058 002B     		cmp	r3, #0
  88 005a 02D1     		bne	.L2
 150:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 151:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       plli2sused = 1; 
  89              		.loc 1 151 0
  90 005c 0123     		movs	r3, #1
  91 005e C7F85C31 		str	r3, [r7, #348]
  92              	.L2:
 152:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     }
 153:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 154:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 155:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*------------------------------------ SAI1 configuration --------------------------------------*
 156:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
  93              		.loc 1 156 0
  94 0062 3B1D     		adds	r3, r7, #4
  95 0064 1B68     		ldr	r3, [r3]
  96 0066 1B68     		ldr	r3, [r3]
  97 0068 03F40023 		and	r3, r3, #524288
  98 006c 002B     		cmp	r3, #0
  99 006e 1CD0     		beq	.L3
 157:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 158:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 159:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 160:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 161:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure SAI1 Clock source */
 162:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 100              		.loc 1 162 0
 101 0070 6D49     		ldr	r1, .L100
 102 0072 6D4B     		ldr	r3, .L100
 103 0074 D3F88C30 		ldr	r3, [r3, #140]
 104 0078 23F44012 		bic	r2, r3, #3145728
 105 007c 3B1D     		adds	r3, r7, #4
 106 007e 1B68     		ldr	r3, [r3]
 107 0080 DB6B     		ldr	r3, [r3, #60]
 108 0082 1343     		orrs	r3, r3, r2
 109 0084 C1F88C30 		str	r3, [r1, #140]
 163:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Enable the PLLI2S when it's used as clock source for SAI */
 164:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 110              		.loc 1 164 0
 111 0088 3B1D     		adds	r3, r7, #4
 112 008a 1B68     		ldr	r3, [r3]
 113 008c DB6B     		ldr	r3, [r3, #60]
 114 008e B3F5801F 		cmp	r3, #1048576
 115 0092 02D1     		bne	.L4
 165:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 166:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       plli2sused = 1; 
 116              		.loc 1 166 0
 117 0094 0123     		movs	r3, #1
 118 0096 C7F85C31 		str	r3, [r7, #348]
 119              	.L4:
 167:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/cc5fZ0zI.s 			page 6


 168:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Enable the PLLSAI when it's used as clock source for SAI */
 169:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 120              		.loc 1 169 0
 121 009a 3B1D     		adds	r3, r7, #4
 122 009c 1B68     		ldr	r3, [r3]
 123 009e DB6B     		ldr	r3, [r3, #60]
 124 00a0 002B     		cmp	r3, #0
 125 00a2 02D1     		bne	.L3
 170:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 171:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       pllsaiused = 1; 
 126              		.loc 1 171 0
 127 00a4 0123     		movs	r3, #1
 128 00a6 C7F85831 		str	r3, [r7, #344]
 129              	.L3:
 172:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     }
 173:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 174:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 175:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*------------------------------------ SAI2 configuration --------------------------------------*
 176:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 130              		.loc 1 176 0
 131 00aa 3B1D     		adds	r3, r7, #4
 132 00ac 1B68     		ldr	r3, [r3]
 133 00ae 1B68     		ldr	r3, [r3]
 134 00b0 03F48013 		and	r3, r3, #1048576
 135 00b4 002B     		cmp	r3, #0
 136 00b6 1CD0     		beq	.L5
 177:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 178:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 179:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 180:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 181:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure SAI2 Clock source */
 182:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 137              		.loc 1 182 0
 138 00b8 5B49     		ldr	r1, .L100
 139 00ba 5B4B     		ldr	r3, .L100
 140 00bc D3F88C30 		ldr	r3, [r3, #140]
 141 00c0 23F44002 		bic	r2, r3, #12582912
 142 00c4 3B1D     		adds	r3, r7, #4
 143 00c6 1B68     		ldr	r3, [r3]
 144 00c8 1B6C     		ldr	r3, [r3, #64]
 145 00ca 1343     		orrs	r3, r3, r2
 146 00cc C1F88C30 		str	r3, [r1, #140]
 183:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 184:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Enable the PLLI2S when it's used as clock source for SAI */
 185:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 147              		.loc 1 185 0
 148 00d0 3B1D     		adds	r3, r7, #4
 149 00d2 1B68     		ldr	r3, [r3]
 150 00d4 1B6C     		ldr	r3, [r3, #64]
 151 00d6 B3F5800F 		cmp	r3, #4194304
 152 00da 02D1     		bne	.L6
 186:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 187:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       plli2sused = 1; 
 153              		.loc 1 187 0
 154 00dc 0123     		movs	r3, #1
 155 00de C7F85C31 		str	r3, [r7, #348]
 156              	.L6:
ARM GAS  /tmp/cc5fZ0zI.s 			page 7


 188:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     }
 189:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Enable the PLLSAI when it's used as clock source for SAI */
 190:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 157              		.loc 1 190 0
 158 00e2 3B1D     		adds	r3, r7, #4
 159 00e4 1B68     		ldr	r3, [r3]
 160 00e6 1B6C     		ldr	r3, [r3, #64]
 161 00e8 002B     		cmp	r3, #0
 162 00ea 02D1     		bne	.L5
 191:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 192:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       pllsaiused = 1; 
 163              		.loc 1 192 0
 164 00ec 0123     		movs	r3, #1
 165 00ee C7F85831 		str	r3, [r7, #344]
 166              	.L5:
 193:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     }
 194:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 195:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 196:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*-------------------------------------- SPDIF-RX Configuration ---------------------------------
 197:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 167              		.loc 1 197 0
 168 00f2 3B1D     		adds	r3, r7, #4
 169 00f4 1B68     		ldr	r3, [r3]
 170 00f6 1B68     		ldr	r3, [r3]
 171 00f8 03F08073 		and	r3, r3, #16777216
 172 00fc 002B     		cmp	r3, #0
 173 00fe 02D0     		beq	.L7
 198:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {    
 199:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       plli2sused = 1; 
 174              		.loc 1 199 0
 175 0100 0123     		movs	r3, #1
 176 0102 C7F85C31 		str	r3, [r7, #348]
 177              	.L7:
 200:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }  
 201:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 202:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*------------------------------------ RTC configuration --------------------------------------*/
 203:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 178              		.loc 1 203 0
 179 0106 3B1D     		adds	r3, r7, #4
 180 0108 1B68     		ldr	r3, [r3]
 181 010a 1B68     		ldr	r3, [r3]
 182 010c 03F02003 		and	r3, r3, #32
 183 0110 002B     		cmp	r3, #0
 184 0112 00F09F80 		beq	.L8
 185              	.LBB105:
 204:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 205:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check for RTC Parameters used to output RTCCLK */
 206:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 207:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 208:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Enable Power Clock*/
 209:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 186              		.loc 1 209 0
 187 0116 444A     		ldr	r2, .L100
 188 0118 434B     		ldr	r3, .L100
 189 011a 1B6C     		ldr	r3, [r3, #64]
 190 011c 43F08053 		orr	r3, r3, #268435456
 191 0120 1364     		str	r3, [r2, #64]
ARM GAS  /tmp/cc5fZ0zI.s 			page 8


 192 0122 414B     		ldr	r3, .L100
 193 0124 1B6C     		ldr	r3, [r3, #64]
 194 0126 03F08052 		and	r2, r3, #268435456
 195 012a 07F10803 		add	r3, r7, #8
 196 012e 1A60     		str	r2, [r3]
 197 0130 07F10803 		add	r3, r7, #8
 198 0134 1B68     		ldr	r3, [r3]
 199              	.LBE105:
 210:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 211:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Enable write access to Backup domain */
 212:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     PWR->CR1 |= PWR_CR1_DBP;
 200              		.loc 1 212 0
 201 0136 3D4A     		ldr	r2, .L100+4
 202 0138 3C4B     		ldr	r3, .L100+4
 203 013a 1B68     		ldr	r3, [r3]
 204 013c 43F48073 		orr	r3, r3, #256
 205 0140 1360     		str	r3, [r2]
 213:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 214:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
 215:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 206              		.loc 1 215 0
 207 0142 FFF7FEFF 		bl	HAL_GetTick
 208 0146 C7F85401 		str	r0, [r7, #340]
 216:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 217:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Wait for Backup domain Write protection disable */
 218:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 209              		.loc 1 218 0
 210 014a 0AE0     		b	.L9
 211              	.L11:
 219:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 220:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 212              		.loc 1 220 0
 213 014c FFF7FEFF 		bl	HAL_GetTick
 214 0150 0246     		mov	r2, r0
 215 0152 D7F85431 		ldr	r3, [r7, #340]
 216 0156 D31A     		subs	r3, r2, r3
 217 0158 642B     		cmp	r3, #100
 218 015a 02D9     		bls	.L9
 221:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       {
 222:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 219              		.loc 1 222 0
 220 015c 0323     		movs	r3, #3
 221 015e 00F08ABE 		b	.L10
 222              	.L9:
 218:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 223              		.loc 1 218 0
 224 0162 324B     		ldr	r3, .L100+4
 225 0164 1B68     		ldr	r3, [r3]
 226 0166 03F48073 		and	r3, r3, #256
 227 016a 002B     		cmp	r3, #0
 228 016c EED0     		beq	.L11
 223:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 224:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     }
 225:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 226:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Reset the Backup domain only if the RTC Clock source selection is modified */
 227:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 229              		.loc 1 227 0
ARM GAS  /tmp/cc5fZ0zI.s 			page 9


 230 016e 2E4B     		ldr	r3, .L100
 231 0170 1B6F     		ldr	r3, [r3, #112]
 232 0172 03F44073 		and	r3, r3, #768
 233 0176 C7F85031 		str	r3, [r7, #336]
 228:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 229:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)
 234              		.loc 1 229 0
 235 017a D7F85031 		ldr	r3, [r7, #336]
 236 017e 002B     		cmp	r3, #0
 237 0180 3CD0     		beq	.L12
 238              		.loc 1 229 0 is_stmt 0 discriminator 1
 239 0182 3B1D     		adds	r3, r7, #4
 240 0184 1B68     		ldr	r3, [r3]
 241 0186 1B6B     		ldr	r3, [r3, #48]
 242 0188 03F44072 		and	r2, r3, #768
 243 018c D7F85031 		ldr	r3, [r7, #336]
 244 0190 9A42     		cmp	r2, r3
 245 0192 33D0     		beq	.L12
 230:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 231:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* Store the content of BDCR register before the reset of Backup Domain */
 232:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 246              		.loc 1 232 0 is_stmt 1
 247 0194 244B     		ldr	r3, .L100
 248 0196 1B6F     		ldr	r3, [r3, #112]
 249 0198 23F44073 		bic	r3, r3, #768
 250 019c C7F85031 		str	r3, [r7, #336]
 233:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 234:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 235:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       __HAL_RCC_BACKUPRESET_FORCE();
 251              		.loc 1 235 0
 252 01a0 214A     		ldr	r2, .L100
 253 01a2 214B     		ldr	r3, .L100
 254 01a4 1B6F     		ldr	r3, [r3, #112]
 255 01a6 43F48033 		orr	r3, r3, #65536
 256 01aa 1367     		str	r3, [r2, #112]
 236:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       __HAL_RCC_BACKUPRESET_RELEASE();
 257              		.loc 1 236 0
 258 01ac 1E4A     		ldr	r2, .L100
 259 01ae 1E4B     		ldr	r3, .L100
 260 01b0 1B6F     		ldr	r3, [r3, #112]
 261 01b2 23F48033 		bic	r3, r3, #65536
 262 01b6 1367     		str	r3, [r2, #112]
 237:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 238:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* Restore the Content of BDCR register */
 239:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       RCC->BDCR = tmpreg0;
 263              		.loc 1 239 0
 264 01b8 1B4A     		ldr	r2, .L100
 265 01ba D7F85031 		ldr	r3, [r7, #336]
 266 01be 1367     		str	r3, [r2, #112]
 240:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 241:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
 242:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 267              		.loc 1 242 0
 268 01c0 194B     		ldr	r3, .L100
 269 01c2 1B6F     		ldr	r3, [r3, #112]
 270 01c4 03F00103 		and	r3, r3, #1
 271 01c8 002B     		cmp	r3, #0
ARM GAS  /tmp/cc5fZ0zI.s 			page 10


 272 01ca 17D0     		beq	.L12
 243:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       {
 244:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* Get Start Tick*/
 245:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 273              		.loc 1 245 0
 274 01cc FFF7FEFF 		bl	HAL_GetTick
 275 01d0 C7F85401 		str	r0, [r7, #340]
 246:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         
 247:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */  
 248:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 276              		.loc 1 248 0
 277 01d4 0CE0     		b	.L13
 278              	.L14:
 249:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         {
 250:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 279              		.loc 1 250 0
 280 01d6 FFF7FEFF 		bl	HAL_GetTick
 281 01da 0246     		mov	r2, r0
 282 01dc D7F85431 		ldr	r3, [r7, #340]
 283 01e0 D31A     		subs	r3, r2, r3
 284 01e2 41F28832 		movw	r2, #5000
 285 01e6 9342     		cmp	r3, r2
 286 01e8 02D9     		bls	.L13
 251:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           {
 252:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****             return HAL_TIMEOUT;
 287              		.loc 1 252 0
 288 01ea 0323     		movs	r3, #3
 289 01ec 00F043BE 		b	.L10
 290              	.L13:
 248:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         {
 291              		.loc 1 248 0
 292 01f0 0D4B     		ldr	r3, .L100
 293 01f2 1B6F     		ldr	r3, [r3, #112]
 294 01f4 03F00203 		and	r3, r3, #2
 295 01f8 002B     		cmp	r3, #0
 296 01fa ECD0     		beq	.L14
 297              	.L12:
 253:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           }
 254:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }
 255:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 256:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     }
 257:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 298              		.loc 1 257 0
 299 01fc 3B1D     		adds	r3, r7, #4
 300 01fe 1B68     		ldr	r3, [r3]
 301 0200 1B6B     		ldr	r3, [r3, #48]
 302 0202 03F44073 		and	r3, r3, #768
 303 0206 B3F5407F 		cmp	r3, #768
 304 020a 13D1     		bne	.L15
 305              		.loc 1 257 0 is_stmt 0 discriminator 1
 306 020c 0648     		ldr	r0, .L100
 307 020e 064B     		ldr	r3, .L100
 308 0210 9B68     		ldr	r3, [r3, #8]
 309 0212 23F4F812 		bic	r2, r3, #2031616
 310 0216 3B1D     		adds	r3, r7, #4
 311 0218 1B68     		ldr	r3, [r3]
 312 021a 196B     		ldr	r1, [r3, #48]
ARM GAS  /tmp/cc5fZ0zI.s 			page 11


 313 021c 044B     		ldr	r3, .L100+8
 314 021e 0B40     		ands	r3, r3, r1
 315 0220 1343     		orrs	r3, r3, r2
 316 0222 8360     		str	r3, [r0, #8]
 317 0224 0CE0     		b	.L16
 318              	.L101:
 319 0226 00BF     		.align	2
 320              	.L100:
 321 0228 00380240 		.word	1073887232
 322 022c 00700040 		.word	1073770496
 323 0230 FFFCFF0F 		.word	268434687
 324              	.L15:
 325              		.loc 1 257 0 discriminator 2
 326 0234 B64A     		ldr	r2, .L102
 327 0236 B64B     		ldr	r3, .L102
 328 0238 9B68     		ldr	r3, [r3, #8]
 329 023a 23F4F813 		bic	r3, r3, #2031616
 330 023e 9360     		str	r3, [r2, #8]
 331              	.L16:
 332              		.loc 1 257 0 discriminator 4
 333 0240 B349     		ldr	r1, .L102
 334 0242 B34B     		ldr	r3, .L102
 335 0244 1A6F     		ldr	r2, [r3, #112]
 336 0246 3B1D     		adds	r3, r7, #4
 337 0248 1B68     		ldr	r3, [r3]
 338 024a 1B6B     		ldr	r3, [r3, #48]
 339 024c C3F30B03 		ubfx	r3, r3, #0, #12
 340 0250 1343     		orrs	r3, r3, r2
 341 0252 0B67     		str	r3, [r1, #112]
 342              	.L8:
 258:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 259:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 260:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*------------------------------------ TIM configuration --------------------------------------*/
 261:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 343              		.loc 1 261 0 is_stmt 1
 344 0254 3B1D     		adds	r3, r7, #4
 345 0256 1B68     		ldr	r3, [r3]
 346 0258 1B68     		ldr	r3, [r3]
 347 025a 03F01003 		and	r3, r3, #16
 348 025e 002B     		cmp	r3, #0
 349 0260 11D0     		beq	.L17
 262:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 263:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 264:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 265:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 266:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure Timer Prescaler */
 267:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 350              		.loc 1 267 0
 351 0262 AB4A     		ldr	r2, .L102
 352 0264 AA4B     		ldr	r3, .L102
 353 0266 D3F88C30 		ldr	r3, [r3, #140]
 354 026a 23F08073 		bic	r3, r3, #16777216
 355 026e C2F88C30 		str	r3, [r2, #140]
 356 0272 A749     		ldr	r1, .L102
 357 0274 A64B     		ldr	r3, .L102
 358 0276 D3F88C20 		ldr	r2, [r3, #140]
 359 027a 3B1D     		adds	r3, r7, #4
ARM GAS  /tmp/cc5fZ0zI.s 			page 12


 360 027c 1B68     		ldr	r3, [r3]
 361 027e 9B6B     		ldr	r3, [r3, #56]
 362 0280 1343     		orrs	r3, r3, r2
 363 0282 C1F88C30 		str	r3, [r1, #140]
 364              	.L17:
 268:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 269:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 270:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*-------------------------------------- I2C1 Configuration -----------------------------------*/
 271:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 365              		.loc 1 271 0
 366 0286 3B1D     		adds	r3, r7, #4
 367 0288 1B68     		ldr	r3, [r3]
 368 028a 1B68     		ldr	r3, [r3]
 369 028c 03F48043 		and	r3, r3, #16384
 370 0290 002B     		cmp	r3, #0
 371 0292 0BD0     		beq	.L18
 272:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 273:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 274:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 275:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 276:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure the I2C1 clock source */
 277:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 372              		.loc 1 277 0
 373 0294 9E49     		ldr	r1, .L102
 374 0296 9E4B     		ldr	r3, .L102
 375 0298 D3F89030 		ldr	r3, [r3, #144]
 376 029c 23F44032 		bic	r2, r3, #196608
 377 02a0 3B1D     		adds	r3, r7, #4
 378 02a2 1B68     		ldr	r3, [r3]
 379 02a4 5B6E     		ldr	r3, [r3, #100]
 380 02a6 1343     		orrs	r3, r3, r2
 381 02a8 C1F89030 		str	r3, [r1, #144]
 382              	.L18:
 278:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 279:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 280:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*-------------------------------------- I2C2 Configuration -----------------------------------*/
 281:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 383              		.loc 1 281 0
 384 02ac 3B1D     		adds	r3, r7, #4
 385 02ae 1B68     		ldr	r3, [r3]
 386 02b0 1B68     		ldr	r3, [r3]
 387 02b2 03F40043 		and	r3, r3, #32768
 388 02b6 002B     		cmp	r3, #0
 389 02b8 0BD0     		beq	.L19
 282:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 283:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 284:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 285:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 286:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure the I2C2 clock source */
 287:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 390              		.loc 1 287 0
 391 02ba 9549     		ldr	r1, .L102
 392 02bc 944B     		ldr	r3, .L102
 393 02be D3F89030 		ldr	r3, [r3, #144]
 394 02c2 23F44022 		bic	r2, r3, #786432
 395 02c6 3B1D     		adds	r3, r7, #4
 396 02c8 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc5fZ0zI.s 			page 13


 397 02ca 9B6E     		ldr	r3, [r3, #104]
 398 02cc 1343     		orrs	r3, r3, r2
 399 02ce C1F89030 		str	r3, [r1, #144]
 400              	.L19:
 288:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 289:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 290:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*-------------------------------------- I2C3 Configuration -----------------------------------*/
 291:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 401              		.loc 1 291 0
 402 02d2 3B1D     		adds	r3, r7, #4
 403 02d4 1B68     		ldr	r3, [r3]
 404 02d6 1B68     		ldr	r3, [r3]
 405 02d8 03F48033 		and	r3, r3, #65536
 406 02dc 002B     		cmp	r3, #0
 407 02de 0BD0     		beq	.L20
 292:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 293:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 294:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 295:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 296:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure the I2C3 clock source */
 297:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 408              		.loc 1 297 0
 409 02e0 8B49     		ldr	r1, .L102
 410 02e2 8B4B     		ldr	r3, .L102
 411 02e4 D3F89030 		ldr	r3, [r3, #144]
 412 02e8 23F44012 		bic	r2, r3, #3145728
 413 02ec 3B1D     		adds	r3, r7, #4
 414 02ee 1B68     		ldr	r3, [r3]
 415 02f0 DB6E     		ldr	r3, [r3, #108]
 416 02f2 1343     		orrs	r3, r3, r2
 417 02f4 C1F89030 		str	r3, [r1, #144]
 418              	.L20:
 298:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 299:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 300:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*-------------------------------------- I2C4 Configuration -----------------------------------*/
 301:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 419              		.loc 1 301 0
 420 02f8 3B1D     		adds	r3, r7, #4
 421 02fa 1B68     		ldr	r3, [r3]
 422 02fc 1B68     		ldr	r3, [r3]
 423 02fe 03F40033 		and	r3, r3, #131072
 424 0302 002B     		cmp	r3, #0
 425 0304 0BD0     		beq	.L21
 302:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 303:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 304:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 305:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 306:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure the I2C4 clock source */
 307:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 426              		.loc 1 307 0
 427 0306 8249     		ldr	r1, .L102
 428 0308 814B     		ldr	r3, .L102
 429 030a D3F89030 		ldr	r3, [r3, #144]
 430 030e 23F44002 		bic	r2, r3, #12582912
 431 0312 3B1D     		adds	r3, r7, #4
 432 0314 1B68     		ldr	r3, [r3]
 433 0316 1B6F     		ldr	r3, [r3, #112]
ARM GAS  /tmp/cc5fZ0zI.s 			page 14


 434 0318 1343     		orrs	r3, r3, r2
 435 031a C1F89030 		str	r3, [r1, #144]
 436              	.L21:
 308:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 309:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 310:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*-------------------------------------- USART1 Configuration -----------------------------------
 311:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 437              		.loc 1 311 0
 438 031e 3B1D     		adds	r3, r7, #4
 439 0320 1B68     		ldr	r3, [r3]
 440 0322 1B68     		ldr	r3, [r3]
 441 0324 03F04003 		and	r3, r3, #64
 442 0328 002B     		cmp	r3, #0
 443 032a 0BD0     		beq	.L22
 312:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 313:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 314:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 315:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 316:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure the USART1 clock source */
 317:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 444              		.loc 1 317 0
 445 032c 7849     		ldr	r1, .L102
 446 032e 784B     		ldr	r3, .L102
 447 0330 D3F89030 		ldr	r3, [r3, #144]
 448 0334 23F00302 		bic	r2, r3, #3
 449 0338 3B1D     		adds	r3, r7, #4
 450 033a 1B68     		ldr	r3, [r3]
 451 033c 5B6C     		ldr	r3, [r3, #68]
 452 033e 1343     		orrs	r3, r3, r2
 453 0340 C1F89030 		str	r3, [r1, #144]
 454              	.L22:
 318:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 319:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 320:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*-------------------------------------- USART2 Configuration -----------------------------------
 321:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 455              		.loc 1 321 0
 456 0344 3B1D     		adds	r3, r7, #4
 457 0346 1B68     		ldr	r3, [r3]
 458 0348 1B68     		ldr	r3, [r3]
 459 034a 03F08003 		and	r3, r3, #128
 460 034e 002B     		cmp	r3, #0
 461 0350 0BD0     		beq	.L23
 322:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 323:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 324:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 325:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 326:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure the USART2 clock source */
 327:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 462              		.loc 1 327 0
 463 0352 6F49     		ldr	r1, .L102
 464 0354 6E4B     		ldr	r3, .L102
 465 0356 D3F89030 		ldr	r3, [r3, #144]
 466 035a 23F00C02 		bic	r2, r3, #12
 467 035e 3B1D     		adds	r3, r7, #4
 468 0360 1B68     		ldr	r3, [r3]
 469 0362 9B6C     		ldr	r3, [r3, #72]
 470 0364 1343     		orrs	r3, r3, r2
ARM GAS  /tmp/cc5fZ0zI.s 			page 15


 471 0366 C1F89030 		str	r3, [r1, #144]
 472              	.L23:
 328:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 329:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 330:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*-------------------------------------- USART3 Configuration -----------------------------------
 331:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 473              		.loc 1 331 0
 474 036a 3B1D     		adds	r3, r7, #4
 475 036c 1B68     		ldr	r3, [r3]
 476 036e 1B68     		ldr	r3, [r3]
 477 0370 03F48073 		and	r3, r3, #256
 478 0374 002B     		cmp	r3, #0
 479 0376 0BD0     		beq	.L24
 332:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 333:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 334:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 335:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 336:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure the USART3 clock source */
 337:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 480              		.loc 1 337 0
 481 0378 6549     		ldr	r1, .L102
 482 037a 654B     		ldr	r3, .L102
 483 037c D3F89030 		ldr	r3, [r3, #144]
 484 0380 23F03002 		bic	r2, r3, #48
 485 0384 3B1D     		adds	r3, r7, #4
 486 0386 1B68     		ldr	r3, [r3]
 487 0388 DB6C     		ldr	r3, [r3, #76]
 488 038a 1343     		orrs	r3, r3, r2
 489 038c C1F89030 		str	r3, [r1, #144]
 490              	.L24:
 338:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 339:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 340:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*-------------------------------------- UART4 Configuration -----------------------------------*
 341:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 491              		.loc 1 341 0
 492 0390 3B1D     		adds	r3, r7, #4
 493 0392 1B68     		ldr	r3, [r3]
 494 0394 1B68     		ldr	r3, [r3]
 495 0396 03F40073 		and	r3, r3, #512
 496 039a 002B     		cmp	r3, #0
 497 039c 0BD0     		beq	.L25
 342:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 343:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 344:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 345:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 346:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure the UART4 clock source */
 347:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 498              		.loc 1 347 0
 499 039e 5C49     		ldr	r1, .L102
 500 03a0 5B4B     		ldr	r3, .L102
 501 03a2 D3F89030 		ldr	r3, [r3, #144]
 502 03a6 23F0C002 		bic	r2, r3, #192
 503 03aa 3B1D     		adds	r3, r7, #4
 504 03ac 1B68     		ldr	r3, [r3]
 505 03ae 1B6D     		ldr	r3, [r3, #80]
 506 03b0 1343     		orrs	r3, r3, r2
 507 03b2 C1F89030 		str	r3, [r1, #144]
ARM GAS  /tmp/cc5fZ0zI.s 			page 16


 508              	.L25:
 348:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 349:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 350:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*-------------------------------------- UART5 Configuration -----------------------------------*
 351:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 509              		.loc 1 351 0
 510 03b6 3B1D     		adds	r3, r7, #4
 511 03b8 1B68     		ldr	r3, [r3]
 512 03ba 1B68     		ldr	r3, [r3]
 513 03bc 03F48063 		and	r3, r3, #1024
 514 03c0 002B     		cmp	r3, #0
 515 03c2 0BD0     		beq	.L26
 352:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 353:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 354:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 355:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 356:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure the UART5 clock source */
 357:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 516              		.loc 1 357 0
 517 03c4 5249     		ldr	r1, .L102
 518 03c6 524B     		ldr	r3, .L102
 519 03c8 D3F89030 		ldr	r3, [r3, #144]
 520 03cc 23F44072 		bic	r2, r3, #768
 521 03d0 3B1D     		adds	r3, r7, #4
 522 03d2 1B68     		ldr	r3, [r3]
 523 03d4 5B6D     		ldr	r3, [r3, #84]
 524 03d6 1343     		orrs	r3, r3, r2
 525 03d8 C1F89030 		str	r3, [r1, #144]
 526              	.L26:
 358:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 359:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 360:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*-------------------------------------- USART6 Configuration -----------------------------------
 361:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 527              		.loc 1 361 0
 528 03dc 3B1D     		adds	r3, r7, #4
 529 03de 1B68     		ldr	r3, [r3]
 530 03e0 1B68     		ldr	r3, [r3]
 531 03e2 03F40063 		and	r3, r3, #2048
 532 03e6 002B     		cmp	r3, #0
 533 03e8 0BD0     		beq	.L27
 362:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 363:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 364:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 365:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 366:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure the USART6 clock source */
 367:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 534              		.loc 1 367 0
 535 03ea 4949     		ldr	r1, .L102
 536 03ec 484B     		ldr	r3, .L102
 537 03ee D3F89030 		ldr	r3, [r3, #144]
 538 03f2 23F44062 		bic	r2, r3, #3072
 539 03f6 3B1D     		adds	r3, r7, #4
 540 03f8 1B68     		ldr	r3, [r3]
 541 03fa 9B6D     		ldr	r3, [r3, #88]
 542 03fc 1343     		orrs	r3, r3, r2
 543 03fe C1F89030 		str	r3, [r1, #144]
 544              	.L27:
ARM GAS  /tmp/cc5fZ0zI.s 			page 17


 368:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 369:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 370:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*-------------------------------------- UART7 Configuration -----------------------------------*
 371:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 545              		.loc 1 371 0
 546 0402 3B1D     		adds	r3, r7, #4
 547 0404 1B68     		ldr	r3, [r3]
 548 0406 1B68     		ldr	r3, [r3]
 549 0408 03F48053 		and	r3, r3, #4096
 550 040c 002B     		cmp	r3, #0
 551 040e 0BD0     		beq	.L28
 372:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 373:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 374:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 375:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 376:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure the UART7 clock source */
 377:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 552              		.loc 1 377 0
 553 0410 3F49     		ldr	r1, .L102
 554 0412 3F4B     		ldr	r3, .L102
 555 0414 D3F89030 		ldr	r3, [r3, #144]
 556 0418 23F44052 		bic	r2, r3, #12288
 557 041c 3B1D     		adds	r3, r7, #4
 558 041e 1B68     		ldr	r3, [r3]
 559 0420 DB6D     		ldr	r3, [r3, #92]
 560 0422 1343     		orrs	r3, r3, r2
 561 0424 C1F89030 		str	r3, [r1, #144]
 562              	.L28:
 378:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 379:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 380:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*-------------------------------------- UART8 Configuration -----------------------------------*
 381:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 563              		.loc 1 381 0
 564 0428 3B1D     		adds	r3, r7, #4
 565 042a 1B68     		ldr	r3, [r3]
 566 042c 1B68     		ldr	r3, [r3]
 567 042e 03F40053 		and	r3, r3, #8192
 568 0432 002B     		cmp	r3, #0
 569 0434 0BD0     		beq	.L29
 382:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 383:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 384:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 385:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 386:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure the UART8 clock source */
 387:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 570              		.loc 1 387 0
 571 0436 3649     		ldr	r1, .L102
 572 0438 354B     		ldr	r3, .L102
 573 043a D3F89030 		ldr	r3, [r3, #144]
 574 043e 23F44042 		bic	r2, r3, #49152
 575 0442 3B1D     		adds	r3, r7, #4
 576 0444 1B68     		ldr	r3, [r3]
 577 0446 1B6E     		ldr	r3, [r3, #96]
 578 0448 1343     		orrs	r3, r3, r2
 579 044a C1F89030 		str	r3, [r1, #144]
 580              	.L29:
 388:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
ARM GAS  /tmp/cc5fZ0zI.s 			page 18


 389:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 390:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*--------------------------------------- CEC Configuration -----------------------------------*/
 391:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 581              		.loc 1 391 0
 582 044e 3B1D     		adds	r3, r7, #4
 583 0450 1B68     		ldr	r3, [r3]
 584 0452 1B68     		ldr	r3, [r3]
 585 0454 03F48003 		and	r3, r3, #4194304
 586 0458 002B     		cmp	r3, #0
 587 045a 0BD0     		beq	.L30
 392:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 393:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 394:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 395:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 396:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure the CEC clock source */
 397:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 588              		.loc 1 397 0
 589 045c 2C49     		ldr	r1, .L102
 590 045e 2C4B     		ldr	r3, .L102
 591 0460 D3F89030 		ldr	r3, [r3, #144]
 592 0464 23F08062 		bic	r2, r3, #67108864
 593 0468 3B1D     		adds	r3, r7, #4
 594 046a 1B68     		ldr	r3, [r3]
 595 046c 9B6F     		ldr	r3, [r3, #120]
 596 046e 1343     		orrs	r3, r3, r2
 597 0470 C1F89030 		str	r3, [r1, #144]
 598              	.L30:
 398:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 399:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 400:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*-------------------------------------- CK48 Configuration -----------------------------------*/
 401:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 599              		.loc 1 401 0
 600 0474 3B1D     		adds	r3, r7, #4
 601 0476 1B68     		ldr	r3, [r3]
 602 0478 1B68     		ldr	r3, [r3]
 603 047a 03F40013 		and	r3, r3, #2097152
 604 047e 002B     		cmp	r3, #0
 605 0480 14D0     		beq	.L31
 402:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 403:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 404:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 405:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 406:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure the CLK48 source */
 407:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 606              		.loc 1 407 0
 607 0482 2349     		ldr	r1, .L102
 608 0484 224B     		ldr	r3, .L102
 609 0486 D3F89030 		ldr	r3, [r3, #144]
 610 048a 23F00062 		bic	r2, r3, #134217728
 611 048e 3B1D     		adds	r3, r7, #4
 612 0490 1B68     		ldr	r3, [r3]
 613 0492 DB6F     		ldr	r3, [r3, #124]
 614 0494 1343     		orrs	r3, r3, r2
 615 0496 C1F89030 		str	r3, [r1, #144]
 408:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 409:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Enable the PLLSAI when it's used as clock source for CK48 */
 410:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
ARM GAS  /tmp/cc5fZ0zI.s 			page 19


 616              		.loc 1 410 0
 617 049a 3B1D     		adds	r3, r7, #4
 618 049c 1B68     		ldr	r3, [r3]
 619 049e DB6F     		ldr	r3, [r3, #124]
 620 04a0 B3F1006F 		cmp	r3, #134217728
 621 04a4 02D1     		bne	.L31
 411:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 412:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       pllsaiused = 1; 
 622              		.loc 1 412 0
 623 04a6 0123     		movs	r3, #1
 624 04a8 C7F85831 		str	r3, [r7, #344]
 625              	.L31:
 413:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     }
 414:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 415:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 416:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*-------------------------------------- LTDC Configuration -----------------------------------*/
 417:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** #if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) 
 418:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 626              		.loc 1 418 0
 627 04ac 3B1D     		adds	r3, r7, #4
 628 04ae 1B68     		ldr	r3, [r3]
 629 04b0 1B68     		ldr	r3, [r3]
 630 04b2 03F00803 		and	r3, r3, #8
 631 04b6 002B     		cmp	r3, #0
 632 04b8 02D0     		beq	.L32
 419:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 420:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     pllsaiused = 1; 
 633              		.loc 1 420 0
 634 04ba 0123     		movs	r3, #1
 635 04bc C7F85831 		str	r3, [r7, #344]
 636              	.L32:
 421:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 422:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** #endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
 423:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 424:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*-------------------------------------- LPTIM1 Configuration -----------------------------------
 425:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 637              		.loc 1 425 0
 638 04c0 3B1D     		adds	r3, r7, #4
 639 04c2 1B68     		ldr	r3, [r3]
 640 04c4 1B68     		ldr	r3, [r3]
 641 04c6 03F48023 		and	r3, r3, #262144
 642 04ca 002B     		cmp	r3, #0
 643 04cc 0BD0     		beq	.L33
 426:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 427:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 428:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 429:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 430:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure the LTPIM1 clock source */
 431:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 644              		.loc 1 431 0
 645 04ce 1049     		ldr	r1, .L102
 646 04d0 0F4B     		ldr	r3, .L102
 647 04d2 D3F89030 		ldr	r3, [r3, #144]
 648 04d6 23F04072 		bic	r2, r3, #50331648
 649 04da 3B1D     		adds	r3, r7, #4
 650 04dc 1B68     		ldr	r3, [r3]
 651 04de 5B6F     		ldr	r3, [r3, #116]
ARM GAS  /tmp/cc5fZ0zI.s 			page 20


 652 04e0 1343     		orrs	r3, r3, r2
 653 04e2 C1F89030 		str	r3, [r1, #144]
 654              	.L33:
 432:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****    }
 433:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 434:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*------------------------------------- SDMMC1 Configuration ------------------------------------
 435:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 655              		.loc 1 435 0
 656 04e6 3B1D     		adds	r3, r7, #4
 657 04e8 1B68     		ldr	r3, [r3]
 658 04ea 1B68     		ldr	r3, [r3]
 659 04ec 03F40003 		and	r3, r3, #8388608
 660 04f0 002B     		cmp	r3, #0
 661 04f2 0FD0     		beq	.L34
 436:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 437:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 438:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 439:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 440:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure the SDMMC1 clock source */
 441:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 662              		.loc 1 441 0
 663 04f4 0649     		ldr	r1, .L102
 664 04f6 064B     		ldr	r3, .L102
 665 04f8 D3F89030 		ldr	r3, [r3, #144]
 666 04fc 23F08052 		bic	r2, r3, #268435456
 667 0500 3B1D     		adds	r3, r7, #4
 668 0502 1B68     		ldr	r3, [r3]
 669 0504 D3F88030 		ldr	r3, [r3, #128]
 670 0508 1343     		orrs	r3, r3, r2
 671 050a C1F89030 		str	r3, [r1, #144]
 672 050e 01E0     		b	.L103
 673              	.L104:
 674              		.align	2
 675              	.L102:
 676 0510 00380240 		.word	1073887232
 677              	.L103:
 678              	.L34:
 442:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 443:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 444:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** #if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx
 445:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*------------------------------------- SDMMC2 Configuration ------------------------------------
 446:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 679              		.loc 1 446 0
 680 0514 3B1D     		adds	r3, r7, #4
 681 0516 1B68     		ldr	r3, [r3]
 682 0518 1B68     		ldr	r3, [r3]
 683 051a 03F08063 		and	r3, r3, #67108864
 684 051e 002B     		cmp	r3, #0
 685 0520 0CD0     		beq	.L35
 447:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 448:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 449:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
 450:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 451:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure the SDMMC2 clock source */
 452:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 686              		.loc 1 452 0
 687 0522 2B49     		ldr	r1, .L105
ARM GAS  /tmp/cc5fZ0zI.s 			page 21


 688 0524 2A4B     		ldr	r3, .L105
 689 0526 D3F89030 		ldr	r3, [r3, #144]
 690 052a 23F00052 		bic	r2, r3, #536870912
 691 052e 3B1D     		adds	r3, r7, #4
 692 0530 1B68     		ldr	r3, [r3]
 693 0532 D3F88430 		ldr	r3, [r3, #132]
 694 0536 1343     		orrs	r3, r3, r2
 695 0538 C1F89030 		str	r3, [r1, #144]
 696              	.L35:
 453:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 454:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 	
 455:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*------------------------------------- DFSDM1 Configuration ------------------------------------
 456:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 697              		.loc 1 456 0
 698 053c 3B1D     		adds	r3, r7, #4
 699 053e 1B68     		ldr	r3, [r3]
 700 0540 1B68     		ldr	r3, [r3]
 701 0542 03F00063 		and	r3, r3, #134217728
 702 0546 002B     		cmp	r3, #0
 703 0548 0CD0     		beq	.L36
 457:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 458:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 459:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 460:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 461:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure the DFSDM1 interface clock source */
 462:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 704              		.loc 1 462 0
 705 054a 2149     		ldr	r1, .L105
 706 054c 204B     		ldr	r3, .L105
 707 054e D3F88C30 		ldr	r3, [r3, #140]
 708 0552 23F00072 		bic	r2, r3, #33554432
 709 0556 3B1D     		adds	r3, r7, #4
 710 0558 1B68     		ldr	r3, [r3]
 711 055a D3F88830 		ldr	r3, [r3, #136]
 712 055e 1343     		orrs	r3, r3, r2
 713 0560 C1F88C30 		str	r3, [r1, #140]
 714              	.L36:
 463:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 464:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 465:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*------------------------------------- DFSDM AUDIO Configuration -------------------------------
 466:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_A
 715              		.loc 1 466 0
 716 0564 3B1D     		adds	r3, r7, #4
 717 0566 1B68     		ldr	r3, [r3]
 718 0568 1B68     		ldr	r3, [r3]
 719 056a 03F08053 		and	r3, r3, #268435456
 720 056e 002B     		cmp	r3, #0
 721 0570 0CD0     		beq	.L37
 467:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 468:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the parameters */
 469:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 470:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 471:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Configure the DFSDM interface clock source */
 472:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 722              		.loc 1 472 0
 723 0572 1749     		ldr	r1, .L105
 724 0574 164B     		ldr	r3, .L105
ARM GAS  /tmp/cc5fZ0zI.s 			page 22


 725 0576 D3F88C30 		ldr	r3, [r3, #140]
 726 057a 23F08062 		bic	r2, r3, #67108864
 727 057e 3B1D     		adds	r3, r7, #4
 728 0580 1B68     		ldr	r3, [r3]
 729 0582 D3F88C30 		ldr	r3, [r3, #140]
 730 0586 1343     		orrs	r3, r3, r2
 731 0588 C1F88C30 		str	r3, [r1, #140]
 732              	.L37:
 473:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }  
 474:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** #endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
 475:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 476:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
 477:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-
 478:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 733              		.loc 1 478 0
 734 058c D7F85C31 		ldr	r3, [r7, #348]
 735 0590 012B     		cmp	r3, #1
 736 0592 06D0     		beq	.L38
 737              		.loc 1 478 0 is_stmt 0 discriminator 1
 738 0594 3B1D     		adds	r3, r7, #4
 739 0596 1B68     		ldr	r3, [r3]
 740 0598 1B68     		ldr	r3, [r3]
 741 059a B3F1007F 		cmp	r3, #33554432
 742 059e 40F04982 		bne	.L39
 743              	.L38:
 479:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 480:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Disable the PLLI2S */
 481:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_PLLI2S_DISABLE();  
 744              		.loc 1 481 0 is_stmt 1
 745 05a2 0B4A     		ldr	r2, .L105
 746 05a4 0A4B     		ldr	r3, .L105
 747 05a6 1B68     		ldr	r3, [r3]
 748 05a8 23F08063 		bic	r3, r3, #67108864
 749 05ac 1360     		str	r3, [r2]
 482:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 483:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
 484:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 750              		.loc 1 484 0
 751 05ae FFF7FEFF 		bl	HAL_GetTick
 752 05b2 C7F85401 		str	r0, [r7, #340]
 485:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 486:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Wait till PLLI2S is disabled */
 487:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 753              		.loc 1 487 0
 754 05b6 0DE0     		b	.L40
 755              	.L41:
 488:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 489:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 756              		.loc 1 489 0
 757 05b8 FFF7FEFF 		bl	HAL_GetTick
 758 05bc 0246     		mov	r2, r0
 759 05be D7F85431 		ldr	r3, [r7, #340]
 760 05c2 D31A     		subs	r3, r2, r3
 761 05c4 642B     		cmp	r3, #100
 762 05c6 05D9     		bls	.L40
 490:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       {
 491:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* return in case of Timeout detected */         
ARM GAS  /tmp/cc5fZ0zI.s 			page 23


 492:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 763              		.loc 1 492 0
 764 05c8 0323     		movs	r3, #3
 765 05ca 00F054BC 		b	.L10
 766              	.L106:
 767 05ce 00BF     		.align	2
 768              	.L105:
 769 05d0 00380240 		.word	1073887232
 770              	.L40:
 487:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 771              		.loc 1 487 0
 772 05d4 E34B     		ldr	r3, .L107
 773 05d6 1B68     		ldr	r3, [r3]
 774 05d8 03F00063 		and	r3, r3, #134217728
 775 05dc 002B     		cmp	r3, #0
 776 05de EBD1     		bne	.L41
 493:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 494:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     }
 495:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 496:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* check for common PLLI2S Parameters */
 497:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 498:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       
 499:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
 500:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (Peri
 777              		.loc 1 500 0
 778 05e0 3B1D     		adds	r3, r7, #4
 779 05e2 1B68     		ldr	r3, [r3]
 780 05e4 1B68     		ldr	r3, [r3]
 781 05e6 03F00103 		and	r3, r3, #1
 782 05ea 002B     		cmp	r3, #0
 783 05ec 00F08280 		beq	.L42
 784              		.loc 1 500 0 is_stmt 0 discriminator 1
 785 05f0 3B1D     		adds	r3, r7, #4
 786 05f2 1B68     		ldr	r3, [r3]
 787 05f4 5B6B     		ldr	r3, [r3, #52]
 788 05f6 002B     		cmp	r3, #0
 789 05f8 7CD1     		bne	.L42
 501:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 502:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* check for Parameters */
 503:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 504:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 505:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S 
 506:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP)
 790              		.loc 1 506 0 is_stmt 1
 791 05fa DA4B     		ldr	r3, .L107
 792 05fc D3F88430 		ldr	r3, [r3, #132]
 793 0600 03F44032 		and	r2, r3, #196608
 794 0604 4FF44033 		mov	r3, #196608
 795 0608 C7F84831 		str	r3, [r7, #328]
 796              	.LBB106:
 797              	.LBB107:
 798              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
ARM GAS  /tmp/cc5fZ0zI.s 			page 24


   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc5fZ0zI.s 			page 25


  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
ARM GAS  /tmp/cc5fZ0zI.s 			page 26


 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc5fZ0zI.s 			page 27


 177:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 213:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 215:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 217:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 218:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 219:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 221:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 222:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 226:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 228:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 230:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 231:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 232:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 233:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
ARM GAS  /tmp/cc5fZ0zI.s 			page 28


 234:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 237:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 239:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 255:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 266:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 278:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 279:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 281:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 285:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 287:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 289:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/cc5fZ0zI.s 			page 29


 291:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 292:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 293:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 295:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 299:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 301:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 306:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 307:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 325:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 327:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 328:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 329:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 331:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 335:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 337:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 343:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 344:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 345:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc5fZ0zI.s 			page 30


 348:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 351:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 352:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 356:../../Drivers/CMSIS/Include/cmsis_gcc.h **** */
 357:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 358:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 365:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 368:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 370:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 377:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 378:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 379:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 380:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 387:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 388:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 389:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 390:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 394:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 396:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 398:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 399:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 400:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 401:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 404:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
ARM GAS  /tmp/cc5fZ0zI.s 			page 31


 405:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 406:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 408:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 409:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 410:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 411:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 416:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 418:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 423:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 427:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 429:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 430:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 431:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 433:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 434:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 435:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 436:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 437:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 438:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 439:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 440:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 441:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 442:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 446:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 447:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 448:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 449:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 451:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 453:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 454:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 455:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 456:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 458:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 459:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 460:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 461:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc5fZ0zI.s 			page 32


 462:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 463:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 464:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 465:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 466:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 467:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 468:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 469:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 470:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 471:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 472:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 474:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 475:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 476:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 477:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 478:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 479:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 480:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 481:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 482:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 483:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 484:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 485:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 486:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 487:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 488:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 489:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t result;
 490:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 491:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 492:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 493:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 494:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 498:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 499:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 500:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 501:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Number of Bits to rotate
 502:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 503:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 504:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 505:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 506:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 507:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 508:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 512:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 513:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 514:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 515:../../Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 516:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 518:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc5fZ0zI.s 			page 33


 519:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 520:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 521:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 522:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 523:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 524:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 525:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 526:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 527:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 528:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 529:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 530:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 799              		.loc 2 531 0
 800 060c D7F84831 		ldr	r3, [r7, #328]
 801              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 802 0610 93FAA3F3 		rbit r3, r3
 803              	@ 0 "" 2
 804              		.thumb
 805 0614 C7F84431 		str	r3, [r7, #324]
 532:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 533:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
 534:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 536:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value; value >>= 1U)
 537:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 538:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 539:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 540:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 541:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 542:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 543:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 544:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 806              		.loc 2 544 0
 807 0618 D7F84431 		ldr	r3, [r7, #324]
 808              	.LBE107:
 809              	.LBE106:
 810              		.loc 1 506 0
 811 061c B3FA83F3 		clz	r3, r3
 812 0620 22FA03F3 		lsr	r3, r2, r3
 813 0624 C7F85031 		str	r3, [r7, #336]
 507:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ)
 814              		.loc 1 507 0
 815 0628 CE4B     		ldr	r3, .L107
 816 062a D3F88430 		ldr	r3, [r3, #132]
 817 062e 03F07062 		and	r2, r3, #251658240
 818 0632 4FF07063 		mov	r3, #251658240
 819 0636 C7F84031 		str	r3, [r7, #320]
 820              	.LBB108:
 821              	.LBB109:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 822              		.loc 2 531 0
 823 063a D7F84031 		ldr	r3, [r7, #320]
 824              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 825 063e 93FAA3F3 		rbit r3, r3
 826              	@ 0 "" 2
 827              		.thumb
ARM GAS  /tmp/cc5fZ0zI.s 			page 34


 828 0642 C7F83C31 		str	r3, [r7, #316]
 829              		.loc 2 544 0
 830 0646 D7F83C31 		ldr	r3, [r7, #316]
 831              	.LBE109:
 832              	.LBE108:
 833              		.loc 1 507 0
 834 064a B3FA83F3 		clz	r3, r3
 835 064e 22FA03F3 		lsr	r3, r2, r3
 836 0652 C7F84C31 		str	r3, [r7, #332]
 508:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* Configure the PLLI2S division factors */
 509:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
 510:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
 511:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI
 837              		.loc 1 511 0
 838 0656 C348     		ldr	r0, .L107
 839 0658 3B1D     		adds	r3, r7, #4
 840 065a 1B68     		ldr	r3, [r3]
 841 065c 5A68     		ldr	r2, [r3, #4]
 842 065e 47F6C073 		movw	r3, #32704
 843 0662 C7F83831 		str	r3, [r7, #312]
 844              	.LBB110:
 845              	.LBB111:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 846              		.loc 2 531 0
 847 0666 D7F83831 		ldr	r3, [r7, #312]
 848              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 849 066a 93FAA3F3 		rbit r3, r3
 850              	@ 0 "" 2
 851              		.thumb
 852 066e C7F83431 		str	r3, [r7, #308]
 853              		.loc 2 544 0
 854 0672 D7F83431 		ldr	r3, [r7, #308]
 855              	.LBE111:
 856              	.LBE110:
 857              		.loc 1 511 0
 858 0676 B3FA83F3 		clz	r3, r3
 859 067a 9A40     		lsls	r2, r2, r3
 860 067c 4FF44033 		mov	r3, #196608
 861 0680 C7F83031 		str	r3, [r7, #304]
 862              	.LBB112:
 863              	.LBB113:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 864              		.loc 2 531 0
 865 0684 D7F83031 		ldr	r3, [r7, #304]
 866              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 867 0688 93FAA3F3 		rbit r3, r3
 868              	@ 0 "" 2
 869              		.thumb
 870 068c C7F82C31 		str	r3, [r7, #300]
 871              		.loc 2 544 0
 872 0690 D7F82C31 		ldr	r3, [r7, #300]
 873              	.LBE113:
 874              	.LBE112:
 875              		.loc 1 511 0
 876 0694 B3FA83F3 		clz	r3, r3
 877 0698 D7F85011 		ldr	r1, [r7, #336]
 878 069c 01FA03F3 		lsl	r3, r1, r3
ARM GAS  /tmp/cc5fZ0zI.s 			page 35


 879 06a0 1A43     		orrs	r2, r2, r3
 880 06a2 4FF07063 		mov	r3, #251658240
 881 06a6 C7F82831 		str	r3, [r7, #296]
 882              	.LBB114:
 883              	.LBB115:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 884              		.loc 2 531 0
 885 06aa D7F82831 		ldr	r3, [r7, #296]
 886              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 887 06ae 93FAA3F3 		rbit r3, r3
 888              	@ 0 "" 2
 889              		.thumb
 890 06b2 C7F82431 		str	r3, [r7, #292]
 891              		.loc 2 544 0
 892 06b6 D7F82431 		ldr	r3, [r7, #292]
 893              	.LBE115:
 894              	.LBE114:
 895              		.loc 1 511 0
 896 06ba B3FA83F3 		clz	r3, r3
 897 06be D7F84C11 		ldr	r1, [r7, #332]
 898 06c2 01FA03F3 		lsl	r3, r1, r3
 899 06c6 1A43     		orrs	r2, r2, r3
 900 06c8 3B1D     		adds	r3, r7, #4
 901 06ca 1B68     		ldr	r3, [r3]
 902 06cc 9968     		ldr	r1, [r3, #8]
 903 06ce 4FF0E043 		mov	r3, #1879048192
 904 06d2 C7F82031 		str	r3, [r7, #288]
 905              	.LBB116:
 906              	.LBB117:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 907              		.loc 2 531 0
 908 06d6 D7F82031 		ldr	r3, [r7, #288]
 909              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 910 06da 93FAA3F3 		rbit r3, r3
 911              	@ 0 "" 2
 912              		.thumb
 913 06de C7F81C31 		str	r3, [r7, #284]
 914              		.loc 2 544 0
 915 06e2 D7F81C31 		ldr	r3, [r7, #284]
 916              	.LBE117:
 917              	.LBE116:
 918              		.loc 1 511 0
 919 06e6 B3FA83F3 		clz	r3, r3
 920 06ea 01FA03F3 		lsl	r3, r1, r3
 921 06ee 1343     		orrs	r3, r3, r2
 922 06f0 C0F88430 		str	r3, [r0, #132]
 923              	.L42:
 512:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     }
 513:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         
 514:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
 515:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (Pe
 924              		.loc 1 515 0
 925 06f4 3B1D     		adds	r3, r7, #4
 926 06f6 1B68     		ldr	r3, [r3]
 927 06f8 1B68     		ldr	r3, [r3]
 928 06fa 03F40023 		and	r3, r3, #524288
 929 06fe 002B     		cmp	r3, #0
ARM GAS  /tmp/cc5fZ0zI.s 			page 36


 930 0700 05D0     		beq	.L49
 931              		.loc 1 515 0 is_stmt 0 discriminator 1
 932 0702 3B1D     		adds	r3, r7, #4
 933 0704 1B68     		ldr	r3, [r3]
 934 0706 DB6B     		ldr	r3, [r3, #60]
 935 0708 B3F5801F 		cmp	r3, #1048576
 936 070c 0ED0     		beq	.L50
 937              	.L49:
 516:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (Pe
 938              		.loc 1 516 0 is_stmt 1 discriminator 3
 939 070e 3B1D     		adds	r3, r7, #4
 940 0710 1B68     		ldr	r3, [r3]
 941 0712 1B68     		ldr	r3, [r3]
 942 0714 03F48013 		and	r3, r3, #1048576
 515:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (Pe
 943              		.loc 1 515 0 discriminator 3
 944 0718 002B     		cmp	r3, #0
 945 071a 00F09180 		beq	.L51
 946              		.loc 1 516 0
 947 071e 3B1D     		adds	r3, r7, #4
 948 0720 1B68     		ldr	r3, [r3]
 949 0722 1B6C     		ldr	r3, [r3, #64]
 950 0724 B3F5800F 		cmp	r3, #4194304
 951 0728 40F08A80 		bne	.L51
 952              	.L50:
 517:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 518:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* Check for PLLI2S Parameters */
 519:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 520:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* Check for PLLI2S/DIVQ parameters */
 521:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 522:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****             
 523:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI
 524:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP)
 953              		.loc 1 524 0
 954 072c 8D4B     		ldr	r3, .L107
 955 072e D3F88430 		ldr	r3, [r3, #132]
 956 0732 03F44032 		and	r2, r3, #196608
 957 0736 4FF44033 		mov	r3, #196608
 958 073a C7F81831 		str	r3, [r7, #280]
 959              	.LBB118:
 960              	.LBB119:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 961              		.loc 2 531 0
 962 073e D7F81831 		ldr	r3, [r7, #280]
 963              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 964 0742 93FAA3F3 		rbit r3, r3
 965              	@ 0 "" 2
 966              		.thumb
 967 0746 C7F81431 		str	r3, [r7, #276]
 968              		.loc 2 544 0
 969 074a D7F81431 		ldr	r3, [r7, #276]
 970              	.LBE119:
 971              	.LBE118:
 972              		.loc 1 524 0
 973 074e B3FA83F3 		clz	r3, r3
 974 0752 22FA03F3 		lsr	r3, r2, r3
 975 0756 C7F85031 		str	r3, [r7, #336]
ARM GAS  /tmp/cc5fZ0zI.s 			page 37


 525:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR)
 976              		.loc 1 525 0
 977 075a 824B     		ldr	r3, .L107
 978 075c D3F88430 		ldr	r3, [r3, #132]
 979 0760 03F0E042 		and	r2, r3, #1879048192
 980 0764 4FF0E043 		mov	r3, #1879048192
 981 0768 C7F81031 		str	r3, [r7, #272]
 982              	.LBB120:
 983              	.LBB121:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 984              		.loc 2 531 0
 985 076c D7F81031 		ldr	r3, [r7, #272]
 986              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 987 0770 93FAA3F3 		rbit r3, r3
 988              	@ 0 "" 2
 989              		.thumb
 990 0774 C7F80C31 		str	r3, [r7, #268]
 991              		.loc 2 544 0
 992 0778 D7F80C31 		ldr	r3, [r7, #268]
 993              	.LBE121:
 994              	.LBE120:
 995              		.loc 1 525 0
 996 077c B3FA83F3 		clz	r3, r3
 997 0780 22FA03F3 		lsr	r3, r2, r3
 998 0784 C7F84C31 		str	r3, [r7, #332]
 526:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* Configure the PLLI2S division factors */      
 527:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
 528:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
 529:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
 530:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ
 999              		.loc 1 530 0
 1000 0788 7648     		ldr	r0, .L107
 1001 078a 3B1D     		adds	r3, r7, #4
 1002 078c 1B68     		ldr	r3, [r3]
 1003 078e 5A68     		ldr	r2, [r3, #4]
 1004 0790 47F6C073 		movw	r3, #32704
 1005 0794 C7F80831 		str	r3, [r7, #264]
 1006              	.LBB122:
 1007              	.LBB123:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1008              		.loc 2 531 0
 1009 0798 D7F80831 		ldr	r3, [r7, #264]
 1010              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1011 079c 93FAA3F3 		rbit r3, r3
 1012              	@ 0 "" 2
 1013              		.thumb
 1014 07a0 C7F80431 		str	r3, [r7, #260]
 1015              		.loc 2 544 0
 1016 07a4 D7F80431 		ldr	r3, [r7, #260]
 1017              	.LBE123:
 1018              	.LBE122:
 1019              		.loc 1 530 0
 1020 07a8 B3FA83F3 		clz	r3, r3
 1021 07ac 9A40     		lsls	r2, r2, r3
 1022 07ae 4FF44033 		mov	r3, #196608
 1023 07b2 C7F80031 		str	r3, [r7, #256]
 1024              	.LBB124:
ARM GAS  /tmp/cc5fZ0zI.s 			page 38


 1025              	.LBB125:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1026              		.loc 2 531 0
 1027 07b6 D7F80031 		ldr	r3, [r7, #256]
 1028              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1029 07ba 93FAA3F3 		rbit r3, r3
 1030              	@ 0 "" 2
 1031              		.thumb
 1032 07be C7F8FC30 		str	r3, [r7, #252]
 1033              		.loc 2 544 0
 1034 07c2 D7F8FC30 		ldr	r3, [r7, #252]
 1035              	.LBE125:
 1036              	.LBE124:
 1037              		.loc 1 530 0
 1038 07c6 B3FA83F3 		clz	r3, r3
 1039 07ca D7F85011 		ldr	r1, [r7, #336]
 1040 07ce 01FA03F3 		lsl	r3, r1, r3
 1041 07d2 1A43     		orrs	r2, r2, r3
 1042 07d4 3B1D     		adds	r3, r7, #4
 1043 07d6 1B68     		ldr	r3, [r3]
 1044 07d8 D968     		ldr	r1, [r3, #12]
 1045 07da 4FF07063 		mov	r3, #251658240
 1046 07de C7F8F830 		str	r3, [r7, #248]
 1047              	.LBB126:
 1048              	.LBB127:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1049              		.loc 2 531 0
 1050 07e2 D7F8F830 		ldr	r3, [r7, #248]
 1051              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1052 07e6 93FAA3F3 		rbit r3, r3
 1053              	@ 0 "" 2
 1054              		.thumb
 1055 07ea C7F8F430 		str	r3, [r7, #244]
 1056              		.loc 2 544 0
 1057 07ee D7F8F430 		ldr	r3, [r7, #244]
 1058              	.LBE127:
 1059              	.LBE126:
 1060              		.loc 1 530 0
 1061 07f2 B3FA83F3 		clz	r3, r3
 1062 07f6 01FA03F3 		lsl	r3, r1, r3
 1063 07fa 1A43     		orrs	r2, r2, r3
 1064 07fc 4FF0E043 		mov	r3, #1879048192
 1065 0800 C7F8F030 		str	r3, [r7, #240]
 1066              	.LBB128:
 1067              	.LBB129:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1068              		.loc 2 531 0
 1069 0804 D7F8F030 		ldr	r3, [r7, #240]
 1070              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1071 0808 93FAA3F3 		rbit r3, r3
 1072              	@ 0 "" 2
 1073              		.thumb
 1074 080c C7F8EC30 		str	r3, [r7, #236]
 1075              		.loc 2 544 0
 1076 0810 D7F8EC30 		ldr	r3, [r7, #236]
 1077              	.LBE129:
 1078              	.LBE128:
ARM GAS  /tmp/cc5fZ0zI.s 			page 39


 1079              		.loc 1 530 0
 1080 0814 B3FA83F3 		clz	r3, r3
 1081 0818 D7F84C11 		ldr	r1, [r7, #332]
 1082 081c 01FA03F3 		lsl	r3, r1, r3
 1083 0820 1343     		orrs	r3, r3, r2
 1084 0822 C0F88430 		str	r3, [r0, #132]
 531:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****    
 532:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */ 
 533:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);   
 1085              		.loc 1 533 0
 1086 0826 4F49     		ldr	r1, .L107
 1087 0828 4E4B     		ldr	r3, .L107
 1088 082a D3F88C30 		ldr	r3, [r3, #140]
 1089 082e 23F01F02 		bic	r2, r3, #31
 1090 0832 3B1D     		adds	r3, r7, #4
 1091 0834 1B68     		ldr	r3, [r3]
 1092 0836 5B6A     		ldr	r3, [r3, #36]
 1093 0838 013B     		subs	r3, r3, #1
 1094 083a 1343     		orrs	r3, r3, r2
 1095 083c C1F88C30 		str	r3, [r1, #140]
 1096              	.L51:
 534:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     }          
 535:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 536:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX ----------------
 537:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 1097              		.loc 1 537 0
 1098 0840 3B1D     		adds	r3, r7, #4
 1099 0842 1B68     		ldr	r3, [r3]
 1100 0844 1B68     		ldr	r3, [r3]
 1101 0846 03F08073 		and	r3, r3, #16777216
 1102 084a 002B     		cmp	r3, #0
 1103 084c 7CD0     		beq	.L58
 538:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 539:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* check for Parameters */
 540:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 541:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****      
 542:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configur
 543:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ)
 1104              		.loc 1 543 0
 1105 084e 454B     		ldr	r3, .L107
 1106 0850 D3F88430 		ldr	r3, [r3, #132]
 1107 0854 03F07062 		and	r2, r3, #251658240
 1108 0858 4FF07063 		mov	r3, #251658240
 1109 085c C7F8E830 		str	r3, [r7, #232]
 1110              	.LBB130:
 1111              	.LBB131:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1112              		.loc 2 531 0
 1113 0860 D7F8E830 		ldr	r3, [r7, #232]
 1114              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1115 0864 93FAA3F3 		rbit r3, r3
 1116              	@ 0 "" 2
 1117              		.thumb
 1118 0868 C7F8E430 		str	r3, [r7, #228]
 1119              		.loc 2 544 0
 1120 086c D7F8E430 		ldr	r3, [r7, #228]
 1121              	.LBE131:
ARM GAS  /tmp/cc5fZ0zI.s 			page 40


 1122              	.LBE130:
 1123              		.loc 1 543 0
 1124 0870 B3FA83F3 		clz	r3, r3
 1125 0874 22FA03F3 		lsr	r3, r2, r3
 1126 0878 C7F85031 		str	r3, [r7, #336]
 544:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR)
 1127              		.loc 1 544 0
 1128 087c 394B     		ldr	r3, .L107
 1129 087e D3F88430 		ldr	r3, [r3, #132]
 1130 0882 03F0E042 		and	r2, r3, #1879048192
 1131 0886 4FF0E043 		mov	r3, #1879048192
 1132 088a C7F8E030 		str	r3, [r7, #224]
 1133              	.LBB132:
 1134              	.LBB133:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1135              		.loc 2 531 0
 1136 088e D7F8E030 		ldr	r3, [r7, #224]
 1137              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1138 0892 93FAA3F3 		rbit r3, r3
 1139              	@ 0 "" 2
 1140              		.thumb
 1141 0896 C7F8DC30 		str	r3, [r7, #220]
 1142              		.loc 2 544 0
 1143 089a D7F8DC30 		ldr	r3, [r7, #220]
 1144              	.LBE133:
 1145              	.LBE132:
 1146              		.loc 1 544 0
 1147 089e B3FA83F3 		clz	r3, r3
 1148 08a2 22FA03F3 		lsr	r3, r2, r3
 1149 08a6 C7F84C31 		str	r3, [r7, #332]
 545:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* Configure the PLLI2S division factors */
 546:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
 547:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
 548:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg
 1150              		.loc 1 548 0
 1151 08aa 2E48     		ldr	r0, .L107
 1152 08ac 3B1D     		adds	r3, r7, #4
 1153 08ae 1B68     		ldr	r3, [r3]
 1154 08b0 5A68     		ldr	r2, [r3, #4]
 1155 08b2 47F6C073 		movw	r3, #32704
 1156 08b6 C7F8D830 		str	r3, [r7, #216]
 1157              	.LBB134:
 1158              	.LBB135:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1159              		.loc 2 531 0
 1160 08ba D7F8D830 		ldr	r3, [r7, #216]
 1161              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1162 08be 93FAA3F3 		rbit r3, r3
 1163              	@ 0 "" 2
 1164              		.thumb
 1165 08c2 C7F8D430 		str	r3, [r7, #212]
 1166              		.loc 2 544 0
 1167 08c6 D7F8D430 		ldr	r3, [r7, #212]
 1168              	.LBE135:
 1169              	.LBE134:
 1170              		.loc 1 548 0
 1171 08ca B3FA83F3 		clz	r3, r3
ARM GAS  /tmp/cc5fZ0zI.s 			page 41


 1172 08ce 9A40     		lsls	r2, r2, r3
 1173 08d0 3B1D     		adds	r3, r7, #4
 1174 08d2 1B68     		ldr	r3, [r3]
 1175 08d4 1969     		ldr	r1, [r3, #16]
 1176 08d6 4FF44033 		mov	r3, #196608
 1177 08da C7F8D030 		str	r3, [r7, #208]
 1178              	.LBB136:
 1179              	.LBB137:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1180              		.loc 2 531 0
 1181 08de D7F8D030 		ldr	r3, [r7, #208]
 1182              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1183 08e2 93FAA3F3 		rbit r3, r3
 1184              	@ 0 "" 2
 1185              		.thumb
 1186 08e6 C7F8CC30 		str	r3, [r7, #204]
 1187              		.loc 2 544 0
 1188 08ea D7F8CC30 		ldr	r3, [r7, #204]
 1189              	.LBE137:
 1190              	.LBE136:
 1191              		.loc 1 548 0
 1192 08ee B3FA83F3 		clz	r3, r3
 1193 08f2 01FA03F3 		lsl	r3, r1, r3
 1194 08f6 1A43     		orrs	r2, r2, r3
 1195 08f8 4FF07063 		mov	r3, #251658240
 1196 08fc C7F8C830 		str	r3, [r7, #200]
 1197              	.LBB138:
 1198              	.LBB139:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1199              		.loc 2 531 0
 1200 0900 D7F8C830 		ldr	r3, [r7, #200]
 1201              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1202 0904 93FAA3F3 		rbit r3, r3
 1203              	@ 0 "" 2
 1204              		.thumb
 1205 0908 C7F8C430 		str	r3, [r7, #196]
 1206              		.loc 2 544 0
 1207 090c D7F8C430 		ldr	r3, [r7, #196]
 1208              	.LBE139:
 1209              	.LBE138:
 1210              		.loc 1 548 0
 1211 0910 B3FA83F3 		clz	r3, r3
 1212 0914 D7F85011 		ldr	r1, [r7, #336]
 1213 0918 01FA03F3 		lsl	r3, r1, r3
 1214 091c 1A43     		orrs	r2, r2, r3
 1215 091e 4FF0E043 		mov	r3, #1879048192
 1216 0922 C7F8C030 		str	r3, [r7, #192]
 1217              	.LBB140:
 1218              	.LBB141:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1219              		.loc 2 531 0
 1220 0926 D7F8C030 		ldr	r3, [r7, #192]
 1221              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1222 092a 93FAA3F3 		rbit r3, r3
 1223              	@ 0 "" 2
 1224              		.thumb
 1225 092e C7F8BC30 		str	r3, [r7, #188]
ARM GAS  /tmp/cc5fZ0zI.s 			page 42


 1226              		.loc 2 544 0
 1227 0932 D7F8BC30 		ldr	r3, [r7, #188]
 1228              	.LBE141:
 1229              	.LBE140:
 1230              		.loc 1 548 0
 1231 0936 B3FA83F3 		clz	r3, r3
 1232 093a D7F84C11 		ldr	r1, [r7, #332]
 1233 093e 01FA03F3 		lsl	r3, r1, r3
 1234 0942 1343     		orrs	r3, r3, r2
 1235 0944 C0F88430 		str	r3, [r0, #132]
 1236              	.L58:
 549:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     }  
 550:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****          
 551:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /*----------------- In Case of PLLI2S is just selected  -----------------*/  
 552:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 1237              		.loc 1 552 0
 1238 0948 3B1D     		adds	r3, r7, #4
 1239 094a 1B68     		ldr	r3, [r3]
 1240 094c 1B68     		ldr	r3, [r3]
 1241 094e 03F00073 		and	r3, r3, #33554432
 1242 0952 002B     		cmp	r3, #0
 1243 0954 53D0     		beq	.L65
 553:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 554:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* Check for Parameters */
 555:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 556:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 557:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 558:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 559:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* Configure the PLLI2S division factors */
 560:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
 561:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
 562:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, Periph
 1244              		.loc 1 562 0
 1245 0956 0348     		ldr	r0, .L107
 1246 0958 3B1D     		adds	r3, r7, #4
 1247 095a 1B68     		ldr	r3, [r3]
 1248 095c 5A68     		ldr	r2, [r3, #4]
 1249 095e 47F6C073 		movw	r3, #32704
 1250 0962 01E0     		b	.L108
 1251              	.L109:
 1252              		.align	2
 1253              	.L107:
 1254 0964 00380240 		.word	1073887232
 1255              	.L108:
 1256 0968 C7F8B830 		str	r3, [r7, #184]
 1257              	.LBB142:
 1258              	.LBB143:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1259              		.loc 2 531 0
 1260 096c D7F8B830 		ldr	r3, [r7, #184]
 1261              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1262 0970 93FAA3F3 		rbit r3, r3
 1263              	@ 0 "" 2
 1264              		.thumb
 1265 0974 C7F8B430 		str	r3, [r7, #180]
 1266              		.loc 2 544 0
 1267 0978 D7F8B430 		ldr	r3, [r7, #180]
ARM GAS  /tmp/cc5fZ0zI.s 			page 43


 1268              	.LBE143:
 1269              	.LBE142:
 1270              		.loc 1 562 0
 1271 097c B3FA83F3 		clz	r3, r3
 1272 0980 9A40     		lsls	r2, r2, r3
 1273 0982 3B1D     		adds	r3, r7, #4
 1274 0984 1B68     		ldr	r3, [r3]
 1275 0986 1969     		ldr	r1, [r3, #16]
 1276 0988 4FF44033 		mov	r3, #196608
 1277 098c C7F8B030 		str	r3, [r7, #176]
 1278              	.LBB144:
 1279              	.LBB145:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1280              		.loc 2 531 0
 1281 0990 D7F8B030 		ldr	r3, [r7, #176]
 1282              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1283 0994 93FAA3F3 		rbit r3, r3
 1284              	@ 0 "" 2
 1285              		.thumb
 1286 0998 C7F8AC30 		str	r3, [r7, #172]
 1287              		.loc 2 544 0
 1288 099c D7F8AC30 		ldr	r3, [r7, #172]
 1289              	.LBE145:
 1290              	.LBE144:
 1291              		.loc 1 562 0
 1292 09a0 B3FA83F3 		clz	r3, r3
 1293 09a4 01FA03F3 		lsl	r3, r1, r3
 1294 09a8 1A43     		orrs	r2, r2, r3
 1295 09aa 3B1D     		adds	r3, r7, #4
 1296 09ac 1B68     		ldr	r3, [r3]
 1297 09ae D968     		ldr	r1, [r3, #12]
 1298 09b0 4FF07063 		mov	r3, #251658240
 1299 09b4 C7F8A830 		str	r3, [r7, #168]
 1300              	.LBB146:
 1301              	.LBB147:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1302              		.loc 2 531 0
 1303 09b8 D7F8A830 		ldr	r3, [r7, #168]
 1304              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1305 09bc 93FAA3F3 		rbit r3, r3
 1306              	@ 0 "" 2
 1307              		.thumb
 1308 09c0 C7F8A430 		str	r3, [r7, #164]
 1309              		.loc 2 544 0
 1310 09c4 D7F8A430 		ldr	r3, [r7, #164]
 1311              	.LBE147:
 1312              	.LBE146:
 1313              		.loc 1 562 0
 1314 09c8 B3FA83F3 		clz	r3, r3
 1315 09cc 01FA03F3 		lsl	r3, r1, r3
 1316 09d0 1A43     		orrs	r2, r2, r3
 1317 09d2 3B1D     		adds	r3, r7, #4
 1318 09d4 1B68     		ldr	r3, [r3]
 1319 09d6 9968     		ldr	r1, [r3, #8]
 1320 09d8 4FF0E043 		mov	r3, #1879048192
 1321 09dc C7F8A030 		str	r3, [r7, #160]
 1322              	.LBB148:
ARM GAS  /tmp/cc5fZ0zI.s 			page 44


 1323              	.LBB149:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1324              		.loc 2 531 0
 1325 09e0 D7F8A030 		ldr	r3, [r7, #160]
 1326              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1327 09e4 93FAA3F3 		rbit r3, r3
 1328              	@ 0 "" 2
 1329              		.thumb
 1330 09e8 C7F89C30 		str	r3, [r7, #156]
 1331              		.loc 2 544 0
 1332 09ec D7F89C30 		ldr	r3, [r7, #156]
 1333              	.LBE149:
 1334              	.LBE148:
 1335              		.loc 1 562 0
 1336 09f0 B3FA83F3 		clz	r3, r3
 1337 09f4 01FA03F3 		lsl	r3, r1, r3
 1338 09f8 1343     		orrs	r3, r3, r2
 1339 09fa C0F88430 		str	r3, [r0, #132]
 1340              	.L65:
 563:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     } 
 564:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 565:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Enable the PLLI2S */
 566:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_PLLI2S_ENABLE();
 1341              		.loc 1 566 0
 1342 09fe 1A4A     		ldr	r2, .L110
 1343 0a00 194B     		ldr	r3, .L110
 1344 0a02 1B68     		ldr	r3, [r3]
 1345 0a04 43F08063 		orr	r3, r3, #67108864
 1346 0a08 1360     		str	r3, [r2]
 567:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 568:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
 569:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 1347              		.loc 1 569 0
 1348 0a0a FFF7FEFF 		bl	HAL_GetTick
 1349 0a0e C7F85401 		str	r0, [r7, #340]
 570:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 571:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Wait till PLLI2S is ready */
 572:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 1350              		.loc 1 572 0
 1351 0a12 09E0     		b	.L70
 1352              	.L71:
 573:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 574:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 1353              		.loc 1 574 0
 1354 0a14 FFF7FEFF 		bl	HAL_GetTick
 1355 0a18 0246     		mov	r2, r0
 1356 0a1a D7F85431 		ldr	r3, [r7, #340]
 1357 0a1e D31A     		subs	r3, r2, r3
 1358 0a20 642B     		cmp	r3, #100
 1359 0a22 01D9     		bls	.L70
 575:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       {
 576:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* return in case of Timeout detected */                
 577:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 1360              		.loc 1 577 0
 1361 0a24 0323     		movs	r3, #3
 1362 0a26 26E2     		b	.L10
 1363              	.L70:
ARM GAS  /tmp/cc5fZ0zI.s 			page 45


 572:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 1364              		.loc 1 572 0
 1365 0a28 0F4B     		ldr	r3, .L110
 1366 0a2a 1B68     		ldr	r3, [r3]
 1367 0a2c 03F00063 		and	r3, r3, #134217728
 1368 0a30 002B     		cmp	r3, #0
 1369 0a32 EFD0     		beq	.L71
 1370              	.L39:
 578:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 579:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     }
 580:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   } 
 581:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 582:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
 583:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 
 584:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if(pllsaiused == 1)
 1371              		.loc 1 584 0
 1372 0a34 D7F85831 		ldr	r3, [r7, #344]
 1373 0a38 012B     		cmp	r3, #1
 1374 0a3a 40F01B82 		bne	.L72
 585:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 586:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Disable PLLSAI Clock */
 587:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI_DISABLE(); 
 1375              		.loc 1 587 0
 1376 0a3e 0A4A     		ldr	r2, .L110
 1377 0a40 094B     		ldr	r3, .L110
 1378 0a42 1B68     		ldr	r3, [r3]
 1379 0a44 23F08053 		bic	r3, r3, #268435456
 1380 0a48 1360     		str	r3, [r2]
 588:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 589:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
 590:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 1381              		.loc 1 590 0
 1382 0a4a FFF7FEFF 		bl	HAL_GetTick
 1383 0a4e C7F85401 		str	r0, [r7, #340]
 591:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 592:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Wait till PLLSAI is disabled */
 593:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 1384              		.loc 1 593 0
 1385 0a52 0BE0     		b	.L73
 1386              	.L74:
 594:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 595:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 1387              		.loc 1 595 0
 1388 0a54 FFF7FEFF 		bl	HAL_GetTick
 1389 0a58 0246     		mov	r2, r0
 1390 0a5a D7F85431 		ldr	r3, [r7, #340]
 1391 0a5e D31A     		subs	r3, r2, r3
 1392 0a60 642B     		cmp	r3, #100
 1393 0a62 03D9     		bls	.L73
 596:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       { 
 597:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* return in case of Timeout detected */        
 598:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 1394              		.loc 1 598 0
 1395 0a64 0323     		movs	r3, #3
 1396 0a66 06E2     		b	.L10
 1397              	.L111:
 1398              		.align	2
ARM GAS  /tmp/cc5fZ0zI.s 			page 46


 1399              	.L110:
 1400 0a68 00380240 		.word	1073887232
 1401              	.L73:
 593:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 1402              		.loc 1 593 0
 1403 0a6c D04B     		ldr	r3, .L112
 1404 0a6e 1B68     		ldr	r3, [r3]
 1405 0a70 03F00053 		and	r3, r3, #536870912
 1406 0a74 002B     		cmp	r3, #0
 1407 0a76 EDD1     		bne	.L74
 599:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 600:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     } 
 601:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 602:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Check the PLLSAI division factors */
 603:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 604:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 605:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
 606:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (Pe
 1408              		.loc 1 606 0
 1409 0a78 3B1D     		adds	r3, r7, #4
 1410 0a7a 1B68     		ldr	r3, [r3]
 1411 0a7c 1B68     		ldr	r3, [r3]
 1412 0a7e 03F40023 		and	r3, r3, #524288
 1413 0a82 002B     		cmp	r3, #0
 1414 0a84 04D0     		beq	.L75
 1415              		.loc 1 606 0 is_stmt 0 discriminator 1
 1416 0a86 3B1D     		adds	r3, r7, #4
 1417 0a88 1B68     		ldr	r3, [r3]
 1418 0a8a DB6B     		ldr	r3, [r3, #60]
 1419 0a8c 002B     		cmp	r3, #0
 1420 0a8e 0DD0     		beq	.L76
 1421              	.L75:
 607:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (Pe
 1422              		.loc 1 607 0 is_stmt 1 discriminator 3
 1423 0a90 3B1D     		adds	r3, r7, #4
 1424 0a92 1B68     		ldr	r3, [r3]
 1425 0a94 1B68     		ldr	r3, [r3]
 1426 0a96 03F48013 		and	r3, r3, #1048576
 606:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (Pe
 1427              		.loc 1 606 0 discriminator 3
 1428 0a9a 002B     		cmp	r3, #0
 1429 0a9c 00F08780 		beq	.L77
 1430              		.loc 1 607 0
 1431 0aa0 3B1D     		adds	r3, r7, #4
 1432 0aa2 1B68     		ldr	r3, [r3]
 1433 0aa4 1B6C     		ldr	r3, [r3, #64]
 1434 0aa6 002B     		cmp	r3, #0
 1435 0aa8 40F08180 		bne	.L77
 1436              	.L76:
 608:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 609:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* check for PLLSAIQ Parameter */
 610:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 611:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* check for PLLSAI/DIVQ Parameter */
 612:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 613:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 614:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuratio
 615:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP)
ARM GAS  /tmp/cc5fZ0zI.s 			page 47


 1437              		.loc 1 615 0
 1438 0aac C04B     		ldr	r3, .L112
 1439 0aae D3F88830 		ldr	r3, [r3, #136]
 1440 0ab2 03F44032 		and	r2, r3, #196608
 1441 0ab6 4FF44033 		mov	r3, #196608
 1442 0aba C7F89830 		str	r3, [r7, #152]
 1443              	.LBB150:
 1444              	.LBB151:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1445              		.loc 2 531 0
 1446 0abe D7F89830 		ldr	r3, [r7, #152]
 1447              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1448 0ac2 93FAA3F3 		rbit r3, r3
 1449              	@ 0 "" 2
 1450              		.thumb
 1451 0ac6 C7F89430 		str	r3, [r7, #148]
 1452              		.loc 2 544 0
 1453 0aca D7F89430 		ldr	r3, [r7, #148]
 1454              	.LBE151:
 1455              	.LBE150:
 1456              		.loc 1 615 0
 1457 0ace B3FA83F3 		clz	r3, r3
 1458 0ad2 22FA03F3 		lsr	r3, r2, r3
 1459 0ad6 C7F85031 		str	r3, [r7, #336]
 616:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR)
 1460              		.loc 1 616 0
 1461 0ada B54B     		ldr	r3, .L112
 1462 0adc D3F88830 		ldr	r3, [r3, #136]
 1463 0ae0 03F0E042 		and	r2, r3, #1879048192
 1464 0ae4 4FF0E043 		mov	r3, #1879048192
 1465 0ae8 C7F89030 		str	r3, [r7, #144]
 1466              	.LBB152:
 1467              	.LBB153:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1468              		.loc 2 531 0
 1469 0aec D7F89030 		ldr	r3, [r7, #144]
 1470              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1471 0af0 93FAA3F3 		rbit r3, r3
 1472              	@ 0 "" 2
 1473              		.thumb
 1474 0af4 C7F88C30 		str	r3, [r7, #140]
 1475              		.loc 2 544 0
 1476 0af8 D7F88C30 		ldr	r3, [r7, #140]
 1477              	.LBE153:
 1478              	.LBE152:
 1479              		.loc 1 616 0
 1480 0afc B3FA83F3 		clz	r3, r3
 1481 0b00 22FA03F3 		lsr	r3, r2, r3
 1482 0b04 C7F84C31 		str	r3, [r7, #332]
 617:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
 618:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
 619:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
 620:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAI
 1483              		.loc 1 620 0
 1484 0b08 A948     		ldr	r0, .L112
 1485 0b0a 3B1D     		adds	r3, r7, #4
 1486 0b0c 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc5fZ0zI.s 			page 48


 1487 0b0e 5A69     		ldr	r2, [r3, #20]
 1488 0b10 47F6C073 		movw	r3, #32704
 1489 0b14 C7F88830 		str	r3, [r7, #136]
 1490              	.LBB154:
 1491              	.LBB155:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1492              		.loc 2 531 0
 1493 0b18 D7F88830 		ldr	r3, [r7, #136]
 1494              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1495 0b1c 93FAA3F3 		rbit r3, r3
 1496              	@ 0 "" 2
 1497              		.thumb
 1498 0b20 C7F88430 		str	r3, [r7, #132]
 1499              		.loc 2 544 0
 1500 0b24 D7F88430 		ldr	r3, [r7, #132]
 1501              	.LBE155:
 1502              	.LBE154:
 1503              		.loc 1 620 0
 1504 0b28 B3FA83F3 		clz	r3, r3
 1505 0b2c 9A40     		lsls	r2, r2, r3
 1506 0b2e 4FF44033 		mov	r3, #196608
 1507 0b32 C7F88030 		str	r3, [r7, #128]
 1508              	.LBB156:
 1509              	.LBB157:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1510              		.loc 2 531 0
 1511 0b36 D7F88030 		ldr	r3, [r7, #128]
 1512              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1513 0b3a 93FAA3F3 		rbit r3, r3
 1514              	@ 0 "" 2
 1515              		.thumb
 1516 0b3e FB67     		str	r3, [r7, #124]
 1517              		.loc 2 544 0
 1518 0b40 FB6F     		ldr	r3, [r7, #124]
 1519              	.LBE157:
 1520              	.LBE156:
 1521              		.loc 1 620 0
 1522 0b42 B3FA83F3 		clz	r3, r3
 1523 0b46 D7F85011 		ldr	r1, [r7, #336]
 1524 0b4a 01FA03F3 		lsl	r3, r1, r3
 1525 0b4e 1A43     		orrs	r2, r2, r3
 1526 0b50 3B1D     		adds	r3, r7, #4
 1527 0b52 1B68     		ldr	r3, [r3]
 1528 0b54 9969     		ldr	r1, [r3, #24]
 1529 0b56 4FF07063 		mov	r3, #251658240
 1530 0b5a BB67     		str	r3, [r7, #120]
 1531              	.LBB158:
 1532              	.LBB159:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1533              		.loc 2 531 0
 1534 0b5c BB6F     		ldr	r3, [r7, #120]
 1535              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1536 0b5e 93FAA3F3 		rbit r3, r3
 1537              	@ 0 "" 2
 1538              		.thumb
 1539 0b62 7B67     		str	r3, [r7, #116]
 1540              		.loc 2 544 0
ARM GAS  /tmp/cc5fZ0zI.s 			page 49


 1541 0b64 7B6F     		ldr	r3, [r7, #116]
 1542              	.LBE159:
 1543              	.LBE158:
 1544              		.loc 1 620 0
 1545 0b66 B3FA83F3 		clz	r3, r3
 1546 0b6a 01FA03F3 		lsl	r3, r1, r3
 1547 0b6e 1A43     		orrs	r2, r2, r3
 1548 0b70 4FF0E043 		mov	r3, #1879048192
 1549 0b74 3B67     		str	r3, [r7, #112]
 1550              	.LBB160:
 1551              	.LBB161:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1552              		.loc 2 531 0
 1553 0b76 3B6F     		ldr	r3, [r7, #112]
 1554              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1555 0b78 93FAA3F3 		rbit r3, r3
 1556              	@ 0 "" 2
 1557              		.thumb
 1558 0b7c FB66     		str	r3, [r7, #108]
 1559              		.loc 2 544 0
 1560 0b7e FB6E     		ldr	r3, [r7, #108]
 1561              	.LBE161:
 1562              	.LBE160:
 1563              		.loc 1 620 0
 1564 0b80 B3FA83F3 		clz	r3, r3
 1565 0b84 D7F84C11 		ldr	r1, [r7, #332]
 1566 0b88 01FA03F3 		lsl	r3, r1, r3
 1567 0b8c 1343     		orrs	r3, r3, r2
 1568 0b8e C0F88830 		str	r3, [r0, #136]
 621:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       
 622:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */ 
 623:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 1569              		.loc 1 623 0
 1570 0b92 8749     		ldr	r1, .L112
 1571 0b94 864B     		ldr	r3, .L112
 1572 0b96 D3F88C30 		ldr	r3, [r3, #140]
 1573 0b9a 23F4F852 		bic	r2, r3, #7936
 1574 0b9e 3B1D     		adds	r3, r7, #4
 1575 0ba0 1B68     		ldr	r3, [r3]
 1576 0ba2 9B6A     		ldr	r3, [r3, #40]
 1577 0ba4 013B     		subs	r3, r3, #1
 1578 0ba6 1B02     		lsls	r3, r3, #8
 1579 0ba8 1343     		orrs	r3, r3, r2
 1580 0baa C1F88C30 		str	r3, [r1, #140]
 1581              	.L77:
 624:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     }           
 625:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 626:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------
 627:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* In Case of PLLI2S is selected as source clock for CK48 */ 
 628:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (P
 1582              		.loc 1 628 0
 1583 0bae 3B1D     		adds	r3, r7, #4
 1584 0bb0 1B68     		ldr	r3, [r3]
 1585 0bb2 1B68     		ldr	r3, [r3]
 1586 0bb4 03F40013 		and	r3, r3, #2097152
 1587 0bb8 002B     		cmp	r3, #0
 1588 0bba 00F09480 		beq	.L84
ARM GAS  /tmp/cc5fZ0zI.s 			page 50


 1589              		.loc 1 628 0 is_stmt 0 discriminator 1
 1590 0bbe 3B1D     		adds	r3, r7, #4
 1591 0bc0 1B68     		ldr	r3, [r3]
 1592 0bc2 DB6F     		ldr	r3, [r3, #124]
 1593 0bc4 B3F1006F 		cmp	r3, #134217728
 1594 0bc8 40F08D80 		bne	.L84
 629:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 630:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* check for Parameters */
 631:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 632:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48
 633:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ)
 1595              		.loc 1 633 0 is_stmt 1
 1596 0bcc 784B     		ldr	r3, .L112
 1597 0bce D3F88830 		ldr	r3, [r3, #136]
 1598 0bd2 03F07062 		and	r2, r3, #251658240
 1599 0bd6 4FF07063 		mov	r3, #251658240
 1600 0bda BB66     		str	r3, [r7, #104]
 1601              	.LBB162:
 1602              	.LBB163:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1603              		.loc 2 531 0
 1604 0bdc BB6E     		ldr	r3, [r7, #104]
 1605              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1606 0bde 93FAA3F3 		rbit r3, r3
 1607              	@ 0 "" 2
 1608              		.thumb
 1609 0be2 7B66     		str	r3, [r7, #100]
 1610              		.loc 2 544 0
 1611 0be4 7B6E     		ldr	r3, [r7, #100]
 1612              	.LBE163:
 1613              	.LBE162:
 1614              		.loc 1 633 0
 1615 0be6 B3FA83F3 		clz	r3, r3
 1616 0bea 22FA03F3 		lsr	r3, r2, r3
 1617 0bee C7F85031 		str	r3, [r7, #336]
 634:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR)
 1618              		.loc 1 634 0
 1619 0bf2 6F4B     		ldr	r3, .L112
 1620 0bf4 D3F88830 		ldr	r3, [r3, #136]
 1621 0bf8 03F0E042 		and	r2, r3, #1879048192
 1622 0bfc 07F16003 		add	r3, r7, #96
 1623 0c00 4FF0E041 		mov	r1, #1879048192
 1624 0c04 1960     		str	r1, [r3]
 1625              	.LBB164:
 1626              	.LBB165:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1627              		.loc 2 531 0
 1628 0c06 07F16003 		add	r3, r7, #96
 1629 0c0a 1B68     		ldr	r3, [r3]
 1630              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1631 0c0c 93FAA3F1 		rbit r1, r3
 1632              	@ 0 "" 2
 1633              		.thumb
 1634 0c10 07F15C03 		add	r3, r7, #92
 1635 0c14 1960     		str	r1, [r3]
 1636              		.loc 2 544 0
 1637 0c16 07F15C03 		add	r3, r7, #92
ARM GAS  /tmp/cc5fZ0zI.s 			page 51


 1638 0c1a 1B68     		ldr	r3, [r3]
 1639              	.LBE165:
 1640              	.LBE164:
 1641              		.loc 1 634 0
 1642 0c1c B3FA83F3 		clz	r3, r3
 1643 0c20 22FA03F3 		lsr	r3, r2, r3
 1644 0c24 C7F84C31 		str	r3, [r7, #332]
 635:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       
 636:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* Configure the PLLSAI division factors */
 637:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
 638:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
 639:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg
 1645              		.loc 1 639 0
 1646 0c28 614C     		ldr	r4, .L112
 1647 0c2a 3B1D     		adds	r3, r7, #4
 1648 0c2c 1B68     		ldr	r3, [r3]
 1649 0c2e 5A69     		ldr	r2, [r3, #20]
 1650 0c30 07F15803 		add	r3, r7, #88
 1651 0c34 47F6C071 		movw	r1, #32704
 1652 0c38 1960     		str	r1, [r3]
 1653              	.LBB166:
 1654              	.LBB167:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1655              		.loc 2 531 0
 1656 0c3a 07F15803 		add	r3, r7, #88
 1657 0c3e 1B68     		ldr	r3, [r3]
 1658              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1659 0c40 93FAA3F1 		rbit r1, r3
 1660              	@ 0 "" 2
 1661              		.thumb
 1662 0c44 07F15403 		add	r3, r7, #84
 1663 0c48 1960     		str	r1, [r3]
 1664              		.loc 2 544 0
 1665 0c4a 07F15403 		add	r3, r7, #84
 1666 0c4e 1B68     		ldr	r3, [r3]
 1667              	.LBE167:
 1668              	.LBE166:
 1669              		.loc 1 639 0
 1670 0c50 B3FA83F3 		clz	r3, r3
 1671 0c54 9A40     		lsls	r2, r2, r3
 1672 0c56 3B1D     		adds	r3, r7, #4
 1673 0c58 1B68     		ldr	r3, [r3]
 1674 0c5a 196A     		ldr	r1, [r3, #32]
 1675 0c5c 07F15003 		add	r3, r7, #80
 1676 0c60 4FF44030 		mov	r0, #196608
 1677 0c64 1860     		str	r0, [r3]
 1678              	.LBB168:
 1679              	.LBB169:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1680              		.loc 2 531 0
 1681 0c66 07F15003 		add	r3, r7, #80
 1682 0c6a 1B68     		ldr	r3, [r3]
 1683              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1684 0c6c 93FAA3F0 		rbit r0, r3
 1685              	@ 0 "" 2
 1686              		.thumb
 1687 0c70 07F14C03 		add	r3, r7, #76
ARM GAS  /tmp/cc5fZ0zI.s 			page 52


 1688 0c74 1860     		str	r0, [r3]
 1689              		.loc 2 544 0
 1690 0c76 07F14C03 		add	r3, r7, #76
 1691 0c7a 1B68     		ldr	r3, [r3]
 1692              	.LBE169:
 1693              	.LBE168:
 1694              		.loc 1 639 0
 1695 0c7c B3FA83F3 		clz	r3, r3
 1696 0c80 01FA03F3 		lsl	r3, r1, r3
 1697 0c84 1A43     		orrs	r2, r2, r3
 1698 0c86 07F14803 		add	r3, r7, #72
 1699 0c8a 4FF07061 		mov	r1, #251658240
 1700 0c8e 1960     		str	r1, [r3]
 1701              	.LBB170:
 1702              	.LBB171:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1703              		.loc 2 531 0
 1704 0c90 07F14803 		add	r3, r7, #72
 1705 0c94 1B68     		ldr	r3, [r3]
 1706              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1707 0c96 93FAA3F1 		rbit r1, r3
 1708              	@ 0 "" 2
 1709              		.thumb
 1710 0c9a 07F14403 		add	r3, r7, #68
 1711 0c9e 1960     		str	r1, [r3]
 1712              		.loc 2 544 0
 1713 0ca0 07F14403 		add	r3, r7, #68
 1714 0ca4 1B68     		ldr	r3, [r3]
 1715              	.LBE171:
 1716              	.LBE170:
 1717              		.loc 1 639 0
 1718 0ca6 B3FA83F3 		clz	r3, r3
 1719 0caa D7F85011 		ldr	r1, [r7, #336]
 1720 0cae 01FA03F3 		lsl	r3, r1, r3
 1721 0cb2 1A43     		orrs	r2, r2, r3
 1722 0cb4 07F14003 		add	r3, r7, #64
 1723 0cb8 4FF0E041 		mov	r1, #1879048192
 1724 0cbc 1960     		str	r1, [r3]
 1725              	.LBB172:
 1726              	.LBB173:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1727              		.loc 2 531 0
 1728 0cbe 07F14003 		add	r3, r7, #64
 1729 0cc2 1B68     		ldr	r3, [r3]
 1730              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1731 0cc4 93FAA3F1 		rbit r1, r3
 1732              	@ 0 "" 2
 1733              		.thumb
 1734 0cc8 07F13C03 		add	r3, r7, #60
 1735 0ccc 1960     		str	r1, [r3]
 1736              		.loc 2 544 0
 1737 0cce 07F13C03 		add	r3, r7, #60
 1738 0cd2 1B68     		ldr	r3, [r3]
 1739              	.LBE173:
 1740              	.LBE172:
 1741              		.loc 1 639 0
 1742 0cd4 B3FA83F3 		clz	r3, r3
ARM GAS  /tmp/cc5fZ0zI.s 			page 53


 1743 0cd8 D7F84C11 		ldr	r1, [r7, #332]
 1744 0cdc 01FA03F3 		lsl	r3, r1, r3
 1745 0ce0 1343     		orrs	r3, r3, r2
 1746 0ce2 C4F88830 		str	r3, [r4, #136]
 1747              	.L84:
 640:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     }        
 641:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 642:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** #if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) 
 643:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /*---------------------------- LTDC configuration -------------------------------*/
 644:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 1748              		.loc 1 644 0
 1749 0ce6 3B1D     		adds	r3, r7, #4
 1750 0ce8 1B68     		ldr	r3, [r3]
 1751 0cea 1B68     		ldr	r3, [r3]
 1752 0cec 03F00803 		and	r3, r3, #8
 1753 0cf0 002B     		cmp	r3, #0
 1754 0cf2 00F0A480 		beq	.L91
 645:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 646:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 647:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 648:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       
 649:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LT
 650:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ)
 1755              		.loc 1 650 0
 1756 0cf6 2E4B     		ldr	r3, .L112
 1757 0cf8 D3F88830 		ldr	r3, [r3, #136]
 1758 0cfc 03F07062 		and	r2, r3, #251658240
 1759 0d00 07F13803 		add	r3, r7, #56
 1760 0d04 4FF07061 		mov	r1, #251658240
 1761 0d08 1960     		str	r1, [r3]
 1762              	.LBB174:
 1763              	.LBB175:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1764              		.loc 2 531 0
 1765 0d0a 07F13803 		add	r3, r7, #56
 1766 0d0e 1B68     		ldr	r3, [r3]
 1767              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1768 0d10 93FAA3F1 		rbit r1, r3
 1769              	@ 0 "" 2
 1770              		.thumb
 1771 0d14 07F13403 		add	r3, r7, #52
 1772 0d18 1960     		str	r1, [r3]
 1773              		.loc 2 544 0
 1774 0d1a 07F13403 		add	r3, r7, #52
 1775 0d1e 1B68     		ldr	r3, [r3]
 1776              	.LBE175:
 1777              	.LBE174:
 1778              		.loc 1 650 0
 1779 0d20 B3FA83F3 		clz	r3, r3
 1780 0d24 22FA03F3 		lsr	r3, r2, r3
 1781 0d28 C7F85031 		str	r3, [r7, #336]
 651:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP)
 1782              		.loc 1 651 0
 1783 0d2c 204B     		ldr	r3, .L112
 1784 0d2e D3F88830 		ldr	r3, [r3, #136]
 1785 0d32 03F44032 		and	r2, r3, #196608
 1786 0d36 07F13003 		add	r3, r7, #48
ARM GAS  /tmp/cc5fZ0zI.s 			page 54


 1787 0d3a 4FF44031 		mov	r1, #196608
 1788 0d3e 1960     		str	r1, [r3]
 1789              	.LBB176:
 1790              	.LBB177:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1791              		.loc 2 531 0
 1792 0d40 07F13003 		add	r3, r7, #48
 1793 0d44 1B68     		ldr	r3, [r3]
 1794              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1795 0d46 93FAA3F1 		rbit r1, r3
 1796              	@ 0 "" 2
 1797              		.thumb
 1798 0d4a 07F12C03 		add	r3, r7, #44
 1799 0d4e 1960     		str	r1, [r3]
 1800              		.loc 2 544 0
 1801 0d50 07F12C03 		add	r3, r7, #44
 1802 0d54 1B68     		ldr	r3, [r3]
 1803              	.LBE177:
 1804              	.LBE176:
 1805              		.loc 1 651 0
 1806 0d56 B3FA83F3 		clz	r3, r3
 1807 0d5a 22FA03F3 		lsr	r3, r2, r3
 1808 0d5e C7F84C31 		str	r3, [r7, #332]
 652:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       
 653:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
 654:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
 655:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
 656:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLS
 1809              		.loc 1 656 0
 1810 0d62 134C     		ldr	r4, .L112
 1811 0d64 3B1D     		adds	r3, r7, #4
 1812 0d66 1B68     		ldr	r3, [r3]
 1813 0d68 5A69     		ldr	r2, [r3, #20]
 1814 0d6a 07F12803 		add	r3, r7, #40
 1815 0d6e 47F6C071 		movw	r1, #32704
 1816 0d72 1960     		str	r1, [r3]
 1817              	.LBB178:
 1818              	.LBB179:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1819              		.loc 2 531 0
 1820 0d74 07F12803 		add	r3, r7, #40
 1821 0d78 1B68     		ldr	r3, [r3]
 1822              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1823 0d7a 93FAA3F1 		rbit r1, r3
 1824              	@ 0 "" 2
 1825              		.thumb
 1826 0d7e 07F12403 		add	r3, r7, #36
 1827 0d82 1960     		str	r1, [r3]
 1828              		.loc 2 544 0
 1829 0d84 07F12403 		add	r3, r7, #36
 1830 0d88 1B68     		ldr	r3, [r3]
 1831              	.LBE179:
 1832              	.LBE178:
 1833              		.loc 1 656 0
 1834 0d8a B3FA83F3 		clz	r3, r3
 1835 0d8e 9A40     		lsls	r2, r2, r3
 1836 0d90 07F12003 		add	r3, r7, #32
ARM GAS  /tmp/cc5fZ0zI.s 			page 55


 1837 0d94 4FF44031 		mov	r1, #196608
 1838 0d98 1960     		str	r1, [r3]
 1839              	.LBB180:
 1840              	.LBB181:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1841              		.loc 2 531 0
 1842 0d9a 07F12003 		add	r3, r7, #32
 1843 0d9e 1B68     		ldr	r3, [r3]
 1844              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1845 0da0 93FAA3F1 		rbit r1, r3
 1846              	@ 0 "" 2
 1847              		.thumb
 1848 0da4 07F11C03 		add	r3, r7, #28
 1849 0da8 1960     		str	r1, [r3]
 1850              		.loc 2 544 0
 1851 0daa 07F11C03 		add	r3, r7, #28
 1852 0dae 01E0     		b	.L113
 1853              	.L114:
 1854              		.align	2
 1855              	.L112:
 1856 0db0 00380240 		.word	1073887232
 1857              	.L113:
 1858 0db4 1B68     		ldr	r3, [r3]
 1859              	.LBE181:
 1860              	.LBE180:
 1861              		.loc 1 656 0
 1862 0db6 B3FA83F3 		clz	r3, r3
 1863 0dba D7F84C11 		ldr	r1, [r7, #332]
 1864 0dbe 01FA03F3 		lsl	r3, r1, r3
 1865 0dc2 1A43     		orrs	r2, r2, r3
 1866 0dc4 07F11803 		add	r3, r7, #24
 1867 0dc8 4FF07061 		mov	r1, #251658240
 1868 0dcc 1960     		str	r1, [r3]
 1869              	.LBB182:
 1870              	.LBB183:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1871              		.loc 2 531 0
 1872 0dce 07F11803 		add	r3, r7, #24
 1873 0dd2 1B68     		ldr	r3, [r3]
 1874              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1875 0dd4 93FAA3F1 		rbit r1, r3
 1876              	@ 0 "" 2
 1877              		.thumb
 1878 0dd8 07F11403 		add	r3, r7, #20
 1879 0ddc 1960     		str	r1, [r3]
 1880              		.loc 2 544 0
 1881 0dde 07F11403 		add	r3, r7, #20
 1882 0de2 1B68     		ldr	r3, [r3]
 1883              	.LBE183:
 1884              	.LBE182:
 1885              		.loc 1 656 0
 1886 0de4 B3FA83F3 		clz	r3, r3
 1887 0de8 D7F85011 		ldr	r1, [r7, #336]
 1888 0dec 01FA03F3 		lsl	r3, r1, r3
 1889 0df0 1A43     		orrs	r2, r2, r3
 1890 0df2 3B1D     		adds	r3, r7, #4
 1891 0df4 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc5fZ0zI.s 			page 56


 1892 0df6 D969     		ldr	r1, [r3, #28]
 1893 0df8 07F11003 		add	r3, r7, #16
 1894 0dfc 4FF0E040 		mov	r0, #1879048192
 1895 0e00 1860     		str	r0, [r3]
 1896              	.LBB184:
 1897              	.LBB185:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1898              		.loc 2 531 0
 1899 0e02 07F11003 		add	r3, r7, #16
 1900 0e06 1B68     		ldr	r3, [r3]
 1901              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1902 0e08 93FAA3F0 		rbit r0, r3
 1903              	@ 0 "" 2
 1904              		.thumb
 1905 0e0c 07F10C03 		add	r3, r7, #12
 1906 0e10 1860     		str	r0, [r3]
 1907              		.loc 2 544 0
 1908 0e12 07F10C03 		add	r3, r7, #12
 1909 0e16 1B68     		ldr	r3, [r3]
 1910              	.LBE185:
 1911              	.LBE184:
 1912              		.loc 1 656 0
 1913 0e18 B3FA83F3 		clz	r3, r3
 1914 0e1c 01FA03F3 		lsl	r3, r1, r3
 1915 0e20 1343     		orrs	r3, r3, r2
 1916 0e22 C4F88830 		str	r3, [r4, #136]
 657:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       
 658:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */ 
 659:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 1917              		.loc 1 659 0
 1918 0e26 1649     		ldr	r1, .L115
 1919 0e28 154B     		ldr	r3, .L115
 1920 0e2a D3F88C30 		ldr	r3, [r3, #140]
 1921 0e2e 23F44032 		bic	r2, r3, #196608
 1922 0e32 3B1D     		adds	r3, r7, #4
 1923 0e34 1B68     		ldr	r3, [r3]
 1924 0e36 DB6A     		ldr	r3, [r3, #44]
 1925 0e38 1343     		orrs	r3, r3, r2
 1926 0e3a C1F88C30 		str	r3, [r1, #140]
 1927              	.L91:
 660:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     }    
 661:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** #endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
 662:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 663:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Enable PLLSAI Clock */
 664:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI_ENABLE();
 1928              		.loc 1 664 0
 1929 0e3e 104A     		ldr	r2, .L115
 1930 0e40 0F4B     		ldr	r3, .L115
 1931 0e42 1B68     		ldr	r3, [r3]
 1932 0e44 43F08053 		orr	r3, r3, #268435456
 1933 0e48 1360     		str	r3, [r2]
 665:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     
 666:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
 667:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 1934              		.loc 1 667 0
 1935 0e4a FFF7FEFF 		bl	HAL_GetTick
 1936 0e4e C7F85401 		str	r0, [r7, #340]
ARM GAS  /tmp/cc5fZ0zI.s 			page 57


 668:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 669:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     /* Wait till PLLSAI is ready */
 670:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 1937              		.loc 1 670 0
 1938 0e52 09E0     		b	.L98
 1939              	.L99:
 671:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 672:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 1940              		.loc 1 672 0
 1941 0e54 FFF7FEFF 		bl	HAL_GetTick
 1942 0e58 0246     		mov	r2, r0
 1943 0e5a D7F85431 		ldr	r3, [r7, #340]
 1944 0e5e D31A     		subs	r3, r2, r3
 1945 0e60 642B     		cmp	r3, #100
 1946 0e62 01D9     		bls	.L98
 673:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       { 
 674:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* return in case of Timeout detected */        
 675:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 1947              		.loc 1 675 0
 1948 0e64 0323     		movs	r3, #3
 1949 0e66 06E0     		b	.L10
 1950              	.L98:
 670:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 1951              		.loc 1 670 0
 1952 0e68 054B     		ldr	r3, .L115
 1953 0e6a 1B68     		ldr	r3, [r3]
 1954 0e6c 03F00053 		and	r3, r3, #536870912
 1955 0e70 002B     		cmp	r3, #0
 1956 0e72 EFD0     		beq	.L99
 1957              	.L72:
 676:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 677:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     }
 678:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 679:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   return HAL_OK;
 1958              		.loc 1 679 0
 1959 0e74 0023     		movs	r3, #0
 1960              	.L10:
 680:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** }
 1961              		.loc 1 680 0
 1962 0e76 1846     		mov	r0, r3
 1963 0e78 07F5B277 		add	r7, r7, #356
 1964              	.LCFI3:
 1965              		.cfi_def_cfa_offset 12
 1966 0e7c BD46     		mov	sp, r7
 1967              	.LCFI4:
 1968              		.cfi_def_cfa_register 13
 1969              		@ sp needed
 1970 0e7e 90BD     		pop	{r4, r7, pc}
 1971              	.L116:
 1972              		.align	2
 1973              	.L115:
 1974 0e80 00380240 		.word	1073887232
 1975              		.cfi_endproc
 1976              	.LFE135:
 1978              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 1979              		.align	2
 1980              		.global	HAL_RCCEx_GetPeriphCLKConfig
ARM GAS  /tmp/cc5fZ0zI.s 			page 58


 1981              		.thumb
 1982              		.thumb_func
 1984              	HAL_RCCEx_GetPeriphCLKConfig:
 1985              	.LFB136:
 681:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 682:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** /**
 683:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @brief  Get the RCC_PeriphCLKInitTypeDef according to the internal
 684:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *         RCC configuration registers.
 685:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @param  PeriphClkInit: pointer to the configured RCC_PeriphCLKInitTypeDef structure
 686:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @retval None
 687:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   */
 688:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 689:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** {
 1986              		.loc 1 689 0
 1987              		.cfi_startproc
 1988              		@ args = 0, pretend = 0, frame = 104
 1989              		@ frame_needed = 1, uses_anonymous_args = 0
 1990              		@ link register save eliminated.
 1991 0000 80B4     		push	{r7}
 1992              	.LCFI5:
 1993              		.cfi_def_cfa_offset 4
 1994              		.cfi_offset 7, -4
 1995 0002 9BB0     		sub	sp, sp, #108
 1996              	.LCFI6:
 1997              		.cfi_def_cfa_offset 112
 1998 0004 00AF     		add	r7, sp, #0
 1999              	.LCFI7:
 2000              		.cfi_def_cfa_register 7
 2001 0006 7860     		str	r0, [r7, #4]
 690:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   uint32_t tempreg = 0;
 2002              		.loc 1 690 0
 2003 0008 0023     		movs	r3, #0
 2004 000a 7B66     		str	r3, [r7, #100]
 691:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 692:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
 693:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** #if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx
 694:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1   |\
 2005              		.loc 1 694 0
 2006 000c 7B68     		ldr	r3, [r7, #4]
 2007 000e B64A     		ldr	r2, .L131
 2008 0010 1A60     		str	r2, [r3]
 695:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SAI1     | RCC_PERIPHCLK_SAI2     |\
 696:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_TIM      | RCC_PERIPHCLK_RTC      |\
 697:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_CEC      | RCC_PERIPHCLK_I2C4     |\
 698:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_I2C1     | RCC_PERIPHCLK_I2C2     |\
 699:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_I2C3     | RCC_PERIPHCLK_USART1   |\
 700:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_USART2   | RCC_PERIPHCLK_USART3   |\
 701:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_UART4    | RCC_PERIPHCLK_UART5    |\
 702:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_USART6   | RCC_PERIPHCLK_UART7    |\
 703:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
 704:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_CLK48    | RCC_PERIPHCLK_SDMMC2   |\
 705:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_DFSDM1   | RCC_PERIPHCLK_DFSDM1_AUDIO;
 706:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** #else  
 707:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1   |\
 708:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SAI1     | RCC_PERIPHCLK_SAI2     |\
 709:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_TIM      | RCC_PERIPHCLK_RTC      |\
 710:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_CEC      | RCC_PERIPHCLK_I2C4     |\
ARM GAS  /tmp/cc5fZ0zI.s 			page 59


 711:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_I2C1     | RCC_PERIPHCLK_I2C2     |\
 712:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_I2C3     | RCC_PERIPHCLK_USART1   |\
 713:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_USART2   | RCC_PERIPHCLK_USART3   |\
 714:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_UART4    | RCC_PERIPHCLK_UART5    |\
 715:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_USART6   | RCC_PERIPHCLK_UART7    |\
 716:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
 717:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_CLK48;
 718:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** #endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */ 
 719:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 720:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the PLLI2S Clock configuration -----------------------------------------------*/
 721:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> POSITION
 2009              		.loc 1 721 0
 2010 0012 B64B     		ldr	r3, .L131+4
 2011 0014 D3F88420 		ldr	r2, [r3, #132]
 2012 0018 47F6C073 		movw	r3, #32704
 2013 001c 1340     		ands	r3, r3, r2
 2014 001e 47F6C072 		movw	r2, #32704
 2015 0022 3A66     		str	r2, [r7, #96]
 2016              	.LBB186:
 2017              	.LBB187:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2018              		.loc 2 531 0
 2019 0024 3A6E     		ldr	r2, [r7, #96]
 2020              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2021 0026 92FAA2F2 		rbit r2, r2
 2022              	@ 0 "" 2
 2023              		.thumb
 2024 002a FA65     		str	r2, [r7, #92]
 2025              		.loc 2 544 0
 2026 002c FA6D     		ldr	r2, [r7, #92]
 2027              	.LBE187:
 2028              	.LBE186:
 2029              		.loc 1 721 0
 2030 002e B2FA82F2 		clz	r2, r2
 2031 0032 23FA02F2 		lsr	r2, r3, r2
 2032 0036 7B68     		ldr	r3, [r7, #4]
 2033 0038 5A60     		str	r2, [r3, #4]
 722:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION
 2034              		.loc 1 722 0
 2035 003a AC4B     		ldr	r3, .L131+4
 2036 003c D3F88430 		ldr	r3, [r3, #132]
 2037 0040 03F44032 		and	r2, r3, #196608
 2038 0044 4FF44033 		mov	r3, #196608
 2039 0048 BB65     		str	r3, [r7, #88]
 2040              	.LBB188:
 2041              	.LBB189:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2042              		.loc 2 531 0
 2043 004a BB6D     		ldr	r3, [r7, #88]
 2044              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2045 004c 93FAA3F3 		rbit r3, r3
 2046              	@ 0 "" 2
 2047              		.thumb
 2048 0050 7B65     		str	r3, [r7, #84]
 2049              		.loc 2 544 0
 2050 0052 7B6D     		ldr	r3, [r7, #84]
 2051              	.LBE189:
ARM GAS  /tmp/cc5fZ0zI.s 			page 60


 2052              	.LBE188:
 2053              		.loc 1 722 0
 2054 0054 B3FA83F3 		clz	r3, r3
 2055 0058 DA40     		lsrs	r2, r2, r3
 2056 005a 7B68     		ldr	r3, [r7, #4]
 2057 005c 1A61     		str	r2, [r3, #16]
 723:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> POSITION
 2058              		.loc 1 723 0
 2059 005e A34B     		ldr	r3, .L131+4
 2060 0060 D3F88430 		ldr	r3, [r3, #132]
 2061 0064 03F07062 		and	r2, r3, #251658240
 2062 0068 4FF07063 		mov	r3, #251658240
 2063 006c 3B65     		str	r3, [r7, #80]
 2064              	.LBB190:
 2065              	.LBB191:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2066              		.loc 2 531 0
 2067 006e 3B6D     		ldr	r3, [r7, #80]
 2068              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2069 0070 93FAA3F3 		rbit r3, r3
 2070              	@ 0 "" 2
 2071              		.thumb
 2072 0074 FB64     		str	r3, [r7, #76]
 2073              		.loc 2 544 0
 2074 0076 FB6C     		ldr	r3, [r7, #76]
 2075              	.LBE191:
 2076              	.LBE190:
 2077              		.loc 1 723 0
 2078 0078 B3FA83F3 		clz	r3, r3
 2079 007c DA40     		lsrs	r2, r2, r3
 2080 007e 7B68     		ldr	r3, [r7, #4]
 2081 0080 DA60     		str	r2, [r3, #12]
 724:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION
 2082              		.loc 1 724 0
 2083 0082 9A4B     		ldr	r3, .L131+4
 2084 0084 D3F88430 		ldr	r3, [r3, #132]
 2085 0088 03F0E042 		and	r2, r3, #1879048192
 2086 008c 4FF0E043 		mov	r3, #1879048192
 2087 0090 BB64     		str	r3, [r7, #72]
 2088              	.LBB192:
 2089              	.LBB193:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2090              		.loc 2 531 0
 2091 0092 BB6C     		ldr	r3, [r7, #72]
 2092              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2093 0094 93FAA3F3 		rbit r3, r3
 2094              	@ 0 "" 2
 2095              		.thumb
 2096 0098 7B64     		str	r3, [r7, #68]
 2097              		.loc 2 544 0
 2098 009a 7B6C     		ldr	r3, [r7, #68]
 2099              	.LBE193:
 2100              	.LBE192:
 2101              		.loc 1 724 0
 2102 009c B3FA83F3 		clz	r3, r3
 2103 00a0 DA40     		lsrs	r2, r2, r3
 2104 00a2 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc5fZ0zI.s 			page 61


 2105 00a4 9A60     		str	r2, [r3, #8]
 725:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 726:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the PLLSAI Clock configuration -----------------------------------------------*/
 727:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> POSITION
 2106              		.loc 1 727 0
 2107 00a6 914B     		ldr	r3, .L131+4
 2108 00a8 D3F88820 		ldr	r2, [r3, #136]
 2109 00ac 47F6C073 		movw	r3, #32704
 2110 00b0 1340     		ands	r3, r3, r2
 2111 00b2 47F6C072 		movw	r2, #32704
 2112 00b6 3A64     		str	r2, [r7, #64]
 2113              	.LBB194:
 2114              	.LBB195:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2115              		.loc 2 531 0
 2116 00b8 3A6C     		ldr	r2, [r7, #64]
 2117              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2118 00ba 92FAA2F2 		rbit r2, r2
 2119              	@ 0 "" 2
 2120              		.thumb
 2121 00be FA63     		str	r2, [r7, #60]
 2122              		.loc 2 544 0
 2123 00c0 FA6B     		ldr	r2, [r7, #60]
 2124              	.LBE195:
 2125              	.LBE194:
 2126              		.loc 1 727 0
 2127 00c2 B2FA82F2 		clz	r2, r2
 2128 00c6 23FA02F2 		lsr	r2, r3, r2
 2129 00ca 7B68     		ldr	r3, [r7, #4]
 2130 00cc 5A61     		str	r2, [r3, #20]
 728:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> POSITION
 2131              		.loc 1 728 0
 2132 00ce 874B     		ldr	r3, .L131+4
 2133 00d0 D3F88830 		ldr	r3, [r3, #136]
 2134 00d4 03F44032 		and	r2, r3, #196608
 2135 00d8 4FF44033 		mov	r3, #196608
 2136 00dc BB63     		str	r3, [r7, #56]
 2137              	.LBB196:
 2138              	.LBB197:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2139              		.loc 2 531 0
 2140 00de BB6B     		ldr	r3, [r7, #56]
 2141              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2142 00e0 93FAA3F3 		rbit r3, r3
 2143              	@ 0 "" 2
 2144              		.thumb
 2145 00e4 7B63     		str	r3, [r7, #52]
 2146              		.loc 2 544 0
 2147 00e6 7B6B     		ldr	r3, [r7, #52]
 2148              	.LBE197:
 2149              	.LBE196:
 2150              		.loc 1 728 0
 2151 00e8 B3FA83F3 		clz	r3, r3
 2152 00ec DA40     		lsrs	r2, r2, r3
 2153 00ee 7B68     		ldr	r3, [r7, #4]
 2154 00f0 1A62     		str	r2, [r3, #32]
 729:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION
ARM GAS  /tmp/cc5fZ0zI.s 			page 62


 2155              		.loc 1 729 0
 2156 00f2 7E4B     		ldr	r3, .L131+4
 2157 00f4 D3F88830 		ldr	r3, [r3, #136]
 2158 00f8 03F07062 		and	r2, r3, #251658240
 2159 00fc 4FF07063 		mov	r3, #251658240
 2160 0100 3B63     		str	r3, [r7, #48]
 2161              	.LBB198:
 2162              	.LBB199:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2163              		.loc 2 531 0
 2164 0102 3B6B     		ldr	r3, [r7, #48]
 2165              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2166 0104 93FAA3F3 		rbit r3, r3
 2167              	@ 0 "" 2
 2168              		.thumb
 2169 0108 FB62     		str	r3, [r7, #44]
 2170              		.loc 2 544 0
 2171 010a FB6A     		ldr	r3, [r7, #44]
 2172              	.LBE199:
 2173              	.LBE198:
 2174              		.loc 1 729 0
 2175 010c B3FA83F3 		clz	r3, r3
 2176 0110 DA40     		lsrs	r2, r2, r3
 2177 0112 7B68     		ldr	r3, [r7, #4]
 2178 0114 9A61     		str	r2, [r3, #24]
 730:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> POSITION
 2179              		.loc 1 730 0
 2180 0116 754B     		ldr	r3, .L131+4
 2181 0118 D3F88830 		ldr	r3, [r3, #136]
 2182 011c 03F0E042 		and	r2, r3, #1879048192
 2183 0120 4FF0E043 		mov	r3, #1879048192
 2184 0124 BB62     		str	r3, [r7, #40]
 2185              	.LBB200:
 2186              	.LBB201:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2187              		.loc 2 531 0
 2188 0126 BB6A     		ldr	r3, [r7, #40]
 2189              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2190 0128 93FAA3F3 		rbit r3, r3
 2191              	@ 0 "" 2
 2192              		.thumb
 2193 012c 7B62     		str	r3, [r7, #36]
 2194              		.loc 2 544 0
 2195 012e 7B6A     		ldr	r3, [r7, #36]
 2196              	.LBE201:
 2197              	.LBE200:
 2198              		.loc 1 730 0
 2199 0130 B3FA83F3 		clz	r3, r3
 2200 0134 DA40     		lsrs	r2, r2, r3
 2201 0136 7B68     		ldr	r3, [r7, #4]
 2202 0138 DA61     		str	r2, [r3, #28]
 731:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 732:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the PLLSAI/PLLI2S division factors -------------------------------------------*/
 733:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) >> POSITION_VAL(
 2203              		.loc 1 733 0
 2204 013a 6C4B     		ldr	r3, .L131+4
 2205 013c D3F88C30 		ldr	r3, [r3, #140]
ARM GAS  /tmp/cc5fZ0zI.s 			page 63


 2206 0140 03F01F02 		and	r2, r3, #31
 2207 0144 1F23     		movs	r3, #31
 2208 0146 3B62     		str	r3, [r7, #32]
 2209              	.LBB202:
 2210              	.LBB203:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2211              		.loc 2 531 0
 2212 0148 3B6A     		ldr	r3, [r7, #32]
 2213              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2214 014a 93FAA3F3 		rbit r3, r3
 2215              	@ 0 "" 2
 2216              		.thumb
 2217 014e FB61     		str	r3, [r7, #28]
 2218              		.loc 2 544 0
 2219 0150 FB69     		ldr	r3, [r7, #28]
 2220              	.LBE203:
 2221              	.LBE202:
 2222              		.loc 1 733 0
 2223 0152 B3FA83F3 		clz	r3, r3
 2224 0156 DA40     		lsrs	r2, r2, r3
 2225 0158 7B68     		ldr	r3, [r7, #4]
 2226 015a 5A62     		str	r2, [r3, #36]
 734:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> POSITION_VAL(
 2227              		.loc 1 734 0
 2228 015c 634B     		ldr	r3, .L131+4
 2229 015e D3F88C30 		ldr	r3, [r3, #140]
 2230 0162 03F4F852 		and	r2, r3, #7936
 2231 0166 4FF4F853 		mov	r3, #7936
 2232 016a BB61     		str	r3, [r7, #24]
 2233              	.LBB204:
 2234              	.LBB205:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2235              		.loc 2 531 0
 2236 016c BB69     		ldr	r3, [r7, #24]
 2237              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2238 016e 93FAA3F3 		rbit r3, r3
 2239              	@ 0 "" 2
 2240              		.thumb
 2241 0172 7B61     		str	r3, [r7, #20]
 2242              		.loc 2 544 0
 2243 0174 7B69     		ldr	r3, [r7, #20]
 2244              	.LBE205:
 2245              	.LBE204:
 2246              		.loc 1 734 0
 2247 0176 B3FA83F3 		clz	r3, r3
 2248 017a DA40     		lsrs	r2, r2, r3
 2249 017c 7B68     		ldr	r3, [r7, #4]
 2250 017e 9A62     		str	r2, [r3, #40]
 735:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAIDivR = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVR) >> POSITION_VAL(
 2251              		.loc 1 735 0
 2252 0180 5A4B     		ldr	r3, .L131+4
 2253 0182 D3F88C30 		ldr	r3, [r3, #140]
 2254 0186 03F44032 		and	r2, r3, #196608
 2255 018a 4FF44033 		mov	r3, #196608
 2256 018e 3B61     		str	r3, [r7, #16]
 2257              	.LBB206:
 2258              	.LBB207:
ARM GAS  /tmp/cc5fZ0zI.s 			page 64


 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2259              		.loc 2 531 0
 2260 0190 3B69     		ldr	r3, [r7, #16]
 2261              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2262 0192 93FAA3F3 		rbit r3, r3
 2263              	@ 0 "" 2
 2264              		.thumb
 2265 0196 FB60     		str	r3, [r7, #12]
 2266              		.loc 2 544 0
 2267 0198 FB68     		ldr	r3, [r7, #12]
 2268              	.LBE207:
 2269              	.LBE206:
 2270              		.loc 1 735 0
 2271 019a B3FA83F3 		clz	r3, r3
 2272 019e DA40     		lsrs	r2, r2, r3
 2273 01a0 7B68     		ldr	r3, [r7, #4]
 2274 01a2 DA62     		str	r2, [r3, #44]
 736:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 737:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the SAI1 clock configuration ----------------------------------------------*/
 738:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 2275              		.loc 1 738 0
 2276 01a4 514B     		ldr	r3, .L131+4
 2277 01a6 D3F88C30 		ldr	r3, [r3, #140]
 2278 01aa 03F44012 		and	r2, r3, #3145728
 2279 01ae 7B68     		ldr	r3, [r7, #4]
 2280 01b0 DA63     		str	r2, [r3, #60]
 739:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 740:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the SAI2 clock configuration ----------------------------------------------*/
 741:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 2281              		.loc 1 741 0
 2282 01b2 4E4B     		ldr	r3, .L131+4
 2283 01b4 D3F88C30 		ldr	r3, [r3, #140]
 2284 01b8 03F44002 		and	r2, r3, #12582912
 2285 01bc 7B68     		ldr	r3, [r7, #4]
 2286 01be 1A64     		str	r2, [r3, #64]
 742:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 743:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the I2S clock configuration ------------------------------------------*/
 744:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2SCLKSOURCE();
 2287              		.loc 1 744 0
 2288 01c0 4A4B     		ldr	r3, .L131+4
 2289 01c2 9B68     		ldr	r3, [r3, #8]
 2290 01c4 03F40002 		and	r2, r3, #8388608
 2291 01c8 7B68     		ldr	r3, [r7, #4]
 2292 01ca 5A63     		str	r2, [r3, #52]
 745:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 746:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the I2C1 clock configuration ------------------------------------------*/
 747:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
 2293              		.loc 1 747 0
 2294 01cc 474B     		ldr	r3, .L131+4
 2295 01ce D3F89030 		ldr	r3, [r3, #144]
 2296 01d2 03F44032 		and	r2, r3, #196608
 2297 01d6 7B68     		ldr	r3, [r7, #4]
 2298 01d8 5A66     		str	r2, [r3, #100]
 748:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 749:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the I2C2 clock configuration ------------------------------------------*/
 750:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
 2299              		.loc 1 750 0
ARM GAS  /tmp/cc5fZ0zI.s 			page 65


 2300 01da 444B     		ldr	r3, .L131+4
 2301 01dc D3F89030 		ldr	r3, [r3, #144]
 2302 01e0 03F44022 		and	r2, r3, #786432
 2303 01e4 7B68     		ldr	r3, [r7, #4]
 2304 01e6 9A66     		str	r2, [r3, #104]
 751:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 752:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the I2C3 clock configuration ------------------------------------------*/
 753:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
 2305              		.loc 1 753 0
 2306 01e8 404B     		ldr	r3, .L131+4
 2307 01ea D3F89030 		ldr	r3, [r3, #144]
 2308 01ee 03F44012 		and	r2, r3, #3145728
 2309 01f2 7B68     		ldr	r3, [r7, #4]
 2310 01f4 DA66     		str	r2, [r3, #108]
 754:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 755:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the I2C4 clock configuration ------------------------------------------*/
 756:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
 2311              		.loc 1 756 0
 2312 01f6 3D4B     		ldr	r3, .L131+4
 2313 01f8 D3F89030 		ldr	r3, [r3, #144]
 2314 01fc 03F44002 		and	r2, r3, #12582912
 2315 0200 7B68     		ldr	r3, [r7, #4]
 2316 0202 1A67     		str	r2, [r3, #112]
 757:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 758:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the USART1 clock configuration ------------------------------------------*/
 759:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
 2317              		.loc 1 759 0
 2318 0204 394B     		ldr	r3, .L131+4
 2319 0206 D3F89030 		ldr	r3, [r3, #144]
 2320 020a 03F00302 		and	r2, r3, #3
 2321 020e 7B68     		ldr	r3, [r7, #4]
 2322 0210 5A64     		str	r2, [r3, #68]
 760:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 761:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the USART2 clock configuration ------------------------------------------*/
 762:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
 2323              		.loc 1 762 0
 2324 0212 364B     		ldr	r3, .L131+4
 2325 0214 D3F89030 		ldr	r3, [r3, #144]
 2326 0218 03F00C02 		and	r2, r3, #12
 2327 021c 7B68     		ldr	r3, [r7, #4]
 2328 021e 9A64     		str	r2, [r3, #72]
 763:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 764:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the USART3 clock configuration ------------------------------------------*/
 765:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
 2329              		.loc 1 765 0
 2330 0220 324B     		ldr	r3, .L131+4
 2331 0222 D3F89030 		ldr	r3, [r3, #144]
 2332 0226 03F03002 		and	r2, r3, #48
 2333 022a 7B68     		ldr	r3, [r7, #4]
 2334 022c DA64     		str	r2, [r3, #76]
 766:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 767:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the UART4 clock configuration ------------------------------------------*/
 768:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
 2335              		.loc 1 768 0
 2336 022e 2F4B     		ldr	r3, .L131+4
 2337 0230 D3F89030 		ldr	r3, [r3, #144]
 2338 0234 03F0C002 		and	r2, r3, #192
ARM GAS  /tmp/cc5fZ0zI.s 			page 66


 2339 0238 7B68     		ldr	r3, [r7, #4]
 2340 023a 1A65     		str	r2, [r3, #80]
 769:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 770:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the UART5 clock configuration ------------------------------------------*/
 771:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
 2341              		.loc 1 771 0
 2342 023c 2B4B     		ldr	r3, .L131+4
 2343 023e D3F89030 		ldr	r3, [r3, #144]
 2344 0242 03F44072 		and	r2, r3, #768
 2345 0246 7B68     		ldr	r3, [r7, #4]
 2346 0248 5A65     		str	r2, [r3, #84]
 772:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 773:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the USART6 clock configuration ------------------------------------------*/
 774:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
 2347              		.loc 1 774 0
 2348 024a 284B     		ldr	r3, .L131+4
 2349 024c D3F89030 		ldr	r3, [r3, #144]
 2350 0250 03F44062 		and	r2, r3, #3072
 2351 0254 7B68     		ldr	r3, [r7, #4]
 2352 0256 9A65     		str	r2, [r3, #88]
 775:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 776:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the UART7 clock configuration ------------------------------------------*/
 777:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->Uart7ClockSelection = __HAL_RCC_GET_UART7_SOURCE();
 2353              		.loc 1 777 0
 2354 0258 244B     		ldr	r3, .L131+4
 2355 025a D3F89030 		ldr	r3, [r3, #144]
 2356 025e 03F44052 		and	r2, r3, #12288
 2357 0262 7B68     		ldr	r3, [r7, #4]
 2358 0264 DA65     		str	r2, [r3, #92]
 778:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 779:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the UART8 clock configuration ------------------------------------------*/
 780:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->Uart8ClockSelection = __HAL_RCC_GET_UART8_SOURCE();
 2359              		.loc 1 780 0
 2360 0266 214B     		ldr	r3, .L131+4
 2361 0268 D3F89030 		ldr	r3, [r3, #144]
 2362 026c 03F44042 		and	r2, r3, #49152
 2363 0270 7B68     		ldr	r3, [r7, #4]
 2364 0272 1A66     		str	r2, [r3, #96]
 781:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 782:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock configuration ------------------------------------------*/
 783:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 2365              		.loc 1 783 0
 2366 0274 1D4B     		ldr	r3, .L131+4
 2367 0276 D3F89030 		ldr	r3, [r3, #144]
 2368 027a 03F04072 		and	r2, r3, #50331648
 2369 027e 7B68     		ldr	r3, [r7, #4]
 2370 0280 5A67     		str	r2, [r3, #116]
 784:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 785:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the CEC clock configuration -----------------------------------------------*/
 786:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 2371              		.loc 1 786 0
 2372 0282 1A4B     		ldr	r3, .L131+4
 2373 0284 D3F89030 		ldr	r3, [r3, #144]
 2374 0288 03F08062 		and	r2, r3, #67108864
 2375 028c 7B68     		ldr	r3, [r7, #4]
 2376 028e 9A67     		str	r2, [r3, #120]
 787:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
ARM GAS  /tmp/cc5fZ0zI.s 			page 67


 788:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the CK48 clock configuration -----------------------------------------------*/
 789:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 2377              		.loc 1 789 0
 2378 0290 164B     		ldr	r3, .L131+4
 2379 0292 D3F89030 		ldr	r3, [r3, #144]
 2380 0296 03F00062 		and	r2, r3, #134217728
 2381 029a 7B68     		ldr	r3, [r7, #4]
 2382 029c DA67     		str	r2, [r3, #124]
 790:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 791:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the SDMMC1 clock configuration -----------------------------------------------*/
 792:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE();
 2383              		.loc 1 792 0
 2384 029e 134B     		ldr	r3, .L131+4
 2385 02a0 D3F89030 		ldr	r3, [r3, #144]
 2386 02a4 03F08052 		and	r2, r3, #268435456
 2387 02a8 7B68     		ldr	r3, [r7, #4]
 2388 02aa C3F88020 		str	r2, [r3, #128]
 793:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 794:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** #if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx
 795:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the SDMMC2 clock configuration -----------------------------------------------*/
 796:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->Sdmmc2ClockSelection = __HAL_RCC_GET_SDMMC2_SOURCE();
 2389              		.loc 1 796 0
 2390 02ae 0F4B     		ldr	r3, .L131+4
 2391 02b0 D3F89030 		ldr	r3, [r3, #144]
 2392 02b4 03F00052 		and	r2, r3, #536870912
 2393 02b8 7B68     		ldr	r3, [r7, #4]
 2394 02ba C3F88420 		str	r2, [r3, #132]
 797:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 	
 798:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the DFSDM clock configuration -----------------------------------------------*/
 799:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm1ClockSelection = __HAL_RCC_GET_DFSDM1_SOURCE();
 2395              		.loc 1 799 0
 2396 02be 0B4B     		ldr	r3, .L131+4
 2397 02c0 D3F88C30 		ldr	r3, [r3, #140]
 2398 02c4 03F00072 		and	r2, r3, #33554432
 2399 02c8 7B68     		ldr	r3, [r7, #4]
 2400 02ca C3F88820 		str	r2, [r3, #136]
 800:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 801:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the DFSDM AUDIO clock configuration -----------------------------------------------*/
 802:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();  
 2401              		.loc 1 802 0
 2402 02ce 074B     		ldr	r3, .L131+4
 2403 02d0 D3F88C30 		ldr	r3, [r3, #140]
 2404 02d4 03F08062 		and	r2, r3, #67108864
 2405 02d8 7B68     		ldr	r3, [r7, #4]
 2406 02da C3F88C20 		str	r2, [r3, #140]
 803:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** #endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
 804:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 805:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the RTC Clock configuration -----------------------------------------------*/
 806:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 2407              		.loc 1 806 0
 2408 02de 034B     		ldr	r3, .L131+4
 2409 02e0 9B68     		ldr	r3, [r3, #8]
 2410 02e2 03F4F813 		and	r3, r3, #2031616
 2411 02e6 03E0     		b	.L132
 2412              	.L133:
 2413              		.align	2
 2414              	.L131:
ARM GAS  /tmp/cc5fZ0zI.s 			page 68


 2415 02e8 F1FFFF1C 		.word	486539249
 2416 02ec 00380240 		.word	1073887232
 2417              	.L132:
 2418 02f0 7B66     		str	r3, [r7, #100]
 807:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 2419              		.loc 1 807 0
 2420 02f2 0E4B     		ldr	r3, .L134
 2421 02f4 1B6F     		ldr	r3, [r3, #112]
 2422 02f6 03F44072 		and	r2, r3, #768
 2423 02fa 7B6E     		ldr	r3, [r7, #100]
 2424 02fc 1A43     		orrs	r2, r2, r3
 2425 02fe 7B68     		ldr	r3, [r7, #4]
 2426 0300 1A63     		str	r2, [r3, #48]
 808:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 809:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* Get the TIM Prescaler configuration --------------------------------------------*/
 810:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if ((RCC->DCKCFGR1 & RCC_DCKCFGR1_TIMPRE) == RESET)
 2427              		.loc 1 810 0
 2428 0302 0A4B     		ldr	r3, .L134
 2429 0304 D3F88C30 		ldr	r3, [r3, #140]
 2430 0308 03F08073 		and	r3, r3, #16777216
 2431 030c 002B     		cmp	r3, #0
 2432 030e 03D1     		bne	.L129
 811:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 812:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 2433              		.loc 1 812 0
 2434 0310 7B68     		ldr	r3, [r7, #4]
 2435 0312 0022     		movs	r2, #0
 2436 0314 9A63     		str	r2, [r3, #56]
 2437 0316 03E0     		b	.L117
 2438              	.L129:
 813:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 814:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   else
 815:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 816:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 2439              		.loc 1 816 0
 2440 0318 7B68     		ldr	r3, [r7, #4]
 2441 031a 4FF08072 		mov	r2, #16777216
 2442 031e 9A63     		str	r2, [r3, #56]
 2443              	.L117:
 817:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 818:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** }
 2444              		.loc 1 818 0
 2445 0320 6C37     		adds	r7, r7, #108
 2446              	.LCFI8:
 2447              		.cfi_def_cfa_offset 4
 2448 0322 BD46     		mov	sp, r7
 2449              	.LCFI9:
 2450              		.cfi_def_cfa_register 13
 2451              		@ sp needed
 2452 0324 5DF8047B 		ldr	r7, [sp], #4
 2453              	.LCFI10:
 2454              		.cfi_restore 7
 2455              		.cfi_def_cfa_offset 0
 2456 0328 7047     		bx	lr
 2457              	.L135:
 2458 032a 00BF     		.align	2
 2459              	.L134:
ARM GAS  /tmp/cc5fZ0zI.s 			page 69


 2460 032c 00380240 		.word	1073887232
 2461              		.cfi_endproc
 2462              	.LFE136:
 2464              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 2465              		.align	2
 2466              		.global	HAL_RCCEx_GetPeriphCLKFreq
 2467              		.thumb
 2468              		.thumb_func
 2470              	HAL_RCCEx_GetPeriphCLKFreq:
 2471              	.LFB137:
 819:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** #endif /* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx ||
 820:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** 
 821:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** /**
 822:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency for a given peripheral(SAI..) 
 823:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock identifier not managed by this API
 824:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @param  PeriphClk: Peripheral clock identifier
 825:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
 826:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
 827:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
 828:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   * @retval Frequency in KHz
 829:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   */
 830:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
 831:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** {
 2472              		.loc 1 831 0
 2473              		.cfi_startproc
 2474              		@ args = 0, pretend = 0, frame = 24
 2475              		@ frame_needed = 1, uses_anonymous_args = 0
 2476              		@ link register save eliminated.
 2477 0000 80B4     		push	{r7}
 2478              	.LCFI11:
 2479              		.cfi_def_cfa_offset 4
 2480              		.cfi_offset 7, -4
 2481 0002 87B0     		sub	sp, sp, #28
 2482              	.LCFI12:
 2483              		.cfi_def_cfa_offset 32
 2484 0004 00AF     		add	r7, sp, #0
 2485              	.LCFI13:
 2486              		.cfi_def_cfa_register 7
 2487 0006 7860     		str	r0, [r7, #4]
 832:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   uint32_t tmpreg = 0;
 2488              		.loc 1 832 0
 2489 0008 0023     		movs	r3, #0
 2490 000a FB60     		str	r3, [r7, #12]
 833:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* This variable is used to store the SAI clock frequency (value in Hz) */
 834:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   uint32_t frequency = 0;
 2491              		.loc 1 834 0
 2492 000c 0023     		movs	r3, #0
 2493 000e 7B61     		str	r3, [r7, #20]
 835:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* This variable is used to store the VCO Input (value in Hz) */
 836:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   uint32_t vcoinput = 0;
 2494              		.loc 1 836 0
 2495 0010 0023     		movs	r3, #0
 2496 0012 3B61     		str	r3, [r7, #16]
 837:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   /* This variable is used to store the SAI clock source */
 838:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   uint32_t saiclocksource = 0;
 2497              		.loc 1 838 0
 2498 0014 0023     		movs	r3, #0
ARM GAS  /tmp/cc5fZ0zI.s 			page 70


 2499 0016 BB60     		str	r3, [r7, #8]
 839:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 840:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if (PeriphClk == RCC_PERIPHCLK_SAI1)
 2500              		.loc 1 840 0
 2501 0018 7B68     		ldr	r3, [r7, #4]
 2502 001a B3F5002F 		cmp	r3, #524288
 2503 001e 40F09B80 		bne	.L137
 841:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 842:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     saiclocksource = RCC->DCKCFGR1;   
 2504              		.loc 1 842 0
 2505 0022 A14B     		ldr	r3, .L166
 2506 0024 D3F88C30 		ldr	r3, [r3, #140]
 2507 0028 BB60     		str	r3, [r7, #8]
 843:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 2508              		.loc 1 843 0
 2509 002a BB68     		ldr	r3, [r7, #8]
 2510 002c 03F44013 		and	r3, r3, #3145728
 2511 0030 BB60     		str	r3, [r7, #8]
 844:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     switch (saiclocksource)
 2512              		.loc 1 844 0
 2513 0032 BB68     		ldr	r3, [r7, #8]
 2514 0034 B3F5801F 		cmp	r3, #1048576
 2515 0038 46D0     		beq	.L139
 2516 003a B3F5801F 		cmp	r3, #1048576
 2517 003e 02D8     		bhi	.L140
 2518 0040 002B     		cmp	r3, #0
 2519 0042 07D0     		beq	.L141
 845:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 846:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     case 0: /* PLLSAI is the clock source for SAI1 */ 
 847:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       {
 848:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* Configure the PLLSAI division factor */
 849:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */ 
 850:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 851:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         {
 852:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           /* In Case the PLL Source is HSI (Internal Clock) */
 853:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 854:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }
 855:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         else
 856:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         {
 857:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           /* In Case the PLL Source is HSE (External Clock) */
 858:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 859:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }   
 860:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
 861:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
 862:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 863:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 864:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         
 865:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
 866:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 867:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         frequency = frequency/(tmpreg); 
 868:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         break;       
 869:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 870:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     case RCC_DCKCFGR1_SAI1SEL_0: /* PLLI2S is the clock source for SAI1 */
 871:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       {  
 872:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* Configure the PLLI2S division factor */
 873:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */ 
 874:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
ARM GAS  /tmp/cc5fZ0zI.s 			page 71


 875:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         {
 876:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           /* In Case the PLL Source is HSI (Internal Clock) */
 877:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 878:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }
 879:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         else
 880:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         {
 881:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           /* In Case the PLL Source is HSE (External Clock) */
 882:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 883:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }
 884:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         
 885:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
 886:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
 887:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 888:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 889:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         
 890:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
 891:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1); 
 892:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         frequency = frequency/(tmpreg);
 893:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         break;
 894:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 895:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     case RCC_DCKCFGR1_SAI1SEL_1: /* External clock is the clock source for SAI1 */
 896:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       {
 897:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         frequency = EXTERNAL_CLOCK_VALUE;
 898:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         break;       
 899:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 900:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** #if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx
 901:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     case RCC_DCKCFGR1_SAI1SEL: /* HSI or HSE is the clock source for SAI*/
 902:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       {
 903:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 904:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         {
 905:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           /* In Case the main PLL Source is HSI */
 906:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 907:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }
 908:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         else
 909:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         {
 910:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           /* In Case the main PLL Source is HSE */
 911:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 912:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }
 913:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         break;       
 914:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 915:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** #endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */      
 916:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     default :
 917:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       {
 918:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         break;
 2520              		.loc 1 918 0
 2521 0044 88E0     		b	.L137
 2522              	.L140:
 844:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     switch (saiclocksource)
 2523              		.loc 1 844 0
 2524 0046 B3F5001F 		cmp	r3, #2097152
 2525 004a 76D0     		beq	.L142
 2526 004c B3F5401F 		cmp	r3, #3145728
 2527 0050 76D0     		beq	.L143
 2528              		.loc 1 918 0
 2529 0052 81E0     		b	.L137
 2530              	.L141:
 850:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         {
ARM GAS  /tmp/cc5fZ0zI.s 			page 72


 2531              		.loc 1 850 0
 2532 0054 944B     		ldr	r3, .L166
 2533 0056 5B68     		ldr	r3, [r3, #4]
 2534 0058 03F48003 		and	r3, r3, #4194304
 2535 005c 002B     		cmp	r3, #0
 2536 005e 08D1     		bne	.L144
 853:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }
 2537              		.loc 1 853 0
 2538 0060 914B     		ldr	r3, .L166
 2539 0062 5B68     		ldr	r3, [r3, #4]
 2540 0064 03F03F03 		and	r3, r3, #63
 2541 0068 904A     		ldr	r2, .L166+4
 2542 006a B2FBF3F3 		udiv	r3, r2, r3
 2543 006e 3B61     		str	r3, [r7, #16]
 2544 0070 07E0     		b	.L145
 2545              	.L144:
 858:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }   
 2546              		.loc 1 858 0
 2547 0072 8D4B     		ldr	r3, .L166
 2548 0074 5B68     		ldr	r3, [r3, #4]
 2549 0076 03F03F03 		and	r3, r3, #63
 2550 007a 8D4A     		ldr	r2, .L166+8
 2551 007c B2FBF3F3 		udiv	r3, r2, r3
 2552 0080 3B61     		str	r3, [r7, #16]
 2553              	.L145:
 862:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 2554              		.loc 1 862 0
 2555 0082 894B     		ldr	r3, .L166
 2556 0084 D3F88830 		ldr	r3, [r3, #136]
 2557 0088 03F07063 		and	r3, r3, #251658240
 2558 008c 1B0E     		lsrs	r3, r3, #24
 2559 008e FB60     		str	r3, [r7, #12]
 863:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         
 2560              		.loc 1 863 0
 2561 0090 854B     		ldr	r3, .L166
 2562 0092 D3F88820 		ldr	r2, [r3, #136]
 2563 0096 47F6C073 		movw	r3, #32704
 2564 009a 1340     		ands	r3, r3, r2
 2565 009c 9B09     		lsrs	r3, r3, #6
 2566 009e 3A69     		ldr	r2, [r7, #16]
 2567 00a0 02FB03F2 		mul	r2, r2, r3
 2568 00a4 FB68     		ldr	r3, [r7, #12]
 2569 00a6 B2FBF3F3 		udiv	r3, r2, r3
 2570 00aa 7B61     		str	r3, [r7, #20]
 866:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         frequency = frequency/(tmpreg); 
 2571              		.loc 1 866 0
 2572 00ac 7E4B     		ldr	r3, .L166
 2573 00ae D3F88C30 		ldr	r3, [r3, #140]
 2574 00b2 03F4F853 		and	r3, r3, #7936
 2575 00b6 1B0A     		lsrs	r3, r3, #8
 2576 00b8 0133     		adds	r3, r3, #1
 2577 00ba FB60     		str	r3, [r7, #12]
 867:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         break;       
 2578              		.loc 1 867 0
 2579 00bc 7A69     		ldr	r2, [r7, #20]
 2580 00be FB68     		ldr	r3, [r7, #12]
 2581 00c0 B2FBF3F3 		udiv	r3, r2, r3
ARM GAS  /tmp/cc5fZ0zI.s 			page 73


 2582 00c4 7B61     		str	r3, [r7, #20]
 868:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 2583              		.loc 1 868 0
 2584 00c6 47E0     		b	.L137
 2585              	.L139:
 874:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         {
 2586              		.loc 1 874 0
 2587 00c8 774B     		ldr	r3, .L166
 2588 00ca 5B68     		ldr	r3, [r3, #4]
 2589 00cc 03F48003 		and	r3, r3, #4194304
 2590 00d0 002B     		cmp	r3, #0
 2591 00d2 08D1     		bne	.L146
 877:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }
 2592              		.loc 1 877 0
 2593 00d4 744B     		ldr	r3, .L166
 2594 00d6 5B68     		ldr	r3, [r3, #4]
 2595 00d8 03F03F03 		and	r3, r3, #63
 2596 00dc 734A     		ldr	r2, .L166+4
 2597 00de B2FBF3F3 		udiv	r3, r2, r3
 2598 00e2 3B61     		str	r3, [r7, #16]
 2599 00e4 07E0     		b	.L147
 2600              	.L146:
 882:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }
 2601              		.loc 1 882 0
 2602 00e6 704B     		ldr	r3, .L166
 2603 00e8 5B68     		ldr	r3, [r3, #4]
 2604 00ea 03F03F03 		and	r3, r3, #63
 2605 00ee 704A     		ldr	r2, .L166+8
 2606 00f0 B2FBF3F3 		udiv	r3, r2, r3
 2607 00f4 3B61     		str	r3, [r7, #16]
 2608              	.L147:
 887:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 2609              		.loc 1 887 0
 2610 00f6 6C4B     		ldr	r3, .L166
 2611 00f8 D3F88430 		ldr	r3, [r3, #132]
 2612 00fc 03F07063 		and	r3, r3, #251658240
 2613 0100 1B0E     		lsrs	r3, r3, #24
 2614 0102 FB60     		str	r3, [r7, #12]
 888:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         
 2615              		.loc 1 888 0
 2616 0104 684B     		ldr	r3, .L166
 2617 0106 D3F88420 		ldr	r2, [r3, #132]
 2618 010a 47F6C073 		movw	r3, #32704
 2619 010e 1340     		ands	r3, r3, r2
 2620 0110 9B09     		lsrs	r3, r3, #6
 2621 0112 3A69     		ldr	r2, [r7, #16]
 2622 0114 02FB03F2 		mul	r2, r2, r3
 2623 0118 FB68     		ldr	r3, [r7, #12]
 2624 011a B2FBF3F3 		udiv	r3, r2, r3
 2625 011e 7B61     		str	r3, [r7, #20]
 891:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         frequency = frequency/(tmpreg);
 2626              		.loc 1 891 0
 2627 0120 614B     		ldr	r3, .L166
 2628 0122 D3F88C30 		ldr	r3, [r3, #140]
 2629 0126 03F01F03 		and	r3, r3, #31
 2630 012a 0133     		adds	r3, r3, #1
 2631 012c FB60     		str	r3, [r7, #12]
ARM GAS  /tmp/cc5fZ0zI.s 			page 74


 892:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         break;
 2632              		.loc 1 892 0
 2633 012e 7A69     		ldr	r2, [r7, #20]
 2634 0130 FB68     		ldr	r3, [r7, #12]
 2635 0132 B2FBF3F3 		udiv	r3, r2, r3
 2636 0136 7B61     		str	r3, [r7, #20]
 893:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 2637              		.loc 1 893 0
 2638 0138 0EE0     		b	.L137
 2639              	.L142:
 897:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         break;       
 2640              		.loc 1 897 0
 2641 013a 5E4B     		ldr	r3, .L166+12
 2642 013c 7B61     		str	r3, [r7, #20]
 898:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 2643              		.loc 1 898 0
 2644 013e 0BE0     		b	.L137
 2645              	.L143:
 903:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         {
 2646              		.loc 1 903 0
 2647 0140 594B     		ldr	r3, .L166
 2648 0142 5B68     		ldr	r3, [r3, #4]
 2649 0144 03F48003 		and	r3, r3, #4194304
 2650 0148 002B     		cmp	r3, #0
 2651 014a 02D1     		bne	.L148
 906:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }
 2652              		.loc 1 906 0
 2653 014c 574B     		ldr	r3, .L166+4
 2654 014e 7B61     		str	r3, [r7, #20]
 913:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 2655              		.loc 1 913 0
 2656 0150 01E0     		b	.L164
 2657              	.L148:
 911:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }
 2658              		.loc 1 911 0
 2659 0152 574B     		ldr	r3, .L166+8
 2660 0154 7B61     		str	r3, [r7, #20]
 2661              	.L164:
 913:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 2662              		.loc 1 913 0
 2663 0156 00BF     		nop
 2664              	.L137:
 919:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 920:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     }
 921:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
 922:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
 923:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   if (PeriphClk == RCC_PERIPHCLK_SAI2)
 2665              		.loc 1 923 0
 2666 0158 7B68     		ldr	r3, [r7, #4]
 2667 015a B3F5801F 		cmp	r3, #1048576
 2668 015e 40F09B80 		bne	.L150
 924:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   {
 925:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     saiclocksource = RCC->DCKCFGR1;   
 2669              		.loc 1 925 0
 2670 0162 514B     		ldr	r3, .L166
 2671 0164 D3F88C30 		ldr	r3, [r3, #140]
 2672 0168 BB60     		str	r3, [r7, #8]
ARM GAS  /tmp/cc5fZ0zI.s 			page 75


 926:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 2673              		.loc 1 926 0
 2674 016a BB68     		ldr	r3, [r7, #8]
 2675 016c 03F44003 		and	r3, r3, #12582912
 2676 0170 BB60     		str	r3, [r7, #8]
 927:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     switch (saiclocksource)
 2677              		.loc 1 927 0
 2678 0172 BB68     		ldr	r3, [r7, #8]
 2679 0174 B3F5800F 		cmp	r3, #4194304
 2680 0178 46D0     		beq	.L152
 2681 017a B3F5800F 		cmp	r3, #4194304
 2682 017e 02D8     		bhi	.L153
 2683 0180 002B     		cmp	r3, #0
 2684 0182 07D0     		beq	.L154
 928:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     {
 929:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     case 0: /* PLLSAI is the clock source for SAI*/ 
 930:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       {
 931:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* Configure the PLLSAI division factor */
 932:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */ 
 933:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 934:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         {
 935:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           /* In Case the PLL Source is HSI (Internal Clock) */
 936:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 937:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }
 938:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         else
 939:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         {
 940:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           /* In Case the PLL Source is HSE (External Clock) */
 941:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 942:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }   
 943:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
 944:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
 945:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 946:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 947:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         
 948:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
 949:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 950:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         frequency = frequency/(tmpreg); 
 951:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         break;       
 952:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 953:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     case RCC_DCKCFGR1_SAI2SEL_0: /* PLLI2S is the clock source for SAI2 */
 954:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       {  
 955:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* Configure the PLLI2S division factor */
 956:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */ 
 957:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 958:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         {
 959:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           /* In Case the PLL Source is HSI (Internal Clock) */
 960:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 961:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }
 962:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         else
 963:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         {
 964:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           /* In Case the PLL Source is HSE (External Clock) */
 965:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 966:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }
 967:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         
 968:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
 969:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
 970:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
ARM GAS  /tmp/cc5fZ0zI.s 			page 76


 971:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 972:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         
 973:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
 974:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1); 
 975:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         frequency = frequency/(tmpreg);
 976:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         break;
 977:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 978:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     case RCC_DCKCFGR1_SAI2SEL_1: /* External clock is the clock source for SAI2 */
 979:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       {
 980:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         frequency = EXTERNAL_CLOCK_VALUE;
 981:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         break;       
 982:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 983:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** #if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx
 984:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     case RCC_DCKCFGR1_SAI2SEL: /* HSI or HSE is the clock source for SAI2 */
 985:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       {
 986:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 987:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         {
 988:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           /* In Case the main PLL Source is HSI */
 989:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 990:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }
 991:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         else
 992:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         {
 993:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           /* In Case the main PLL Source is HSE */
 994:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 995:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }
 996:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         break;       
 997:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 998:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** #endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */      
 999:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     default :
1000:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       {
1001:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         break;
 2685              		.loc 1 1001 0
 2686 0184 88E0     		b	.L150
 2687              	.L153:
 927:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     switch (saiclocksource)
 2688              		.loc 1 927 0
 2689 0186 B3F5000F 		cmp	r3, #8388608
 2690 018a 76D0     		beq	.L155
 2691 018c B3F5400F 		cmp	r3, #12582912
 2692 0190 76D0     		beq	.L156
 2693              		.loc 1 1001 0
 2694 0192 81E0     		b	.L150
 2695              	.L154:
 933:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         {
 2696              		.loc 1 933 0
 2697 0194 444B     		ldr	r3, .L166
 2698 0196 5B68     		ldr	r3, [r3, #4]
 2699 0198 03F48003 		and	r3, r3, #4194304
 2700 019c 002B     		cmp	r3, #0
 2701 019e 08D1     		bne	.L157
 936:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }
 2702              		.loc 1 936 0
 2703 01a0 414B     		ldr	r3, .L166
 2704 01a2 5B68     		ldr	r3, [r3, #4]
 2705 01a4 03F03F03 		and	r3, r3, #63
 2706 01a8 404A     		ldr	r2, .L166+4
 2707 01aa B2FBF3F3 		udiv	r3, r2, r3
ARM GAS  /tmp/cc5fZ0zI.s 			page 77


 2708 01ae 3B61     		str	r3, [r7, #16]
 2709 01b0 07E0     		b	.L158
 2710              	.L157:
 941:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }   
 2711              		.loc 1 941 0
 2712 01b2 3D4B     		ldr	r3, .L166
 2713 01b4 5B68     		ldr	r3, [r3, #4]
 2714 01b6 03F03F03 		and	r3, r3, #63
 2715 01ba 3D4A     		ldr	r2, .L166+8
 2716 01bc B2FBF3F3 		udiv	r3, r2, r3
 2717 01c0 3B61     		str	r3, [r7, #16]
 2718              	.L158:
 945:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 2719              		.loc 1 945 0
 2720 01c2 394B     		ldr	r3, .L166
 2721 01c4 D3F88830 		ldr	r3, [r3, #136]
 2722 01c8 03F07063 		and	r3, r3, #251658240
 2723 01cc 1B0E     		lsrs	r3, r3, #24
 2724 01ce FB60     		str	r3, [r7, #12]
 946:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         
 2725              		.loc 1 946 0
 2726 01d0 354B     		ldr	r3, .L166
 2727 01d2 D3F88820 		ldr	r2, [r3, #136]
 2728 01d6 47F6C073 		movw	r3, #32704
 2729 01da 1340     		ands	r3, r3, r2
 2730 01dc 9B09     		lsrs	r3, r3, #6
 2731 01de 3A69     		ldr	r2, [r7, #16]
 2732 01e0 02FB03F2 		mul	r2, r2, r3
 2733 01e4 FB68     		ldr	r3, [r7, #12]
 2734 01e6 B2FBF3F3 		udiv	r3, r2, r3
 2735 01ea 7B61     		str	r3, [r7, #20]
 949:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         frequency = frequency/(tmpreg); 
 2736              		.loc 1 949 0
 2737 01ec 2E4B     		ldr	r3, .L166
 2738 01ee D3F88C30 		ldr	r3, [r3, #140]
 2739 01f2 03F4F853 		and	r3, r3, #7936
 2740 01f6 1B0A     		lsrs	r3, r3, #8
 2741 01f8 0133     		adds	r3, r3, #1
 2742 01fa FB60     		str	r3, [r7, #12]
 950:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         break;       
 2743              		.loc 1 950 0
 2744 01fc 7A69     		ldr	r2, [r7, #20]
 2745 01fe FB68     		ldr	r3, [r7, #12]
 2746 0200 B2FBF3F3 		udiv	r3, r2, r3
 2747 0204 7B61     		str	r3, [r7, #20]
 951:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 2748              		.loc 1 951 0
 2749 0206 47E0     		b	.L150
 2750              	.L152:
 957:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         {
 2751              		.loc 1 957 0
 2752 0208 274B     		ldr	r3, .L166
 2753 020a 5B68     		ldr	r3, [r3, #4]
 2754 020c 03F48003 		and	r3, r3, #4194304
 2755 0210 002B     		cmp	r3, #0
 2756 0212 08D1     		bne	.L159
 960:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }
ARM GAS  /tmp/cc5fZ0zI.s 			page 78


 2757              		.loc 1 960 0
 2758 0214 244B     		ldr	r3, .L166
 2759 0216 5B68     		ldr	r3, [r3, #4]
 2760 0218 03F03F03 		and	r3, r3, #63
 2761 021c 234A     		ldr	r2, .L166+4
 2762 021e B2FBF3F3 		udiv	r3, r2, r3
 2763 0222 3B61     		str	r3, [r7, #16]
 2764 0224 07E0     		b	.L160
 2765              	.L159:
 965:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }
 2766              		.loc 1 965 0
 2767 0226 204B     		ldr	r3, .L166
 2768 0228 5B68     		ldr	r3, [r3, #4]
 2769 022a 03F03F03 		and	r3, r3, #63
 2770 022e 204A     		ldr	r2, .L166+8
 2771 0230 B2FBF3F3 		udiv	r3, r2, r3
 2772 0234 3B61     		str	r3, [r7, #16]
 2773              	.L160:
 970:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 2774              		.loc 1 970 0
 2775 0236 1C4B     		ldr	r3, .L166
 2776 0238 D3F88430 		ldr	r3, [r3, #132]
 2777 023c 03F07063 		and	r3, r3, #251658240
 2778 0240 1B0E     		lsrs	r3, r3, #24
 2779 0242 FB60     		str	r3, [r7, #12]
 971:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         
 2780              		.loc 1 971 0
 2781 0244 184B     		ldr	r3, .L166
 2782 0246 D3F88420 		ldr	r2, [r3, #132]
 2783 024a 47F6C073 		movw	r3, #32704
 2784 024e 1340     		ands	r3, r3, r2
 2785 0250 9B09     		lsrs	r3, r3, #6
 2786 0252 3A69     		ldr	r2, [r7, #16]
 2787 0254 02FB03F2 		mul	r2, r2, r3
 2788 0258 FB68     		ldr	r3, [r7, #12]
 2789 025a B2FBF3F3 		udiv	r3, r2, r3
 2790 025e 7B61     		str	r3, [r7, #20]
 974:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         frequency = frequency/(tmpreg);
 2791              		.loc 1 974 0
 2792 0260 114B     		ldr	r3, .L166
 2793 0262 D3F88C30 		ldr	r3, [r3, #140]
 2794 0266 03F01F03 		and	r3, r3, #31
 2795 026a 0133     		adds	r3, r3, #1
 2796 026c FB60     		str	r3, [r7, #12]
 975:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         break;
 2797              		.loc 1 975 0
 2798 026e 7A69     		ldr	r2, [r7, #20]
 2799 0270 FB68     		ldr	r3, [r7, #12]
 2800 0272 B2FBF3F3 		udiv	r3, r2, r3
 2801 0276 7B61     		str	r3, [r7, #20]
 976:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 2802              		.loc 1 976 0
 2803 0278 0EE0     		b	.L150
 2804              	.L155:
 980:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         break;       
 2805              		.loc 1 980 0
 2806 027a 0E4B     		ldr	r3, .L166+12
ARM GAS  /tmp/cc5fZ0zI.s 			page 79


 2807 027c 7B61     		str	r3, [r7, #20]
 981:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 2808              		.loc 1 981 0
 2809 027e 0BE0     		b	.L150
 2810              	.L156:
 986:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         {
 2811              		.loc 1 986 0
 2812 0280 094B     		ldr	r3, .L166
 2813 0282 5B68     		ldr	r3, [r3, #4]
 2814 0284 03F48003 		and	r3, r3, #4194304
 2815 0288 002B     		cmp	r3, #0
 2816 028a 02D1     		bne	.L161
 989:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }
 2817              		.loc 1 989 0
 2818 028c 074B     		ldr	r3, .L166+4
 2819 028e 7B61     		str	r3, [r7, #20]
 996:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 2820              		.loc 1 996 0
 2821 0290 01E0     		b	.L165
 2822              	.L161:
 994:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****         }
 2823              		.loc 1 994 0
 2824 0292 074B     		ldr	r3, .L166+8
 2825 0294 7B61     		str	r3, [r7, #20]
 2826              	.L165:
 996:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
 2827              		.loc 1 996 0
 2828 0296 00BF     		nop
 2829              	.L150:
1002:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****       }
1003:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****     }
1004:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   }
1005:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   
1006:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c ****   return frequency;
 2830              		.loc 1 1006 0
 2831 0298 7B69     		ldr	r3, [r7, #20]
1007:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c **** }
 2832              		.loc 1 1007 0
 2833 029a 1846     		mov	r0, r3
 2834 029c 1C37     		adds	r7, r7, #28
 2835              	.LCFI14:
 2836              		.cfi_def_cfa_offset 4
 2837 029e BD46     		mov	sp, r7
 2838              	.LCFI15:
 2839              		.cfi_def_cfa_register 13
 2840              		@ sp needed
 2841 02a0 5DF8047B 		ldr	r7, [sp], #4
 2842              	.LCFI16:
 2843              		.cfi_restore 7
 2844              		.cfi_def_cfa_offset 0
 2845 02a4 7047     		bx	lr
 2846              	.L167:
 2847 02a6 00BF     		.align	2
 2848              	.L166:
 2849 02a8 00380240 		.word	1073887232
 2850 02ac 0024F400 		.word	16000000
 2851 02b0 40787D01 		.word	25000000
ARM GAS  /tmp/cc5fZ0zI.s 			page 80


 2852 02b4 0080BB00 		.word	12288000
 2853              		.cfi_endproc
 2854              	.LFE137:
 2856              		.text
 2857              	.Letext0:
 2858              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 2859              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 2860              		.file 5 "../../Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f769xx.h"
 2861              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 2862              		.file 7 "../../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 2863              		.file 8 "../../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 2864              		.file 9 "../../Drivers/CMSIS/Include/core_cm7.h"
ARM GAS  /tmp/cc5fZ0zI.s 			page 81


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f7xx_hal_rcc_ex.c
     /tmp/cc5fZ0zI.s:21     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 $t
     /tmp/cc5fZ0zI.s:26     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 HAL_RCCEx_PeriphCLKConfig
     /tmp/cc5fZ0zI.s:321    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000228 $d
     /tmp/cc5fZ0zI.s:326    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000234 $t
     /tmp/cc5fZ0zI.s:676    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000510 $d
     /tmp/cc5fZ0zI.s:680    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000514 $t
     /tmp/cc5fZ0zI.s:769    .text.HAL_RCCEx_PeriphCLKConfig:00000000000005d0 $d
     /tmp/cc5fZ0zI.s:772    .text.HAL_RCCEx_PeriphCLKConfig:00000000000005d4 $t
     /tmp/cc5fZ0zI.s:1254   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000964 $d
     /tmp/cc5fZ0zI.s:1256   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000968 $t
     /tmp/cc5fZ0zI.s:1400   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000a68 $d
     /tmp/cc5fZ0zI.s:1403   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000a6c $t
     /tmp/cc5fZ0zI.s:1856   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000db0 $d
     /tmp/cc5fZ0zI.s:1858   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000db4 $t
     /tmp/cc5fZ0zI.s:1974   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000e80 $d
     /tmp/cc5fZ0zI.s:1979   .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 $t
     /tmp/cc5fZ0zI.s:1984   .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 HAL_RCCEx_GetPeriphCLKConfig
     /tmp/cc5fZ0zI.s:2415   .text.HAL_RCCEx_GetPeriphCLKConfig:00000000000002e8 $d
     /tmp/cc5fZ0zI.s:2418   .text.HAL_RCCEx_GetPeriphCLKConfig:00000000000002f0 $t
     /tmp/cc5fZ0zI.s:2460   .text.HAL_RCCEx_GetPeriphCLKConfig:000000000000032c $d
     /tmp/cc5fZ0zI.s:2465   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $t
     /tmp/cc5fZ0zI.s:2470   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 HAL_RCCEx_GetPeriphCLKFreq
     /tmp/cc5fZ0zI.s:2849   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002a8 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_GetTick
