
CodigoAstrek1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000154e0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e38  08015680  08015680  00016680  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080164b8  080164b8  000181f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080164b8  080164b8  000174b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080164c0  080164c0  000181f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080164c0  080164c0  000174c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080164c4  080164c4  000174c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  080164c8  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001043c  200001f4  080166bc  000181f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20010630  080166bc  00018630  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000181f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000299a2  00000000  00000000  00018224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006277  00000000  00000000  00041bc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000020d0  00000000  00000000  00047e40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001963  00000000  00000000  00049f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00009514  00000000  00000000  0004b873  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002ee68  00000000  00000000  00054d87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a35bf  00000000  00000000  00083bef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001271ae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009e64  00000000  00000000  001271f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000093  00000000  00000000  00131058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08015668 	.word	0x08015668

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	08015668 	.word	0x08015668

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <init_navegacion>:
GPS_Data_t * estacionTerrena = &estTerrena;
	//quemamos datos para la estacion terrena. Esto hace la prueba de comunicacion, biitacora del 25/09 item Bonus


//--  FUNCIONES GENERALES DE NAVEGACION  --
void init_navegacion(void){
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
	estacionTerrena->altitude=100;
 8001034:	4b0b      	ldr	r3, [pc, #44]	@ (8001064 <init_navegacion+0x34>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a0b      	ldr	r2, [pc, #44]	@ (8001068 <init_navegacion+0x38>)
 800103a:	61da      	str	r2, [r3, #28]
	estacionTerrena->latitude=0;
 800103c:	4b09      	ldr	r3, [pc, #36]	@ (8001064 <init_navegacion+0x34>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f04f 0200 	mov.w	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
	estacionTerrena->longitude=0;
 8001046:	4b07      	ldr	r3, [pc, #28]	@ (8001064 <init_navegacion+0x34>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f04f 0200 	mov.w	r2, #0
 800104e:	605a      	str	r2, [r3, #4]
	estacionTerrena->is_valid=1;
 8001050:	4b04      	ldr	r3, [pc, #16]	@ (8001064 <init_navegacion+0x34>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	2201      	movs	r2, #1
 8001056:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 800105a:	bf00      	nop
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	20000000 	.word	0x20000000
 8001068:	42c80000 	.word	0x42c80000

0800106c <GPS_Init>:

/**
 * @brief Inicializa el mdulo GPS
 */
void GPS_Init(GPS_Config_t* config)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
	gps_config = *config;
 8001074:	4b13      	ldr	r3, [pc, #76]	@ (80010c4 <GPS_Init+0x58>)
 8001076:	687a      	ldr	r2, [r7, #4]
 8001078:	e892 0003 	ldmia.w	r2, {r0, r1}
 800107c:	e883 0003 	stmia.w	r3, {r0, r1}

	// Inicializar datos GPS
	memset(&g_gps_data, 0, sizeof(GPS_Data_t));
 8001080:	22bc      	movs	r2, #188	@ 0xbc
 8001082:	2100      	movs	r1, #0
 8001084:	4810      	ldr	r0, [pc, #64]	@ (80010c8 <GPS_Init+0x5c>)
 8001086:	f011 fe09 	bl	8012c9c <memset>

	// Limpiar buffers
	memset(gps_dma_buffer, 0, GPS_BUFFER_SIZE);
 800108a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800108e:	2100      	movs	r1, #0
 8001090:	480e      	ldr	r0, [pc, #56]	@ (80010cc <GPS_Init+0x60>)
 8001092:	f011 fe03 	bl	8012c9c <memset>
	memset(sentence_buffer, 0, GPS_MAX_SENTENCE_LENGTH);
 8001096:	2280      	movs	r2, #128	@ 0x80
 8001098:	2100      	movs	r1, #0
 800109a:	480d      	ldr	r0, [pc, #52]	@ (80010d0 <GPS_Init+0x64>)
 800109c:	f011 fdfe 	bl	8012c9c <memset>
	sentence_index = 0;
 80010a0:	4b0c      	ldr	r3, [pc, #48]	@ (80010d4 <GPS_Init+0x68>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	801a      	strh	r2, [r3, #0]
	sentence_started = 0;
 80010a6:	4b0c      	ldr	r3, [pc, #48]	@ (80010d8 <GPS_Init+0x6c>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	701a      	strb	r2, [r3, #0]
	old_pos = 0;
 80010ac:	4b0b      	ldr	r3, [pc, #44]	@ (80010dc <GPS_Init+0x70>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	801a      	strh	r2, [r3, #0]

	gps_data_ready = 0;
 80010b2:	4b0b      	ldr	r3, [pc, #44]	@ (80010e0 <GPS_Init+0x74>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	701a      	strb	r2, [r3, #0]

	// Iniciar recepcin DMA
	GPS_StartReceive();
 80010b8:	f000 f814 	bl	80010e4 <GPS_StartReceive>
}
 80010bc:	bf00      	nop
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	20000928 	.word	0x20000928
 80010c8:	20000554 	.word	0x20000554
 80010cc:	200002cc 	.word	0x200002cc
 80010d0:	200004d0 	.word	0x200004d0
 80010d4:	20000550 	.word	0x20000550
 80010d8:	20000552 	.word	0x20000552
 80010dc:	200004cc 	.word	0x200004cc
 80010e0:	20000610 	.word	0x20000610

080010e4 <GPS_StartReceive>:

/**
 * @brief Inicia la recepcin DMA circular
 */
void GPS_StartReceive(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(gps_config.huart, gps_dma_buffer, GPS_BUFFER_SIZE);
 80010e8:	4b04      	ldr	r3, [pc, #16]	@ (80010fc <GPS_StartReceive+0x18>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010f0:	4903      	ldr	r1, [pc, #12]	@ (8001100 <GPS_StartReceive+0x1c>)
 80010f2:	4618      	mov	r0, r3
 80010f4:	f008 f9b6 	bl	8009464 <HAL_UART_Receive_DMA>
}
 80010f8:	bf00      	nop
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	20000928 	.word	0x20000928
 8001100:	200002cc 	.word	0x200002cc

08001104 <GPS_ProcessData>:
/**
 * @brief Procesa datos del buffer DMA circular
 * LLAMAR DESDE LA TAREA GPS PERIDICAMENTE (cada 100ms recomendado)
 */
void GPS_ProcessData(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
	// Obtener posicin actual del DMA
	uint16_t current_pos = GPS_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(gps_config.huart->hdmarx);
 800110a:	4b21      	ldr	r3, [pc, #132]	@ (8001190 <GPS_ProcessData+0x8c>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	b29b      	uxth	r3, r3
 8001116:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800111a:	80fb      	strh	r3, [r7, #6]

	// Si no hay datos nuevos, salir
	if (current_pos == old_pos) {
 800111c:	4b1d      	ldr	r3, [pc, #116]	@ (8001194 <GPS_ProcessData+0x90>)
 800111e:	881b      	ldrh	r3, [r3, #0]
 8001120:	88fa      	ldrh	r2, [r7, #6]
 8001122:	429a      	cmp	r2, r3
 8001124:	d02f      	beq.n	8001186 <GPS_ProcessData+0x82>
	}

	// Calcular cuntos bytes hay para procesar
	uint16_t data_length;

	if (current_pos > old_pos) {
 8001126:	4b1b      	ldr	r3, [pc, #108]	@ (8001194 <GPS_ProcessData+0x90>)
 8001128:	881b      	ldrh	r3, [r3, #0]
 800112a:	88fa      	ldrh	r2, [r7, #6]
 800112c:	429a      	cmp	r2, r3
 800112e:	d90f      	bls.n	8001150 <GPS_ProcessData+0x4c>
		// Caso normal: sin wrap-around
		data_length = current_pos - old_pos;
 8001130:	4b18      	ldr	r3, [pc, #96]	@ (8001194 <GPS_ProcessData+0x90>)
 8001132:	881b      	ldrh	r3, [r3, #0]
 8001134:	88fa      	ldrh	r2, [r7, #6]
 8001136:	1ad3      	subs	r3, r2, r3
 8001138:	80bb      	strh	r3, [r7, #4]
		GPS_ParseBuffer(&gps_dma_buffer[old_pos], data_length);
 800113a:	4b16      	ldr	r3, [pc, #88]	@ (8001194 <GPS_ProcessData+0x90>)
 800113c:	881b      	ldrh	r3, [r3, #0]
 800113e:	461a      	mov	r2, r3
 8001140:	4b15      	ldr	r3, [pc, #84]	@ (8001198 <GPS_ProcessData+0x94>)
 8001142:	4413      	add	r3, r2
 8001144:	88ba      	ldrh	r2, [r7, #4]
 8001146:	4611      	mov	r1, r2
 8001148:	4618      	mov	r0, r3
 800114a:	f000 f827 	bl	800119c <GPS_ParseBuffer>
 800114e:	e016      	b.n	800117e <GPS_ProcessData+0x7a>
	}
	else {
		// Caso wrap-around: procesar hasta el final del buffer
		data_length = GPS_BUFFER_SIZE - old_pos;
 8001150:	4b10      	ldr	r3, [pc, #64]	@ (8001194 <GPS_ProcessData+0x90>)
 8001152:	881b      	ldrh	r3, [r3, #0]
 8001154:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8001158:	80bb      	strh	r3, [r7, #4]
		GPS_ParseBuffer(&gps_dma_buffer[old_pos], data_length);
 800115a:	4b0e      	ldr	r3, [pc, #56]	@ (8001194 <GPS_ProcessData+0x90>)
 800115c:	881b      	ldrh	r3, [r3, #0]
 800115e:	461a      	mov	r2, r3
 8001160:	4b0d      	ldr	r3, [pc, #52]	@ (8001198 <GPS_ProcessData+0x94>)
 8001162:	4413      	add	r3, r2
 8001164:	88ba      	ldrh	r2, [r7, #4]
 8001166:	4611      	mov	r1, r2
 8001168:	4618      	mov	r0, r3
 800116a:	f000 f817 	bl	800119c <GPS_ParseBuffer>

		// Luego procesar desde el inicio
		if (current_pos > 0) {
 800116e:	88fb      	ldrh	r3, [r7, #6]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d004      	beq.n	800117e <GPS_ProcessData+0x7a>
			GPS_ParseBuffer(&gps_dma_buffer[0], current_pos);
 8001174:	88fb      	ldrh	r3, [r7, #6]
 8001176:	4619      	mov	r1, r3
 8001178:	4807      	ldr	r0, [pc, #28]	@ (8001198 <GPS_ProcessData+0x94>)
 800117a:	f000 f80f 	bl	800119c <GPS_ParseBuffer>
		}
	}

	// Actualizar ltima posicin procesada
	old_pos = current_pos;
 800117e:	4a05      	ldr	r2, [pc, #20]	@ (8001194 <GPS_ProcessData+0x90>)
 8001180:	88fb      	ldrh	r3, [r7, #6]
 8001182:	8013      	strh	r3, [r2, #0]
 8001184:	e000      	b.n	8001188 <GPS_ProcessData+0x84>
		return;
 8001186:	bf00      	nop
}
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	20000928 	.word	0x20000928
 8001194:	200004cc 	.word	0x200004cc
 8001198:	200002cc 	.word	0x200002cc

0800119c <GPS_ParseBuffer>:

/**
 * @brief Parsea buffer buscando sentencias NMEA completas
 */
static void GPS_ParseBuffer(uint8_t* buffer, uint16_t length)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	460b      	mov	r3, r1
 80011a6:	807b      	strh	r3, [r7, #2]
	for (uint16_t i = 0; i < length; i++) {
 80011a8:	2300      	movs	r3, #0
 80011aa:	81fb      	strh	r3, [r7, #14]
 80011ac:	e068      	b.n	8001280 <GPS_ParseBuffer+0xe4>
		char c = buffer[i];
 80011ae:	89fb      	ldrh	r3, [r7, #14]
 80011b0:	687a      	ldr	r2, [r7, #4]
 80011b2:	4413      	add	r3, r2
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	737b      	strb	r3, [r7, #13]

		// Detectar inicio de sentencia NMEA
		if (c == '$') {
 80011b8:	7b7b      	ldrb	r3, [r7, #13]
 80011ba:	2b24      	cmp	r3, #36	@ 0x24
 80011bc:	d110      	bne.n	80011e0 <GPS_ParseBuffer+0x44>
			sentence_started = 1;
 80011be:	4b35      	ldr	r3, [pc, #212]	@ (8001294 <GPS_ParseBuffer+0xf8>)
 80011c0:	2201      	movs	r2, #1
 80011c2:	701a      	strb	r2, [r3, #0]
			sentence_index = 0;
 80011c4:	4b34      	ldr	r3, [pc, #208]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	801a      	strh	r2, [r3, #0]
			sentence_buffer[sentence_index++] = c;
 80011ca:	4b33      	ldr	r3, [pc, #204]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 80011cc:	881b      	ldrh	r3, [r3, #0]
 80011ce:	1c5a      	adds	r2, r3, #1
 80011d0:	b291      	uxth	r1, r2
 80011d2:	4a31      	ldr	r2, [pc, #196]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 80011d4:	8011      	strh	r1, [r2, #0]
 80011d6:	4619      	mov	r1, r3
 80011d8:	4a30      	ldr	r2, [pc, #192]	@ (800129c <GPS_ParseBuffer+0x100>)
 80011da:	7b7b      	ldrb	r3, [r7, #13]
 80011dc:	5453      	strb	r3, [r2, r1]
 80011de:	e04c      	b.n	800127a <GPS_ParseBuffer+0xde>
		}
		// Detectar fin de sentencia
		else if ((c == '\r' || c == '\n') && sentence_started) {
 80011e0:	7b7b      	ldrb	r3, [r7, #13]
 80011e2:	2b0d      	cmp	r3, #13
 80011e4:	d002      	beq.n	80011ec <GPS_ParseBuffer+0x50>
 80011e6:	7b7b      	ldrb	r3, [r7, #13]
 80011e8:	2b0a      	cmp	r3, #10
 80011ea:	d12d      	bne.n	8001248 <GPS_ParseBuffer+0xac>
 80011ec:	4b29      	ldr	r3, [pc, #164]	@ (8001294 <GPS_ParseBuffer+0xf8>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d029      	beq.n	8001248 <GPS_ParseBuffer+0xac>
			if (sentence_index > 0) {
 80011f4:	4b28      	ldr	r3, [pc, #160]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 80011f6:	881b      	ldrh	r3, [r3, #0]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d01e      	beq.n	800123a <GPS_ParseBuffer+0x9e>
				sentence_buffer[sentence_index] = '\0';
 80011fc:	4b26      	ldr	r3, [pc, #152]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 80011fe:	881b      	ldrh	r3, [r3, #0]
 8001200:	461a      	mov	r2, r3
 8001202:	4b26      	ldr	r3, [pc, #152]	@ (800129c <GPS_ParseBuffer+0x100>)
 8001204:	2100      	movs	r1, #0
 8001206:	5499      	strb	r1, [r3, r2]

				// Validar y parsear
				if (GPS_ValidateChecksum(sentence_buffer)) {
 8001208:	4824      	ldr	r0, [pc, #144]	@ (800129c <GPS_ParseBuffer+0x100>)
 800120a:	f000 f84b 	bl	80012a4 <GPS_ValidateChecksum>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d008      	beq.n	8001226 <GPS_ParseBuffer+0x8a>
					GPS_ParseNMEA(sentence_buffer);
 8001214:	4821      	ldr	r0, [pc, #132]	@ (800129c <GPS_ParseBuffer+0x100>)
 8001216:	f000 f87f 	bl	8001318 <GPS_ParseNMEA>
					g_gps_data.sentences_parsed++;
 800121a:	4b21      	ldr	r3, [pc, #132]	@ (80012a0 <GPS_ParseBuffer+0x104>)
 800121c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800121e:	3301      	adds	r3, #1
 8001220:	4a1f      	ldr	r2, [pc, #124]	@ (80012a0 <GPS_ParseBuffer+0x104>)
 8001222:	6353      	str	r3, [r2, #52]	@ 0x34
 8001224:	e004      	b.n	8001230 <GPS_ParseBuffer+0x94>
				} else {
					g_gps_data.checksum_errors++;
 8001226:	4b1e      	ldr	r3, [pc, #120]	@ (80012a0 <GPS_ParseBuffer+0x104>)
 8001228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800122a:	3301      	adds	r3, #1
 800122c:	4a1c      	ldr	r2, [pc, #112]	@ (80012a0 <GPS_ParseBuffer+0x104>)
 800122e:	6393      	str	r3, [r2, #56]	@ 0x38
				}

				g_gps_data.sentences_received++;
 8001230:	4b1b      	ldr	r3, [pc, #108]	@ (80012a0 <GPS_ParseBuffer+0x104>)
 8001232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001234:	3301      	adds	r3, #1
 8001236:	4a1a      	ldr	r2, [pc, #104]	@ (80012a0 <GPS_ParseBuffer+0x104>)
 8001238:	6313      	str	r3, [r2, #48]	@ 0x30
			}

			// Resetear para prxima sentencia
			sentence_started = 0;
 800123a:	4b16      	ldr	r3, [pc, #88]	@ (8001294 <GPS_ParseBuffer+0xf8>)
 800123c:	2200      	movs	r2, #0
 800123e:	701a      	strb	r2, [r3, #0]
			sentence_index = 0;
 8001240:	4b15      	ldr	r3, [pc, #84]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 8001242:	2200      	movs	r2, #0
 8001244:	801a      	strh	r2, [r3, #0]
 8001246:	e018      	b.n	800127a <GPS_ParseBuffer+0xde>
		}
		// Agregar caracteres a la sentencia actual
		else if (sentence_started) {
 8001248:	4b12      	ldr	r3, [pc, #72]	@ (8001294 <GPS_ParseBuffer+0xf8>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d014      	beq.n	800127a <GPS_ParseBuffer+0xde>
			if (sentence_index < GPS_MAX_SENTENCE_LENGTH - 1) {
 8001250:	4b11      	ldr	r3, [pc, #68]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 8001252:	881b      	ldrh	r3, [r3, #0]
 8001254:	2b7e      	cmp	r3, #126	@ 0x7e
 8001256:	d80a      	bhi.n	800126e <GPS_ParseBuffer+0xd2>
				sentence_buffer[sentence_index++] = c;
 8001258:	4b0f      	ldr	r3, [pc, #60]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 800125a:	881b      	ldrh	r3, [r3, #0]
 800125c:	1c5a      	adds	r2, r3, #1
 800125e:	b291      	uxth	r1, r2
 8001260:	4a0d      	ldr	r2, [pc, #52]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 8001262:	8011      	strh	r1, [r2, #0]
 8001264:	4619      	mov	r1, r3
 8001266:	4a0d      	ldr	r2, [pc, #52]	@ (800129c <GPS_ParseBuffer+0x100>)
 8001268:	7b7b      	ldrb	r3, [r7, #13]
 800126a:	5453      	strb	r3, [r2, r1]
 800126c:	e005      	b.n	800127a <GPS_ParseBuffer+0xde>
			} else {
				// Overflow - descartar sentencia
				sentence_started = 0;
 800126e:	4b09      	ldr	r3, [pc, #36]	@ (8001294 <GPS_ParseBuffer+0xf8>)
 8001270:	2200      	movs	r2, #0
 8001272:	701a      	strb	r2, [r3, #0]
				sentence_index = 0;
 8001274:	4b08      	ldr	r3, [pc, #32]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 8001276:	2200      	movs	r2, #0
 8001278:	801a      	strh	r2, [r3, #0]
	for (uint16_t i = 0; i < length; i++) {
 800127a:	89fb      	ldrh	r3, [r7, #14]
 800127c:	3301      	adds	r3, #1
 800127e:	81fb      	strh	r3, [r7, #14]
 8001280:	89fa      	ldrh	r2, [r7, #14]
 8001282:	887b      	ldrh	r3, [r7, #2]
 8001284:	429a      	cmp	r2, r3
 8001286:	d392      	bcc.n	80011ae <GPS_ParseBuffer+0x12>
			}
		}
	}
}
 8001288:	bf00      	nop
 800128a:	bf00      	nop
 800128c:	3710      	adds	r7, #16
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	20000552 	.word	0x20000552
 8001298:	20000550 	.word	0x20000550
 800129c:	200004d0 	.word	0x200004d0
 80012a0:	20000554 	.word	0x20000554

080012a4 <GPS_ValidateChecksum>:

/**
 * @brief Valida checksum de sentencia NMEA
 */
static uint8_t GPS_ValidateChecksum(char* sentence)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b086      	sub	sp, #24
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
	if (sentence[0] != '$') return 0;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	2b24      	cmp	r3, #36	@ 0x24
 80012b2:	d001      	beq.n	80012b8 <GPS_ValidateChecksum+0x14>
 80012b4:	2300      	movs	r3, #0
 80012b6:	e02b      	b.n	8001310 <GPS_ValidateChecksum+0x6c>

	char* asterisk = strchr(sentence, '*');
 80012b8:	212a      	movs	r1, #42	@ 0x2a
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	f011 fcf6 	bl	8012cac <strchr>
 80012c0:	60f8      	str	r0, [r7, #12]
	if (!asterisk) return 0;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d101      	bne.n	80012cc <GPS_ValidateChecksum+0x28>
 80012c8:	2300      	movs	r3, #0
 80012ca:	e021      	b.n	8001310 <GPS_ValidateChecksum+0x6c>

	// Calcular checksum (XOR de todos los caracteres entre $ y *)
	uint8_t checksum = 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	75fb      	strb	r3, [r7, #23]
	for (char* p = sentence + 1; p < asterisk; p++) {
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	3301      	adds	r3, #1
 80012d4:	613b      	str	r3, [r7, #16]
 80012d6:	e007      	b.n	80012e8 <GPS_ValidateChecksum+0x44>
		checksum ^= *p;
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	781a      	ldrb	r2, [r3, #0]
 80012dc:	7dfb      	ldrb	r3, [r7, #23]
 80012de:	4053      	eors	r3, r2
 80012e0:	75fb      	strb	r3, [r7, #23]
	for (char* p = sentence + 1; p < asterisk; p++) {
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	3301      	adds	r3, #1
 80012e6:	613b      	str	r3, [r7, #16]
 80012e8:	693a      	ldr	r2, [r7, #16]
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d3f3      	bcc.n	80012d8 <GPS_ValidateChecksum+0x34>
	}

	// Convertir checksum recibido de hex string a byte
	uint8_t received_checksum = (uint8_t)strtol(asterisk + 1, NULL, 16);
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	3301      	adds	r3, #1
 80012f4:	2210      	movs	r2, #16
 80012f6:	2100      	movs	r1, #0
 80012f8:	4618      	mov	r0, r3
 80012fa:	f010 fc6f 	bl	8011bdc <strtol>
 80012fe:	4603      	mov	r3, r0
 8001300:	72fb      	strb	r3, [r7, #11]

	return (checksum == received_checksum);
 8001302:	7dfa      	ldrb	r2, [r7, #23]
 8001304:	7afb      	ldrb	r3, [r7, #11]
 8001306:	429a      	cmp	r2, r3
 8001308:	bf0c      	ite	eq
 800130a:	2301      	moveq	r3, #1
 800130c:	2300      	movne	r3, #0
 800130e:	b2db      	uxtb	r3, r3
}
 8001310:	4618      	mov	r0, r3
 8001312:	3718      	adds	r7, #24
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <GPS_ParseNMEA>:

/**
 * @brief Identifica y parsea tipo de sentencia NMEA
 */
static void GPS_ParseNMEA(char* sentence)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
	// Guardar ltima sentencia para debug
	strncpy(g_gps_data.last_sentence, sentence, GPS_MAX_SENTENCE_LENGTH - 1);
 8001320:	227f      	movs	r2, #127	@ 0x7f
 8001322:	6879      	ldr	r1, [r7, #4]
 8001324:	4816      	ldr	r0, [pc, #88]	@ (8001380 <GPS_ParseNMEA+0x68>)
 8001326:	f011 fce0 	bl	8012cea <strncpy>

	// Identificar tipo de sentencia (GP o GN prefijo)
	if (strncmp(sentence, "$GPGGA", 6) == 0 || strncmp(sentence, "$GNGGA", 6) == 0) {
 800132a:	2206      	movs	r2, #6
 800132c:	4915      	ldr	r1, [pc, #84]	@ (8001384 <GPS_ParseNMEA+0x6c>)
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	f011 fcc9 	bl	8012cc6 <strncmp>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d007      	beq.n	800134a <GPS_ParseNMEA+0x32>
 800133a:	2206      	movs	r2, #6
 800133c:	4912      	ldr	r1, [pc, #72]	@ (8001388 <GPS_ParseNMEA+0x70>)
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f011 fcc1 	bl	8012cc6 <strncmp>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d103      	bne.n	8001352 <GPS_ParseNMEA+0x3a>
		GPS_ParseGGA(sentence);
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f000 f822 	bl	8001394 <GPS_ParseGGA>
	}
	else if (strncmp(sentence, "$GPRMC", 6) == 0 || strncmp(sentence, "$GNRMC", 6) == 0) {
		GPS_ParseRMC(sentence);
	}
	// Agregar ms tipos si necesitas (GSA, GSV, etc.)
}
 8001350:	e012      	b.n	8001378 <GPS_ParseNMEA+0x60>
	else if (strncmp(sentence, "$GPRMC", 6) == 0 || strncmp(sentence, "$GNRMC", 6) == 0) {
 8001352:	2206      	movs	r2, #6
 8001354:	490d      	ldr	r1, [pc, #52]	@ (800138c <GPS_ParseNMEA+0x74>)
 8001356:	6878      	ldr	r0, [r7, #4]
 8001358:	f011 fcb5 	bl	8012cc6 <strncmp>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d007      	beq.n	8001372 <GPS_ParseNMEA+0x5a>
 8001362:	2206      	movs	r2, #6
 8001364:	490a      	ldr	r1, [pc, #40]	@ (8001390 <GPS_ParseNMEA+0x78>)
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f011 fcad 	bl	8012cc6 <strncmp>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d102      	bne.n	8001378 <GPS_ParseNMEA+0x60>
		GPS_ParseRMC(sentence);
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f000 f914 	bl	80015a0 <GPS_ParseRMC>
}
 8001378:	bf00      	nop
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	20000590 	.word	0x20000590
 8001384:	08015680 	.word	0x08015680
 8001388:	08015688 	.word	0x08015688
 800138c:	08015690 	.word	0x08015690
 8001390:	08015698 	.word	0x08015698

08001394 <GPS_ParseGGA>:
/**
 * @brief Parsea sentencia GGA (Global Positioning System Fix Data)
 * Formato: $GPGGA,hhmmss.ss,llll.ll,a,yyyyy.yy,a,x,xx,x.x,x.x,M,x.x,M,x.x,xxxx*hh
 */
static void GPS_ParseGGA(char* sentence)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b0a4      	sub	sp, #144	@ 0x90
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
	char sentence_copy[GPS_MAX_SENTENCE_LENGTH];
	strncpy(sentence_copy, sentence, GPS_MAX_SENTENCE_LENGTH - 1);
 800139c:	f107 0308 	add.w	r3, r7, #8
 80013a0:	227f      	movs	r2, #127	@ 0x7f
 80013a2:	6879      	ldr	r1, [r7, #4]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f011 fca0 	bl	8012cea <strncpy>

	char* token;
	uint8_t field = 0;
 80013aa:	2300      	movs	r3, #0
 80013ac:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

	token = strtok(sentence_copy, ",");
 80013b0:	f107 0308 	add.w	r3, r7, #8
 80013b4:	4977      	ldr	r1, [pc, #476]	@ (8001594 <GPS_ParseGGA+0x200>)
 80013b6:	4618      	mov	r0, r3
 80013b8:	f011 fcaa 	bl	8012d10 <strtok>
 80013bc:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c

	while (token != NULL) {
 80013c0:	e0ca      	b.n	8001558 <GPS_ParseGGA+0x1c4>
		switch (field) {
 80013c2:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80013c6:	3b01      	subs	r3, #1
 80013c8:	2b08      	cmp	r3, #8
 80013ca:	f200 80ba 	bhi.w	8001542 <GPS_ParseGGA+0x1ae>
 80013ce:	a201      	add	r2, pc, #4	@ (adr r2, 80013d4 <GPS_ParseGGA+0x40>)
 80013d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013d4:	080013f9 	.word	0x080013f9
 80013d8:	08001425 	.word	0x08001425
 80013dc:	0800144b 	.word	0x0800144b
 80013e0:	08001461 	.word	0x08001461
 80013e4:	08001487 	.word	0x08001487
 80013e8:	0800149d 	.word	0x0800149d
 80013ec:	080014b9 	.word	0x080014b9
 80013f0:	080014d5 	.word	0x080014d5
 80013f4:	080014fb 	.word	0x080014fb
		case 1: // UTC Time (hhmmss.ss)
			if (strlen(token) >= 6) {
 80013f8:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80013fc:	f7fe ff40 	bl	8000280 <strlen>
 8001400:	4603      	mov	r3, r0
 8001402:	2b05      	cmp	r3, #5
 8001404:	f240 808c 	bls.w	8001520 <GPS_ParseGGA+0x18c>
				g_gps_data.utc_time = atof(token);
 8001408:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800140c:	f00f fc94 	bl	8010d38 <atof>
 8001410:	ec53 2b10 	vmov	r2, r3, d0
 8001414:	4610      	mov	r0, r2
 8001416:	4619      	mov	r1, r3
 8001418:	f7ff fbee 	bl	8000bf8 <__aeabi_d2f>
 800141c:	4603      	mov	r3, r0
 800141e:	4a5e      	ldr	r2, [pc, #376]	@ (8001598 <GPS_ParseGGA+0x204>)
 8001420:	60d3      	str	r3, [r2, #12]
			}
			break;
 8001422:	e07d      	b.n	8001520 <GPS_ParseGGA+0x18c>

		case 2: // Latitude (ddmm.mmmm)
			if (strlen(token) > 0) {
 8001424:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d07a      	beq.n	8001524 <GPS_ParseGGA+0x190>
				g_gps_data.latitude = atof(token);
 800142e:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001432:	f00f fc81 	bl	8010d38 <atof>
 8001436:	ec53 2b10 	vmov	r2, r3, d0
 800143a:	4610      	mov	r0, r2
 800143c:	4619      	mov	r1, r3
 800143e:	f7ff fbdb 	bl	8000bf8 <__aeabi_d2f>
 8001442:	4603      	mov	r3, r0
 8001444:	4a54      	ldr	r2, [pc, #336]	@ (8001598 <GPS_ParseGGA+0x204>)
 8001446:	6013      	str	r3, [r2, #0]
			}
			break;
 8001448:	e06c      	b.n	8001524 <GPS_ParseGGA+0x190>

		case 3: // Latitude Direction (N/S)
			if (strlen(token) > 0) {
 800144a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d069      	beq.n	8001528 <GPS_ParseGGA+0x194>
				g_gps_data.lat_direction = token[0];
 8001454:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001458:	781a      	ldrb	r2, [r3, #0]
 800145a:	4b4f      	ldr	r3, [pc, #316]	@ (8001598 <GPS_ParseGGA+0x204>)
 800145c:	721a      	strb	r2, [r3, #8]
			}
			break;
 800145e:	e063      	b.n	8001528 <GPS_ParseGGA+0x194>

		case 4: // Longitude (dddmm.mmmm)
			if (strlen(token) > 0) {
 8001460:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d060      	beq.n	800152c <GPS_ParseGGA+0x198>
				g_gps_data.longitude = atof(token);
 800146a:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800146e:	f00f fc63 	bl	8010d38 <atof>
 8001472:	ec53 2b10 	vmov	r2, r3, d0
 8001476:	4610      	mov	r0, r2
 8001478:	4619      	mov	r1, r3
 800147a:	f7ff fbbd 	bl	8000bf8 <__aeabi_d2f>
 800147e:	4603      	mov	r3, r0
 8001480:	4a45      	ldr	r2, [pc, #276]	@ (8001598 <GPS_ParseGGA+0x204>)
 8001482:	6053      	str	r3, [r2, #4]
			}
			break;
 8001484:	e052      	b.n	800152c <GPS_ParseGGA+0x198>

		case 5: // Longitude Direction (E/W)
			if (strlen(token) > 0) {
 8001486:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d04f      	beq.n	8001530 <GPS_ParseGGA+0x19c>
				g_gps_data.lon_direction = token[0];
 8001490:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001494:	781a      	ldrb	r2, [r3, #0]
 8001496:	4b40      	ldr	r3, [pc, #256]	@ (8001598 <GPS_ParseGGA+0x204>)
 8001498:	725a      	strb	r2, [r3, #9]
			}
			break;
 800149a:	e049      	b.n	8001530 <GPS_ParseGGA+0x19c>

		case 6: // Fix Quality (0=invalid, 1=GPS, 2=DGPS)
			if (strlen(token) > 0) {
 800149c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d046      	beq.n	8001534 <GPS_ParseGGA+0x1a0>
				g_gps_data.fix_quality = atoi(token);
 80014a6:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80014aa:	f00f fc48 	bl	8010d3e <atoi>
 80014ae:	4603      	mov	r3, r0
 80014b0:	b2da      	uxtb	r2, r3
 80014b2:	4b39      	ldr	r3, [pc, #228]	@ (8001598 <GPS_ParseGGA+0x204>)
 80014b4:	751a      	strb	r2, [r3, #20]
			}
			break;
 80014b6:	e03d      	b.n	8001534 <GPS_ParseGGA+0x1a0>

		case 7: // Number of Satellites
			if (strlen(token) > 0) {
 80014b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d03a      	beq.n	8001538 <GPS_ParseGGA+0x1a4>
				g_gps_data.satellites = atoi(token);
 80014c2:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80014c6:	f00f fc3a 	bl	8010d3e <atoi>
 80014ca:	4603      	mov	r3, r0
 80014cc:	b2da      	uxtb	r2, r3
 80014ce:	4b32      	ldr	r3, [pc, #200]	@ (8001598 <GPS_ParseGGA+0x204>)
 80014d0:	755a      	strb	r2, [r3, #21]
			}
			break;
 80014d2:	e031      	b.n	8001538 <GPS_ParseGGA+0x1a4>

		case 8: // HDOP (Horizontal Dilution of Precision)
			if (strlen(token) > 0) {
 80014d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d02e      	beq.n	800153c <GPS_ParseGGA+0x1a8>
				g_gps_data.hdop = atof(token);
 80014de:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80014e2:	f00f fc29 	bl	8010d38 <atof>
 80014e6:	ec53 2b10 	vmov	r2, r3, d0
 80014ea:	4610      	mov	r0, r2
 80014ec:	4619      	mov	r1, r3
 80014ee:	f7ff fb83 	bl	8000bf8 <__aeabi_d2f>
 80014f2:	4603      	mov	r3, r0
 80014f4:	4a28      	ldr	r2, [pc, #160]	@ (8001598 <GPS_ParseGGA+0x204>)
 80014f6:	6193      	str	r3, [r2, #24]
			}
			break;
 80014f8:	e020      	b.n	800153c <GPS_ParseGGA+0x1a8>

		case 9: // Altitude above sea level
			if (strlen(token) > 0) {
 80014fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d01d      	beq.n	8001540 <GPS_ParseGGA+0x1ac>
				g_gps_data.altitude = atof(token);
 8001504:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001508:	f00f fc16 	bl	8010d38 <atof>
 800150c:	ec53 2b10 	vmov	r2, r3, d0
 8001510:	4610      	mov	r0, r2
 8001512:	4619      	mov	r1, r3
 8001514:	f7ff fb70 	bl	8000bf8 <__aeabi_d2f>
 8001518:	4603      	mov	r3, r0
 800151a:	4a1f      	ldr	r2, [pc, #124]	@ (8001598 <GPS_ParseGGA+0x204>)
 800151c:	61d3      	str	r3, [r2, #28]
			}
			break;
 800151e:	e00f      	b.n	8001540 <GPS_ParseGGA+0x1ac>
			break;
 8001520:	bf00      	nop
 8001522:	e00e      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 8001524:	bf00      	nop
 8001526:	e00c      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 8001528:	bf00      	nop
 800152a:	e00a      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 800152c:	bf00      	nop
 800152e:	e008      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 8001530:	bf00      	nop
 8001532:	e006      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 8001534:	bf00      	nop
 8001536:	e004      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 8001538:	bf00      	nop
 800153a:	e002      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 800153c:	bf00      	nop
 800153e:	e000      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 8001540:	bf00      	nop
		}

		token = strtok(NULL, ",");
 8001542:	4914      	ldr	r1, [pc, #80]	@ (8001594 <GPS_ParseGGA+0x200>)
 8001544:	2000      	movs	r0, #0
 8001546:	f011 fbe3 	bl	8012d10 <strtok>
 800154a:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
		field++;
 800154e:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8001552:	3301      	adds	r3, #1
 8001554:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
	while (token != NULL) {
 8001558:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800155c:	2b00      	cmp	r3, #0
 800155e:	f47f af30 	bne.w	80013c2 <GPS_ParseGGA+0x2e>
	}

	// Actualizar siempre el timestamp de la ltima trama recibida
	g_gps_data.timestamp = HAL_GetTick();
 8001562:	f002 feab 	bl	80042bc <HAL_GetTick>
 8001566:	4603      	mov	r3, r0
 8001568:	4a0b      	ldr	r2, [pc, #44]	@ (8001598 <GPS_ParseGGA+0x204>)
 800156a:	62d3      	str	r3, [r2, #44]	@ 0x2c

	// --- LGICA DE VALIDACIN MEJORADA ---
	// Comprobar si el fix es vlido (>= 1)
	if (g_gps_data.fix_quality >= 1)
 800156c:	4b0a      	ldr	r3, [pc, #40]	@ (8001598 <GPS_ParseGGA+0x204>)
 800156e:	7d1b      	ldrb	r3, [r3, #20]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d007      	beq.n	8001584 <GPS_ParseGGA+0x1f0>
	{
		// El fix es bueno. Marcamos como vlido y avisamos a las tareas.
		g_gps_data.is_valid = 1;
 8001574:	4b08      	ldr	r3, [pc, #32]	@ (8001598 <GPS_ParseGGA+0x204>)
 8001576:	2201      	movs	r2, #1
 8001578:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		gps_data_ready = 1; // Solo avisar a las tareas SI el dato es vlido!
 800157c:	4b07      	ldr	r3, [pc, #28]	@ (800159c <GPS_ParseGGA+0x208>)
 800157e:	2201      	movs	r2, #1
 8001580:	701a      	strb	r2, [r3, #0]

		// NO ponemos gps_data_ready = 1.
		// La tarea GPSTask no procesar estos datos
		// y no enviar coordenadas invlidas a la cola de navegacin.
	}
}
 8001582:	e003      	b.n	800158c <GPS_ParseGGA+0x1f8>
		g_gps_data.is_valid = 0;
 8001584:	4b04      	ldr	r3, [pc, #16]	@ (8001598 <GPS_ParseGGA+0x204>)
 8001586:	2200      	movs	r2, #0
 8001588:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 800158c:	bf00      	nop
 800158e:	3790      	adds	r7, #144	@ 0x90
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	080156a0 	.word	0x080156a0
 8001598:	20000554 	.word	0x20000554
 800159c:	20000610 	.word	0x20000610

080015a0 <GPS_ParseRMC>:
/**
 * @brief Parsea sentencia RMC (Recommended Minimum)
 * Formato: $GPRMC,hhmmss.ss,A,llll.ll,a,yyyyy.yy,a,x.x,x.x,ddmmyy,x.x,a*hh
 */
static void GPS_ParseRMC(char* sentence)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b0a4      	sub	sp, #144	@ 0x90
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
	char sentence_copy[GPS_MAX_SENTENCE_LENGTH];
	strncpy(sentence_copy, sentence, GPS_MAX_SENTENCE_LENGTH - 1);
 80015a8:	f107 0308 	add.w	r3, r7, #8
 80015ac:	227f      	movs	r2, #127	@ 0x7f
 80015ae:	6879      	ldr	r1, [r7, #4]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f011 fb9a 	bl	8012cea <strncpy>

	char* token;
	uint8_t field = 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

	token = strtok(sentence_copy, ",");
 80015bc:	f107 0308 	add.w	r3, r7, #8
 80015c0:	4971      	ldr	r1, [pc, #452]	@ (8001788 <GPS_ParseRMC+0x1e8>)
 80015c2:	4618      	mov	r0, r3
 80015c4:	f011 fba4 	bl	8012d10 <strtok>
 80015c8:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c

	while (token != NULL) {
 80015cc:	e0ce      	b.n	800176c <GPS_ParseRMC+0x1cc>
		switch (field) {
 80015ce:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80015d2:	3b01      	subs	r3, #1
 80015d4:	2b08      	cmp	r3, #8
 80015d6:	f200 80be 	bhi.w	8001756 <GPS_ParseRMC+0x1b6>
 80015da:	a201      	add	r2, pc, #4	@ (adr r2, 80015e0 <GPS_ParseRMC+0x40>)
 80015dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015e0:	08001605 	.word	0x08001605
 80015e4:	08001631 	.word	0x08001631
 80015e8:	08001655 	.word	0x08001655
 80015ec:	0800167b 	.word	0x0800167b
 80015f0:	08001691 	.word	0x08001691
 80015f4:	080016b7 	.word	0x080016b7
 80015f8:	080016cd 	.word	0x080016cd
 80015fc:	080016f3 	.word	0x080016f3
 8001600:	08001719 	.word	0x08001719
		case 1: // UTC Time
			if (strlen(token) >= 6) {
 8001604:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001608:	f7fe fe3a 	bl	8000280 <strlen>
 800160c:	4603      	mov	r3, r0
 800160e:	2b05      	cmp	r3, #5
 8001610:	f240 8090 	bls.w	8001734 <GPS_ParseRMC+0x194>
				g_gps_data.utc_time = atof(token);
 8001614:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001618:	f00f fb8e 	bl	8010d38 <atof>
 800161c:	ec53 2b10 	vmov	r2, r3, d0
 8001620:	4610      	mov	r0, r2
 8001622:	4619      	mov	r1, r3
 8001624:	f7ff fae8 	bl	8000bf8 <__aeabi_d2f>
 8001628:	4603      	mov	r3, r0
 800162a:	4a58      	ldr	r2, [pc, #352]	@ (800178c <GPS_ParseRMC+0x1ec>)
 800162c:	60d3      	str	r3, [r2, #12]
			}
			break;
 800162e:	e081      	b.n	8001734 <GPS_ParseRMC+0x194>

		case 2: // Status (A=active/valid, V=void/invalid)
			if (strlen(token) > 0) {
 8001630:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d07e      	beq.n	8001738 <GPS_ParseRMC+0x198>
				g_gps_data.is_valid = (token[0] == 'A') ? 1 : 0;
 800163a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	2b41      	cmp	r3, #65	@ 0x41
 8001642:	bf0c      	ite	eq
 8001644:	2301      	moveq	r3, #1
 8001646:	2300      	movne	r3, #0
 8001648:	b2db      	uxtb	r3, r3
 800164a:	461a      	mov	r2, r3
 800164c:	4b4f      	ldr	r3, [pc, #316]	@ (800178c <GPS_ParseRMC+0x1ec>)
 800164e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			}
			break;
 8001652:	e071      	b.n	8001738 <GPS_ParseRMC+0x198>

		case 3: // Latitude
			if (strlen(token) > 0) {
 8001654:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d06e      	beq.n	800173c <GPS_ParseRMC+0x19c>
				g_gps_data.latitude = atof(token);
 800165e:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001662:	f00f fb69 	bl	8010d38 <atof>
 8001666:	ec53 2b10 	vmov	r2, r3, d0
 800166a:	4610      	mov	r0, r2
 800166c:	4619      	mov	r1, r3
 800166e:	f7ff fac3 	bl	8000bf8 <__aeabi_d2f>
 8001672:	4603      	mov	r3, r0
 8001674:	4a45      	ldr	r2, [pc, #276]	@ (800178c <GPS_ParseRMC+0x1ec>)
 8001676:	6013      	str	r3, [r2, #0]
			}
			break;
 8001678:	e060      	b.n	800173c <GPS_ParseRMC+0x19c>

		case 4: // Latitude Direction
			if (strlen(token) > 0) {
 800167a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d05d      	beq.n	8001740 <GPS_ParseRMC+0x1a0>
				g_gps_data.lat_direction = token[0];
 8001684:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001688:	781a      	ldrb	r2, [r3, #0]
 800168a:	4b40      	ldr	r3, [pc, #256]	@ (800178c <GPS_ParseRMC+0x1ec>)
 800168c:	721a      	strb	r2, [r3, #8]
			}
			break;
 800168e:	e057      	b.n	8001740 <GPS_ParseRMC+0x1a0>

		case 5: // Longitude
			if (strlen(token) > 0) {
 8001690:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d054      	beq.n	8001744 <GPS_ParseRMC+0x1a4>
				g_gps_data.longitude = atof(token);
 800169a:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800169e:	f00f fb4b 	bl	8010d38 <atof>
 80016a2:	ec53 2b10 	vmov	r2, r3, d0
 80016a6:	4610      	mov	r0, r2
 80016a8:	4619      	mov	r1, r3
 80016aa:	f7ff faa5 	bl	8000bf8 <__aeabi_d2f>
 80016ae:	4603      	mov	r3, r0
 80016b0:	4a36      	ldr	r2, [pc, #216]	@ (800178c <GPS_ParseRMC+0x1ec>)
 80016b2:	6053      	str	r3, [r2, #4]
			}
			break;
 80016b4:	e046      	b.n	8001744 <GPS_ParseRMC+0x1a4>

		case 6: // Longitude Direction
			if (strlen(token) > 0) {
 80016b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d043      	beq.n	8001748 <GPS_ParseRMC+0x1a8>
				g_gps_data.lon_direction = token[0];
 80016c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016c4:	781a      	ldrb	r2, [r3, #0]
 80016c6:	4b31      	ldr	r3, [pc, #196]	@ (800178c <GPS_ParseRMC+0x1ec>)
 80016c8:	725a      	strb	r2, [r3, #9]
			}
			break;
 80016ca:	e03d      	b.n	8001748 <GPS_ParseRMC+0x1a8>

		case 7: // Speed over ground (knots)
			if (strlen(token) > 0) {
 80016cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d03a      	beq.n	800174c <GPS_ParseRMC+0x1ac>
				g_gps_data.speed_knots = atof(token);
 80016d6:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80016da:	f00f fb2d 	bl	8010d38 <atof>
 80016de:	ec53 2b10 	vmov	r2, r3, d0
 80016e2:	4610      	mov	r0, r2
 80016e4:	4619      	mov	r1, r3
 80016e6:	f7ff fa87 	bl	8000bf8 <__aeabi_d2f>
 80016ea:	4603      	mov	r3, r0
 80016ec:	4a27      	ldr	r2, [pc, #156]	@ (800178c <GPS_ParseRMC+0x1ec>)
 80016ee:	6213      	str	r3, [r2, #32]
			}
			break;
 80016f0:	e02c      	b.n	800174c <GPS_ParseRMC+0x1ac>

		case 8: // Course over ground (degrees)
			if (strlen(token) > 0) {
 80016f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d029      	beq.n	8001750 <GPS_ParseRMC+0x1b0>
				g_gps_data.course = atof(token);
 80016fc:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001700:	f00f fb1a 	bl	8010d38 <atof>
 8001704:	ec53 2b10 	vmov	r2, r3, d0
 8001708:	4610      	mov	r0, r2
 800170a:	4619      	mov	r1, r3
 800170c:	f7ff fa74 	bl	8000bf8 <__aeabi_d2f>
 8001710:	4603      	mov	r3, r0
 8001712:	4a1e      	ldr	r2, [pc, #120]	@ (800178c <GPS_ParseRMC+0x1ec>)
 8001714:	6253      	str	r3, [r2, #36]	@ 0x24
			}
			break;
 8001716:	e01b      	b.n	8001750 <GPS_ParseRMC+0x1b0>

		case 9: // Date (ddmmyy)
			if (strlen(token) > 0) {
 8001718:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d018      	beq.n	8001754 <GPS_ParseRMC+0x1b4>
				g_gps_data.date = atol(token);
 8001722:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001726:	f00f fb0e 	bl	8010d46 <atol>
 800172a:	4603      	mov	r3, r0
 800172c:	461a      	mov	r2, r3
 800172e:	4b17      	ldr	r3, [pc, #92]	@ (800178c <GPS_ParseRMC+0x1ec>)
 8001730:	611a      	str	r2, [r3, #16]
			}
			break;
 8001732:	e00f      	b.n	8001754 <GPS_ParseRMC+0x1b4>
			break;
 8001734:	bf00      	nop
 8001736:	e00e      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 8001738:	bf00      	nop
 800173a:	e00c      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 800173c:	bf00      	nop
 800173e:	e00a      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 8001740:	bf00      	nop
 8001742:	e008      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 8001744:	bf00      	nop
 8001746:	e006      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 8001748:	bf00      	nop
 800174a:	e004      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 800174c:	bf00      	nop
 800174e:	e002      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 8001750:	bf00      	nop
 8001752:	e000      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 8001754:	bf00      	nop
		}

		token = strtok(NULL, ",");
 8001756:	490c      	ldr	r1, [pc, #48]	@ (8001788 <GPS_ParseRMC+0x1e8>)
 8001758:	2000      	movs	r0, #0
 800175a:	f011 fad9 	bl	8012d10 <strtok>
 800175e:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
		field++;
 8001762:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8001766:	3301      	adds	r3, #1
 8001768:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
	while (token != NULL) {
 800176c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001770:	2b00      	cmp	r3, #0
 8001772:	f47f af2c 	bne.w	80015ce <GPS_ParseRMC+0x2e>
	}

	g_gps_data.timestamp = HAL_GetTick();
 8001776:	f002 fda1 	bl	80042bc <HAL_GetTick>
 800177a:	4603      	mov	r3, r0
 800177c:	4a03      	ldr	r2, [pc, #12]	@ (800178c <GPS_ParseRMC+0x1ec>)
 800177e:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 8001780:	bf00      	nop
 8001782:	3790      	adds	r7, #144	@ 0x90
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	080156a0 	.word	0x080156a0
 800178c:	20000554 	.word	0x20000554

08001790 <GPS_ConvertToDecimalDegrees>:

/**
 * @brief Convierte coordenadas NMEA a grados decimales
 */
float GPS_ConvertToDecimalDegrees(float coord, char direction)
{
 8001790:	b480      	push	{r7}
 8001792:	b087      	sub	sp, #28
 8001794:	af00      	add	r7, sp, #0
 8001796:	ed87 0a01 	vstr	s0, [r7, #4]
 800179a:	4603      	mov	r3, r0
 800179c:	70fb      	strb	r3, [r7, #3]
	int degrees = (int)(coord / 100);
 800179e:	ed97 7a01 	vldr	s14, [r7, #4]
 80017a2:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800181c <GPS_ConvertToDecimalDegrees+0x8c>
 80017a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017ae:	ee17 3a90 	vmov	r3, s15
 80017b2:	613b      	str	r3, [r7, #16]
	float minutes = coord - (degrees * 100);
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	2264      	movs	r2, #100	@ 0x64
 80017b8:	fb02 f303 	mul.w	r3, r2, r3
 80017bc:	ee07 3a90 	vmov	s15, r3
 80017c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017c4:	ed97 7a01 	vldr	s14, [r7, #4]
 80017c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017cc:	edc7 7a03 	vstr	s15, [r7, #12]
	float decimal_degrees = degrees + (minutes / 60.0f);
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	ee07 3a90 	vmov	s15, r3
 80017d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017da:	edd7 6a03 	vldr	s13, [r7, #12]
 80017de:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8001820 <GPS_ConvertToDecimalDegrees+0x90>
 80017e2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80017e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017ea:	edc7 7a05 	vstr	s15, [r7, #20]

	if (direction == 'S' || direction == 'W') {
 80017ee:	78fb      	ldrb	r3, [r7, #3]
 80017f0:	2b53      	cmp	r3, #83	@ 0x53
 80017f2:	d002      	beq.n	80017fa <GPS_ConvertToDecimalDegrees+0x6a>
 80017f4:	78fb      	ldrb	r3, [r7, #3]
 80017f6:	2b57      	cmp	r3, #87	@ 0x57
 80017f8:	d105      	bne.n	8001806 <GPS_ConvertToDecimalDegrees+0x76>
		decimal_degrees = -decimal_degrees;
 80017fa:	edd7 7a05 	vldr	s15, [r7, #20]
 80017fe:	eef1 7a67 	vneg.f32	s15, s15
 8001802:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	return decimal_degrees;
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	ee07 3a90 	vmov	s15, r3
}
 800180c:	eeb0 0a67 	vmov.f32	s0, s15
 8001810:	371c      	adds	r7, #28
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	42c80000 	.word	0x42c80000
 8001820:	42700000 	.word	0x42700000

08001824 <GPS_PrintData>:

/**
 * @brief Imprime datos GPS (usar Serial.h)
 */
void GPS_PrintData(GPS_Data_t* data)
{
 8001824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001828:	b0df      	sub	sp, #380	@ 0x17c
 800182a:	af14      	add	r7, sp, #80	@ 0x50
 800182c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001830:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001834:	6018      	str	r0, [r3, #0]
	char buffer[256];

	if (data->is_valid) {
 8001836:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800183a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001844:	2b00      	cmp	r3, #0
 8001846:	f000 80a3 	beq.w	8001990 <GPS_PrintData+0x16c>
		float lat_decimal = GPS_ConvertToDecimalDegrees(data->latitude, data->lat_direction);
 800184a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800184e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	edd3 7a00 	vldr	s15, [r3]
 8001858:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800185c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	7a1b      	ldrb	r3, [r3, #8]
 8001864:	4618      	mov	r0, r3
 8001866:	eeb0 0a67 	vmov.f32	s0, s15
 800186a:	f7ff ff91 	bl	8001790 <GPS_ConvertToDecimalDegrees>
 800186e:	ed87 0a49 	vstr	s0, [r7, #292]	@ 0x124
		float lon_decimal = GPS_ConvertToDecimalDegrees(data->longitude, data->lon_direction);
 8001872:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001876:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001880:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001884:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	7a5b      	ldrb	r3, [r3, #9]
 800188c:	4618      	mov	r0, r3
 800188e:	eeb0 0a67 	vmov.f32	s0, s15
 8001892:	f7ff ff7d 	bl	8001790 <GPS_ConvertToDecimalDegrees>
 8001896:	ed87 0a48 	vstr	s0, [r7, #288]	@ 0x120

		snprintf(buffer, sizeof(buffer),
 800189a:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 800189e:	f7fe fe5b 	bl	8000558 <__aeabi_f2d>
 80018a2:	4682      	mov	sl, r0
 80018a4:	468b      	mov	fp, r1
				"[GPS] Pos: %.6f%c, %.6f%c | Fix:%d Sats:%d Alt:%.1fm Spd:%.1fkn Crs:%.1f | Rx:%lu Ok:%lu Err:%lu\r\n",
				lat_decimal, data->lat_direction,
 80018a6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80018aa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	7a1b      	ldrb	r3, [r3, #8]
		snprintf(buffer, sizeof(buffer),
 80018b2:	461e      	mov	r6, r3
 80018b4:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 80018b8:	f7fe fe4e 	bl	8000558 <__aeabi_f2d>
 80018bc:	e9c7 0104 	strd	r0, r1, [r7, #16]
				lon_decimal, data->lon_direction,
 80018c0:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80018c4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	7a5b      	ldrb	r3, [r3, #9]
		snprintf(buffer, sizeof(buffer),
 80018cc:	61bb      	str	r3, [r7, #24]
				data->fix_quality, data->satellites,
 80018ce:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80018d2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	7d1b      	ldrb	r3, [r3, #20]
		snprintf(buffer, sizeof(buffer),
 80018da:	60fb      	str	r3, [r7, #12]
				data->fix_quality, data->satellites,
 80018dc:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80018e0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	7d5b      	ldrb	r3, [r3, #21]
		snprintf(buffer, sizeof(buffer),
 80018e8:	60bb      	str	r3, [r7, #8]
				data->altitude, data->speed_knots, data->course,
 80018ea:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80018ee:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	69db      	ldr	r3, [r3, #28]
		snprintf(buffer, sizeof(buffer),
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7fe fe2e 	bl	8000558 <__aeabi_f2d>
 80018fc:	e9c7 0100 	strd	r0, r1, [r7]
				data->altitude, data->speed_knots, data->course,
 8001900:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001904:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	6a1b      	ldr	r3, [r3, #32]
		snprintf(buffer, sizeof(buffer),
 800190c:	4618      	mov	r0, r3
 800190e:	f7fe fe23 	bl	8000558 <__aeabi_f2d>
 8001912:	4680      	mov	r8, r0
 8001914:	4689      	mov	r9, r1
				data->altitude, data->speed_knots, data->course,
 8001916:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800191a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
		snprintf(buffer, sizeof(buffer),
 8001922:	4618      	mov	r0, r3
 8001924:	f7fe fe18 	bl	8000558 <__aeabi_f2d>
 8001928:	4604      	mov	r4, r0
 800192a:	460d      	mov	r5, r1
 800192c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001930:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001938:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800193c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001944:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001948:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001950:	f107 0020 	add.w	r0, r7, #32
 8001954:	9312      	str	r3, [sp, #72]	@ 0x48
 8001956:	9211      	str	r2, [sp, #68]	@ 0x44
 8001958:	9110      	str	r1, [sp, #64]	@ 0x40
 800195a:	e9cd 450e 	strd	r4, r5, [sp, #56]	@ 0x38
 800195e:	e9cd 890c 	strd	r8, r9, [sp, #48]	@ 0x30
 8001962:	ed97 7b00 	vldr	d7, [r7]
 8001966:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800196a:	68ba      	ldr	r2, [r7, #8]
 800196c:	9208      	str	r2, [sp, #32]
 800196e:	68fa      	ldr	r2, [r7, #12]
 8001970:	9207      	str	r2, [sp, #28]
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	9306      	str	r3, [sp, #24]
 8001976:	ed97 7b04 	vldr	d7, [r7, #16]
 800197a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800197e:	9602      	str	r6, [sp, #8]
 8001980:	e9cd ab00 	strd	sl, fp, [sp]
 8001984:	4a1e      	ldr	r2, [pc, #120]	@ (8001a00 <GPS_PrintData+0x1dc>)
 8001986:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800198a:	f011 f857 	bl	8012a3c <sniprintf>
 800198e:	e02b      	b.n	80019e8 <GPS_PrintData+0x1c4>
				data->sentences_received, data->sentences_parsed, data->checksum_errors);
	} else {
		snprintf(buffer, sizeof(buffer),
				"[GPS] NO FIX | Sats:%d | Rx:%lu Ok:%lu Err:%lu | Time:%lu ms\r\n",
				data->satellites,
 8001990:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001994:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	7d5b      	ldrb	r3, [r3, #21]
		snprintf(buffer, sizeof(buffer),
 800199c:	461d      	mov	r5, r3
 800199e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80019a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019aa:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 80019ae:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80019b2:	6812      	ldr	r2, [r2, #0]
 80019b4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80019b6:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 80019ba:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 80019be:	6809      	ldr	r1, [r1, #0]
 80019c0:	6b89      	ldr	r1, [r1, #56]	@ 0x38
 80019c2:	f507 7094 	add.w	r0, r7, #296	@ 0x128
 80019c6:	f5a0 7086 	sub.w	r0, r0, #268	@ 0x10c
 80019ca:	6800      	ldr	r0, [r0, #0]
 80019cc:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 80019ce:	f107 0420 	add.w	r4, r7, #32
 80019d2:	9003      	str	r0, [sp, #12]
 80019d4:	9102      	str	r1, [sp, #8]
 80019d6:	9201      	str	r2, [sp, #4]
 80019d8:	9300      	str	r3, [sp, #0]
 80019da:	462b      	mov	r3, r5
 80019dc:	4a09      	ldr	r2, [pc, #36]	@ (8001a04 <GPS_PrintData+0x1e0>)
 80019de:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019e2:	4620      	mov	r0, r4
 80019e4:	f011 f82a 	bl	8012a3c <sniprintf>
				data->sentences_received, data->sentences_parsed, data->checksum_errors,
				data->timestamp);
	}

	Serial_PrintString(buffer);
 80019e8:	f107 0320 	add.w	r3, r7, #32
 80019ec:	4618      	mov	r0, r3
 80019ee:	f000 fe39 	bl	8002664 <Serial_PrintString>
}
 80019f2:	bf00      	nop
 80019f4:	f507 7796 	add.w	r7, r7, #300	@ 0x12c
 80019f8:	46bd      	mov	sp, r7
 80019fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80019fe:	bf00      	nop
 8001a00:	080156a4 	.word	0x080156a4
 8001a04:	08015710 	.word	0x08015710

08001a08 <GPS_UART_RxHalfCpltCallback>:
/**
 * @brief Callback de DMA Half-Complete (mitad del buffer procesada)
 * LLAMAR desde HAL_UART_RxHalfCpltCallback en stm32f4xx_it.c
 */
void GPS_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
	if (huart == gps_config.huart) {
		// En modo circular, este callback indica que se llen la primera mitad
		// No hacer nada aqu, el procesamiento se hace en GPS_ProcessData()
	}
}
 8001a10:	bf00      	nop
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <GPS_UART_RxCpltCallback>:
/**
 * @brief Callback de DMA Complete (buffer completo procesado)
 * LLAMAR desde HAL_UART_RxCpltCallback en stm32f4xx_it.c
 */
void GPS_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
	if (huart == gps_config.huart) {
		// En modo circular, este callback indica que se llen la segunda mitad
		// No hacer nada aqu, el procesamiento se hace en GPS_ProcessData()
	}
}
 8001a24:	bf00      	nop
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <GPS_UART_ErrorCallback>:

/**
 * @brief Callback de error UART
 */
void GPS_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
	if (huart == gps_config.huart) {
 8001a38:	4b06      	ldr	r3, [pc, #24]	@ (8001a54 <GPS_UART_ErrorCallback+0x24>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	687a      	ldr	r2, [r7, #4]
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d104      	bne.n	8001a4c <GPS_UART_ErrorCallback+0x1c>
		// Reiniciar DMA en caso de error
		HAL_UART_DMAStop(huart);
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f007 fd33 	bl	80094ae <HAL_UART_DMAStop>
		GPS_StartReceive();
 8001a48:	f7ff fb4c 	bl	80010e4 <GPS_StartReceive>
	}
}
 8001a4c:	bf00      	nop
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	20000928 	.word	0x20000928

08001a58 <Sensors_I2C_Init>:
#define CCS811_REG_STATUS 0x00
#define CCS811_REG_ALG_RESULT_DATA 0x02
#define CCS811_STATUS_DATA_READY (1 << 0)


HAL_StatusTypeDef Sensors_I2C_Init(Sensors_I2C_Handle_t *hsensors, I2C_HandleTypeDef *hi2c) {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b088      	sub	sp, #32
 8001a5c:	af04      	add	r7, sp, #16
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6039      	str	r1, [r7, #0]
	hsensors->hi2c = hi2c;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	683a      	ldr	r2, [r7, #0]
 8001a66:	601a      	str	r2, [r3, #0]
	uint8_t buffer[2];
	HAL_StatusTypeDef status;

	// ----- 1. Despertar MPU6050 -----
	// Escribir 0x00 en el registro PWR_MGMT_1 (0x6B)
	buffer[0] = 0x00;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	733b      	strb	r3, [r7, #12]
	status = HAL_I2C_Mem_Write(hsensors->hi2c, MPU6050_ADDR, MPU6050_REG_PWR_MGMT_1, 1, buffer, 1, 100);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6818      	ldr	r0, [r3, #0]
 8001a70:	2364      	movs	r3, #100	@ 0x64
 8001a72:	9302      	str	r3, [sp, #8]
 8001a74:	2301      	movs	r3, #1
 8001a76:	9301      	str	r3, [sp, #4]
 8001a78:	f107 030c 	add.w	r3, r7, #12
 8001a7c:	9300      	str	r3, [sp, #0]
 8001a7e:	2301      	movs	r3, #1
 8001a80:	226b      	movs	r2, #107	@ 0x6b
 8001a82:	21d0      	movs	r1, #208	@ 0xd0
 8001a84:	f003 ff40 	bl	8005908 <HAL_I2C_Mem_Write>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status; // Falla al despertar MPU6050
 8001a8c:	7bfb      	ldrb	r3, [r7, #15]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <Sensors_I2C_Init+0x3e>
 8001a92:	7bfb      	ldrb	r3, [r7, #15]
 8001a94:	e04f      	b.n	8001b36 <Sensors_I2C_Init+0xde>
	osDelay(10);
 8001a96:	200a      	movs	r0, #10
 8001a98:	f00b fdd8 	bl	800d64c <osDelay>

	// ----- 2. Iniciar CCS811 -----
	// Escribir un comando "vaco" al registro APP_START (0xF4)
	status = HAL_I2C_Master_Transmit(hsensors->hi2c, CCS811_ADDR, (uint8_t[]){CCS811_REG_APP_START}, 1, 100);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6818      	ldr	r0, [r3, #0]
 8001aa0:	23f4      	movs	r3, #244	@ 0xf4
 8001aa2:	723b      	strb	r3, [r7, #8]
 8001aa4:	f107 0208 	add.w	r2, r7, #8
 8001aa8:	2364      	movs	r3, #100	@ 0x64
 8001aaa:	9300      	str	r3, [sp, #0]
 8001aac:	2301      	movs	r3, #1
 8001aae:	21b6      	movs	r1, #182	@ 0xb6
 8001ab0:	f003 fbfa 	bl	80052a8 <HAL_I2C_Master_Transmit>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status; // Falla al iniciar CCS811
 8001ab8:	7bfb      	ldrb	r3, [r7, #15]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <Sensors_I2C_Init+0x6a>
 8001abe:	7bfb      	ldrb	r3, [r7, #15]
 8001ac0:	e039      	b.n	8001b36 <Sensors_I2C_Init+0xde>
	osDelay(100); // El CCS811 necesita tiempo para arrancar
 8001ac2:	2064      	movs	r0, #100	@ 0x64
 8001ac4:	f00b fdc2 	bl	800d64c <osDelay>

	// ----- 3. Configurar HDC1080 -----
	// Configurar para adquirir Temp y Humedad en 14 bits
	// Escribir 0x1000 en el registro de Configuracin (0x02)
	buffer[0] = 0x10;
 8001ac8:	2310      	movs	r3, #16
 8001aca:	733b      	strb	r3, [r7, #12]
	buffer[1] = 0x00;
 8001acc:	2300      	movs	r3, #0
 8001ace:	737b      	strb	r3, [r7, #13]
	status = HAL_I2C_Mem_Write(hsensors->hi2c, HDC1080_ADDR, HDC1080_REG_CONFIG, 1, buffer, 2, 100);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6818      	ldr	r0, [r3, #0]
 8001ad4:	2364      	movs	r3, #100	@ 0x64
 8001ad6:	9302      	str	r3, [sp, #8]
 8001ad8:	2302      	movs	r3, #2
 8001ada:	9301      	str	r3, [sp, #4]
 8001adc:	f107 030c 	add.w	r3, r7, #12
 8001ae0:	9300      	str	r3, [sp, #0]
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	2202      	movs	r2, #2
 8001ae6:	2180      	movs	r1, #128	@ 0x80
 8001ae8:	f003 ff0e 	bl	8005908 <HAL_I2C_Mem_Write>
 8001aec:	4603      	mov	r3, r0
 8001aee:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status; // Falla al configurar HDC1080
 8001af0:	7bfb      	ldrb	r3, [r7, #15]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <Sensors_I2C_Init+0xa2>
 8001af6:	7bfb      	ldrb	r3, [r7, #15]
 8001af8:	e01d      	b.n	8001b36 <Sensors_I2C_Init+0xde>
	osDelay(20); // Tiempo de configuracin
 8001afa:	2014      	movs	r0, #20
 8001afc:	f00b fda6 	bl	800d64c <osDelay>

	// ----- 4. Activar LTR390 -----
	// Poner en modo ALS (Ambient Light Sensor)
	// Escribir 0x02 en el registro MAIN_CTRL (0x00)
	buffer[0] = 0x02; // 0x02 = (Bit 1: Enable = 1, Bit 3: Mode = 0 (ALS))
 8001b00:	2302      	movs	r3, #2
 8001b02:	733b      	strb	r3, [r7, #12]
	status = HAL_I2C_Mem_Write(hsensors->hi2c, LTR390_ADDR, LTR390_REG_MAIN_CTRL, 1, buffer, 1, 100);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6818      	ldr	r0, [r3, #0]
 8001b08:	2364      	movs	r3, #100	@ 0x64
 8001b0a:	9302      	str	r3, [sp, #8]
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	9301      	str	r3, [sp, #4]
 8001b10:	f107 030c 	add.w	r3, r7, #12
 8001b14:	9300      	str	r3, [sp, #0]
 8001b16:	2301      	movs	r3, #1
 8001b18:	2200      	movs	r2, #0
 8001b1a:	21a6      	movs	r1, #166	@ 0xa6
 8001b1c:	f003 fef4 	bl	8005908 <HAL_I2C_Mem_Write>
 8001b20:	4603      	mov	r3, r0
 8001b22:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status; // Falla al activar LTR390
 8001b24:	7bfb      	ldrb	r3, [r7, #15]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <Sensors_I2C_Init+0xd6>
 8001b2a:	7bfb      	ldrb	r3, [r7, #15]
 8001b2c:	e003      	b.n	8001b36 <Sensors_I2C_Init+0xde>
	osDelay(10);
 8001b2e:	200a      	movs	r0, #10
 8001b30:	f00b fd8c 	bl	800d64c <osDelay>

	return HAL_OK;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3710      	adds	r7, #16
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <CCS811_Read>:

// ---------------- CCS811 -----------------
HAL_StatusTypeDef CCS811_Read(Sensors_I2C_Handle_t *hsensors) {
 8001b3e:	b580      	push	{r7, lr}
 8001b40:	b08a      	sub	sp, #40	@ 0x28
 8001b42:	af04      	add	r7, sp, #16
 8001b44:	6078      	str	r0, [r7, #4]
    uint8_t buffer[8];
    HAL_StatusTypeDef status;

    // 1. Leer el registro de STATUS (0x00) para ver si hay datos listos
    status = HAL_I2C_Mem_Read(hsensors->hi2c, CCS811_ADDR, CCS811_REG_STATUS, 1, buffer, 1, 100);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6818      	ldr	r0, [r3, #0]
 8001b4a:	2364      	movs	r3, #100	@ 0x64
 8001b4c:	9302      	str	r3, [sp, #8]
 8001b4e:	2301      	movs	r3, #1
 8001b50:	9301      	str	r3, [sp, #4]
 8001b52:	f107 030c 	add.w	r3, r7, #12
 8001b56:	9300      	str	r3, [sp, #0]
 8001b58:	2301      	movs	r3, #1
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	21b6      	movs	r1, #182	@ 0xb6
 8001b5e:	f003 ffcd 	bl	8005afc <HAL_I2C_Mem_Read>
 8001b62:	4603      	mov	r3, r0
 8001b64:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) {
 8001b66:	7dfb      	ldrb	r3, [r7, #23]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <CCS811_Read+0x32>
        return status; // Falla al leer el status
 8001b6c:	7dfb      	ldrb	r3, [r7, #23]
 8001b6e:	e030      	b.n	8001bd2 <CCS811_Read+0x94>

    // 2. Comprobar el bit DATA_READY
    //    Si no est listo, simplemente salimos sin actualizar los valores.
    //    Los valores antiguos (ej. 65021) se seguirn mostrando
    //    hasta que el sensor reporte datos nuevos.
    if (buffer[0] & CCS811_STATUS_DATA_READY)
 8001b70:	7b3b      	ldrb	r3, [r7, #12]
 8001b72:	f003 0301 	and.w	r3, r3, #1
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d02a      	beq.n	8001bd0 <CCS811_Read+0x92>
    {
        // 3. Datos listos! Leer los 8 bytes del registro de resultados (0x02)
        status = HAL_I2C_Mem_Read(hsensors->hi2c, CCS811_ADDR, CCS811_REG_ALG_RESULT_DATA, 1, buffer, 8, 100);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6818      	ldr	r0, [r3, #0]
 8001b7e:	2364      	movs	r3, #100	@ 0x64
 8001b80:	9302      	str	r3, [sp, #8]
 8001b82:	2308      	movs	r3, #8
 8001b84:	9301      	str	r3, [sp, #4]
 8001b86:	f107 030c 	add.w	r3, r7, #12
 8001b8a:	9300      	str	r3, [sp, #0]
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	2202      	movs	r2, #2
 8001b90:	21b6      	movs	r1, #182	@ 0xb6
 8001b92:	f003 ffb3 	bl	8005afc <HAL_I2C_Mem_Read>
 8001b96:	4603      	mov	r3, r0
 8001b98:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK) {
 8001b9a:	7dfb      	ldrb	r3, [r7, #23]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d115      	bne.n	8001bcc <CCS811_Read+0x8e>
            // Actualizar los valores solo si la lectura fue exitosa
            hsensors->data.eco2 = (buffer[0] << 8) | buffer[1];
 8001ba0:	7b3b      	ldrb	r3, [r7, #12]
 8001ba2:	b21b      	sxth	r3, r3
 8001ba4:	021b      	lsls	r3, r3, #8
 8001ba6:	b21a      	sxth	r2, r3
 8001ba8:	7b7b      	ldrb	r3, [r7, #13]
 8001baa:	b21b      	sxth	r3, r3
 8001bac:	4313      	orrs	r3, r2
 8001bae:	b21b      	sxth	r3, r3
 8001bb0:	b29a      	uxth	r2, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	819a      	strh	r2, [r3, #12]
            hsensors->data.tvoc = (buffer[2] << 8) | buffer[3];
 8001bb6:	7bbb      	ldrb	r3, [r7, #14]
 8001bb8:	b21b      	sxth	r3, r3
 8001bba:	021b      	lsls	r3, r3, #8
 8001bbc:	b21a      	sxth	r2, r3
 8001bbe:	7bfb      	ldrb	r3, [r7, #15]
 8001bc0:	b21b      	sxth	r3, r3
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	b21b      	sxth	r3, r3
 8001bc6:	b29a      	uxth	r2, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	81da      	strh	r2, [r3, #14]
        }
        return status;
 8001bcc:	7dfb      	ldrb	r3, [r7, #23]
 8001bce:	e000      	b.n	8001bd2 <CCS811_Read+0x94>
    }

    // Si llegamos aqu, no haba datos listos (DATA_READY == 0)
    // Devolvemos HAL_OK porque no hubo un error de I2C,
    // simplemente no haba datos nuevos.
    return HAL_OK;
 8001bd0:	2300      	movs	r3, #0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3718      	adds	r7, #24
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
	...

08001bdc <MPU6050_Read>:

// ---------------- MPU6050 -----------------
HAL_StatusTypeDef MPU6050_Read(Sensors_I2C_Handle_t *hsensors) {
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08a      	sub	sp, #40	@ 0x28
 8001be0:	af04      	add	r7, sp, #16
 8001be2:	6078      	str	r0, [r7, #4]
	uint8_t buffer[14];
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(hsensors->hi2c, MPU6050_ADDR, 0x3B, 1, buffer, 14, 100);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6818      	ldr	r0, [r3, #0]
 8001be8:	2364      	movs	r3, #100	@ 0x64
 8001bea:	9302      	str	r3, [sp, #8]
 8001bec:	230e      	movs	r3, #14
 8001bee:	9301      	str	r3, [sp, #4]
 8001bf0:	f107 0308 	add.w	r3, r7, #8
 8001bf4:	9300      	str	r3, [sp, #0]
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	223b      	movs	r2, #59	@ 0x3b
 8001bfa:	21d0      	movs	r1, #208	@ 0xd0
 8001bfc:	f003 ff7e 	bl	8005afc <HAL_I2C_Mem_Read>
 8001c00:	4603      	mov	r3, r0
 8001c02:	75fb      	strb	r3, [r7, #23]
	if (status == HAL_OK) {
 8001c04:	7dfb      	ldrb	r3, [r7, #23]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d171      	bne.n	8001cee <MPU6050_Read+0x112>
		hsensors->data.accel[0] = (int16_t)((buffer[0] << 8) | buffer[1]) / 16384.0f;
 8001c0a:	7a3b      	ldrb	r3, [r7, #8]
 8001c0c:	b21b      	sxth	r3, r3
 8001c0e:	021b      	lsls	r3, r3, #8
 8001c10:	b21a      	sxth	r2, r3
 8001c12:	7a7b      	ldrb	r3, [r7, #9]
 8001c14:	b21b      	sxth	r3, r3
 8001c16:	4313      	orrs	r3, r2
 8001c18:	b21b      	sxth	r3, r3
 8001c1a:	ee07 3a90 	vmov	s15, r3
 8001c1e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c22:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8001cf8 <MPU6050_Read+0x11c>
 8001c26:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	edc3 7a04 	vstr	s15, [r3, #16]
		hsensors->data.accel[1] = (int16_t)((buffer[2] << 8) | buffer[3]) / 16384.0f;
 8001c30:	7abb      	ldrb	r3, [r7, #10]
 8001c32:	b21b      	sxth	r3, r3
 8001c34:	021b      	lsls	r3, r3, #8
 8001c36:	b21a      	sxth	r2, r3
 8001c38:	7afb      	ldrb	r3, [r7, #11]
 8001c3a:	b21b      	sxth	r3, r3
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	b21b      	sxth	r3, r3
 8001c40:	ee07 3a90 	vmov	s15, r3
 8001c44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c48:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8001cf8 <MPU6050_Read+0x11c>
 8001c4c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	edc3 7a05 	vstr	s15, [r3, #20]
		hsensors->data.accel[2] = (int16_t)((buffer[4] << 8) | buffer[5]) / 16384.0f;
 8001c56:	7b3b      	ldrb	r3, [r7, #12]
 8001c58:	b21b      	sxth	r3, r3
 8001c5a:	021b      	lsls	r3, r3, #8
 8001c5c:	b21a      	sxth	r2, r3
 8001c5e:	7b7b      	ldrb	r3, [r7, #13]
 8001c60:	b21b      	sxth	r3, r3
 8001c62:	4313      	orrs	r3, r2
 8001c64:	b21b      	sxth	r3, r3
 8001c66:	ee07 3a90 	vmov	s15, r3
 8001c6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c6e:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001cf8 <MPU6050_Read+0x11c>
 8001c72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	edc3 7a06 	vstr	s15, [r3, #24]
		hsensors->data.gyro[0]  = (int16_t)((buffer[8] << 8) | buffer[9]) / 131.0f;
 8001c7c:	7c3b      	ldrb	r3, [r7, #16]
 8001c7e:	b21b      	sxth	r3, r3
 8001c80:	021b      	lsls	r3, r3, #8
 8001c82:	b21a      	sxth	r2, r3
 8001c84:	7c7b      	ldrb	r3, [r7, #17]
 8001c86:	b21b      	sxth	r3, r3
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	b21b      	sxth	r3, r3
 8001c8c:	ee07 3a90 	vmov	s15, r3
 8001c90:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c94:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8001cfc <MPU6050_Read+0x120>
 8001c98:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	edc3 7a07 	vstr	s15, [r3, #28]
		hsensors->data.gyro[1]  = (int16_t)((buffer[10] << 8) | buffer[11]) / 131.0f;
 8001ca2:	7cbb      	ldrb	r3, [r7, #18]
 8001ca4:	b21b      	sxth	r3, r3
 8001ca6:	021b      	lsls	r3, r3, #8
 8001ca8:	b21a      	sxth	r2, r3
 8001caa:	7cfb      	ldrb	r3, [r7, #19]
 8001cac:	b21b      	sxth	r3, r3
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	b21b      	sxth	r3, r3
 8001cb2:	ee07 3a90 	vmov	s15, r3
 8001cb6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cba:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8001cfc <MPU6050_Read+0x120>
 8001cbe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	edc3 7a08 	vstr	s15, [r3, #32]
		hsensors->data.gyro[2]  = (int16_t)((buffer[12] << 8) | buffer[13]) / 131.0f;
 8001cc8:	7d3b      	ldrb	r3, [r7, #20]
 8001cca:	b21b      	sxth	r3, r3
 8001ccc:	021b      	lsls	r3, r3, #8
 8001cce:	b21a      	sxth	r2, r3
 8001cd0:	7d7b      	ldrb	r3, [r7, #21]
 8001cd2:	b21b      	sxth	r3, r3
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	b21b      	sxth	r3, r3
 8001cd8:	ee07 3a90 	vmov	s15, r3
 8001cdc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ce0:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8001cfc <MPU6050_Read+0x120>
 8001ce4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	}
	return status;
 8001cee:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3718      	adds	r7, #24
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	46800000 	.word	0x46800000
 8001cfc:	43030000 	.word	0x43030000

08001d00 <HDC1080_Read>:

// ---------------- HDC1080 -----------------
HAL_StatusTypeDef HDC1080_Read(Sensors_I2C_Handle_t *hsensors) {
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b088      	sub	sp, #32
 8001d04:	af02      	add	r7, sp, #8
 8001d06:	6078      	str	r0, [r7, #4]
	uint8_t buffer[4];
	HAL_StatusTypeDef status;

	// 1. Apuntar al registro de temperatura (0x00)
	buffer[0] = 0x00;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	733b      	strb	r3, [r7, #12]
	status = HAL_I2C_Master_Transmit(hsensors->hi2c, HDC1080_ADDR, buffer, 1, 100);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6818      	ldr	r0, [r3, #0]
 8001d10:	f107 020c 	add.w	r2, r7, #12
 8001d14:	2364      	movs	r3, #100	@ 0x64
 8001d16:	9300      	str	r3, [sp, #0]
 8001d18:	2301      	movs	r3, #1
 8001d1a:	2180      	movs	r1, #128	@ 0x80
 8001d1c:	f003 fac4 	bl	80052a8 <HAL_I2C_Master_Transmit>
 8001d20:	4603      	mov	r3, r0
 8001d22:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) {
 8001d24:	7dfb      	ldrb	r3, [r7, #23]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <HDC1080_Read+0x2e>
		return status;
 8001d2a:	7dfb      	ldrb	r3, [r7, #23]
 8001d2c:	e048      	b.n	8001dc0 <HDC1080_Read+0xc0>
	}

	// 2. Esperar el tiempo de conversin (aprox 15ms para T+H)
	osDelay(20);
 8001d2e:	2014      	movs	r0, #20
 8001d30:	f00b fc8c 	bl	800d64c <osDelay>

	// 3. Leer los 4 bytes (Temp MSB, Temp LSB, Hum MSB, Hum LSB)
	status = HAL_I2C_Master_Receive(hsensors->hi2c, HDC1080_ADDR, buffer, 4, 100);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6818      	ldr	r0, [r3, #0]
 8001d38:	f107 020c 	add.w	r2, r7, #12
 8001d3c:	2364      	movs	r3, #100	@ 0x64
 8001d3e:	9300      	str	r3, [sp, #0]
 8001d40:	2304      	movs	r3, #4
 8001d42:	2180      	movs	r1, #128	@ 0x80
 8001d44:	f003 fbae 	bl	80054a4 <HAL_I2C_Master_Receive>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	75fb      	strb	r3, [r7, #23]
	if (status == HAL_OK) {
 8001d4c:	7dfb      	ldrb	r3, [r7, #23]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d135      	bne.n	8001dbe <HDC1080_Read+0xbe>
		uint16_t raw_temp = (buffer[0] << 8) | buffer[1];
 8001d52:	7b3b      	ldrb	r3, [r7, #12]
 8001d54:	b21b      	sxth	r3, r3
 8001d56:	021b      	lsls	r3, r3, #8
 8001d58:	b21a      	sxth	r2, r3
 8001d5a:	7b7b      	ldrb	r3, [r7, #13]
 8001d5c:	b21b      	sxth	r3, r3
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	b21b      	sxth	r3, r3
 8001d62:	82bb      	strh	r3, [r7, #20]
		uint16_t raw_hum  = (buffer[2] << 8) | buffer[3];
 8001d64:	7bbb      	ldrb	r3, [r7, #14]
 8001d66:	b21b      	sxth	r3, r3
 8001d68:	021b      	lsls	r3, r3, #8
 8001d6a:	b21a      	sxth	r2, r3
 8001d6c:	7bfb      	ldrb	r3, [r7, #15]
 8001d6e:	b21b      	sxth	r3, r3
 8001d70:	4313      	orrs	r3, r2
 8001d72:	b21b      	sxth	r3, r3
 8001d74:	827b      	strh	r3, [r7, #18]

		hsensors->data.temperature = ((raw_temp / 65536.0f) * 165.0f) - 40.0f;
 8001d76:	8abb      	ldrh	r3, [r7, #20]
 8001d78:	ee07 3a90 	vmov	s15, r3
 8001d7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d80:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001dc8 <HDC1080_Read+0xc8>
 8001d84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d88:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001dcc <HDC1080_Read+0xcc>
 8001d8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d90:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001dd0 <HDC1080_Read+0xd0>
 8001d94:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	edc3 7a01 	vstr	s15, [r3, #4]
		hsensors->data.humidity    = (raw_hum / 65536.0f) * 100.0f;
 8001d9e:	8a7b      	ldrh	r3, [r7, #18]
 8001da0:	ee07 3a90 	vmov	s15, r3
 8001da4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001da8:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001dc8 <HDC1080_Read+0xc8>
 8001dac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001db0:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001dd4 <HDC1080_Read+0xd4>
 8001db4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	edc3 7a02 	vstr	s15, [r3, #8]
	}
	return status;
 8001dbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3718      	adds	r7, #24
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	47800000 	.word	0x47800000
 8001dcc:	43250000 	.word	0x43250000
 8001dd0:	42200000 	.word	0x42200000
 8001dd4:	42c80000 	.word	0x42c80000

08001dd8 <LTR390_Read>:
		hsensors->data.light = raw_light * 0.6f; // factor de conversin estimado
	}
	return status;
}*/

HAL_StatusTypeDef LTR390_Read(Sensors_I2C_Handle_t *hsensors) {
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b08a      	sub	sp, #40	@ 0x28
 8001ddc:	af04      	add	r7, sp, #16
 8001dde:	6078      	str	r0, [r7, #4]
	extern uint32_t raw_light_debug; // Declara que usar la variable global
	uint8_t buffer[3];
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(hsensors->hi2c, LTR390_ADDR, 0x0D, 1, buffer, 3, 100);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6818      	ldr	r0, [r3, #0]
 8001de4:	2364      	movs	r3, #100	@ 0x64
 8001de6:	9302      	str	r3, [sp, #8]
 8001de8:	2303      	movs	r3, #3
 8001dea:	9301      	str	r3, [sp, #4]
 8001dec:	f107 030c 	add.w	r3, r7, #12
 8001df0:	9300      	str	r3, [sp, #0]
 8001df2:	2301      	movs	r3, #1
 8001df4:	220d      	movs	r2, #13
 8001df6:	21a6      	movs	r1, #166	@ 0xa6
 8001df8:	f003 fe80 	bl	8005afc <HAL_I2C_Mem_Read>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	75fb      	strb	r3, [r7, #23]
	if (status == HAL_OK) {
 8001e00:	7dfb      	ldrb	r3, [r7, #23]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d117      	bne.n	8001e36 <LTR390_Read+0x5e>
		uint32_t raw_light = (buffer[2] << 16) | (buffer[1] << 8) | buffer[0];
 8001e06:	7bbb      	ldrb	r3, [r7, #14]
 8001e08:	041a      	lsls	r2, r3, #16
 8001e0a:	7b7b      	ldrb	r3, [r7, #13]
 8001e0c:	021b      	lsls	r3, r3, #8
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	7b3a      	ldrb	r2, [r7, #12]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	613b      	str	r3, [r7, #16]
		raw_light_debug = raw_light; // <- AADE ESTA LNEA
 8001e16:	4a0c      	ldr	r2, [pc, #48]	@ (8001e48 <LTR390_Read+0x70>)
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	6013      	str	r3, [r2, #0]
		hsensors->data.light = raw_light * 0.6f; // factor de conversin estimado
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	ee07 3a90 	vmov	s15, r3
 8001e22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e26:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001e4c <LTR390_Read+0x74>
 8001e2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
 8001e34:	e002      	b.n	8001e3c <LTR390_Read+0x64>
	} else {
		raw_light_debug = 999999; // Error
 8001e36:	4b04      	ldr	r3, [pc, #16]	@ (8001e48 <LTR390_Read+0x70>)
 8001e38:	4a05      	ldr	r2, [pc, #20]	@ (8001e50 <LTR390_Read+0x78>)
 8001e3a:	601a      	str	r2, [r3, #0]
	}
	return status;
 8001e3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3718      	adds	r7, #24
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	20000854 	.word	0x20000854
 8001e4c:	3f19999a 	.word	0x3f19999a
 8001e50:	000f423f 	.word	0x000f423f

08001e54 <CCS811_WriteEnvData>:
 * @param temp: Temperatura en C
 * @param hum: Humedad relativa en %
 * @return HAL_StatusTypeDef
 */
HAL_StatusTypeDef CCS811_WriteEnvData(Sensors_I2C_Handle_t *hsensors, float temp, float hum)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b08a      	sub	sp, #40	@ 0x28
 8001e58:	af04      	add	r7, sp, #16
 8001e5a:	60f8      	str	r0, [r7, #12]
 8001e5c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001e60:	edc7 0a01 	vstr	s1, [r7, #4]

	// El sensor CCS811 espera los datos en un formato especfico.
	// Humedad: (humedad * 512)
	// Temperatura: ((temperatura + 25) * 512)

	uint16_t hum_data = (uint16_t)(hum * 512.0f);
 8001e64:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e68:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001ee0 <CCS811_WriteEnvData+0x8c>
 8001e6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e74:	ee17 3a90 	vmov	r3, s15
 8001e78:	82fb      	strh	r3, [r7, #22]
	uint16_t temp_data = (uint16_t)((temp + 25.0f) * 512.0f);
 8001e7a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e7e:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8001e82:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e86:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001ee0 <CCS811_WriteEnvData+0x8c>
 8001e8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e92:	ee17 3a90 	vmov	r3, s15
 8001e96:	82bb      	strh	r3, [r7, #20]

	// Formato: [HUM_MSB, HUM_LSB, TEMP_MSB, TEMP_LSB]
	buffer[0] = (hum_data >> 8) & 0xFF;
 8001e98:	8afb      	ldrh	r3, [r7, #22]
 8001e9a:	0a1b      	lsrs	r3, r3, #8
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	743b      	strb	r3, [r7, #16]
	buffer[1] = hum_data & 0xFF;
 8001ea2:	8afb      	ldrh	r3, [r7, #22]
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	747b      	strb	r3, [r7, #17]
	buffer[2] = (temp_data >> 8) & 0xFF;
 8001ea8:	8abb      	ldrh	r3, [r7, #20]
 8001eaa:	0a1b      	lsrs	r3, r3, #8
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	74bb      	strb	r3, [r7, #18]
	buffer[3] = temp_data & 0xFF;
 8001eb2:	8abb      	ldrh	r3, [r7, #20]
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	74fb      	strb	r3, [r7, #19]

	// Escribir los 4 bytes en el registro ENV_DATA (0x05)
	return HAL_I2C_Mem_Write(hsensors->hi2c, CCS811_ADDR, CCS811_REG_ENV_DATA, 1, buffer, 4, 100);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6818      	ldr	r0, [r3, #0]
 8001ebc:	2364      	movs	r3, #100	@ 0x64
 8001ebe:	9302      	str	r3, [sp, #8]
 8001ec0:	2304      	movs	r3, #4
 8001ec2:	9301      	str	r3, [sp, #4]
 8001ec4:	f107 0310 	add.w	r3, r7, #16
 8001ec8:	9300      	str	r3, [sp, #0]
 8001eca:	2301      	movs	r3, #1
 8001ecc:	2205      	movs	r2, #5
 8001ece:	21b6      	movs	r1, #182	@ 0xb6
 8001ed0:	f003 fd1a 	bl	8005908 <HAL_I2C_Mem_Write>
 8001ed4:	4603      	mov	r3, r0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3718      	adds	r7, #24
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	44000000 	.word	0x44000000

08001ee4 <delay_us>:
/**
 * @brief Genera un delay preciso en microsegundos usando el DWT.
 * (Asegrate de habilitar el DWT en main.c)
 */
static void delay_us(uint32_t us)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b086      	sub	sp, #24
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
    uint32_t start_tick = DWT->CYCCNT;
 8001eec:	4b0e      	ldr	r3, [pc, #56]	@ (8001f28 <delay_us+0x44>)
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	617b      	str	r3, [r7, #20]
    uint32_t ticks_por_us = (HAL_RCC_GetHCLKFreq() / 1000000); // ej. 100MHz / 1M = 100 ticks/us
 8001ef2:	f005 f95d 	bl	80071b0 <HAL_RCC_GetHCLKFreq>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	4a0c      	ldr	r2, [pc, #48]	@ (8001f2c <delay_us+0x48>)
 8001efa:	fba2 2303 	umull	r2, r3, r2, r3
 8001efe:	0c9b      	lsrs	r3, r3, #18
 8001f00:	613b      	str	r3, [r7, #16]
    uint32_t delay_ticks = us * ticks_por_us;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	693a      	ldr	r2, [r7, #16]
 8001f06:	fb02 f303 	mul.w	r3, r2, r3
 8001f0a:	60fb      	str	r3, [r7, #12]

    while ((DWT->CYCCNT - start_tick) < delay_ticks);
 8001f0c:	bf00      	nop
 8001f0e:	4b06      	ldr	r3, [pc, #24]	@ (8001f28 <delay_us+0x44>)
 8001f10:	685a      	ldr	r2, [r3, #4]
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d8f8      	bhi.n	8001f0e <delay_us+0x2a>
}
 8001f1c:	bf00      	nop
 8001f1e:	bf00      	nop
 8001f20:	3718      	adds	r7, #24
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	e0001000 	.word	0xe0001000
 8001f2c:	431bde83 	.word	0x431bde83

08001f30 <HCSR04_Init>:


/**
 * @brief Inicializa el sensor HC-SR04
 */
void HCSR04_Init(HCSR04_Config_t* config) {
 8001f30:	b5b0      	push	{r4, r5, r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
	hcsr04_conf = *config;
 8001f38:	4a12      	ldr	r2, [pc, #72]	@ (8001f84 <HCSR04_Init+0x54>)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4614      	mov	r4, r2
 8001f3e:	461d      	mov	r5, r3
 8001f40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f44:	682b      	ldr	r3, [r5, #0]
 8001f46:	6023      	str	r3, [r4, #0]

	// Iniciar el timer y sus interrupciones
	HAL_TIM_Base_Start(hcsr04_conf.htim);             // Inicia el contador
 8001f48:	4b0e      	ldr	r3, [pc, #56]	@ (8001f84 <HCSR04_Init+0x54>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f005 fcf3 	bl	8007938 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(hcsr04_conf.htim);         // Habilita la interrupcin de overflow
 8001f52:	4b0c      	ldr	r3, [pc, #48]	@ (8001f84 <HCSR04_Init+0x54>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4618      	mov	r0, r3
 8001f58:	f005 fd48 	bl	80079ec <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(hcsr04_conf.htim, hcsr04_conf.tim_channel); // Habilita la interrupcin de Input Capture
 8001f5c:	4b09      	ldr	r3, [pc, #36]	@ (8001f84 <HCSR04_Init+0x54>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a08      	ldr	r2, [pc, #32]	@ (8001f84 <HCSR04_Init+0x54>)
 8001f62:	6852      	ldr	r2, [r2, #4]
 8001f64:	4611      	mov	r1, r2
 8001f66:	4618      	mov	r0, r3
 8001f68:	f005 ff06 	bl	8007d78 <HAL_TIM_IC_Start_IT>

	// Inicializar pin TRIG en LOW
	HAL_GPIO_WritePin(hcsr04_conf.trig_port, hcsr04_conf.trig_pin, GPIO_PIN_RESET);
 8001f6c:	4b05      	ldr	r3, [pc, #20]	@ (8001f84 <HCSR04_Init+0x54>)
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	4a04      	ldr	r2, [pc, #16]	@ (8001f84 <HCSR04_Init+0x54>)
 8001f72:	8991      	ldrh	r1, [r2, #12]
 8001f74:	2200      	movs	r2, #0
 8001f76:	4618      	mov	r0, r3
 8001f78:	f003 f838 	bl	8004fec <HAL_GPIO_WritePin>
}
 8001f7c:	bf00      	nop
 8001f7e:	3708      	adds	r7, #8
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bdb0      	pop	{r4, r5, r7, pc}
 8001f84:	20000614 	.word	0x20000614

08001f88 <HCSR04_ReadDistance>:


/**
 * @brief Lee la distancia del sensor (Funcin de Tarea)
 */
HAL_StatusTypeDef HCSR04_ReadDistance(HCSR04_Data_t* data) {
 8001f88:	b5b0      	push	{r4, r5, r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]

    // --- 1. Resetear estado ---
    // Usamos una seccin crtica para asegurarnos de que una interrupcin
    // no ocurra mientras reseteamos las variables.
	taskENTER_CRITICAL();
 8001f90:	f00e fbc2 	bl	8010718 <vPortEnterCritical>
	capture_index = 0;     // Esperando el flanco ascendente
 8001f94:	4b7c      	ldr	r3, [pc, #496]	@ (8002188 <HCSR04_ReadDistance+0x200>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	701a      	strb	r2, [r3, #0]
	timer_overflows = 0;   // Reseteamos el contador de overflows
 8001f9a:	4b7c      	ldr	r3, [pc, #496]	@ (800218c <HCSR04_ReadDistance+0x204>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]
	taskEXIT_CRITICAL();
 8001fa0:	f00e fbec 	bl	801077c <vPortExitCritical>

	// Asegurar que empezamos en flanco ascendente
	__HAL_TIM_SET_CAPTUREPOLARITY(hcsr04_conf.htim, hcsr04_conf.tim_channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8001fa4:	4b7a      	ldr	r3, [pc, #488]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d10a      	bne.n	8001fc2 <HCSR04_ReadDistance+0x3a>
 8001fac:	4b78      	ldr	r3, [pc, #480]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	6a1a      	ldr	r2, [r3, #32]
 8001fb4:	4b76      	ldr	r3, [pc, #472]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f022 020a 	bic.w	r2, r2, #10
 8001fbe:	621a      	str	r2, [r3, #32]
 8001fc0:	e027      	b.n	8002012 <HCSR04_ReadDistance+0x8a>
 8001fc2:	4b73      	ldr	r3, [pc, #460]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	2b04      	cmp	r3, #4
 8001fc8:	d10a      	bne.n	8001fe0 <HCSR04_ReadDistance+0x58>
 8001fca:	4b71      	ldr	r3, [pc, #452]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	6a1b      	ldr	r3, [r3, #32]
 8001fd2:	4a6f      	ldr	r2, [pc, #444]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fd4:	6812      	ldr	r2, [r2, #0]
 8001fd6:	6812      	ldr	r2, [r2, #0]
 8001fd8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8001fdc:	6213      	str	r3, [r2, #32]
 8001fde:	e018      	b.n	8002012 <HCSR04_ReadDistance+0x8a>
 8001fe0:	4b6b      	ldr	r3, [pc, #428]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	2b08      	cmp	r3, #8
 8001fe6:	d10a      	bne.n	8001ffe <HCSR04_ReadDistance+0x76>
 8001fe8:	4b69      	ldr	r3, [pc, #420]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	6a1b      	ldr	r3, [r3, #32]
 8001ff0:	4a67      	ldr	r2, [pc, #412]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001ff2:	6812      	ldr	r2, [r2, #0]
 8001ff4:	6812      	ldr	r2, [r2, #0]
 8001ff6:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8001ffa:	6213      	str	r3, [r2, #32]
 8001ffc:	e009      	b.n	8002012 <HCSR04_ReadDistance+0x8a>
 8001ffe:	4b64      	ldr	r3, [pc, #400]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	6a1b      	ldr	r3, [r3, #32]
 8002006:	4a62      	ldr	r2, [pc, #392]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002008:	6812      	ldr	r2, [r2, #0]
 800200a:	6812      	ldr	r2, [r2, #0]
 800200c:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8002010:	6213      	str	r3, [r2, #32]
 8002012:	4b5f      	ldr	r3, [pc, #380]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d108      	bne.n	800202c <HCSR04_ReadDistance+0xa4>
 800201a:	4b5d      	ldr	r3, [pc, #372]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	4b5b      	ldr	r3, [pc, #364]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	6a12      	ldr	r2, [r2, #32]
 8002028:	621a      	str	r2, [r3, #32]
 800202a:	e021      	b.n	8002070 <HCSR04_ReadDistance+0xe8>
 800202c:	4b58      	ldr	r3, [pc, #352]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	2b04      	cmp	r3, #4
 8002032:	d108      	bne.n	8002046 <HCSR04_ReadDistance+0xbe>
 8002034:	4b56      	ldr	r3, [pc, #344]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a55      	ldr	r2, [pc, #340]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 800203c:	6812      	ldr	r2, [r2, #0]
 800203e:	6812      	ldr	r2, [r2, #0]
 8002040:	6a1b      	ldr	r3, [r3, #32]
 8002042:	6213      	str	r3, [r2, #32]
 8002044:	e014      	b.n	8002070 <HCSR04_ReadDistance+0xe8>
 8002046:	4b52      	ldr	r3, [pc, #328]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	2b08      	cmp	r3, #8
 800204c:	d108      	bne.n	8002060 <HCSR04_ReadDistance+0xd8>
 800204e:	4b50      	ldr	r3, [pc, #320]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a4e      	ldr	r2, [pc, #312]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002056:	6812      	ldr	r2, [r2, #0]
 8002058:	6812      	ldr	r2, [r2, #0]
 800205a:	6a1b      	ldr	r3, [r3, #32]
 800205c:	6213      	str	r3, [r2, #32]
 800205e:	e007      	b.n	8002070 <HCSR04_ReadDistance+0xe8>
 8002060:	4b4b      	ldr	r3, [pc, #300]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a4a      	ldr	r2, [pc, #296]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002068:	6812      	ldr	r2, [r2, #0]
 800206a:	6812      	ldr	r2, [r2, #0]
 800206c:	6a1b      	ldr	r3, [r3, #32]
 800206e:	6213      	str	r3, [r2, #32]
	// (Re)iniciar la captura
	HAL_TIM_IC_Start_IT(hcsr04_conf.htim, hcsr04_conf.tim_channel);
 8002070:	4b47      	ldr	r3, [pc, #284]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a46      	ldr	r2, [pc, #280]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002076:	6852      	ldr	r2, [r2, #4]
 8002078:	4611      	mov	r1, r2
 800207a:	4618      	mov	r0, r3
 800207c:	f005 fe7c 	bl	8007d78 <HAL_TIM_IC_Start_IT>

	// --- 2. Enviar pulso de trigger (10us) ---
	HAL_GPIO_WritePin(hcsr04_conf.trig_port, hcsr04_conf.trig_pin, GPIO_PIN_SET);
 8002080:	4b43      	ldr	r3, [pc, #268]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	4a42      	ldr	r2, [pc, #264]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002086:	8991      	ldrh	r1, [r2, #12]
 8002088:	2201      	movs	r2, #1
 800208a:	4618      	mov	r0, r3
 800208c:	f002 ffae 	bl	8004fec <HAL_GPIO_WritePin>
	delay_us(10); // Esta es la versin DWT que no interfiere con el TIM2
 8002090:	200a      	movs	r0, #10
 8002092:	f7ff ff27 	bl	8001ee4 <delay_us>
	HAL_GPIO_WritePin(hcsr04_conf.trig_port, hcsr04_conf.trig_pin, GPIO_PIN_RESET);
 8002096:	4b3e      	ldr	r3, [pc, #248]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	4a3d      	ldr	r2, [pc, #244]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 800209c:	8991      	ldrh	r1, [r2, #12]
 800209e:	2200      	movs	r2, #0
 80020a0:	4618      	mov	r0, r3
 80020a2:	f002 ffa3 	bl	8004fec <HAL_GPIO_WritePin>

	// --- 3. Esperar a que la ISR complete (libere el semforo) ---
    // Esperamos 100ms. Si no hay eco, reporta timeout.
	if (osSemaphoreAcquire(hcsr04SemaphoreHandle, 100) != osOK) {
 80020a6:	4b3b      	ldr	r3, [pc, #236]	@ (8002194 <HCSR04_ReadDistance+0x20c>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	2164      	movs	r1, #100	@ 0x64
 80020ac:	4618      	mov	r0, r3
 80020ae:	f00b fb71 	bl	800d794 <osSemaphoreAcquire>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d00c      	beq.n	80020d2 <HCSR04_ReadDistance+0x14a>
		data->is_valid = 0;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	731a      	strb	r2, [r3, #12]
		// Detener la captura si fall para no gastar CPU
		HAL_TIM_IC_Stop_IT(hcsr04_conf.htim, hcsr04_conf.tim_channel);
 80020be:	4b34      	ldr	r3, [pc, #208]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a33      	ldr	r2, [pc, #204]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 80020c4:	6852      	ldr	r2, [r2, #4]
 80020c6:	4611      	mov	r1, r2
 80020c8:	4618      	mov	r0, r3
 80020ca:	f005 ff6f 	bl	8007fac <HAL_TIM_IC_Stop_IT>
		return HAL_TIMEOUT;
 80020ce:	2303      	movs	r3, #3
 80020d0:	e055      	b.n	800217e <HCSR04_ReadDistance+0x1f6>
	}

	// --- 4. Calcular y copiar los datos ---
	uint32_t echo_time;
    uint32_t timer_period = hcsr04_conf.htim->Init.Period + 1; // 1000
 80020d2:	4b2f      	ldr	r3, [pc, #188]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	3301      	adds	r3, #1
 80020da:	617b      	str	r3, [r7, #20]

    // Clculo robusto (maneja 0, 1 o N overflows)
    // (ValorFinal + (Overlows * Periodo)) - ValorInicial
	echo_time = (capture_values[1] + (timer_overflows * timer_period)) - capture_values[0];
 80020dc:	4b2e      	ldr	r3, [pc, #184]	@ (8002198 <HCSR04_ReadDistance+0x210>)
 80020de:	685a      	ldr	r2, [r3, #4]
 80020e0:	4b2a      	ldr	r3, [pc, #168]	@ (800218c <HCSR04_ReadDistance+0x204>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	6979      	ldr	r1, [r7, #20]
 80020e6:	fb01 f303 	mul.w	r3, r1, r3
 80020ea:	441a      	add	r2, r3
 80020ec:	4b2a      	ldr	r3, [pc, #168]	@ (8002198 <HCSR04_ReadDistance+0x210>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	613b      	str	r3, [r7, #16]

	// Guardar en la estructura de datos
	g_hcsr04_data.echo_time_us = echo_time;
 80020f4:	4a29      	ldr	r2, [pc, #164]	@ (800219c <HCSR04_ReadDistance+0x214>)
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	6093      	str	r3, [r2, #8]
	float distance_cm = (echo_time * 0.0343f) / 2.0f;
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	ee07 3a90 	vmov	s15, r3
 8002100:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002104:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80021a0 <HCSR04_ReadDistance+0x218>
 8002108:	ee27 7a87 	vmul.f32	s14, s15, s14
 800210c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002110:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002114:	edc7 7a03 	vstr	s15, [r7, #12]

	if (distance_cm >= 2.0f && distance_cm <= 400.0f) {
 8002118:	edd7 7a03 	vldr	s15, [r7, #12]
 800211c:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8002120:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002128:	db18      	blt.n	800215c <HCSR04_ReadDistance+0x1d4>
 800212a:	edd7 7a03 	vldr	s15, [r7, #12]
 800212e:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80021a4 <HCSR04_ReadDistance+0x21c>
 8002132:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800213a:	d80f      	bhi.n	800215c <HCSR04_ReadDistance+0x1d4>
		g_hcsr04_data.distance_cm = distance_cm;
 800213c:	4a17      	ldr	r2, [pc, #92]	@ (800219c <HCSR04_ReadDistance+0x214>)
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	6013      	str	r3, [r2, #0]
		g_hcsr04_data.distance_mm = distance_cm * 10.0f;
 8002142:	edd7 7a03 	vldr	s15, [r7, #12]
 8002146:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800214a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800214e:	4b13      	ldr	r3, [pc, #76]	@ (800219c <HCSR04_ReadDistance+0x214>)
 8002150:	edc3 7a01 	vstr	s15, [r3, #4]
		g_hcsr04_data.is_valid = 1;
 8002154:	4b11      	ldr	r3, [pc, #68]	@ (800219c <HCSR04_ReadDistance+0x214>)
 8002156:	2201      	movs	r2, #1
 8002158:	731a      	strb	r2, [r3, #12]
 800215a:	e002      	b.n	8002162 <HCSR04_ReadDistance+0x1da>
	} else {
		g_hcsr04_data.is_valid = 0; // Falla si est fuera de rango
 800215c:	4b0f      	ldr	r3, [pc, #60]	@ (800219c <HCSR04_ReadDistance+0x214>)
 800215e:	2200      	movs	r2, #0
 8002160:	731a      	strb	r2, [r3, #12]
	}
	g_hcsr04_data.timestamp = HAL_GetTick();
 8002162:	f002 f8ab 	bl	80042bc <HAL_GetTick>
 8002166:	4603      	mov	r3, r0
 8002168:	4a0c      	ldr	r2, [pc, #48]	@ (800219c <HCSR04_ReadDistance+0x214>)
 800216a:	6113      	str	r3, [r2, #16]

	// 5. Copiar el resultado a la variable del caller
	*data = g_hcsr04_data;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	4a0b      	ldr	r2, [pc, #44]	@ (800219c <HCSR04_ReadDistance+0x214>)
 8002170:	461c      	mov	r4, r3
 8002172:	4615      	mov	r5, r2
 8002174:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002176:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002178:	682b      	ldr	r3, [r5, #0]
 800217a:	6023      	str	r3, [r4, #0]

	return HAL_OK;
 800217c:	2300      	movs	r3, #0
}
 800217e:	4618      	mov	r0, r3
 8002180:	3718      	adds	r7, #24
 8002182:	46bd      	mov	sp, r7
 8002184:	bdb0      	pop	{r4, r5, r7, pc}
 8002186:	bf00      	nop
 8002188:	20000628 	.word	0x20000628
 800218c:	2000062c 	.word	0x2000062c
 8002190:	20000614 	.word	0x20000614
 8002194:	20000898 	.word	0x20000898
 8002198:	20000630 	.word	0x20000630
 800219c:	20000638 	.word	0x20000638
 80021a0:	3d0c7e28 	.word	0x3d0c7e28
 80021a4:	43c80000 	.word	0x43c80000

080021a8 <HCSR04_InputCaptureCallback>:

/**
 * @brief Callback de Input Capture (ISR)
 * LLAMAR DESDE HAL_TIM_IC_CaptureCallback en stm32f4xx_it.c
 */
void HCSR04_InputCaptureCallback(TIM_HandleTypeDef* htim) {
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
	if (htim->Channel == hcsr04_conf.tim_channel) { // Comprobar el canal
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	7f1b      	ldrb	r3, [r3, #28]
 80021b4:	461a      	mov	r2, r3
 80021b6:	4b8b      	ldr	r3, [pc, #556]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	f040 810d 	bne.w	80023da <HCSR04_InputCaptureCallback+0x232>

		if (capture_index == 0) {
 80021c0:	4b89      	ldr	r3, [pc, #548]	@ (80023e8 <HCSR04_InputCaptureCallback+0x240>)
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d17f      	bne.n	80022ca <HCSR04_InputCaptureCallback+0x122>
			// --- 1. Flanco Ascendente (Inicio del Eco) ---
			capture_values[0] = HAL_TIM_ReadCapturedValue(hcsr04_conf.htim, hcsr04_conf.tim_channel);
 80021ca:	4b86      	ldr	r3, [pc, #536]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a85      	ldr	r2, [pc, #532]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80021d0:	6852      	ldr	r2, [r2, #4]
 80021d2:	4611      	mov	r1, r2
 80021d4:	4618      	mov	r0, r3
 80021d6:	f006 faad 	bl	8008734 <HAL_TIM_ReadCapturedValue>
 80021da:	4603      	mov	r3, r0
 80021dc:	4a83      	ldr	r2, [pc, #524]	@ (80023ec <HCSR04_InputCaptureCallback+0x244>)
 80021de:	6013      	str	r3, [r2, #0]

            // Reseteamos el contador de overflows *despus* de capturar el inicio
            // Esto es lo que hace la lgica del tutorial (implcitamente)
			timer_overflows = 0;
 80021e0:	4b83      	ldr	r3, [pc, #524]	@ (80023f0 <HCSR04_InputCaptureCallback+0x248>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	601a      	str	r2, [r3, #0]
			capture_index = 1; // Ahora esperamos el flanco descendente
 80021e6:	4b80      	ldr	r3, [pc, #512]	@ (80023e8 <HCSR04_InputCaptureCallback+0x240>)
 80021e8:	2201      	movs	r2, #1
 80021ea:	701a      	strb	r2, [r3, #0]

			// Cambiar a flanco descendente
			__HAL_TIM_SET_CAPTUREPOLARITY(hcsr04_conf.htim, hcsr04_conf.tim_channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 80021ec:	4b7d      	ldr	r3, [pc, #500]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d10a      	bne.n	800220a <HCSR04_InputCaptureCallback+0x62>
 80021f4:	4b7b      	ldr	r3, [pc, #492]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	6a1a      	ldr	r2, [r3, #32]
 80021fc:	4b79      	ldr	r3, [pc, #484]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f022 020a 	bic.w	r2, r2, #10
 8002206:	621a      	str	r2, [r3, #32]
 8002208:	e027      	b.n	800225a <HCSR04_InputCaptureCallback+0xb2>
 800220a:	4b76      	ldr	r3, [pc, #472]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	2b04      	cmp	r3, #4
 8002210:	d10a      	bne.n	8002228 <HCSR04_InputCaptureCallback+0x80>
 8002212:	4b74      	ldr	r3, [pc, #464]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	6a1b      	ldr	r3, [r3, #32]
 800221a:	4a72      	ldr	r2, [pc, #456]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800221c:	6812      	ldr	r2, [r2, #0]
 800221e:	6812      	ldr	r2, [r2, #0]
 8002220:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002224:	6213      	str	r3, [r2, #32]
 8002226:	e018      	b.n	800225a <HCSR04_InputCaptureCallback+0xb2>
 8002228:	4b6e      	ldr	r3, [pc, #440]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	2b08      	cmp	r3, #8
 800222e:	d10a      	bne.n	8002246 <HCSR04_InputCaptureCallback+0x9e>
 8002230:	4b6c      	ldr	r3, [pc, #432]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	6a1b      	ldr	r3, [r3, #32]
 8002238:	4a6a      	ldr	r2, [pc, #424]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800223a:	6812      	ldr	r2, [r2, #0]
 800223c:	6812      	ldr	r2, [r2, #0]
 800223e:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8002242:	6213      	str	r3, [r2, #32]
 8002244:	e009      	b.n	800225a <HCSR04_InputCaptureCallback+0xb2>
 8002246:	4b67      	ldr	r3, [pc, #412]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	6a1b      	ldr	r3, [r3, #32]
 800224e:	4a65      	ldr	r2, [pc, #404]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002250:	6812      	ldr	r2, [r2, #0]
 8002252:	6812      	ldr	r2, [r2, #0]
 8002254:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8002258:	6213      	str	r3, [r2, #32]
 800225a:	4b62      	ldr	r3, [pc, #392]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d10a      	bne.n	8002278 <HCSR04_InputCaptureCallback+0xd0>
 8002262:	4b60      	ldr	r3, [pc, #384]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	6a1a      	ldr	r2, [r3, #32]
 800226a:	4b5e      	ldr	r3, [pc, #376]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f042 0202 	orr.w	r2, r2, #2
 8002274:	621a      	str	r2, [r3, #32]
			// Despertar a la tarea!
            // Usamos 'FromISR' para seguridad en la interrupcin
			osSemaphoreRelease(hcsr04SemaphoreHandle);
		}
	}
}
 8002276:	e0b0      	b.n	80023da <HCSR04_InputCaptureCallback+0x232>
			__HAL_TIM_SET_CAPTUREPOLARITY(hcsr04_conf.htim, hcsr04_conf.tim_channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002278:	4b5a      	ldr	r3, [pc, #360]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	2b04      	cmp	r3, #4
 800227e:	d10a      	bne.n	8002296 <HCSR04_InputCaptureCallback+0xee>
 8002280:	4b58      	ldr	r3, [pc, #352]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	6a1b      	ldr	r3, [r3, #32]
 8002288:	4a56      	ldr	r2, [pc, #344]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800228a:	6812      	ldr	r2, [r2, #0]
 800228c:	6812      	ldr	r2, [r2, #0]
 800228e:	f043 0320 	orr.w	r3, r3, #32
 8002292:	6213      	str	r3, [r2, #32]
 8002294:	e0a1      	b.n	80023da <HCSR04_InputCaptureCallback+0x232>
 8002296:	4b53      	ldr	r3, [pc, #332]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	2b08      	cmp	r3, #8
 800229c:	d10a      	bne.n	80022b4 <HCSR04_InputCaptureCallback+0x10c>
 800229e:	4b51      	ldr	r3, [pc, #324]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	6a1b      	ldr	r3, [r3, #32]
 80022a6:	4a4f      	ldr	r2, [pc, #316]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022a8:	6812      	ldr	r2, [r2, #0]
 80022aa:	6812      	ldr	r2, [r2, #0]
 80022ac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022b0:	6213      	str	r3, [r2, #32]
 80022b2:	e092      	b.n	80023da <HCSR04_InputCaptureCallback+0x232>
 80022b4:	4b4b      	ldr	r3, [pc, #300]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	6a1b      	ldr	r3, [r3, #32]
 80022bc:	4a49      	ldr	r2, [pc, #292]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022be:	6812      	ldr	r2, [r2, #0]
 80022c0:	6812      	ldr	r2, [r2, #0]
 80022c2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80022c6:	6213      	str	r3, [r2, #32]
}
 80022c8:	e087      	b.n	80023da <HCSR04_InputCaptureCallback+0x232>
		} else if (capture_index == 1) {
 80022ca:	4b47      	ldr	r3, [pc, #284]	@ (80023e8 <HCSR04_InputCaptureCallback+0x240>)
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	f040 8082 	bne.w	80023da <HCSR04_InputCaptureCallback+0x232>
			capture_values[1] = HAL_TIM_ReadCapturedValue(hcsr04_conf.htim, hcsr04_conf.tim_channel);
 80022d6:	4b43      	ldr	r3, [pc, #268]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a42      	ldr	r2, [pc, #264]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022dc:	6852      	ldr	r2, [r2, #4]
 80022de:	4611      	mov	r1, r2
 80022e0:	4618      	mov	r0, r3
 80022e2:	f006 fa27 	bl	8008734 <HAL_TIM_ReadCapturedValue>
 80022e6:	4603      	mov	r3, r0
 80022e8:	4a40      	ldr	r2, [pc, #256]	@ (80023ec <HCSR04_InputCaptureCallback+0x244>)
 80022ea:	6053      	str	r3, [r2, #4]
			HAL_TIM_IC_Stop_IT(hcsr04_conf.htim, hcsr04_conf.tim_channel);
 80022ec:	4b3d      	ldr	r3, [pc, #244]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a3c      	ldr	r2, [pc, #240]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022f2:	6852      	ldr	r2, [r2, #4]
 80022f4:	4611      	mov	r1, r2
 80022f6:	4618      	mov	r0, r3
 80022f8:	f005 fe58 	bl	8007fac <HAL_TIM_IC_Stop_IT>
			capture_index = 0;
 80022fc:	4b3a      	ldr	r3, [pc, #232]	@ (80023e8 <HCSR04_InputCaptureCallback+0x240>)
 80022fe:	2200      	movs	r2, #0
 8002300:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_CAPTUREPOLARITY(hcsr04_conf.htim, hcsr04_conf.tim_channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8002302:	4b38      	ldr	r3, [pc, #224]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d10a      	bne.n	8002320 <HCSR04_InputCaptureCallback+0x178>
 800230a:	4b36      	ldr	r3, [pc, #216]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	6a1a      	ldr	r2, [r3, #32]
 8002312:	4b34      	ldr	r3, [pc, #208]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f022 020a 	bic.w	r2, r2, #10
 800231c:	621a      	str	r2, [r3, #32]
 800231e:	e027      	b.n	8002370 <HCSR04_InputCaptureCallback+0x1c8>
 8002320:	4b30      	ldr	r3, [pc, #192]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	2b04      	cmp	r3, #4
 8002326:	d10a      	bne.n	800233e <HCSR04_InputCaptureCallback+0x196>
 8002328:	4b2e      	ldr	r3, [pc, #184]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	6a1b      	ldr	r3, [r3, #32]
 8002330:	4a2c      	ldr	r2, [pc, #176]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002332:	6812      	ldr	r2, [r2, #0]
 8002334:	6812      	ldr	r2, [r2, #0]
 8002336:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800233a:	6213      	str	r3, [r2, #32]
 800233c:	e018      	b.n	8002370 <HCSR04_InputCaptureCallback+0x1c8>
 800233e:	4b29      	ldr	r3, [pc, #164]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	2b08      	cmp	r3, #8
 8002344:	d10a      	bne.n	800235c <HCSR04_InputCaptureCallback+0x1b4>
 8002346:	4b27      	ldr	r3, [pc, #156]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	6a1b      	ldr	r3, [r3, #32]
 800234e:	4a25      	ldr	r2, [pc, #148]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002350:	6812      	ldr	r2, [r2, #0]
 8002352:	6812      	ldr	r2, [r2, #0]
 8002354:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8002358:	6213      	str	r3, [r2, #32]
 800235a:	e009      	b.n	8002370 <HCSR04_InputCaptureCallback+0x1c8>
 800235c:	4b21      	ldr	r3, [pc, #132]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	6a1b      	ldr	r3, [r3, #32]
 8002364:	4a1f      	ldr	r2, [pc, #124]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002366:	6812      	ldr	r2, [r2, #0]
 8002368:	6812      	ldr	r2, [r2, #0]
 800236a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800236e:	6213      	str	r3, [r2, #32]
 8002370:	4b1c      	ldr	r3, [pc, #112]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d108      	bne.n	800238a <HCSR04_InputCaptureCallback+0x1e2>
 8002378:	4b1a      	ldr	r3, [pc, #104]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	4b19      	ldr	r3, [pc, #100]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	6a12      	ldr	r2, [r2, #32]
 8002386:	621a      	str	r2, [r3, #32]
 8002388:	e021      	b.n	80023ce <HCSR04_InputCaptureCallback+0x226>
 800238a:	4b16      	ldr	r3, [pc, #88]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	2b04      	cmp	r3, #4
 8002390:	d108      	bne.n	80023a4 <HCSR04_InputCaptureCallback+0x1fc>
 8002392:	4b14      	ldr	r3, [pc, #80]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a12      	ldr	r2, [pc, #72]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800239a:	6812      	ldr	r2, [r2, #0]
 800239c:	6812      	ldr	r2, [r2, #0]
 800239e:	6a1b      	ldr	r3, [r3, #32]
 80023a0:	6213      	str	r3, [r2, #32]
 80023a2:	e014      	b.n	80023ce <HCSR04_InputCaptureCallback+0x226>
 80023a4:	4b0f      	ldr	r3, [pc, #60]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	2b08      	cmp	r3, #8
 80023aa:	d108      	bne.n	80023be <HCSR04_InputCaptureCallback+0x216>
 80023ac:	4b0d      	ldr	r3, [pc, #52]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a0c      	ldr	r2, [pc, #48]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80023b4:	6812      	ldr	r2, [r2, #0]
 80023b6:	6812      	ldr	r2, [r2, #0]
 80023b8:	6a1b      	ldr	r3, [r3, #32]
 80023ba:	6213      	str	r3, [r2, #32]
 80023bc:	e007      	b.n	80023ce <HCSR04_InputCaptureCallback+0x226>
 80023be:	4b09      	ldr	r3, [pc, #36]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a07      	ldr	r2, [pc, #28]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80023c6:	6812      	ldr	r2, [r2, #0]
 80023c8:	6812      	ldr	r2, [r2, #0]
 80023ca:	6a1b      	ldr	r3, [r3, #32]
 80023cc:	6213      	str	r3, [r2, #32]
			osSemaphoreRelease(hcsr04SemaphoreHandle);
 80023ce:	4b09      	ldr	r3, [pc, #36]	@ (80023f4 <HCSR04_InputCaptureCallback+0x24c>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f00b fa30 	bl	800d838 <osSemaphoreRelease>
}
 80023d8:	e7ff      	b.n	80023da <HCSR04_InputCaptureCallback+0x232>
 80023da:	bf00      	nop
 80023dc:	3708      	adds	r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	20000614 	.word	0x20000614
 80023e8:	20000628 	.word	0x20000628
 80023ec:	20000630 	.word	0x20000630
 80023f0:	2000062c 	.word	0x2000062c
 80023f4:	20000898 	.word	0x20000898

080023f8 <HCSR04_TimerOverflowCallback>:

/**
 * @brief Callback de Overflow del Timer (ISR)
 * LLAMAR DESDE HAL_TIM_PeriodElapsedCallback
 */
void HCSR04_TimerOverflowCallback(TIM_HandleTypeDef* htim) {
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
	if (htim == hcsr04_conf.htim) {
 8002400:	4b0a      	ldr	r3, [pc, #40]	@ (800242c <HCSR04_TimerOverflowCallback+0x34>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	429a      	cmp	r2, r3
 8002408:	d109      	bne.n	800241e <HCSR04_TimerOverflowCallback+0x26>
        // Solo contar si la medicin est activa
        // (es decir, despus del flanco ascendente)
		if (capture_index == 1) {
 800240a:	4b09      	ldr	r3, [pc, #36]	@ (8002430 <HCSR04_TimerOverflowCallback+0x38>)
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	b2db      	uxtb	r3, r3
 8002410:	2b01      	cmp	r3, #1
 8002412:	d104      	bne.n	800241e <HCSR04_TimerOverflowCallback+0x26>
			timer_overflows++;
 8002414:	4b07      	ldr	r3, [pc, #28]	@ (8002434 <HCSR04_TimerOverflowCallback+0x3c>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	3301      	adds	r3, #1
 800241a:	4a06      	ldr	r2, [pc, #24]	@ (8002434 <HCSR04_TimerOverflowCallback+0x3c>)
 800241c:	6013      	str	r3, [r2, #0]
		}
	}
}
 800241e:	bf00      	nop
 8002420:	370c      	adds	r7, #12
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	20000614 	.word	0x20000614
 8002430:	20000628 	.word	0x20000628
 8002434:	2000062c 	.word	0x2000062c

08002438 <LoRa_Init>:
#include "LoRa_RYLR998.h"
#include "cmsis_os.h"

extern osSemaphoreId_t serialSemaphoreHandle;

HAL_StatusTypeDef LoRa_Init(LoRa_t *lora, UART_HandleTypeDef *huart) {
 8002438:	b590      	push	{r4, r7, lr}
 800243a:	b085      	sub	sp, #20
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]
	lora->huart = huart;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	683a      	ldr	r2, [r7, #0]
 8002446:	601a      	str	r2, [r3, #0]
	memset(lora->buffer, 0, sizeof(lora->buffer));
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	3304      	adds	r3, #4
 800244c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002450:	2100      	movs	r1, #0
 8002452:	4618      	mov	r0, r3
 8002454:	f010 fc22 	bl	8012c9c <memset>

	// Prueba de comunicacin
	const char *cmd = "AT\r\n";
 8002458:	4b0b      	ldr	r3, [pc, #44]	@ (8002488 <LoRa_Init+0x50>)
 800245a:	60fb      	str	r3, [r7, #12]
	HAL_UART_Transmit(lora->huart, (uint8_t*)cmd, strlen(cmd), 100);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681c      	ldr	r4, [r3, #0]
 8002460:	68f8      	ldr	r0, [r7, #12]
 8002462:	f7fd ff0d 	bl	8000280 <strlen>
 8002466:	4603      	mov	r3, r0
 8002468:	b29a      	uxth	r2, r3
 800246a:	2364      	movs	r3, #100	@ 0x64
 800246c:	68f9      	ldr	r1, [r7, #12]
 800246e:	4620      	mov	r0, r4
 8002470:	f006 fed6 	bl	8009220 <HAL_UART_Transmit>
	return LoRa_ReadResponse(lora, 500);
 8002474:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8002478:	6878      	ldr	r0, [r7, #4]
 800247a:	f000 f807 	bl	800248c <LoRa_ReadResponse>
 800247e:	4603      	mov	r3, r0
}
 8002480:	4618      	mov	r0, r3
 8002482:	3714      	adds	r7, #20
 8002484:	46bd      	mov	sp, r7
 8002486:	bd90      	pop	{r4, r7, pc}
 8002488:	08015750 	.word	0x08015750

0800248c <LoRa_ReadResponse>:

HAL_StatusTypeDef LoRa_ReadResponse(LoRa_t *lora, uint32_t timeout) {
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	6039      	str	r1, [r7, #0]
	memset(lora->buffer, 0, sizeof(lora->buffer));
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	3304      	adds	r3, #4
 800249a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800249e:	2100      	movs	r1, #0
 80024a0:	4618      	mov	r0, r3
 80024a2:	f010 fbfb 	bl	8012c9c <memset>
	return HAL_UART_Receive(lora->huart, (uint8_t*)lora->buffer, sizeof(lora->buffer)-1, timeout);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6818      	ldr	r0, [r3, #0]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	1d19      	adds	r1, r3, #4
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	22ff      	movs	r2, #255	@ 0xff
 80024b2:	f006 ff40 	bl	8009336 <HAL_UART_Receive>
 80024b6:	4603      	mov	r3, r0
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3708      	adds	r7, #8
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}

080024c0 <LoRa_Setup>:
	osSemaphoreRelease(serialSemaphoreHandle);

	return status;
}

HAL_StatusTypeDef LoRa_Setup(LoRa_t *lora, const char *addr, const char *netid, const char *band) {
 80024c0:	b590      	push	{r4, r7, lr}
 80024c2:	b095      	sub	sp, #84	@ 0x54
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	60f8      	str	r0, [r7, #12]
 80024c8:	60b9      	str	r1, [r7, #8]
 80024ca:	607a      	str	r2, [r7, #4]
 80024cc:	603b      	str	r3, [r7, #0]
	char cmd[64];

	// Direccin local
	snprintf(cmd, sizeof(cmd), "AT+ADDRESS=%s\r\n", addr);
 80024ce:	f107 0010 	add.w	r0, r7, #16
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	4a34      	ldr	r2, [pc, #208]	@ (80025a8 <LoRa_Setup+0xe8>)
 80024d6:	2140      	movs	r1, #64	@ 0x40
 80024d8:	f010 fab0 	bl	8012a3c <sniprintf>
	HAL_UART_Transmit(lora->huart, (uint8_t*)cmd, strlen(cmd), 100);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681c      	ldr	r4, [r3, #0]
 80024e0:	f107 0310 	add.w	r3, r7, #16
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7fd fecb 	bl	8000280 <strlen>
 80024ea:	4603      	mov	r3, r0
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	f107 0110 	add.w	r1, r7, #16
 80024f2:	2364      	movs	r3, #100	@ 0x64
 80024f4:	4620      	mov	r0, r4
 80024f6:	f006 fe93 	bl	8009220 <HAL_UART_Transmit>
	LoRa_ReadResponse(lora, 200);
 80024fa:	21c8      	movs	r1, #200	@ 0xc8
 80024fc:	68f8      	ldr	r0, [r7, #12]
 80024fe:	f7ff ffc5 	bl	800248c <LoRa_ReadResponse>

	// Red
	snprintf(cmd, sizeof(cmd), "AT+NETWORKID=%s\r\n", netid);
 8002502:	f107 0010 	add.w	r0, r7, #16
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a28      	ldr	r2, [pc, #160]	@ (80025ac <LoRa_Setup+0xec>)
 800250a:	2140      	movs	r1, #64	@ 0x40
 800250c:	f010 fa96 	bl	8012a3c <sniprintf>
	HAL_UART_Transmit(lora->huart, (uint8_t*)cmd, strlen(cmd), 100);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681c      	ldr	r4, [r3, #0]
 8002514:	f107 0310 	add.w	r3, r7, #16
 8002518:	4618      	mov	r0, r3
 800251a:	f7fd feb1 	bl	8000280 <strlen>
 800251e:	4603      	mov	r3, r0
 8002520:	b29a      	uxth	r2, r3
 8002522:	f107 0110 	add.w	r1, r7, #16
 8002526:	2364      	movs	r3, #100	@ 0x64
 8002528:	4620      	mov	r0, r4
 800252a:	f006 fe79 	bl	8009220 <HAL_UART_Transmit>
	LoRa_ReadResponse(lora, 200);
 800252e:	21c8      	movs	r1, #200	@ 0xc8
 8002530:	68f8      	ldr	r0, [r7, #12]
 8002532:	f7ff ffab 	bl	800248c <LoRa_ReadResponse>

	// Banda de frecuencia
	snprintf(cmd, sizeof(cmd), "AT+BAND=%s\r\n", band);
 8002536:	f107 0010 	add.w	r0, r7, #16
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	4a1c      	ldr	r2, [pc, #112]	@ (80025b0 <LoRa_Setup+0xf0>)
 800253e:	2140      	movs	r1, #64	@ 0x40
 8002540:	f010 fa7c 	bl	8012a3c <sniprintf>
	HAL_UART_Transmit(lora->huart, (uint8_t*)cmd, strlen(cmd), 100);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681c      	ldr	r4, [r3, #0]
 8002548:	f107 0310 	add.w	r3, r7, #16
 800254c:	4618      	mov	r0, r3
 800254e:	f7fd fe97 	bl	8000280 <strlen>
 8002552:	4603      	mov	r3, r0
 8002554:	b29a      	uxth	r2, r3
 8002556:	f107 0110 	add.w	r1, r7, #16
 800255a:	2364      	movs	r3, #100	@ 0x64
 800255c:	4620      	mov	r0, r4
 800255e:	f006 fe5f 	bl	8009220 <HAL_UART_Transmit>
	LoRa_ReadResponse(lora, 200);
 8002562:	21c8      	movs	r1, #200	@ 0xc8
 8002564:	68f8      	ldr	r0, [r7, #12]
 8002566:	f7ff ff91 	bl	800248c <LoRa_ReadResponse>

	// Configurar parmetros RF (SF=9, BW=125kHz, CR=4/5, Preamble=12)
	snprintf(cmd, sizeof(cmd), "AT+PARAMETER=9,7,1,12\r\n");
 800256a:	f107 0310 	add.w	r3, r7, #16
 800256e:	4a11      	ldr	r2, [pc, #68]	@ (80025b4 <LoRa_Setup+0xf4>)
 8002570:	2140      	movs	r1, #64	@ 0x40
 8002572:	4618      	mov	r0, r3
 8002574:	f010 fa62 	bl	8012a3c <sniprintf>
	HAL_UART_Transmit(lora->huart, (uint8_t*)cmd, strlen(cmd), 100);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681c      	ldr	r4, [r3, #0]
 800257c:	f107 0310 	add.w	r3, r7, #16
 8002580:	4618      	mov	r0, r3
 8002582:	f7fd fe7d 	bl	8000280 <strlen>
 8002586:	4603      	mov	r3, r0
 8002588:	b29a      	uxth	r2, r3
 800258a:	f107 0110 	add.w	r1, r7, #16
 800258e:	2364      	movs	r3, #100	@ 0x64
 8002590:	4620      	mov	r0, r4
 8002592:	f006 fe45 	bl	8009220 <HAL_UART_Transmit>
	LoRa_ReadResponse(lora, 200);
 8002596:	21c8      	movs	r1, #200	@ 0xc8
 8002598:	68f8      	ldr	r0, [r7, #12]
 800259a:	f7ff ff77 	bl	800248c <LoRa_ReadResponse>

	return HAL_OK;
 800259e:	2300      	movs	r3, #0
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3754      	adds	r7, #84	@ 0x54
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd90      	pop	{r4, r7, pc}
 80025a8:	0801576c 	.word	0x0801576c
 80025ac:	0801577c 	.word	0x0801577c
 80025b0:	08015790 	.word	0x08015790
 80025b4:	080157a0 	.word	0x080157a0

080025b8 <Serial_Init>:

/**
 * @brief Inicializa el mdulo de salida serial
 * @param huart Handle de UART
 */
void Serial_Init(UART_HandleTypeDef* huart) {
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
    huart_serial = huart;
 80025c0:	4a06      	ldr	r2, [pc, #24]	@ (80025dc <Serial_Init+0x24>)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6013      	str	r3, [r2, #0]

    // Mensaje de inicio
    Serial_PrintString("HC-SR04, GPS Monitor & GY-91\r\n");
 80025c6:	4806      	ldr	r0, [pc, #24]	@ (80025e0 <Serial_Init+0x28>)
 80025c8:	f000 f84c 	bl	8002664 <Serial_PrintString>
    Serial_PrintString("Initializing sensors...\r\n");
 80025cc:	4805      	ldr	r0, [pc, #20]	@ (80025e4 <Serial_Init+0x2c>)
 80025ce:	f000 f849 	bl	8002664 <Serial_PrintString>
}
 80025d2:	bf00      	nop
 80025d4:	3708      	adds	r7, #8
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	2000064c 	.word	0x2000064c
 80025e0:	080157b8 	.word	0x080157b8
 80025e4:	080157d8 	.word	0x080157d8

080025e8 <Serial_PrintHCSR04Data>:

/**
 * @brief Imprime los datos del sensor HC-SR04
 * @param data Estructura con los datos del sensor
 */
void Serial_PrintHCSR04Data(HCSR04_Data_t* data) {
 80025e8:	b5b0      	push	{r4, r5, r7, lr}
 80025ea:	b088      	sub	sp, #32
 80025ec:	af06      	add	r7, sp, #24
 80025ee:	6078      	str	r0, [r7, #4]
    if (data->is_valid) {
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	7b1b      	ldrb	r3, [r3, #12]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d01e      	beq.n	8002636 <Serial_PrintHCSR04Data+0x4e>
        snprintf(serial_buffer, SERIAL_BUFFER_SIZE,
                "\n[Ultrasonico] -> Distance: %.2f cm (%.1f mm) | Echo: %lu us | Time: %lu ms\r\n",
                data->distance_cm,
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
        snprintf(serial_buffer, SERIAL_BUFFER_SIZE,
 80025fc:	4618      	mov	r0, r3
 80025fe:	f7fd ffab 	bl	8000558 <__aeabi_f2d>
 8002602:	4604      	mov	r4, r0
 8002604:	460d      	mov	r5, r1
                data->distance_mm,
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
        snprintf(serial_buffer, SERIAL_BUFFER_SIZE,
 800260a:	4618      	mov	r0, r3
 800260c:	f7fd ffa4 	bl	8000558 <__aeabi_f2d>
 8002610:	4602      	mov	r2, r0
 8002612:	460b      	mov	r3, r1
 8002614:	6879      	ldr	r1, [r7, #4]
 8002616:	6889      	ldr	r1, [r1, #8]
 8002618:	6878      	ldr	r0, [r7, #4]
 800261a:	6900      	ldr	r0, [r0, #16]
 800261c:	9005      	str	r0, [sp, #20]
 800261e:	9104      	str	r1, [sp, #16]
 8002620:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002624:	e9cd 4500 	strd	r4, r5, [sp]
 8002628:	4a0b      	ldr	r2, [pc, #44]	@ (8002658 <Serial_PrintHCSR04Data+0x70>)
 800262a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800262e:	480b      	ldr	r0, [pc, #44]	@ (800265c <Serial_PrintHCSR04Data+0x74>)
 8002630:	f010 fa04 	bl	8012a3c <sniprintf>
 8002634:	e008      	b.n	8002648 <Serial_PrintHCSR04Data+0x60>
                data->echo_time_us,
                data->timestamp);
    } else {
        snprintf(serial_buffer, SERIAL_BUFFER_SIZE,
 8002636:	f001 fe41 	bl	80042bc <HAL_GetTick>
 800263a:	4603      	mov	r3, r0
 800263c:	4a08      	ldr	r2, [pc, #32]	@ (8002660 <Serial_PrintHCSR04Data+0x78>)
 800263e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002642:	4806      	ldr	r0, [pc, #24]	@ (800265c <Serial_PrintHCSR04Data+0x74>)
 8002644:	f010 f9fa 	bl	8012a3c <sniprintf>
                "\nInvalid measurement | Time: %lu ms\r\n",
                HAL_GetTick());
    }

    Serial_PrintString(serial_buffer);
 8002648:	4804      	ldr	r0, [pc, #16]	@ (800265c <Serial_PrintHCSR04Data+0x74>)
 800264a:	f000 f80b 	bl	8002664 <Serial_PrintString>
}
 800264e:	bf00      	nop
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bdb0      	pop	{r4, r5, r7, pc}
 8002656:	bf00      	nop
 8002658:	080157f4 	.word	0x080157f4
 800265c:	20000650 	.word	0x20000650
 8002660:	08015844 	.word	0x08015844

08002664 <Serial_PrintString>:

/**
 * @brief Enva una cadena por UART usando DMA
 * @param str Cadena a enviar
 */
void Serial_PrintString(const char* str) {
 8002664:	b590      	push	{r4, r7, lr}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
    // Esperar por el semforo (bloqueo hasta que la transmisin anterior termine)
    if (osSemaphoreAcquire(serialSemaphoreHandle, 1000) == osOK) {
 800266c:	4b0f      	ldr	r3, [pc, #60]	@ (80026ac <Serial_PrintString+0x48>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002674:	4618      	mov	r0, r3
 8002676:	f00b f88d 	bl	800d794 <osSemaphoreAcquire>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d110      	bne.n	80026a2 <Serial_PrintString+0x3e>
        // Enviar por DMA
        HAL_UART_Transmit(huart_serial, (uint8_t*)str, strlen(str),100);
 8002680:	4b0b      	ldr	r3, [pc, #44]	@ (80026b0 <Serial_PrintString+0x4c>)
 8002682:	681c      	ldr	r4, [r3, #0]
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	f7fd fdfb 	bl	8000280 <strlen>
 800268a:	4603      	mov	r3, r0
 800268c:	b29a      	uxth	r2, r3
 800268e:	2364      	movs	r3, #100	@ 0x64
 8002690:	6879      	ldr	r1, [r7, #4]
 8002692:	4620      	mov	r0, r4
 8002694:	f006 fdc4 	bl	8009220 <HAL_UART_Transmit>
        // El semforo se libera en el callback de transmisin completa
        osSemaphoreRelease(serialSemaphoreHandle);
 8002698:	4b04      	ldr	r3, [pc, #16]	@ (80026ac <Serial_PrintString+0x48>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4618      	mov	r0, r3
 800269e:	f00b f8cb 	bl	800d838 <osSemaphoreRelease>
    }
}
 80026a2:	bf00      	nop
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd90      	pop	{r4, r7, pc}
 80026aa:	bf00      	nop
 80026ac:	2000089c 	.word	0x2000089c
 80026b0:	2000064c 	.word	0x2000064c

080026b4 <Serial_TxComplete_Callback>:

/**
 * @brief Callback de transmisin completa (llamado desde la interrupcin)
 * @param huart Handle de UART
 */
void Serial_TxComplete_Callback(UART_HandleTypeDef* huart) {
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b082      	sub	sp, #8
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
    if (huart == huart_serial) {
 80026bc:	4b06      	ldr	r3, [pc, #24]	@ (80026d8 <Serial_TxComplete_Callback+0x24>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	687a      	ldr	r2, [r7, #4]
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d104      	bne.n	80026d0 <Serial_TxComplete_Callback+0x1c>
        // Liberar semforo para permitir prxima transmisin
        osSemaphoreRelease(serialSemaphoreHandle);
 80026c6:	4b05      	ldr	r3, [pc, #20]	@ (80026dc <Serial_TxComplete_Callback+0x28>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f00b f8b4 	bl	800d838 <osSemaphoreRelease>
    }
}
 80026d0:	bf00      	nop
 80026d2:	3708      	adds	r7, #8
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	2000064c 	.word	0x2000064c
 80026dc:	2000089c 	.word	0x2000089c

080026e0 <Datalogger_Init>:
// La librera de bajo nivel (sd_diskio.c) la necesita.
FATFS SDFatFS;
// Nombre del "drive" (siempre "0:" por defecto)
char SDPath[4] = "0:/";

HAL_StatusTypeDef Datalogger_Init(Datalogger_t *logger, const char *filename) {
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	6039      	str	r1, [r7, #0]
    FRESULT res;

    // Guardar nombre del archivo
    strncpy(logger->filename, filename, sizeof(logger->filename));
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 80026f0:	2220      	movs	r2, #32
 80026f2:	6839      	ldr	r1, [r7, #0]
 80026f4:	4618      	mov	r0, r3
 80026f6:	f010 faf8 	bl	8012cea <strncpy>
    logger->is_mounted = 0;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2200      	movs	r2, #0
 80026fe:	f883 2484 	strb.w	r2, [r3, #1156]	@ 0x484

    // 1. Montar el sistema de archivos
    // Necesitas vincular SDFatFS y SDPath a tu 'datalogger'
    // o simplemente usar la variable global SDFatFS
    res = f_mount(&logger->fs, (TCHAR const*)SDPath, 1); // 1 = montar ahora
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2201      	movs	r2, #1
 8002706:	4915      	ldr	r1, [pc, #84]	@ (800275c <Datalogger_Init+0x7c>)
 8002708:	4618      	mov	r0, r3
 800270a:	f00a f98b 	bl	800ca24 <f_mount>
 800270e:	4603      	mov	r3, r0
 8002710:	73fb      	strb	r3, [r7, #15]

    if (res != FR_OK) {
 8002712:	7bfb      	ldrb	r3, [r7, #15]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d001      	beq.n	800271c <Datalogger_Init+0x3c>
        // Error al montar (No hay tarjeta? Mal formato?)
        return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e01a      	b.n	8002752 <Datalogger_Init+0x72>
    }

    // 2. Abrir el archivo de log
    // FA_OPEN_APPEND: Abre si existe y va al final. Si no existe, lo crea.
    // FA_WRITE: Necesitamos permiso de escritura.
    res = f_open(&logger->file, logger->filename, FA_OPEN_APPEND | FA_WRITE);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f503 700d 	add.w	r0, r3, #564	@ 0x234
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 8002728:	2232      	movs	r2, #50	@ 0x32
 800272a:	4619      	mov	r1, r3
 800272c:	f00a f9de 	bl	800caec <f_open>
 8002730:	4603      	mov	r3, r0
 8002732:	73fb      	strb	r3, [r7, #15]

    if (res != FR_OK) {
 8002734:	7bfb      	ldrb	r3, [r7, #15]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d006      	beq.n	8002748 <Datalogger_Init+0x68>
        f_mount(NULL, (TCHAR const*)SDPath, 1); // Desmontar
 800273a:	2201      	movs	r2, #1
 800273c:	4907      	ldr	r1, [pc, #28]	@ (800275c <Datalogger_Init+0x7c>)
 800273e:	2000      	movs	r0, #0
 8002740:	f00a f970 	bl	800ca24 <f_mount>
        return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e004      	b.n	8002752 <Datalogger_Init+0x72>
    }

    logger->is_mounted = 1;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2201      	movs	r2, #1
 800274c:	f883 2484 	strb.w	r2, [r3, #1156]	@ 0x484
    return HAL_OK;
 8002750:	2300      	movs	r3, #0
}
 8002752:	4618      	mov	r0, r3
 8002754:	3710      	adds	r7, #16
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	20000004 	.word	0x20000004

08002760 <Datalogger_LogEntry>:

HAL_StatusTypeDef Datalogger_LogEntry(Datalogger_t *logger, Datalog_Entry_t *entry) {
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
    if (!logger->is_mounted) {
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	f893 3484 	ldrb.w	r3, [r3, #1156]	@ 0x484
 8002770:	2b00      	cmp	r3, #0
 8002772:	d101      	bne.n	8002778 <Datalogger_LogEntry+0x18>
        return HAL_ERROR; // No se ha inicializado
 8002774:	2301      	movs	r3, #1
 8002776:	e022      	b.n	80027be <Datalogger_LogEntry+0x5e>
    }

    FRESULT res;
    UINT bytes_written = 0;
 8002778:	2300      	movs	r3, #0
 800277a:	60bb      	str	r3, [r7, #8]

    // 1. Escribir la estructura binaria (struct) directamente en el archivo
    res = f_write(&logger->file, entry, sizeof(Datalog_Entry_t), &bytes_written);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f503 700d 	add.w	r0, r3, #564	@ 0x234
 8002782:	f107 0308 	add.w	r3, r7, #8
 8002786:	221e      	movs	r2, #30
 8002788:	6839      	ldr	r1, [r7, #0]
 800278a:	f00a fb70 	bl	800ce6e <f_write>
 800278e:	4603      	mov	r3, r0
 8002790:	73fb      	strb	r3, [r7, #15]

    if (res != FR_OK || bytes_written != sizeof(Datalog_Entry_t)) {
 8002792:	7bfb      	ldrb	r3, [r7, #15]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d102      	bne.n	800279e <Datalogger_LogEntry+0x3e>
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	2b1e      	cmp	r3, #30
 800279c:	d001      	beq.n	80027a2 <Datalogger_LogEntry+0x42>
        // Error durante la escritura
        return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e00d      	b.n	80027be <Datalogger_LogEntry+0x5e>

    // 2. Sincronizar el archivo (CRTICO!)
    // Esto fuerza al sistema a escribir el buffer en la tarjeta SD fsica.
    // Si no haces esto y quitas la energa, perders los ltimos datos.
    // Es una operacin lenta, pero perfecta para una tarea de baja prioridad.
    res = f_sync(&logger->file);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	f503 730d 	add.w	r3, r3, #564	@ 0x234
 80027a8:	4618      	mov	r0, r3
 80027aa:	f00a fd04 	bl	800d1b6 <f_sync>
 80027ae:	4603      	mov	r3, r0
 80027b0:	73fb      	strb	r3, [r7, #15]

    if (res != FR_OK) {
 80027b2:	7bfb      	ldrb	r3, [r7, #15]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d001      	beq.n	80027bc <Datalogger_LogEntry+0x5c>
        return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e000      	b.n	80027be <Datalogger_LogEntry+0x5e>
    }

    return HAL_OK;
 80027bc:	2300      	movs	r3, #0
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3710      	adds	r7, #16
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
	...

080027c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80027ce:	2300      	movs	r3, #0
 80027d0:	607b      	str	r3, [r7, #4]
 80027d2:	4b17      	ldr	r3, [pc, #92]	@ (8002830 <MX_DMA_Init+0x68>)
 80027d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d6:	4a16      	ldr	r2, [pc, #88]	@ (8002830 <MX_DMA_Init+0x68>)
 80027d8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80027dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80027de:	4b14      	ldr	r3, [pc, #80]	@ (8002830 <MX_DMA_Init+0x68>)
 80027e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027e6:	607b      	str	r3, [r7, #4]
 80027e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80027ea:	2300      	movs	r3, #0
 80027ec:	603b      	str	r3, [r7, #0]
 80027ee:	4b10      	ldr	r3, [pc, #64]	@ (8002830 <MX_DMA_Init+0x68>)
 80027f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f2:	4a0f      	ldr	r2, [pc, #60]	@ (8002830 <MX_DMA_Init+0x68>)
 80027f4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80027f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80027fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002830 <MX_DMA_Init+0x68>)
 80027fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002802:	603b      	str	r3, [r7, #0]
 8002804:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8002806:	2200      	movs	r2, #0
 8002808:	2105      	movs	r1, #5
 800280a:	2010      	movs	r0, #16
 800280c:	f001 fe3e 	bl	800448c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002810:	2010      	movs	r0, #16
 8002812:	f001 fe57 	bl	80044c4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8002816:	2200      	movs	r2, #0
 8002818:	2105      	movs	r1, #5
 800281a:	2046      	movs	r0, #70	@ 0x46
 800281c:	f001 fe36 	bl	800448c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002820:	2046      	movs	r0, #70	@ 0x46
 8002822:	f001 fe4f 	bl	80044c4 <HAL_NVIC_EnableIRQ>

}
 8002826:	bf00      	nop
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	40023800 	.word	0x40023800

08002834 <__io_putchar>:

/* USER CODE END PM */

/* Private variables ---------------------------------------------------------*/
/* USER CODE BEGIN Variables */
int __io_putchar(int ch) {
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800283c:	1d39      	adds	r1, r7, #4
 800283e:	f04f 33ff 	mov.w	r3, #4294967295
 8002842:	2201      	movs	r2, #1
 8002844:	4803      	ldr	r0, [pc, #12]	@ (8002854 <__io_putchar+0x20>)
 8002846:	f006 fceb 	bl	8009220 <HAL_UART_Transmit>
	return ch;
 800284a:	687b      	ldr	r3, [r7, #4]
}
 800284c:	4618      	mov	r0, r3
 800284e:	3708      	adds	r7, #8
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	20000b08 	.word	0x20000b08

08002858 <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
	/* add mutexes, ... */
	/* USER CODE END RTOS_MUTEX */

	/* Create the semaphores(s) */
	/* creation of hcsr04Semaphore */
	hcsr04SemaphoreHandle = osSemaphoreNew(1, 0, &hcsr04Semaphore_attributes);
 800285c:	4a4c      	ldr	r2, [pc, #304]	@ (8002990 <MX_FREERTOS_Init+0x138>)
 800285e:	2100      	movs	r1, #0
 8002860:	2001      	movs	r0, #1
 8002862:	f00a ff0e 	bl	800d682 <osSemaphoreNew>
 8002866:	4603      	mov	r3, r0
 8002868:	4a4a      	ldr	r2, [pc, #296]	@ (8002994 <MX_FREERTOS_Init+0x13c>)
 800286a:	6013      	str	r3, [r2, #0]

	/* creation of serialSemaphore */
	serialSemaphoreHandle = osSemaphoreNew(1, 1, &serialSemaphore_attributes);
 800286c:	4a4a      	ldr	r2, [pc, #296]	@ (8002998 <MX_FREERTOS_Init+0x140>)
 800286e:	2101      	movs	r1, #1
 8002870:	2001      	movs	r0, #1
 8002872:	f00a ff06 	bl	800d682 <osSemaphoreNew>
 8002876:	4603      	mov	r3, r0
 8002878:	4a48      	ldr	r2, [pc, #288]	@ (800299c <MX_FREERTOS_Init+0x144>)
 800287a:	6013      	str	r3, [r2, #0]

	/* creation of imuSemaphore */
	imuSemaphoreHandle = osSemaphoreNew(1, 1, &imuSemaphore_attributes);
 800287c:	4a48      	ldr	r2, [pc, #288]	@ (80029a0 <MX_FREERTOS_Init+0x148>)
 800287e:	2101      	movs	r1, #1
 8002880:	2001      	movs	r0, #1
 8002882:	f00a fefe 	bl	800d682 <osSemaphoreNew>
 8002886:	4603      	mov	r3, r0
 8002888:	4a46      	ldr	r2, [pc, #280]	@ (80029a4 <MX_FREERTOS_Init+0x14c>)
 800288a:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* Create the queue(s) */
	/* creation of sensorDataQueue */
	sensorDataQueueHandle = osMessageQueueNew (5, sizeof(SensorData_t), &sensorDataQueue_attributes);
 800288c:	4a46      	ldr	r2, [pc, #280]	@ (80029a8 <MX_FREERTOS_Init+0x150>)
 800288e:	2130      	movs	r1, #48	@ 0x30
 8002890:	2005      	movs	r0, #5
 8002892:	f00b f839 	bl	800d908 <osMessageQueueNew>
 8002896:	4603      	mov	r3, r0
 8002898:	4a44      	ldr	r2, [pc, #272]	@ (80029ac <MX_FREERTOS_Init+0x154>)
 800289a:	6013      	str	r3, [r2, #0]

	/* creation of gpsDataQueue */
	gpsDataQueueHandle = osMessageQueueNew (5, sizeof(GPS_Data_t), &gpsDataQueue_attributes);
 800289c:	4a44      	ldr	r2, [pc, #272]	@ (80029b0 <MX_FREERTOS_Init+0x158>)
 800289e:	21bc      	movs	r1, #188	@ 0xbc
 80028a0:	2005      	movs	r0, #5
 80028a2:	f00b f831 	bl	800d908 <osMessageQueueNew>
 80028a6:	4603      	mov	r3, r0
 80028a8:	4a42      	ldr	r2, [pc, #264]	@ (80029b4 <MX_FREERTOS_Init+0x15c>)
 80028aa:	6013      	str	r3, [r2, #0]

	/* creation of controlDataQueue */
	controlDataQueueHandle = osMessageQueueNew (5, sizeof(ControlCommand_t), &controlDataQueue_attributes);
 80028ac:	4a42      	ldr	r2, [pc, #264]	@ (80029b8 <MX_FREERTOS_Init+0x160>)
 80028ae:	2120      	movs	r1, #32
 80028b0:	2005      	movs	r0, #5
 80028b2:	f00b f829 	bl	800d908 <osMessageQueueNew>
 80028b6:	4603      	mov	r3, r0
 80028b8:	4a40      	ldr	r2, [pc, #256]	@ (80029bc <MX_FREERTOS_Init+0x164>)
 80028ba:	6013      	str	r3, [r2, #0]

	/* creation of navStatesQueue */
	navStatesQueueHandle = osMessageQueueNew (5, sizeof(evento_navegacion), &navStatesQueue_attributes);
 80028bc:	4a40      	ldr	r2, [pc, #256]	@ (80029c0 <MX_FREERTOS_Init+0x168>)
 80028be:	2101      	movs	r1, #1
 80028c0:	2005      	movs	r0, #5
 80028c2:	f00b f821 	bl	800d908 <osMessageQueueNew>
 80028c6:	4603      	mov	r3, r0
 80028c8:	4a3e      	ldr	r2, [pc, #248]	@ (80029c4 <MX_FREERTOS_Init+0x16c>)
 80028ca:	6013      	str	r3, [r2, #0]

	/* creation of hcsr04DataQueue */
	hcsr04DataQueueHandle = osMessageQueueNew (5, sizeof(HCSR04_Data_t), &hcsr04DataQueue_attributes);
 80028cc:	4a3e      	ldr	r2, [pc, #248]	@ (80029c8 <MX_FREERTOS_Init+0x170>)
 80028ce:	2114      	movs	r1, #20
 80028d0:	2005      	movs	r0, #5
 80028d2:	f00b f819 	bl	800d908 <osMessageQueueNew>
 80028d6:	4603      	mov	r3, r0
 80028d8:	4a3c      	ldr	r2, [pc, #240]	@ (80029cc <MX_FREERTOS_Init+0x174>)
 80028da:	6013      	str	r3, [r2, #0]

	/* creation of logQueue */
	logQueueHandle = osMessageQueueNew (5, sizeof(Datalog_Entry_t), &logQueue_attributes);
 80028dc:	4a3c      	ldr	r2, [pc, #240]	@ (80029d0 <MX_FREERTOS_Init+0x178>)
 80028de:	211e      	movs	r1, #30
 80028e0:	2005      	movs	r0, #5
 80028e2:	f00b f811 	bl	800d908 <osMessageQueueNew>
 80028e6:	4603      	mov	r3, r0
 80028e8:	4a3a      	ldr	r2, [pc, #232]	@ (80029d4 <MX_FREERTOS_Init+0x17c>)
 80028ea:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of Navegacion */
	NavegacionHandle = osThreadNew(NavegacionTask, NULL, &Navegacion_attributes);
 80028ec:	4a3a      	ldr	r2, [pc, #232]	@ (80029d8 <MX_FREERTOS_Init+0x180>)
 80028ee:	2100      	movs	r1, #0
 80028f0:	483a      	ldr	r0, [pc, #232]	@ (80029dc <MX_FREERTOS_Init+0x184>)
 80028f2:	f00a fe19 	bl	800d528 <osThreadNew>
 80028f6:	4603      	mov	r3, r0
 80028f8:	4a39      	ldr	r2, [pc, #228]	@ (80029e0 <MX_FREERTOS_Init+0x188>)
 80028fa:	6013      	str	r3, [r2, #0]

	/* creation of Taquito */
	TaquitoHandle = osThreadNew(TaquitoTask, NULL, &Taquito_attributes);
 80028fc:	4a39      	ldr	r2, [pc, #228]	@ (80029e4 <MX_FREERTOS_Init+0x18c>)
 80028fe:	2100      	movs	r1, #0
 8002900:	4839      	ldr	r0, [pc, #228]	@ (80029e8 <MX_FREERTOS_Init+0x190>)
 8002902:	f00a fe11 	bl	800d528 <osThreadNew>
 8002906:	4603      	mov	r3, r0
 8002908:	4a38      	ldr	r2, [pc, #224]	@ (80029ec <MX_FREERTOS_Init+0x194>)
 800290a:	6013      	str	r3, [r2, #0]

	/* creation of NavGlobal */
	NavGlobalHandle = osThreadNew(Navegacion_Global, NULL, &NavGlobal_attributes);
 800290c:	4a38      	ldr	r2, [pc, #224]	@ (80029f0 <MX_FREERTOS_Init+0x198>)
 800290e:	2100      	movs	r1, #0
 8002910:	4838      	ldr	r0, [pc, #224]	@ (80029f4 <MX_FREERTOS_Init+0x19c>)
 8002912:	f00a fe09 	bl	800d528 <osThreadNew>
 8002916:	4603      	mov	r3, r0
 8002918:	4a37      	ldr	r2, [pc, #220]	@ (80029f8 <MX_FREERTOS_Init+0x1a0>)
 800291a:	6013      	str	r3, [r2, #0]

	/* creation of Control */
	ControlHandle = osThreadNew(ControlTask, NULL, &Control_attributes);
 800291c:	4a37      	ldr	r2, [pc, #220]	@ (80029fc <MX_FREERTOS_Init+0x1a4>)
 800291e:	2100      	movs	r1, #0
 8002920:	4837      	ldr	r0, [pc, #220]	@ (8002a00 <MX_FREERTOS_Init+0x1a8>)
 8002922:	f00a fe01 	bl	800d528 <osThreadNew>
 8002926:	4603      	mov	r3, r0
 8002928:	4a36      	ldr	r2, [pc, #216]	@ (8002a04 <MX_FREERTOS_Init+0x1ac>)
 800292a:	6013      	str	r3, [r2, #0]

	/* creation of Ultrasonido */
	UltrasonidoHandle = osThreadNew(UltrasonidoTask, NULL, &Ultrasonido_attributes);
 800292c:	4a36      	ldr	r2, [pc, #216]	@ (8002a08 <MX_FREERTOS_Init+0x1b0>)
 800292e:	2100      	movs	r1, #0
 8002930:	4836      	ldr	r0, [pc, #216]	@ (8002a0c <MX_FREERTOS_Init+0x1b4>)
 8002932:	f00a fdf9 	bl	800d528 <osThreadNew>
 8002936:	4603      	mov	r3, r0
 8002938:	4a35      	ldr	r2, [pc, #212]	@ (8002a10 <MX_FREERTOS_Init+0x1b8>)
 800293a:	6013      	str	r3, [r2, #0]

	/* creation of Geoposicion */
	GeoposicionHandle = osThreadNew(GPSTask, NULL, &Geoposicion_attributes);
 800293c:	4a35      	ldr	r2, [pc, #212]	@ (8002a14 <MX_FREERTOS_Init+0x1bc>)
 800293e:	2100      	movs	r1, #0
 8002940:	4835      	ldr	r0, [pc, #212]	@ (8002a18 <MX_FREERTOS_Init+0x1c0>)
 8002942:	f00a fdf1 	bl	800d528 <osThreadNew>
 8002946:	4603      	mov	r3, r0
 8002948:	4a34      	ldr	r2, [pc, #208]	@ (8002a1c <MX_FREERTOS_Init+0x1c4>)
 800294a:	6013      	str	r3, [r2, #0]

	/* creation of Transmision */
	TransmisionHandle = osThreadNew(TransmisionTask, NULL, &Transmision_attributes);
 800294c:	4a34      	ldr	r2, [pc, #208]	@ (8002a20 <MX_FREERTOS_Init+0x1c8>)
 800294e:	2100      	movs	r1, #0
 8002950:	4834      	ldr	r0, [pc, #208]	@ (8002a24 <MX_FREERTOS_Init+0x1cc>)
 8002952:	f00a fde9 	bl	800d528 <osThreadNew>
 8002956:	4603      	mov	r3, r0
 8002958:	4a33      	ldr	r2, [pc, #204]	@ (8002a28 <MX_FREERTOS_Init+0x1d0>)
 800295a:	6013      	str	r3, [r2, #0]

	/* creation of Sensores_I2C */
	Sensores_I2CHandle = osThreadNew(SensoresTask, NULL, &Sensores_I2C_attributes);
 800295c:	4a33      	ldr	r2, [pc, #204]	@ (8002a2c <MX_FREERTOS_Init+0x1d4>)
 800295e:	2100      	movs	r1, #0
 8002960:	4833      	ldr	r0, [pc, #204]	@ (8002a30 <MX_FREERTOS_Init+0x1d8>)
 8002962:	f00a fde1 	bl	800d528 <osThreadNew>
 8002966:	4603      	mov	r3, r0
 8002968:	4a32      	ldr	r2, [pc, #200]	@ (8002a34 <MX_FREERTOS_Init+0x1dc>)
 800296a:	6013      	str	r3, [r2, #0]

	/* creation of logTask */
	logTaskHandle = osThreadNew(Datos_SD, NULL, &logTask_attributes);
 800296c:	4a32      	ldr	r2, [pc, #200]	@ (8002a38 <MX_FREERTOS_Init+0x1e0>)
 800296e:	2100      	movs	r1, #0
 8002970:	4832      	ldr	r0, [pc, #200]	@ (8002a3c <MX_FREERTOS_Init+0x1e4>)
 8002972:	f00a fdd9 	bl	800d528 <osThreadNew>
 8002976:	4603      	mov	r3, r0
 8002978:	4a31      	ldr	r2, [pc, #196]	@ (8002a40 <MX_FREERTOS_Init+0x1e8>)
 800297a:	6013      	str	r3, [r2, #0]

	/* creation of Servos */
	ServosHandle = osThreadNew(PatasRoverTask, NULL, &Servos_attributes);
 800297c:	4a31      	ldr	r2, [pc, #196]	@ (8002a44 <MX_FREERTOS_Init+0x1ec>)
 800297e:	2100      	movs	r1, #0
 8002980:	4831      	ldr	r0, [pc, #196]	@ (8002a48 <MX_FREERTOS_Init+0x1f0>)
 8002982:	f00a fdd1 	bl	800d528 <osThreadNew>
 8002986:	4603      	mov	r3, r0
 8002988:	4a30      	ldr	r2, [pc, #192]	@ (8002a4c <MX_FREERTOS_Init+0x1f4>)
 800298a:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

}
 800298c:	bf00      	nop
 800298e:	bd80      	pop	{r7, pc}
 8002990:	08015f64 	.word	0x08015f64
 8002994:	20000898 	.word	0x20000898
 8002998:	08015f74 	.word	0x08015f74
 800299c:	2000089c 	.word	0x2000089c
 80029a0:	08015f84 	.word	0x08015f84
 80029a4:	200008a0 	.word	0x200008a0
 80029a8:	08015ed4 	.word	0x08015ed4
 80029ac:	20000880 	.word	0x20000880
 80029b0:	08015eec 	.word	0x08015eec
 80029b4:	20000884 	.word	0x20000884
 80029b8:	08015f04 	.word	0x08015f04
 80029bc:	20000888 	.word	0x20000888
 80029c0:	08015f1c 	.word	0x08015f1c
 80029c4:	2000088c 	.word	0x2000088c
 80029c8:	08015f34 	.word	0x08015f34
 80029cc:	20000890 	.word	0x20000890
 80029d0:	08015f4c 	.word	0x08015f4c
 80029d4:	20000894 	.word	0x20000894
 80029d8:	08015d6c 	.word	0x08015d6c
 80029dc:	08002a51 	.word	0x08002a51
 80029e0:	20000858 	.word	0x20000858
 80029e4:	08015d90 	.word	0x08015d90
 80029e8:	08002a61 	.word	0x08002a61
 80029ec:	2000085c 	.word	0x2000085c
 80029f0:	08015db4 	.word	0x08015db4
 80029f4:	08002a71 	.word	0x08002a71
 80029f8:	20000860 	.word	0x20000860
 80029fc:	08015dd8 	.word	0x08015dd8
 8002a00:	08002a81 	.word	0x08002a81
 8002a04:	20000864 	.word	0x20000864
 8002a08:	08015dfc 	.word	0x08015dfc
 8002a0c:	08002a91 	.word	0x08002a91
 8002a10:	20000868 	.word	0x20000868
 8002a14:	08015e20 	.word	0x08015e20
 8002a18:	08002ac1 	.word	0x08002ac1
 8002a1c:	2000086c 	.word	0x2000086c
 8002a20:	08015e44 	.word	0x08015e44
 8002a24:	08002b1d 	.word	0x08002b1d
 8002a28:	20000870 	.word	0x20000870
 8002a2c:	08015e68 	.word	0x08015e68
 8002a30:	08002d09 	.word	0x08002d09
 8002a34:	20000874 	.word	0x20000874
 8002a38:	08015e8c 	.word	0x08015e8c
 8002a3c:	08002dbd 	.word	0x08002dbd
 8002a40:	20000878 	.word	0x20000878
 8002a44:	08015eb0 	.word	0x08015eb0
 8002a48:	08002ed9 	.word	0x08002ed9
 8002a4c:	2000087c 	.word	0x2000087c

08002a50 <NavegacionTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_NavegacionTask */
void NavegacionTask(void *argument)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN NavegacionTask */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8002a58:	2001      	movs	r0, #1
 8002a5a:	f00a fdf7 	bl	800d64c <osDelay>
 8002a5e:	e7fb      	b.n	8002a58 <NavegacionTask+0x8>

08002a60 <TaquitoTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_TaquitoTask */
void TaquitoTask(void *argument)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b082      	sub	sp, #8
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN TaquitoTask */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8002a68:	2001      	movs	r0, #1
 8002a6a:	f00a fdef 	bl	800d64c <osDelay>
 8002a6e:	e7fb      	b.n	8002a68 <TaquitoTask+0x8>

08002a70 <Navegacion_Global>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Navegacion_Global */
void Navegacion_Global(void *argument)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Navegacion_Global */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8002a78:	2001      	movs	r0, #1
 8002a7a:	f00a fde7 	bl	800d64c <osDelay>
 8002a7e:	e7fb      	b.n	8002a78 <Navegacion_Global+0x8>

08002a80 <ControlTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_ControlTask */
void ControlTask(void *argument)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN ControlTask */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8002a88:	2001      	movs	r0, #1
 8002a8a:	f00a fddf 	bl	800d64c <osDelay>
 8002a8e:	e7fb      	b.n	8002a88 <ControlTask+0x8>

08002a90 <UltrasonidoTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_UltrasonidoTask */
void UltrasonidoTask(void *argument)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b088      	sub	sp, #32
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		// 1. Llama a la funcin de lectura.
		// Esta funcin bloquear la tarea (espera el semforo)
		// hasta que la interrupcin del timer reciba el eco.
		HAL_StatusTypeDef status = HCSR04_ReadDistance(&data_ultrasonico);
 8002a98:	f107 0308 	add.w	r3, r7, #8
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f7ff fa73 	bl	8001f88 <HCSR04_ReadDistance>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	77fb      	strb	r3, [r7, #31]
		// 2. Comprobar si la lectura fue exitosa
		if (status == HAL_OK)
 8002aa6:	7ffb      	ldrb	r3, [r7, #31]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d104      	bne.n	8002ab6 <UltrasonidoTask+0x26>
		{
			// 3. Imprimir el dato usando la funcin de Serial.c
			// Esta funcin ya comprueba si data.is_valid
			Serial_PrintHCSR04Data(&data_ultrasonico);
 8002aac:	f107 0308 	add.w	r3, r7, #8
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f7ff fd99 	bl	80025e8 <Serial_PrintHCSR04Data>
			// 4. (Opcional) Imprimir si hubo un error (timeout)
			//Serial_PrintString("[Ultrasonico] Error: Timeout (eco no recibido)\r\n");
		}
		// 5. Esperar antes de la prxima medicin
		// No medir demasiado rpido para evitar ecos fantasmas.
		osDelay(200); // 5 lecturas por segundo es ms que suficiente.
 8002ab6:	20c8      	movs	r0, #200	@ 0xc8
 8002ab8:	f00a fdc8 	bl	800d64c <osDelay>
	{
 8002abc:	e7ec      	b.n	8002a98 <UltrasonidoTask+0x8>
	...

08002ac0 <GPSTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_GPSTask */
void GPSTask(void *argument)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b0b2      	sub	sp, #200	@ 0xc8
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
	GPS_Data_t local_gps_data;

	/* Infinite loop */
	for(;;)
	{
		GPS_ProcessData();
 8002ac8:	f7fe fb1c 	bl	8001104 <GPS_ProcessData>
		if (gps_data_ready) {
 8002acc:	4b10      	ldr	r3, [pc, #64]	@ (8002b10 <GPSTask+0x50>)
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d017      	beq.n	8002b06 <GPSTask+0x46>
			// Copiar datos globales a local
			memcpy(&local_gps_data, &g_gps_data, sizeof(GPS_Data_t));
 8002ad6:	4a0f      	ldr	r2, [pc, #60]	@ (8002b14 <GPSTask+0x54>)
 8002ad8:	f107 030c 	add.w	r3, r7, #12
 8002adc:	4611      	mov	r1, r2
 8002ade:	22bc      	movs	r2, #188	@ 0xbc
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f010 fa56 	bl	8012f92 <memcpy>

			// Enviar a cola para otras tareas
			osMessageQueuePut(gpsDataQueueHandle, &local_gps_data, 0, 0);
 8002ae6:	4b0c      	ldr	r3, [pc, #48]	@ (8002b18 <GPSTask+0x58>)
 8002ae8:	6818      	ldr	r0, [r3, #0]
 8002aea:	f107 010c 	add.w	r1, r7, #12
 8002aee:	2300      	movs	r3, #0
 8002af0:	2200      	movs	r2, #0
 8002af2:	f00a ff7d 	bl	800d9f0 <osMessageQueuePut>

			// Imprimir para debug
			GPS_PrintData(&local_gps_data);
 8002af6:	f107 030c 	add.w	r3, r7, #12
 8002afa:	4618      	mov	r0, r3
 8002afc:	f7fe fe92 	bl	8001824 <GPS_PrintData>

			// Limpiar bandera
			gps_data_ready = 0;
 8002b00:	4b03      	ldr	r3, [pc, #12]	@ (8002b10 <GPSTask+0x50>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	701a      	strb	r2, [r3, #0]
		}
		osDelay(100);
 8002b06:	2064      	movs	r0, #100	@ 0x64
 8002b08:	f00a fda0 	bl	800d64c <osDelay>
		GPS_ProcessData();
 8002b0c:	e7dc      	b.n	8002ac8 <GPSTask+0x8>
 8002b0e:	bf00      	nop
 8002b10:	20000610 	.word	0x20000610
 8002b14:	20000554 	.word	0x20000554
 8002b18:	20000884 	.word	0x20000884

08002b1c <TransmisionTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_TransmisionTask */
void TransmisionTask(void *argument)
{
 8002b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b20:	f5ad 7d63 	sub.w	sp, sp, #908	@ 0x38c
 8002b24:	af0e      	add	r7, sp, #56	@ 0x38
 8002b26:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002b2a:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8002b2e:	6018      	str	r0, [r3, #0]
	Sensors_I2C_Handle_t i2c_data;
	GPS_Data_t gps_data;
	LoRa_t lora_module;

	// La estructura que rellenaremos y enviaremos al logger
	Datalog_Entry_t current_log_entry = {0};
 8002b30:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002b34:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002b38:	4618      	mov	r0, r3
 8002b3a:	231e      	movs	r3, #30
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	2100      	movs	r1, #0
 8002b40:	f010 f8ac 	bl	8012c9c <memset>
	char msg[128];
	osDelay(1000); // Espera inicial
 8002b44:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002b48:	f00a fd80 	bl	800d64c <osDelay>
	LoRa_Init(&lora_module, &huart1);
 8002b4c:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 8002b50:	4964      	ldr	r1, [pc, #400]	@ (8002ce4 <TransmisionTask+0x1c8>)
 8002b52:	4618      	mov	r0, r3
 8002b54:	f7ff fc70 	bl	8002438 <LoRa_Init>
	LoRa_Setup(&lora_module,
 8002b58:	f507 70ae 	add.w	r0, r7, #348	@ 0x15c
 8002b5c:	4b62      	ldr	r3, [pc, #392]	@ (8002ce8 <TransmisionTask+0x1cc>)
 8002b5e:	4a63      	ldr	r2, [pc, #396]	@ (8002cec <TransmisionTask+0x1d0>)
 8002b60:	4963      	ldr	r1, [pc, #396]	@ (8002cf0 <TransmisionTask+0x1d4>)
 8002b62:	f7ff fcad 	bl	80024c0 <LoRa_Setup>
	for(;;)
	{


		// 1. Esperar por datos de los sensores I2C (cada 2 seg)
		if (osMessageQueueGet(sensorDataQueueHandle, &i2c_data, NULL, osWaitForever) == osOK)
 8002b66:	4b63      	ldr	r3, [pc, #396]	@ (8002cf4 <TransmisionTask+0x1d8>)
 8002b68:	6818      	ldr	r0, [r3, #0]
 8002b6a:	f507 7147 	add.w	r1, r7, #796	@ 0x31c
 8002b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b72:	2200      	movs	r2, #0
 8002b74:	f00a ff9c 	bl	800dab0 <osMessageQueueGet>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d1f3      	bne.n	8002b66 <TransmisionTask+0x4a>
		{
			// 2. Intentar obtener los ltimos datos del GPS (no esperar)
			// (Esto vaca la cola de GPS por si hay datos nuevos)
			osMessageQueueGet(gpsDataQueueHandle, &gps_data, NULL, 0);
 8002b7e:	4b5e      	ldr	r3, [pc, #376]	@ (8002cf8 <TransmisionTask+0x1dc>)
 8002b80:	6818      	ldr	r0, [r3, #0]
 8002b82:	f507 7118 	add.w	r1, r7, #608	@ 0x260
 8002b86:	2300      	movs	r3, #0
 8002b88:	2200      	movs	r2, #0
 8002b8a:	f00a ff91 	bl	800dab0 <osMessageQueueGet>

			// 3. Rellenar la estructura de log
			current_log_entry.timestamp = gps_data.timestamp; // O mejor, un timestamp del GPS
 8002b8e:	f8d7 228c 	ldr.w	r2, [r7, #652]	@ 0x28c
 8002b92:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002b96:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002b9a:	601a      	str	r2, [r3, #0]
			current_log_entry.latitude = gps_data.latitude;
 8002b9c:	f8d7 2260 	ldr.w	r2, [r7, #608]	@ 0x260
 8002ba0:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002ba4:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002ba8:	605a      	str	r2, [r3, #4]
			current_log_entry.longitude = gps_data.longitude;
 8002baa:	f8d7 2264 	ldr.w	r2, [r7, #612]	@ 0x264
 8002bae:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002bb2:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002bb6:	609a      	str	r2, [r3, #8]
			current_log_entry.gps_fix = gps_data.fix_quality;
 8002bb8:	f897 3274 	ldrb.w	r3, [r7, #628]	@ 0x274
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002bc2:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002bc6:	819a      	strh	r2, [r3, #12]
			current_log_entry.temperature = i2c_data.data.temperature;
 8002bc8:	f8d7 2320 	ldr.w	r2, [r7, #800]	@ 0x320
 8002bcc:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002bd0:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002bd4:	f8c3 200e 	str.w	r2, [r3, #14]
			current_log_entry.humidity = i2c_data.data.humidity;
 8002bd8:	f8d7 2324 	ldr.w	r2, [r7, #804]	@ 0x324
 8002bdc:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002be0:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002be4:	f8c3 2012 	str.w	r2, [r3, #18]
			current_log_entry.eco2 = i2c_data.data.eco2;
 8002be8:	f8b7 2328 	ldrh.w	r2, [r7, #808]	@ 0x328
 8002bec:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002bf0:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002bf4:	82da      	strh	r2, [r3, #22]
			current_log_entry.tvoc = i2c_data.data.tvoc;
 8002bf6:	f8b7 232a 	ldrh.w	r2, [r7, #810]	@ 0x32a
 8002bfa:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002bfe:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002c02:	831a      	strh	r2, [r3, #24]
			current_log_entry.light = i2c_data.data.light;
 8002c04:	f8d7 2344 	ldr.w	r2, [r7, #836]	@ 0x344
 8002c08:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002c0c:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002c10:	f8c3 201a 	str.w	r2, [r3, #26]

			// 4. Enviar la estructura COMPLETA a la cola de Log
			osMessageQueuePut(logQueueHandle, &current_log_entry, 0, 0);
 8002c14:	4b39      	ldr	r3, [pc, #228]	@ (8002cfc <TransmisionTask+0x1e0>)
 8002c16:	6818      	ldr	r0, [r3, #0]
 8002c18:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	2200      	movs	r2, #0
 8002c20:	f00a fee6 	bl	800d9f0 <osMessageQueuePut>

			// 5. Formatear y enviar por LoRa (como antes)
			snprintf(msg, sizeof(msg),
					"%.1f,%.1f,%u,%u,%.2f,%.2f,%.2f,%.1f",
					i2c_data.data.temperature,
 8002c24:	f8d7 3320 	ldr.w	r3, [r7, #800]	@ 0x320
			snprintf(msg, sizeof(msg),
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f7fd fc95 	bl	8000558 <__aeabi_f2d>
 8002c2e:	4680      	mov	r8, r0
 8002c30:	4689      	mov	r9, r1
					i2c_data.data.humidity,
 8002c32:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
			snprintf(msg, sizeof(msg),
 8002c36:	4618      	mov	r0, r3
 8002c38:	f7fd fc8e 	bl	8000558 <__aeabi_f2d>
 8002c3c:	4682      	mov	sl, r0
 8002c3e:	468b      	mov	fp, r1
					i2c_data.data.eco2,
 8002c40:	f8b7 3328 	ldrh.w	r3, [r7, #808]	@ 0x328
			snprintf(msg, sizeof(msg),
 8002c44:	461e      	mov	r6, r3
					i2c_data.data.tvoc,
 8002c46:	f8b7 332a 	ldrh.w	r3, [r7, #810]	@ 0x32a
			snprintf(msg, sizeof(msg),
 8002c4a:	613b      	str	r3, [r7, #16]
					i2c_data.data.accel[0],
 8002c4c:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
			snprintf(msg, sizeof(msg),
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7fd fc81 	bl	8000558 <__aeabi_f2d>
 8002c56:	e9c7 0102 	strd	r0, r1, [r7, #8]
					i2c_data.data.accel[1],
 8002c5a:	f8d7 3330 	ldr.w	r3, [r7, #816]	@ 0x330
			snprintf(msg, sizeof(msg),
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7fd fc7a 	bl	8000558 <__aeabi_f2d>
 8002c64:	e9c7 0100 	strd	r0, r1, [r7]
					i2c_data.data.accel[2],
 8002c68:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
			snprintf(msg, sizeof(msg),
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7fd fc73 	bl	8000558 <__aeabi_f2d>
 8002c72:	4604      	mov	r4, r0
 8002c74:	460d      	mov	r5, r1
					i2c_data.data.light); // Nos falta el gps
 8002c76:	f8d7 3344 	ldr.w	r3, [r7, #836]	@ 0x344
			snprintf(msg, sizeof(msg),
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7fd fc6c 	bl	8000558 <__aeabi_f2d>
 8002c80:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8002c84:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8002c88:	e9cd 450a 	strd	r4, r5, [sp, #40]	@ 0x28
 8002c8c:	ed97 7b00 	vldr	d7, [r7]
 8002c90:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002c94:	ed97 7b02 	vldr	d7, [r7, #8]
 8002c98:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002c9c:	693a      	ldr	r2, [r7, #16]
 8002c9e:	9205      	str	r2, [sp, #20]
 8002ca0:	9604      	str	r6, [sp, #16]
 8002ca2:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8002ca6:	e9cd 8900 	strd	r8, r9, [sp]
 8002caa:	4a15      	ldr	r2, [pc, #84]	@ (8002d00 <TransmisionTask+0x1e4>)
 8002cac:	2180      	movs	r1, #128	@ 0x80
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f00f fec4 	bl	8012a3c <sniprintf>

			char cmd[160];
			snprintf(cmd, sizeof(cmd), "AT+SEND=0,%d,%s\r\n", (int)strlen(msg), msg);
 8002cb4:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7fd fae1 	bl	8000280 <strlen>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	f107 001c 	add.w	r0, r7, #28
 8002cc6:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8002cca:	9300      	str	r3, [sp, #0]
 8002ccc:	4613      	mov	r3, r2
 8002cce:	4a0d      	ldr	r2, [pc, #52]	@ (8002d04 <TransmisionTask+0x1e8>)
 8002cd0:	21a0      	movs	r1, #160	@ 0xa0
 8002cd2:	f00f feb3 	bl	8012a3c <sniprintf>
			Serial_PrintString(cmd);
 8002cd6:	f107 031c 	add.w	r3, r7, #28
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f7ff fcc2 	bl	8002664 <Serial_PrintString>
		if (osMessageQueueGet(sensorDataQueueHandle, &i2c_data, NULL, osWaitForever) == osOK)
 8002ce0:	e741      	b.n	8002b66 <TransmisionTask+0x4a>
 8002ce2:	bf00      	nop
 8002ce4:	20000b08 	.word	0x20000b08
 8002ce8:	08015a74 	.word	0x08015a74
 8002cec:	08015a80 	.word	0x08015a80
 8002cf0:	08015a84 	.word	0x08015a84
 8002cf4:	20000880 	.word	0x20000880
 8002cf8:	20000884 	.word	0x20000884
 8002cfc:	20000894 	.word	0x20000894
 8002d00:	08015a88 	.word	0x08015a88
 8002d04:	08015aac 	.word	0x08015aac

08002d08 <SensoresTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_SensoresTask */
void SensoresTask(void *argument)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b090      	sub	sp, #64	@ 0x40
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN SensoresTask */
	Sensors_I2C_Handle_t hsensors = {0};
 8002d10:	f107 030c 	add.w	r3, r7, #12
 8002d14:	2234      	movs	r2, #52	@ 0x34
 8002d16:	2100      	movs	r1, #0
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f00f ffbf 	bl	8012c9c <memset>


	if (Sensors_I2C_Init(&hsensors, &hi2c1)==HAL_OK)
 8002d1e:	f107 030c 	add.w	r3, r7, #12
 8002d22:	4921      	ldr	r1, [pc, #132]	@ (8002da8 <SensoresTask+0xa0>)
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7fe fe97 	bl	8001a58 <Sensors_I2C_Init>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d103      	bne.n	8002d38 <SensoresTask+0x30>
	{
		Serial_PrintString("Sensores I2C Inicializados \n\r");
 8002d30:	481e      	ldr	r0, [pc, #120]	@ (8002dac <SensoresTask+0xa4>)
 8002d32:	f7ff fc97 	bl	8002664 <Serial_PrintString>
 8002d36:	e002      	b.n	8002d3e <SensoresTask+0x36>
	}
	else
	{
		Serial_PrintString("No se logr inicializar los sensores \n\r");
 8002d38:	481d      	ldr	r0, [pc, #116]	@ (8002db0 <SensoresTask+0xa8>)
 8002d3a:	f7ff fc93 	bl	8002664 <Serial_PrintString>

	/* Infinite loop */
	for(;;)
	{
		// 1. Leer Temperatura y Humedad
		HDC1080_Read(&hsensors);
 8002d3e:	f107 030c 	add.w	r3, r7, #12
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7fe ffdc 	bl	8001d00 <HDC1080_Read>

		// 2. Enviar datos de T/H al CCS811 para compensacin
		CCS811_WriteEnvData(&hsensors, hsensors.data.temperature, hsensors.data.humidity);
 8002d48:	edd7 7a04 	vldr	s15, [r7, #16]
 8002d4c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002d50:	f107 030c 	add.w	r3, r7, #12
 8002d54:	eef0 0a47 	vmov.f32	s1, s14
 8002d58:	eeb0 0a67 	vmov.f32	s0, s15
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff f879 	bl	8001e54 <CCS811_WriteEnvData>

		// 3. Leer Calidad de Aire (ahora compensada)
		CCS811_Read(&hsensors);
 8002d62:	f107 030c 	add.w	r3, r7, #12
 8002d66:	4618      	mov	r0, r3
 8002d68:	f7fe fee9 	bl	8001b3e <CCS811_Read>

		// 4. Leer el resto de sensores
		MPU6050_Read(&hsensors);
 8002d6c:	f107 030c 	add.w	r3, r7, #12
 8002d70:	4618      	mov	r0, r3
 8002d72:	f7fe ff33 	bl	8001bdc <MPU6050_Read>
		LTR390_Read(&hsensors);
 8002d76:	f107 030c 	add.w	r3, r7, #12
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7ff f82c 	bl	8001dd8 <LTR390_Read>

		portENTER_CRITICAL();
 8002d80:	f00d fcca 	bl	8010718 <vPortEnterCritical>
		g_current_lux = hsensors.data.light;
 8002d84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d86:	4a0b      	ldr	r2, [pc, #44]	@ (8002db4 <SensoresTask+0xac>)
 8002d88:	6013      	str	r3, [r2, #0]
		portEXIT_CRITICAL();
 8002d8a:	f00d fcf7 	bl	801077c <vPortExitCritical>

		osMessageQueuePut(sensorDataQueueHandle, &hsensors, 0, 0);
 8002d8e:	4b0a      	ldr	r3, [pc, #40]	@ (8002db8 <SensoresTask+0xb0>)
 8002d90:	6818      	ldr	r0, [r3, #0]
 8002d92:	f107 010c 	add.w	r1, r7, #12
 8002d96:	2300      	movs	r3, #0
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f00a fe29 	bl	800d9f0 <osMessageQueuePut>
		osDelay(200);
 8002d9e:	20c8      	movs	r0, #200	@ 0xc8
 8002da0:	f00a fc54 	bl	800d64c <osDelay>
		HDC1080_Read(&hsensors);
 8002da4:	bf00      	nop
 8002da6:	e7ca      	b.n	8002d3e <SensoresTask+0x36>
 8002da8:	200008a4 	.word	0x200008a4
 8002dac:	08015ac0 	.word	0x08015ac0
 8002db0:	08015ae0 	.word	0x08015ae0
 8002db4:	20000850 	.word	0x20000850
 8002db8:	20000880 	.word	0x20000880

08002dbc <Datos_SD>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Datos_SD */
void Datos_SD(void *argument)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	f5ad 6db6 	sub.w	sp, sp, #1456	@ 0x5b0
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	f507 63b6 	add.w	r3, r7, #1456	@ 0x5b0
 8002dc8:	f2a3 53ac 	subw	r3, r3, #1452	@ 0x5ac
 8002dcc:	6018      	str	r0, [r3, #0]
	/* USER CODE BEGIN Datos_SD */
	Datalog_Entry_t log_entry;
	Datalogger_t datalogger;
	char cmd[256];
	snprintf(cmd, sizeof(cmd), "Tarea SD Inicializada\r\n");
 8002dce:	f107 0308 	add.w	r3, r7, #8
 8002dd2:	4a38      	ldr	r2, [pc, #224]	@ (8002eb4 <Datos_SD+0xf8>)
 8002dd4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f00f fe2f 	bl	8012a3c <sniprintf>
	Serial_PrintString(cmd);
 8002dde:	f107 0308 	add.w	r3, r7, #8
 8002de2:	4618      	mov	r0, r3
 8002de4:	f7ff fc3e 	bl	8002664 <Serial_PrintString>
	osDelay(2000);
 8002de8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002dec:	f00a fc2e 	bl	800d64c <osDelay>
	snprintf(cmd, sizeof(cmd), "[SD] Intentando montar...\r\n");
 8002df0:	f107 0308 	add.w	r3, r7, #8
 8002df4:	4a30      	ldr	r2, [pc, #192]	@ (8002eb8 <Datos_SD+0xfc>)
 8002df6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f00f fe1e 	bl	8012a3c <sniprintf>
	Serial_PrintString(cmd);
 8002e00:	f107 0308 	add.w	r3, r7, #8
 8002e04:	4618      	mov	r0, r3
 8002e06:	f7ff fc2d 	bl	8002664 <Serial_PrintString>
	// 1. Inicializar el Datalogger
	// Esperamos un poco para que la SD se estabilice
	osDelay(2000);
 8002e0a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002e0e:	f00a fc1d 	bl	800d64c <osDelay>
	if (Datalogger_Init(&datalogger, "LOG_001.BIN") != HAL_OK) {
 8002e12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002e16:	4929      	ldr	r1, [pc, #164]	@ (8002ebc <Datos_SD+0x100>)
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7ff fc61 	bl	80026e0 <Datalogger_Init>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d00d      	beq.n	8002e40 <Datos_SD+0x84>
		// Error: No se pudo montar la SD.

		snprintf(cmd, sizeof(cmd), "[SD] FALLO al montar\r\n");
 8002e24:	f107 0308 	add.w	r3, r7, #8
 8002e28:	4a25      	ldr	r2, [pc, #148]	@ (8002ec0 <Datos_SD+0x104>)
 8002e2a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f00f fe04 	bl	8012a3c <sniprintf>
		Serial_PrintString(cmd);
 8002e34:	f107 0308 	add.w	r3, r7, #8
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f7ff fc13 	bl	8002664 <Serial_PrintString>
 8002e3e:	e00c      	b.n	8002e5a <Datos_SD+0x9e>
		//osThreadTerminate(NULL); // Terminar la tarea
	}
	else
	{
		snprintf(cmd, sizeof(cmd), "[SD] Montaje EXITOSO\r\n");
 8002e40:	f107 0308 	add.w	r3, r7, #8
 8002e44:	4a1f      	ldr	r2, [pc, #124]	@ (8002ec4 <Datos_SD+0x108>)
 8002e46:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f00f fdf6 	bl	8012a3c <sniprintf>
		Serial_PrintString(cmd);
 8002e50:	f107 0308 	add.w	r3, r7, #8
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7ff fc05 	bl	8002664 <Serial_PrintString>
	}
	/* Infinite loop */
	for(;;)
	{
		log_entry.eco2 = 10;
 8002e5a:	230a      	movs	r3, #10
 8002e5c:	f8a7 35a6 	strh.w	r3, [r7, #1446]	@ 0x5a6
		log_entry.gps_fix= 11;
 8002e60:	230b      	movs	r3, #11
 8002e62:	f8a7 359c 	strh.w	r3, [r7, #1436]	@ 0x59c
		log_entry.humidity = 12;
 8002e66:	4b18      	ldr	r3, [pc, #96]	@ (8002ec8 <Datos_SD+0x10c>)
 8002e68:	f8c7 35a2 	str.w	r3, [r7, #1442]	@ 0x5a2
		log_entry.latitude = 13;
 8002e6c:	4b17      	ldr	r3, [pc, #92]	@ (8002ecc <Datos_SD+0x110>)
 8002e6e:	f207 5294 	addw	r2, r7, #1428	@ 0x594
 8002e72:	6013      	str	r3, [r2, #0]
		log_entry.light = 14;
 8002e74:	4b16      	ldr	r3, [pc, #88]	@ (8002ed0 <Datos_SD+0x114>)
 8002e76:	f8c7 35aa 	str.w	r3, [r7, #1450]	@ 0x5aa
		log_entry.longitude = 15;
 8002e7a:	4b16      	ldr	r3, [pc, #88]	@ (8002ed4 <Datos_SD+0x118>)
 8002e7c:	f507 62b3 	add.w	r2, r7, #1432	@ 0x598
 8002e80:	6013      	str	r3, [r2, #0]
		log_entry.temperature = 16;
 8002e82:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8002e86:	f8c7 359e 	str.w	r3, [r7, #1438]	@ 0x59e
		log_entry.timestamp = 17;
 8002e8a:	2311      	movs	r3, #17
 8002e8c:	f8c7 3590 	str.w	r3, [r7, #1424]	@ 0x590
		log_entry.tvoc= 18;
 8002e90:	2312      	movs	r3, #18
 8002e92:	f8a7 35a8 	strh.w	r3, [r7, #1448]	@ 0x5a8

		Datalogger_LogEntry(&datalogger, &log_entry);
 8002e96:	f507 62b2 	add.w	r2, r7, #1424	@ 0x590
 8002e9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002e9e:	4611      	mov	r1, r2
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7ff fc5d 	bl	8002760 <Datalogger_LogEntry>
			/Datalogger_LogEntry(&datalogger, &log_entry);
			// La tarea se bloquear en f_sync() (dentro de LogEntry),
			// lo cual es perfecto para una tarea de baja prioridad.
		}
		 */
		osDelay(1000);
 8002ea6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002eaa:	f00a fbcf 	bl	800d64c <osDelay>
		log_entry.eco2 = 10;
 8002eae:	bf00      	nop
 8002eb0:	e7d3      	b.n	8002e5a <Datos_SD+0x9e>
 8002eb2:	bf00      	nop
 8002eb4:	08015b0c 	.word	0x08015b0c
 8002eb8:	08015b24 	.word	0x08015b24
 8002ebc:	08015b40 	.word	0x08015b40
 8002ec0:	08015b4c 	.word	0x08015b4c
 8002ec4:	08015b64 	.word	0x08015b64
 8002ec8:	41400000 	.word	0x41400000
 8002ecc:	41500000 	.word	0x41500000
 8002ed0:	41600000 	.word	0x41600000
 8002ed4:	41700000 	.word	0x41700000

08002ed8 <PatasRoverTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_PatasRoverTask */
void PatasRoverTask(void *argument)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN PatasRoverTask */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8002ee0:	2001      	movs	r0, #1
 8002ee2:	f00a fbb3 	bl	800d64c <osDelay>
 8002ee6:	e7fb      	b.n	8002ee0 <PatasRoverTask+0x8>

08002ee8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b088      	sub	sp, #32
 8002eec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eee:	f107 030c 	add.w	r3, r7, #12
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	601a      	str	r2, [r3, #0]
 8002ef6:	605a      	str	r2, [r3, #4]
 8002ef8:	609a      	str	r2, [r3, #8]
 8002efa:	60da      	str	r2, [r3, #12]
 8002efc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002efe:	2300      	movs	r3, #0
 8002f00:	60bb      	str	r3, [r7, #8]
 8002f02:	4b2b      	ldr	r3, [pc, #172]	@ (8002fb0 <MX_GPIO_Init+0xc8>)
 8002f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f06:	4a2a      	ldr	r2, [pc, #168]	@ (8002fb0 <MX_GPIO_Init+0xc8>)
 8002f08:	f043 0304 	orr.w	r3, r3, #4
 8002f0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f0e:	4b28      	ldr	r3, [pc, #160]	@ (8002fb0 <MX_GPIO_Init+0xc8>)
 8002f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f12:	f003 0304 	and.w	r3, r3, #4
 8002f16:	60bb      	str	r3, [r7, #8]
 8002f18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	607b      	str	r3, [r7, #4]
 8002f1e:	4b24      	ldr	r3, [pc, #144]	@ (8002fb0 <MX_GPIO_Init+0xc8>)
 8002f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f22:	4a23      	ldr	r2, [pc, #140]	@ (8002fb0 <MX_GPIO_Init+0xc8>)
 8002f24:	f043 0301 	orr.w	r3, r3, #1
 8002f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f2a:	4b21      	ldr	r3, [pc, #132]	@ (8002fb0 <MX_GPIO_Init+0xc8>)
 8002f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f2e:	f003 0301 	and.w	r3, r3, #1
 8002f32:	607b      	str	r3, [r7, #4]
 8002f34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f36:	2300      	movs	r3, #0
 8002f38:	603b      	str	r3, [r7, #0]
 8002f3a:	4b1d      	ldr	r3, [pc, #116]	@ (8002fb0 <MX_GPIO_Init+0xc8>)
 8002f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f3e:	4a1c      	ldr	r2, [pc, #112]	@ (8002fb0 <MX_GPIO_Init+0xc8>)
 8002f40:	f043 0302 	orr.w	r3, r3, #2
 8002f44:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f46:	4b1a      	ldr	r3, [pc, #104]	@ (8002fb0 <MX_GPIO_Init+0xc8>)
 8002f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	603b      	str	r3, [r7, #0]
 8002f50:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8002f52:	2200      	movs	r2, #0
 8002f54:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8002f58:	4816      	ldr	r0, [pc, #88]	@ (8002fb4 <MX_GPIO_Init+0xcc>)
 8002f5a:	f002 f847 	bl	8004fec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TRIG3_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8002f5e:	2200      	movs	r2, #0
 8002f60:	f241 0104 	movw	r1, #4100	@ 0x1004
 8002f64:	4814      	ldr	r0, [pc, #80]	@ (8002fb8 <MX_GPIO_Init+0xd0>)
 8002f66:	f002 f841 	bl	8004fec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002f6a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002f6e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f70:	2301      	movs	r3, #1
 8002f72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f74:	2300      	movs	r3, #0
 8002f76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f7c:	f107 030c 	add.w	r3, r7, #12
 8002f80:	4619      	mov	r1, r3
 8002f82:	480c      	ldr	r0, [pc, #48]	@ (8002fb4 <MX_GPIO_Init+0xcc>)
 8002f84:	f001 feae 	bl	8004ce4 <HAL_GPIO_Init>

  /*Configure GPIO pins : TRIG3_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = TRIG3_Pin|SD_CS_Pin;
 8002f88:	f241 0304 	movw	r3, #4100	@ 0x1004
 8002f8c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f92:	2300      	movs	r3, #0
 8002f94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f96:	2300      	movs	r3, #0
 8002f98:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f9a:	f107 030c 	add.w	r3, r7, #12
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	4805      	ldr	r0, [pc, #20]	@ (8002fb8 <MX_GPIO_Init+0xd0>)
 8002fa2:	f001 fe9f 	bl	8004ce4 <HAL_GPIO_Init>

}
 8002fa6:	bf00      	nop
 8002fa8:	3720      	adds	r7, #32
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	40023800 	.word	0x40023800
 8002fb4:	40020800 	.word	0x40020800
 8002fb8:	40020400 	.word	0x40020400

08002fbc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002fc0:	4b12      	ldr	r3, [pc, #72]	@ (800300c <MX_I2C1_Init+0x50>)
 8002fc2:	4a13      	ldr	r2, [pc, #76]	@ (8003010 <MX_I2C1_Init+0x54>)
 8002fc4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002fc6:	4b11      	ldr	r3, [pc, #68]	@ (800300c <MX_I2C1_Init+0x50>)
 8002fc8:	4a12      	ldr	r2, [pc, #72]	@ (8003014 <MX_I2C1_Init+0x58>)
 8002fca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002fcc:	4b0f      	ldr	r3, [pc, #60]	@ (800300c <MX_I2C1_Init+0x50>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002fd2:	4b0e      	ldr	r3, [pc, #56]	@ (800300c <MX_I2C1_Init+0x50>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800300c <MX_I2C1_Init+0x50>)
 8002fda:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002fde:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002fe0:	4b0a      	ldr	r3, [pc, #40]	@ (800300c <MX_I2C1_Init+0x50>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002fe6:	4b09      	ldr	r3, [pc, #36]	@ (800300c <MX_I2C1_Init+0x50>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002fec:	4b07      	ldr	r3, [pc, #28]	@ (800300c <MX_I2C1_Init+0x50>)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ff2:	4b06      	ldr	r3, [pc, #24]	@ (800300c <MX_I2C1_Init+0x50>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ff8:	4804      	ldr	r0, [pc, #16]	@ (800300c <MX_I2C1_Init+0x50>)
 8002ffa:	f002 f811 	bl	8005020 <HAL_I2C_Init>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d001      	beq.n	8003008 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003004:	f000 f9b2 	bl	800336c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003008:	bf00      	nop
 800300a:	bd80      	pop	{r7, pc}
 800300c:	200008a4 	.word	0x200008a4
 8003010:	40005400 	.word	0x40005400
 8003014:	000186a0 	.word	0x000186a0

08003018 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b08a      	sub	sp, #40	@ 0x28
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003020:	f107 0314 	add.w	r3, r7, #20
 8003024:	2200      	movs	r2, #0
 8003026:	601a      	str	r2, [r3, #0]
 8003028:	605a      	str	r2, [r3, #4]
 800302a:	609a      	str	r2, [r3, #8]
 800302c:	60da      	str	r2, [r3, #12]
 800302e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a19      	ldr	r2, [pc, #100]	@ (800309c <HAL_I2C_MspInit+0x84>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d12b      	bne.n	8003092 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800303a:	2300      	movs	r3, #0
 800303c:	613b      	str	r3, [r7, #16]
 800303e:	4b18      	ldr	r3, [pc, #96]	@ (80030a0 <HAL_I2C_MspInit+0x88>)
 8003040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003042:	4a17      	ldr	r2, [pc, #92]	@ (80030a0 <HAL_I2C_MspInit+0x88>)
 8003044:	f043 0302 	orr.w	r3, r3, #2
 8003048:	6313      	str	r3, [r2, #48]	@ 0x30
 800304a:	4b15      	ldr	r3, [pc, #84]	@ (80030a0 <HAL_I2C_MspInit+0x88>)
 800304c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800304e:	f003 0302 	and.w	r3, r3, #2
 8003052:	613b      	str	r3, [r7, #16]
 8003054:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003056:	23c0      	movs	r3, #192	@ 0xc0
 8003058:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800305a:	2312      	movs	r3, #18
 800305c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800305e:	2300      	movs	r3, #0
 8003060:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003062:	2303      	movs	r3, #3
 8003064:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003066:	2304      	movs	r3, #4
 8003068:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800306a:	f107 0314 	add.w	r3, r7, #20
 800306e:	4619      	mov	r1, r3
 8003070:	480c      	ldr	r0, [pc, #48]	@ (80030a4 <HAL_I2C_MspInit+0x8c>)
 8003072:	f001 fe37 	bl	8004ce4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003076:	2300      	movs	r3, #0
 8003078:	60fb      	str	r3, [r7, #12]
 800307a:	4b09      	ldr	r3, [pc, #36]	@ (80030a0 <HAL_I2C_MspInit+0x88>)
 800307c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307e:	4a08      	ldr	r2, [pc, #32]	@ (80030a0 <HAL_I2C_MspInit+0x88>)
 8003080:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003084:	6413      	str	r3, [r2, #64]	@ 0x40
 8003086:	4b06      	ldr	r3, [pc, #24]	@ (80030a0 <HAL_I2C_MspInit+0x88>)
 8003088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800308a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800308e:	60fb      	str	r3, [r7, #12]
 8003090:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003092:	bf00      	nop
 8003094:	3728      	adds	r7, #40	@ 0x28
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	40005400 	.word	0x40005400
 80030a0:	40023800 	.word	0x40023800
 80030a4:	40020400 	.word	0x40020400

080030a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80030ac:	4b17      	ldr	r3, [pc, #92]	@ (800310c <main+0x64>)
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	4a16      	ldr	r2, [pc, #88]	@ (800310c <main+0x64>)
 80030b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80030b6:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80030b8:	4b15      	ldr	r3, [pc, #84]	@ (8003110 <main+0x68>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a14      	ldr	r2, [pc, #80]	@ (8003110 <main+0x68>)
 80030be:	f043 0301 	orr.w	r3, r3, #1
 80030c2:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80030c4:	f001 f8c4 	bl	8004250 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80030c8:	f000 f824 	bl	8003114 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80030cc:	f7ff ff0c 	bl	8002ee8 <MX_GPIO_Init>
  MX_DMA_Init();
 80030d0:	f7ff fb7a 	bl	80027c8 <MX_DMA_Init>
  MX_TIM1_Init();
 80030d4:	f000 fba0 	bl	8003818 <MX_TIM1_Init>
  MX_TIM3_Init();
 80030d8:	f000 fce2 	bl	8003aa0 <MX_TIM3_Init>
  MX_TIM2_Init();
 80030dc:	f000 fc60 	bl	80039a0 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80030e0:	f000 ff4e 	bl	8003f80 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80030e4:	f000 ff22 	bl	8003f2c <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80030e8:	f7ff ff68 	bl	8002fbc <MX_I2C1_Init>
  MX_SPI2_Init();
 80030ec:	f000 f944 	bl	8003378 <MX_SPI2_Init>
  MX_FATFS_Init();
 80030f0:	f007 fb50 	bl	800a794 <MX_FATFS_Init>
  MX_TIM5_Init();
 80030f4:	f000 fd6c 	bl	8003bd0 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
	//I2C_Scanner();
	AllInit();
 80030f8:	f000 f874 	bl	80031e4 <AllInit>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80030fc:	f00a f9ca 	bl	800d494 <osKernelInitialize>
  MX_FREERTOS_Init();
 8003100:	f7ff fbaa 	bl	8002858 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8003104:	f00a f9ea 	bl	800d4dc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8003108:	bf00      	nop
 800310a:	e7fd      	b.n	8003108 <main+0x60>
 800310c:	e000edf0 	.word	0xe000edf0
 8003110:	e0001000 	.word	0xe0001000

08003114 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b094      	sub	sp, #80	@ 0x50
 8003118:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800311a:	f107 0320 	add.w	r3, r7, #32
 800311e:	2230      	movs	r2, #48	@ 0x30
 8003120:	2100      	movs	r1, #0
 8003122:	4618      	mov	r0, r3
 8003124:	f00f fdba 	bl	8012c9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003128:	f107 030c 	add.w	r3, r7, #12
 800312c:	2200      	movs	r2, #0
 800312e:	601a      	str	r2, [r3, #0]
 8003130:	605a      	str	r2, [r3, #4]
 8003132:	609a      	str	r2, [r3, #8]
 8003134:	60da      	str	r2, [r3, #12]
 8003136:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003138:	2300      	movs	r3, #0
 800313a:	60bb      	str	r3, [r7, #8]
 800313c:	4b27      	ldr	r3, [pc, #156]	@ (80031dc <SystemClock_Config+0xc8>)
 800313e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003140:	4a26      	ldr	r2, [pc, #152]	@ (80031dc <SystemClock_Config+0xc8>)
 8003142:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003146:	6413      	str	r3, [r2, #64]	@ 0x40
 8003148:	4b24      	ldr	r3, [pc, #144]	@ (80031dc <SystemClock_Config+0xc8>)
 800314a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800314c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003150:	60bb      	str	r3, [r7, #8]
 8003152:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003154:	2300      	movs	r3, #0
 8003156:	607b      	str	r3, [r7, #4]
 8003158:	4b21      	ldr	r3, [pc, #132]	@ (80031e0 <SystemClock_Config+0xcc>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a20      	ldr	r2, [pc, #128]	@ (80031e0 <SystemClock_Config+0xcc>)
 800315e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003162:	6013      	str	r3, [r2, #0]
 8003164:	4b1e      	ldr	r3, [pc, #120]	@ (80031e0 <SystemClock_Config+0xcc>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800316c:	607b      	str	r3, [r7, #4]
 800316e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003170:	2302      	movs	r3, #2
 8003172:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003174:	2301      	movs	r3, #1
 8003176:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003178:	2310      	movs	r3, #16
 800317a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800317c:	2302      	movs	r3, #2
 800317e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003180:	2300      	movs	r3, #0
 8003182:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003184:	2308      	movs	r3, #8
 8003186:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8003188:	2364      	movs	r3, #100	@ 0x64
 800318a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800318c:	2302      	movs	r3, #2
 800318e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003190:	2304      	movs	r3, #4
 8003192:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003194:	f107 0320 	add.w	r3, r7, #32
 8003198:	4618      	mov	r0, r3
 800319a:	f003 fbe5 	bl	8006968 <HAL_RCC_OscConfig>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d001      	beq.n	80031a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80031a4:	f000 f8e2 	bl	800336c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80031a8:	230f      	movs	r3, #15
 80031aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80031ac:	2302      	movs	r3, #2
 80031ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80031b0:	2300      	movs	r3, #0
 80031b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80031b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80031b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80031ba:	2300      	movs	r3, #0
 80031bc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80031be:	f107 030c 	add.w	r3, r7, #12
 80031c2:	2103      	movs	r1, #3
 80031c4:	4618      	mov	r0, r3
 80031c6:	f003 fe47 	bl	8006e58 <HAL_RCC_ClockConfig>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d001      	beq.n	80031d4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80031d0:	f000 f8cc 	bl	800336c <Error_Handler>
  }
}
 80031d4:	bf00      	nop
 80031d6:	3750      	adds	r7, #80	@ 0x50
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	40023800 	.word	0x40023800
 80031e0:	40007000 	.word	0x40007000

080031e4 <AllInit>:

/* USER CODE BEGIN 4 */

void AllInit(void){ // COLOCAR LOS QUE SON BRRRRRRRRRRR
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2); // motor izquierdo adelante
 80031e8:	2104      	movs	r1, #4
 80031ea:	4835      	ldr	r0, [pc, #212]	@ (80032c0 <AllInit+0xdc>)
 80031ec:	f004 fcba 	bl	8007b64 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80031f0:	2108      	movs	r1, #8
 80031f2:	4833      	ldr	r0, [pc, #204]	@ (80032c0 <AllInit+0xdc>)
 80031f4:	f004 fcb6 	bl	8007b64 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4); // Motor derecho adelante
 80031f8:	210c      	movs	r1, #12
 80031fa:	4831      	ldr	r0, [pc, #196]	@ (80032c0 <AllInit+0xdc>)
 80031fc:	f004 fcb2 	bl	8007b64 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003200:	2100      	movs	r1, #0
 8003202:	482f      	ldr	r0, [pc, #188]	@ (80032c0 <AllInit+0xdc>)
 8003204:	f004 fcae 	bl	8007b64 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); // motor izquierdo atras
 8003208:	2100      	movs	r1, #0
 800320a:	482e      	ldr	r0, [pc, #184]	@ (80032c4 <AllInit+0xe0>)
 800320c:	f004 fcaa 	bl	8007b64 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8003210:	2104      	movs	r1, #4
 8003212:	482c      	ldr	r0, [pc, #176]	@ (80032c4 <AllInit+0xe0>)
 8003214:	f004 fca6 	bl	8007b64 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4); // Motor derecho atras
 8003218:	210c      	movs	r1, #12
 800321a:	482a      	ldr	r0, [pc, #168]	@ (80032c4 <AllInit+0xe0>)
 800321c:	f004 fca2 	bl	8007b64 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8003220:	2108      	movs	r1, #8
 8003222:	4828      	ldr	r0, [pc, #160]	@ (80032c4 <AllInit+0xe0>)
 8003224:	f004 fc9e 	bl	8007b64 <HAL_TIM_PWM_Start>

	// Configurar pines y timer para el motor derecho delantero
	Rover.f_right_motor.pwm_timer = &htim1;
 8003228:	4b27      	ldr	r3, [pc, #156]	@ (80032c8 <AllInit+0xe4>)
 800322a:	4a25      	ldr	r2, [pc, #148]	@ (80032c0 <AllInit+0xdc>)
 800322c:	60da      	str	r2, [r3, #12]
	Rover.f_right_motor.pwm_channel_IN1 = TIM_CHANNEL_4; // AIN1
 800322e:	4b26      	ldr	r3, [pc, #152]	@ (80032c8 <AllInit+0xe4>)
 8003230:	220c      	movs	r2, #12
 8003232:	611a      	str	r2, [r3, #16]
	Rover.f_right_motor.pwm_channel_IN2 = TIM_CHANNEL_1; // AIN2
 8003234:	4b24      	ldr	r3, [pc, #144]	@ (80032c8 <AllInit+0xe4>)
 8003236:	2200      	movs	r2, #0
 8003238:	615a      	str	r2, [r3, #20]

	// Configurar pines y timer para el motor izquierdo delantero
	Rover.f_left_motor.pwm_timer = &htim1;
 800323a:	4b23      	ldr	r3, [pc, #140]	@ (80032c8 <AllInit+0xe4>)
 800323c:	4a20      	ldr	r2, [pc, #128]	@ (80032c0 <AllInit+0xdc>)
 800323e:	601a      	str	r2, [r3, #0]
	Rover.f_left_motor.pwm_channel_IN1 = TIM_CHANNEL_2; // BIN1
 8003240:	4b21      	ldr	r3, [pc, #132]	@ (80032c8 <AllInit+0xe4>)
 8003242:	2204      	movs	r2, #4
 8003244:	605a      	str	r2, [r3, #4]
	Rover.f_left_motor.pwm_channel_IN2 = TIM_CHANNEL_3; // BIN2
 8003246:	4b20      	ldr	r3, [pc, #128]	@ (80032c8 <AllInit+0xe4>)
 8003248:	2208      	movs	r2, #8
 800324a:	609a      	str	r2, [r3, #8]

	// Configurar pines y timer para el motor derecho trasero
	Rover.b_right_motor.pwm_timer = &htim3;
 800324c:	4b1e      	ldr	r3, [pc, #120]	@ (80032c8 <AllInit+0xe4>)
 800324e:	4a1d      	ldr	r2, [pc, #116]	@ (80032c4 <AllInit+0xe0>)
 8003250:	625a      	str	r2, [r3, #36]	@ 0x24
	Rover.b_right_motor.pwm_channel_IN1 = TIM_CHANNEL_4; // CIN1
 8003252:	4b1d      	ldr	r3, [pc, #116]	@ (80032c8 <AllInit+0xe4>)
 8003254:	220c      	movs	r2, #12
 8003256:	629a      	str	r2, [r3, #40]	@ 0x28
	Rover.b_right_motor.pwm_channel_IN2 = TIM_CHANNEL_3; // CIN2
 8003258:	4b1b      	ldr	r3, [pc, #108]	@ (80032c8 <AllInit+0xe4>)
 800325a:	2208      	movs	r2, #8
 800325c:	62da      	str	r2, [r3, #44]	@ 0x2c

	// Configurar pines y timer para el motor izquierdo trasero
	Rover.b_left_motor.pwm_timer = &htim3;
 800325e:	4b1a      	ldr	r3, [pc, #104]	@ (80032c8 <AllInit+0xe4>)
 8003260:	4a18      	ldr	r2, [pc, #96]	@ (80032c4 <AllInit+0xe0>)
 8003262:	619a      	str	r2, [r3, #24]
	Rover.b_left_motor.pwm_channel_IN1 = TIM_CHANNEL_1; // DIN1
 8003264:	4b18      	ldr	r3, [pc, #96]	@ (80032c8 <AllInit+0xe4>)
 8003266:	2200      	movs	r2, #0
 8003268:	61da      	str	r2, [r3, #28]
	Rover.b_left_motor.pwm_channel_IN2 = TIM_CHANNEL_2; // DIN2
 800326a:	4b17      	ldr	r3, [pc, #92]	@ (80032c8 <AllInit+0xe4>)
 800326c:	2204      	movs	r2, #4
 800326e:	621a      	str	r2, [r3, #32]


	hcsr04_frontal.htim = &htim2;
 8003270:	4b16      	ldr	r3, [pc, #88]	@ (80032cc <AllInit+0xe8>)
 8003272:	4a17      	ldr	r2, [pc, #92]	@ (80032d0 <AllInit+0xec>)
 8003274:	601a      	str	r2, [r3, #0]
	hcsr04_frontal.tim_channel = TIM_CHANNEL_1;
 8003276:	4b15      	ldr	r3, [pc, #84]	@ (80032cc <AllInit+0xe8>)
 8003278:	2200      	movs	r2, #0
 800327a:	605a      	str	r2, [r3, #4]
	hcsr04_frontal.trig_port = GPIOA;          // Ajustar segn tu configuracin
 800327c:	4b13      	ldr	r3, [pc, #76]	@ (80032cc <AllInit+0xe8>)
 800327e:	4a15      	ldr	r2, [pc, #84]	@ (80032d4 <AllInit+0xf0>)
 8003280:	609a      	str	r2, [r3, #8]
	hcsr04_frontal.trig_pin = GPIO_PIN_6;     // Ajustar segn tu configuracin
 8003282:	4b12      	ldr	r3, [pc, #72]	@ (80032cc <AllInit+0xe8>)
 8003284:	2240      	movs	r2, #64	@ 0x40
 8003286:	819a      	strh	r2, [r3, #12]
	hcsr04_frontal.timeout_ms = 100;
 8003288:	4b10      	ldr	r3, [pc, #64]	@ (80032cc <AllInit+0xe8>)
 800328a:	2264      	movs	r2, #100	@ 0x64
 800328c:	611a      	str	r2, [r3, #16]
	HCSR04_Init(&hcsr04_frontal);
 800328e:	480f      	ldr	r0, [pc, #60]	@ (80032cc <AllInit+0xe8>)
 8003290:	f7fe fe4e 	bl	8001f30 <HCSR04_Init>

	gps_config.huart = &huart2;  // colocar la que es aqui y arriba en la definicion externa
 8003294:	4b10      	ldr	r3, [pc, #64]	@ (80032d8 <AllInit+0xf4>)
 8003296:	4a11      	ldr	r2, [pc, #68]	@ (80032dc <AllInit+0xf8>)
 8003298:	601a      	str	r2, [r3, #0]
	gps_config.timeout_ms = 1000;
 800329a:	4b0f      	ldr	r3, [pc, #60]	@ (80032d8 <AllInit+0xf4>)
 800329c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80032a0:	605a      	str	r2, [r3, #4]
	GPS_Init(&gps_config);
 80032a2:	480d      	ldr	r0, [pc, #52]	@ (80032d8 <AllInit+0xf4>)
 80032a4:	f7fd fee2 	bl	800106c <GPS_Init>

	Serial_Init(&huart1);
 80032a8:	480d      	ldr	r0, [pc, #52]	@ (80032e0 <AllInit+0xfc>)
 80032aa:	f7ff f985 	bl	80025b8 <Serial_Init>

	init_navegacion();
 80032ae:	f7fd febf 	bl	8001030 <init_navegacion>
	HAL_Delay(5000);
 80032b2:	f241 3088 	movw	r0, #5000	@ 0x1388
 80032b6:	f001 f80d 	bl	80042d4 <HAL_Delay>
}
 80032ba:	bf00      	nop
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	200009e8 	.word	0x200009e8
 80032c4:	20000a78 	.word	0x20000a78
 80032c8:	200008f8 	.word	0x200008f8
 80032cc:	20000930 	.word	0x20000930
 80032d0:	20000a30 	.word	0x20000a30
 80032d4:	40020000 	.word	0x40020000
 80032d8:	20000928 	.word	0x20000928
 80032dc:	20000b50 	.word	0x20000b50
 80032e0:	20000b08 	.word	0x20000b08

080032e4 <HAL_UART_RxHalfCpltCallback>:


void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
	GPS_UART_RxHalfCpltCallback(huart);
 80032ec:	6878      	ldr	r0, [r7, #4]
 80032ee:	f7fe fb8b 	bl	8001a08 <GPS_UART_RxHalfCpltCallback>
}
 80032f2:	bf00      	nop
 80032f4:	3708      	adds	r7, #8
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}

080032fa <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80032fa:	b580      	push	{r7, lr}
 80032fc:	b082      	sub	sp, #8
 80032fe:	af00      	add	r7, sp, #0
 8003300:	6078      	str	r0, [r7, #4]
	GPS_UART_RxCpltCallback(huart);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f7fe fb8a 	bl	8001a1c <GPS_UART_RxCpltCallback>
	Serial_TxComplete_Callback(huart);  // Mantener si usas Serial
 8003308:	6878      	ldr	r0, [r7, #4]
 800330a:	f7ff f9d3 	bl	80026b4 <Serial_TxComplete_Callback>
}
 800330e:	bf00      	nop
 8003310:	3708      	adds	r7, #8
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}

08003316 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b082      	sub	sp, #8
 800331a:	af00      	add	r7, sp, #0
 800331c:	6078      	str	r0, [r7, #4]
	GPS_UART_ErrorCallback(huart);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f7fe fb86 	bl	8001a30 <GPS_UART_ErrorCallback>
}
 8003324:	bf00      	nop
 8003326:	3708      	adds	r7, #8
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <HAL_TIM_IC_CaptureCallback>:
 * @brief  Input Capture callback in non blocking mode
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b082      	sub	sp, #8
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
	// Llama a nuestro driver del sensor.
	// El driver sr04.c comprobar internamente si el htim
	// es el que le corresponde (el &htim2 que le pasamos en main.c)
	HCSR04_InputCaptureCallback(htim);
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f7fe ff37 	bl	80021a8 <HCSR04_InputCaptureCallback>
}
 800333a:	bf00      	nop
 800333c:	3708      	adds	r7, #8
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
	...

08003344 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	HCSR04_TimerOverflowCallback(htim);
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f7ff f853 	bl	80023f8 <HCSR04_TimerOverflowCallback>
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a04      	ldr	r2, [pc, #16]	@ (8003368 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d101      	bne.n	8003360 <HAL_TIM_PeriodElapsedCallback+0x1c>
  {
    HAL_IncTick();
 800335c:	f000 ff9a 	bl	8004294 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003360:	bf00      	nop
 8003362:	3708      	adds	r7, #8
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}
 8003368:	40014800 	.word	0x40014800

0800336c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800336c:	b480      	push	{r7}
 800336e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003370:	b672      	cpsid	i
}
 8003372:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8003374:	bf00      	nop
 8003376:	e7fd      	b.n	8003374 <Error_Handler+0x8>

08003378 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800337c:	4b17      	ldr	r3, [pc, #92]	@ (80033dc <MX_SPI2_Init+0x64>)
 800337e:	4a18      	ldr	r2, [pc, #96]	@ (80033e0 <MX_SPI2_Init+0x68>)
 8003380:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003382:	4b16      	ldr	r3, [pc, #88]	@ (80033dc <MX_SPI2_Init+0x64>)
 8003384:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003388:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800338a:	4b14      	ldr	r3, [pc, #80]	@ (80033dc <MX_SPI2_Init+0x64>)
 800338c:	2200      	movs	r2, #0
 800338e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003390:	4b12      	ldr	r3, [pc, #72]	@ (80033dc <MX_SPI2_Init+0x64>)
 8003392:	2200      	movs	r2, #0
 8003394:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003396:	4b11      	ldr	r3, [pc, #68]	@ (80033dc <MX_SPI2_Init+0x64>)
 8003398:	2200      	movs	r2, #0
 800339a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800339c:	4b0f      	ldr	r3, [pc, #60]	@ (80033dc <MX_SPI2_Init+0x64>)
 800339e:	2200      	movs	r2, #0
 80033a0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80033a2:	4b0e      	ldr	r3, [pc, #56]	@ (80033dc <MX_SPI2_Init+0x64>)
 80033a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033a8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80033aa:	4b0c      	ldr	r3, [pc, #48]	@ (80033dc <MX_SPI2_Init+0x64>)
 80033ac:	2238      	movs	r2, #56	@ 0x38
 80033ae:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80033b0:	4b0a      	ldr	r3, [pc, #40]	@ (80033dc <MX_SPI2_Init+0x64>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80033b6:	4b09      	ldr	r3, [pc, #36]	@ (80033dc <MX_SPI2_Init+0x64>)
 80033b8:	2200      	movs	r2, #0
 80033ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80033bc:	4b07      	ldr	r3, [pc, #28]	@ (80033dc <MX_SPI2_Init+0x64>)
 80033be:	2200      	movs	r2, #0
 80033c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80033c2:	4b06      	ldr	r3, [pc, #24]	@ (80033dc <MX_SPI2_Init+0x64>)
 80033c4:	220a      	movs	r2, #10
 80033c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80033c8:	4804      	ldr	r0, [pc, #16]	@ (80033dc <MX_SPI2_Init+0x64>)
 80033ca:	f003 ff57 	bl	800727c <HAL_SPI_Init>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d001      	beq.n	80033d8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80033d4:	f7ff ffca 	bl	800336c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80033d8:	bf00      	nop
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	20000944 	.word	0x20000944
 80033e0:	40003800 	.word	0x40003800

080033e4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b08a      	sub	sp, #40	@ 0x28
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033ec:	f107 0314 	add.w	r3, r7, #20
 80033f0:	2200      	movs	r2, #0
 80033f2:	601a      	str	r2, [r3, #0]
 80033f4:	605a      	str	r2, [r3, #4]
 80033f6:	609a      	str	r2, [r3, #8]
 80033f8:	60da      	str	r2, [r3, #12]
 80033fa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a19      	ldr	r2, [pc, #100]	@ (8003468 <HAL_SPI_MspInit+0x84>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d12c      	bne.n	8003460 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003406:	2300      	movs	r3, #0
 8003408:	613b      	str	r3, [r7, #16]
 800340a:	4b18      	ldr	r3, [pc, #96]	@ (800346c <HAL_SPI_MspInit+0x88>)
 800340c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800340e:	4a17      	ldr	r2, [pc, #92]	@ (800346c <HAL_SPI_MspInit+0x88>)
 8003410:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003414:	6413      	str	r3, [r2, #64]	@ 0x40
 8003416:	4b15      	ldr	r3, [pc, #84]	@ (800346c <HAL_SPI_MspInit+0x88>)
 8003418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800341e:	613b      	str	r3, [r7, #16]
 8003420:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003422:	2300      	movs	r3, #0
 8003424:	60fb      	str	r3, [r7, #12]
 8003426:	4b11      	ldr	r3, [pc, #68]	@ (800346c <HAL_SPI_MspInit+0x88>)
 8003428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800342a:	4a10      	ldr	r2, [pc, #64]	@ (800346c <HAL_SPI_MspInit+0x88>)
 800342c:	f043 0302 	orr.w	r3, r3, #2
 8003430:	6313      	str	r3, [r2, #48]	@ 0x30
 8003432:	4b0e      	ldr	r3, [pc, #56]	@ (800346c <HAL_SPI_MspInit+0x88>)
 8003434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003436:	f003 0302 	and.w	r3, r3, #2
 800343a:	60fb      	str	r3, [r7, #12]
 800343c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800343e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8003442:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003444:	2302      	movs	r3, #2
 8003446:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003448:	2300      	movs	r3, #0
 800344a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800344c:	2303      	movs	r3, #3
 800344e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003450:	2305      	movs	r3, #5
 8003452:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003454:	f107 0314 	add.w	r3, r7, #20
 8003458:	4619      	mov	r1, r3
 800345a:	4805      	ldr	r0, [pc, #20]	@ (8003470 <HAL_SPI_MspInit+0x8c>)
 800345c:	f001 fc42 	bl	8004ce4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8003460:	bf00      	nop
 8003462:	3728      	adds	r7, #40	@ 0x28
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}
 8003468:	40003800 	.word	0x40003800
 800346c:	40023800 	.word	0x40023800
 8003470:	40020400 	.word	0x40020400

08003474 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800347a:	2300      	movs	r3, #0
 800347c:	607b      	str	r3, [r7, #4]
 800347e:	4b12      	ldr	r3, [pc, #72]	@ (80034c8 <HAL_MspInit+0x54>)
 8003480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003482:	4a11      	ldr	r2, [pc, #68]	@ (80034c8 <HAL_MspInit+0x54>)
 8003484:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003488:	6453      	str	r3, [r2, #68]	@ 0x44
 800348a:	4b0f      	ldr	r3, [pc, #60]	@ (80034c8 <HAL_MspInit+0x54>)
 800348c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800348e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003492:	607b      	str	r3, [r7, #4]
 8003494:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003496:	2300      	movs	r3, #0
 8003498:	603b      	str	r3, [r7, #0]
 800349a:	4b0b      	ldr	r3, [pc, #44]	@ (80034c8 <HAL_MspInit+0x54>)
 800349c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800349e:	4a0a      	ldr	r2, [pc, #40]	@ (80034c8 <HAL_MspInit+0x54>)
 80034a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80034a6:	4b08      	ldr	r3, [pc, #32]	@ (80034c8 <HAL_MspInit+0x54>)
 80034a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034ae:	603b      	str	r3, [r7, #0]
 80034b0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80034b2:	2200      	movs	r2, #0
 80034b4:	210f      	movs	r1, #15
 80034b6:	f06f 0001 	mvn.w	r0, #1
 80034ba:	f000 ffe7 	bl	800448c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80034be:	bf00      	nop
 80034c0:	3708      	adds	r7, #8
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	40023800 	.word	0x40023800

080034cc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b08c      	sub	sp, #48	@ 0x30
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80034d4:	2300      	movs	r3, #0
 80034d6:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80034d8:	2300      	movs	r3, #0
 80034da:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 80034dc:	2300      	movs	r3, #0
 80034de:	60bb      	str	r3, [r7, #8]
 80034e0:	4b2e      	ldr	r3, [pc, #184]	@ (800359c <HAL_InitTick+0xd0>)
 80034e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034e4:	4a2d      	ldr	r2, [pc, #180]	@ (800359c <HAL_InitTick+0xd0>)
 80034e6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034ea:	6453      	str	r3, [r2, #68]	@ 0x44
 80034ec:	4b2b      	ldr	r3, [pc, #172]	@ (800359c <HAL_InitTick+0xd0>)
 80034ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034f4:	60bb      	str	r3, [r7, #8]
 80034f6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80034f8:	f107 020c 	add.w	r2, r7, #12
 80034fc:	f107 0310 	add.w	r3, r7, #16
 8003500:	4611      	mov	r1, r2
 8003502:	4618      	mov	r0, r3
 8003504:	f003 fe88 	bl	8007218 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003508:	f003 fe72 	bl	80071f0 <HAL_RCC_GetPCLK2Freq>
 800350c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800350e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003510:	4a23      	ldr	r2, [pc, #140]	@ (80035a0 <HAL_InitTick+0xd4>)
 8003512:	fba2 2303 	umull	r2, r3, r2, r3
 8003516:	0c9b      	lsrs	r3, r3, #18
 8003518:	3b01      	subs	r3, #1
 800351a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 800351c:	4b21      	ldr	r3, [pc, #132]	@ (80035a4 <HAL_InitTick+0xd8>)
 800351e:	4a22      	ldr	r2, [pc, #136]	@ (80035a8 <HAL_InitTick+0xdc>)
 8003520:	601a      	str	r2, [r3, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8003522:	4b20      	ldr	r3, [pc, #128]	@ (80035a4 <HAL_InitTick+0xd8>)
 8003524:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003528:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 800352a:	4a1e      	ldr	r2, [pc, #120]	@ (80035a4 <HAL_InitTick+0xd8>)
 800352c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352e:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8003530:	4b1c      	ldr	r3, [pc, #112]	@ (80035a4 <HAL_InitTick+0xd8>)
 8003532:	2200      	movs	r2, #0
 8003534:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003536:	4b1b      	ldr	r3, [pc, #108]	@ (80035a4 <HAL_InitTick+0xd8>)
 8003538:	2200      	movs	r2, #0
 800353a:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800353c:	4b19      	ldr	r3, [pc, #100]	@ (80035a4 <HAL_InitTick+0xd8>)
 800353e:	2200      	movs	r2, #0
 8003540:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8003542:	4818      	ldr	r0, [pc, #96]	@ (80035a4 <HAL_InitTick+0xd8>)
 8003544:	f004 f9a8 	bl	8007898 <HAL_TIM_Base_Init>
 8003548:	4603      	mov	r3, r0
 800354a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800354e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003552:	2b00      	cmp	r3, #0
 8003554:	d11b      	bne.n	800358e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8003556:	4813      	ldr	r0, [pc, #76]	@ (80035a4 <HAL_InitTick+0xd8>)
 8003558:	f004 fa48 	bl	80079ec <HAL_TIM_Base_Start_IT>
 800355c:	4603      	mov	r3, r0
 800355e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8003562:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003566:	2b00      	cmp	r3, #0
 8003568:	d111      	bne.n	800358e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800356a:	201a      	movs	r0, #26
 800356c:	f000 ffaa 	bl	80044c4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2b0f      	cmp	r3, #15
 8003574:	d808      	bhi.n	8003588 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8003576:	2200      	movs	r2, #0
 8003578:	6879      	ldr	r1, [r7, #4]
 800357a:	201a      	movs	r0, #26
 800357c:	f000 ff86 	bl	800448c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003580:	4a0a      	ldr	r2, [pc, #40]	@ (80035ac <HAL_InitTick+0xe0>)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6013      	str	r3, [r2, #0]
 8003586:	e002      	b.n	800358e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800358e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8003592:	4618      	mov	r0, r3
 8003594:	3730      	adds	r7, #48	@ 0x30
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	40023800 	.word	0x40023800
 80035a0:	431bde83 	.word	0x431bde83
 80035a4:	2000099c 	.word	0x2000099c
 80035a8:	40014800 	.word	0x40014800
 80035ac:	2000000c 	.word	0x2000000c

080035b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80035b0:	b480      	push	{r7}
 80035b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80035b4:	bf00      	nop
 80035b6:	e7fd      	b.n	80035b4 <NMI_Handler+0x4>

080035b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80035b8:	b480      	push	{r7}
 80035ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80035bc:	bf00      	nop
 80035be:	e7fd      	b.n	80035bc <HardFault_Handler+0x4>

080035c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80035c0:	b480      	push	{r7}
 80035c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80035c4:	bf00      	nop
 80035c6:	e7fd      	b.n	80035c4 <MemManage_Handler+0x4>

080035c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80035c8:	b480      	push	{r7}
 80035ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80035cc:	bf00      	nop
 80035ce:	e7fd      	b.n	80035cc <BusFault_Handler+0x4>

080035d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80035d0:	b480      	push	{r7}
 80035d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80035d4:	bf00      	nop
 80035d6:	e7fd      	b.n	80035d4 <UsageFault_Handler+0x4>

080035d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80035d8:	b480      	push	{r7}
 80035da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80035dc:	bf00      	nop
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr
	...

080035e8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80035ec:	4802      	ldr	r0, [pc, #8]	@ (80035f8 <DMA1_Stream5_IRQHandler+0x10>)
 80035ee:	f001 f90f 	bl	8004810 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80035f2:	bf00      	nop
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	20000bf8 	.word	0x20000bf8

080035fc <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003600:	4803      	ldr	r0, [pc, #12]	@ (8003610 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8003602:	f004 fd81 	bl	8008108 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8003606:	4803      	ldr	r0, [pc, #12]	@ (8003614 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8003608:	f004 fd7e 	bl	8008108 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800360c:	bf00      	nop
 800360e:	bd80      	pop	{r7, pc}
 8003610:	200009e8 	.word	0x200009e8
 8003614:	2000099c 	.word	0x2000099c

08003618 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800361c:	4802      	ldr	r0, [pc, #8]	@ (8003628 <TIM2_IRQHandler+0x10>)
 800361e:	f004 fd73 	bl	8008108 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003622:	bf00      	nop
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	20000a30 	.word	0x20000a30

0800362c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003630:	4802      	ldr	r0, [pc, #8]	@ (800363c <USART1_IRQHandler+0x10>)
 8003632:	f005 ffbb 	bl	80095ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003636:	bf00      	nop
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	20000b08 	.word	0x20000b08

08003640 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003644:	4802      	ldr	r0, [pc, #8]	@ (8003650 <USART2_IRQHandler+0x10>)
 8003646:	f005 ffb1 	bl	80095ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800364a:	bf00      	nop
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	20000b50 	.word	0x20000b50

08003654 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003658:	4802      	ldr	r0, [pc, #8]	@ (8003664 <DMA2_Stream7_IRQHandler+0x10>)
 800365a:	f001 f8d9 	bl	8004810 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800365e:	bf00      	nop
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	20000b98 	.word	0x20000b98

08003668 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003668:	b480      	push	{r7}
 800366a:	af00      	add	r7, sp, #0
  return 1;
 800366c:	2301      	movs	r3, #1
}
 800366e:	4618      	mov	r0, r3
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr

08003678 <_kill>:

int _kill(int pid, int sig)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b082      	sub	sp, #8
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
 8003680:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003682:	f00f fc59 	bl	8012f38 <__errno>
 8003686:	4603      	mov	r3, r0
 8003688:	2216      	movs	r2, #22
 800368a:	601a      	str	r2, [r3, #0]
  return -1;
 800368c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003690:	4618      	mov	r0, r3
 8003692:	3708      	adds	r7, #8
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}

08003698 <_exit>:

void _exit (int status)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b082      	sub	sp, #8
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80036a0:	f04f 31ff 	mov.w	r1, #4294967295
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f7ff ffe7 	bl	8003678 <_kill>
  while (1) {}    /* Make sure we hang here */
 80036aa:	bf00      	nop
 80036ac:	e7fd      	b.n	80036aa <_exit+0x12>

080036ae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80036ae:	b580      	push	{r7, lr}
 80036b0:	b086      	sub	sp, #24
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	60f8      	str	r0, [r7, #12]
 80036b6:	60b9      	str	r1, [r7, #8]
 80036b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036ba:	2300      	movs	r3, #0
 80036bc:	617b      	str	r3, [r7, #20]
 80036be:	e00a      	b.n	80036d6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80036c0:	f3af 8000 	nop.w
 80036c4:	4601      	mov	r1, r0
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	1c5a      	adds	r2, r3, #1
 80036ca:	60ba      	str	r2, [r7, #8]
 80036cc:	b2ca      	uxtb	r2, r1
 80036ce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	3301      	adds	r3, #1
 80036d4:	617b      	str	r3, [r7, #20]
 80036d6:	697a      	ldr	r2, [r7, #20]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	429a      	cmp	r2, r3
 80036dc:	dbf0      	blt.n	80036c0 <_read+0x12>
  }

  return len;
 80036de:	687b      	ldr	r3, [r7, #4]
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3718      	adds	r7, #24
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b086      	sub	sp, #24
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	60f8      	str	r0, [r7, #12]
 80036f0:	60b9      	str	r1, [r7, #8]
 80036f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036f4:	2300      	movs	r3, #0
 80036f6:	617b      	str	r3, [r7, #20]
 80036f8:	e009      	b.n	800370e <_write+0x26>
  {
    __io_putchar(*ptr++);
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	1c5a      	adds	r2, r3, #1
 80036fe:	60ba      	str	r2, [r7, #8]
 8003700:	781b      	ldrb	r3, [r3, #0]
 8003702:	4618      	mov	r0, r3
 8003704:	f7ff f896 	bl	8002834 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	3301      	adds	r3, #1
 800370c:	617b      	str	r3, [r7, #20]
 800370e:	697a      	ldr	r2, [r7, #20]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	429a      	cmp	r2, r3
 8003714:	dbf1      	blt.n	80036fa <_write+0x12>
  }
  return len;
 8003716:	687b      	ldr	r3, [r7, #4]
}
 8003718:	4618      	mov	r0, r3
 800371a:	3718      	adds	r7, #24
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}

08003720 <_close>:

int _close(int file)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003728:	f04f 33ff 	mov.w	r3, #4294967295
}
 800372c:	4618      	mov	r0, r3
 800372e:	370c      	adds	r7, #12
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003748:	605a      	str	r2, [r3, #4]
  return 0;
 800374a:	2300      	movs	r3, #0
}
 800374c:	4618      	mov	r0, r3
 800374e:	370c      	adds	r7, #12
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr

08003758 <_isatty>:

int _isatty(int file)
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003760:	2301      	movs	r3, #1
}
 8003762:	4618      	mov	r0, r3
 8003764:	370c      	adds	r7, #12
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr

0800376e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800376e:	b480      	push	{r7}
 8003770:	b085      	sub	sp, #20
 8003772:	af00      	add	r7, sp, #0
 8003774:	60f8      	str	r0, [r7, #12]
 8003776:	60b9      	str	r1, [r7, #8]
 8003778:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800377a:	2300      	movs	r3, #0
}
 800377c:	4618      	mov	r0, r3
 800377e:	3714      	adds	r7, #20
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr

08003788 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b086      	sub	sp, #24
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003790:	4a14      	ldr	r2, [pc, #80]	@ (80037e4 <_sbrk+0x5c>)
 8003792:	4b15      	ldr	r3, [pc, #84]	@ (80037e8 <_sbrk+0x60>)
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800379c:	4b13      	ldr	r3, [pc, #76]	@ (80037ec <_sbrk+0x64>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d102      	bne.n	80037aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80037a4:	4b11      	ldr	r3, [pc, #68]	@ (80037ec <_sbrk+0x64>)
 80037a6:	4a12      	ldr	r2, [pc, #72]	@ (80037f0 <_sbrk+0x68>)
 80037a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80037aa:	4b10      	ldr	r3, [pc, #64]	@ (80037ec <_sbrk+0x64>)
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4413      	add	r3, r2
 80037b2:	693a      	ldr	r2, [r7, #16]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d207      	bcs.n	80037c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80037b8:	f00f fbbe 	bl	8012f38 <__errno>
 80037bc:	4603      	mov	r3, r0
 80037be:	220c      	movs	r2, #12
 80037c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80037c2:	f04f 33ff 	mov.w	r3, #4294967295
 80037c6:	e009      	b.n	80037dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80037c8:	4b08      	ldr	r3, [pc, #32]	@ (80037ec <_sbrk+0x64>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80037ce:	4b07      	ldr	r3, [pc, #28]	@ (80037ec <_sbrk+0x64>)
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4413      	add	r3, r2
 80037d6:	4a05      	ldr	r2, [pc, #20]	@ (80037ec <_sbrk+0x64>)
 80037d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80037da:	68fb      	ldr	r3, [r7, #12]
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3718      	adds	r7, #24
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	20020000 	.word	0x20020000
 80037e8:	00000400 	.word	0x00000400
 80037ec:	200009e4 	.word	0x200009e4
 80037f0:	20010630 	.word	0x20010630

080037f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80037f4:	b480      	push	{r7}
 80037f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80037f8:	4b06      	ldr	r3, [pc, #24]	@ (8003814 <SystemInit+0x20>)
 80037fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037fe:	4a05      	ldr	r2, [pc, #20]	@ (8003814 <SystemInit+0x20>)
 8003800:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003804:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003808:	bf00      	nop
 800380a:	46bd      	mov	sp, r7
 800380c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop
 8003814:	e000ed00 	.word	0xe000ed00

08003818 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b096      	sub	sp, #88	@ 0x58
 800381c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800381e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003822:	2200      	movs	r2, #0
 8003824:	601a      	str	r2, [r3, #0]
 8003826:	605a      	str	r2, [r3, #4]
 8003828:	609a      	str	r2, [r3, #8]
 800382a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800382c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003830:	2200      	movs	r2, #0
 8003832:	601a      	str	r2, [r3, #0]
 8003834:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003836:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800383a:	2200      	movs	r2, #0
 800383c:	601a      	str	r2, [r3, #0]
 800383e:	605a      	str	r2, [r3, #4]
 8003840:	609a      	str	r2, [r3, #8]
 8003842:	60da      	str	r2, [r3, #12]
 8003844:	611a      	str	r2, [r3, #16]
 8003846:	615a      	str	r2, [r3, #20]
 8003848:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800384a:	1d3b      	adds	r3, r7, #4
 800384c:	2220      	movs	r2, #32
 800384e:	2100      	movs	r1, #0
 8003850:	4618      	mov	r0, r3
 8003852:	f00f fa23 	bl	8012c9c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003856:	4b50      	ldr	r3, [pc, #320]	@ (8003998 <MX_TIM1_Init+0x180>)
 8003858:	4a50      	ldr	r2, [pc, #320]	@ (800399c <MX_TIM1_Init+0x184>)
 800385a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 800385c:	4b4e      	ldr	r3, [pc, #312]	@ (8003998 <MX_TIM1_Init+0x180>)
 800385e:	2263      	movs	r2, #99	@ 0x63
 8003860:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003862:	4b4d      	ldr	r3, [pc, #308]	@ (8003998 <MX_TIM1_Init+0x180>)
 8003864:	2200      	movs	r2, #0
 8003866:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8003868:	4b4b      	ldr	r3, [pc, #300]	@ (8003998 <MX_TIM1_Init+0x180>)
 800386a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800386e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003870:	4b49      	ldr	r3, [pc, #292]	@ (8003998 <MX_TIM1_Init+0x180>)
 8003872:	2200      	movs	r2, #0
 8003874:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003876:	4b48      	ldr	r3, [pc, #288]	@ (8003998 <MX_TIM1_Init+0x180>)
 8003878:	2200      	movs	r2, #0
 800387a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800387c:	4b46      	ldr	r3, [pc, #280]	@ (8003998 <MX_TIM1_Init+0x180>)
 800387e:	2200      	movs	r2, #0
 8003880:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003882:	4845      	ldr	r0, [pc, #276]	@ (8003998 <MX_TIM1_Init+0x180>)
 8003884:	f004 f808 	bl	8007898 <HAL_TIM_Base_Init>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d001      	beq.n	8003892 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800388e:	f7ff fd6d 	bl	800336c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003892:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003896:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003898:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800389c:	4619      	mov	r1, r3
 800389e:	483e      	ldr	r0, [pc, #248]	@ (8003998 <MX_TIM1_Init+0x180>)
 80038a0:	f004 fe80 	bl	80085a4 <HAL_TIM_ConfigClockSource>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d001      	beq.n	80038ae <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80038aa:	f7ff fd5f 	bl	800336c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80038ae:	483a      	ldr	r0, [pc, #232]	@ (8003998 <MX_TIM1_Init+0x180>)
 80038b0:	f004 f8fe 	bl	8007ab0 <HAL_TIM_PWM_Init>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d001      	beq.n	80038be <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80038ba:	f7ff fd57 	bl	800336c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038be:	2300      	movs	r3, #0
 80038c0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038c2:	2300      	movs	r3, #0
 80038c4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80038c6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80038ca:	4619      	mov	r1, r3
 80038cc:	4832      	ldr	r0, [pc, #200]	@ (8003998 <MX_TIM1_Init+0x180>)
 80038ce:	f005 fb83 	bl	8008fd8 <HAL_TIMEx_MasterConfigSynchronization>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d001      	beq.n	80038dc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80038d8:	f7ff fd48 	bl	800336c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80038dc:	2360      	movs	r3, #96	@ 0x60
 80038de:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80038e0:	2300      	movs	r3, #0
 80038e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80038e4:	2300      	movs	r3, #0
 80038e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80038e8:	2300      	movs	r3, #0
 80038ea:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80038ec:	2300      	movs	r3, #0
 80038ee:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80038f0:	2300      	movs	r3, #0
 80038f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80038f4:	2300      	movs	r3, #0
 80038f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80038f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038fc:	2200      	movs	r2, #0
 80038fe:	4619      	mov	r1, r3
 8003900:	4825      	ldr	r0, [pc, #148]	@ (8003998 <MX_TIM1_Init+0x180>)
 8003902:	f004 fd8d 	bl	8008420 <HAL_TIM_PWM_ConfigChannel>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d001      	beq.n	8003910 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800390c:	f7ff fd2e 	bl	800336c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003910:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003914:	2204      	movs	r2, #4
 8003916:	4619      	mov	r1, r3
 8003918:	481f      	ldr	r0, [pc, #124]	@ (8003998 <MX_TIM1_Init+0x180>)
 800391a:	f004 fd81 	bl	8008420 <HAL_TIM_PWM_ConfigChannel>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d001      	beq.n	8003928 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8003924:	f7ff fd22 	bl	800336c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003928:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800392c:	2208      	movs	r2, #8
 800392e:	4619      	mov	r1, r3
 8003930:	4819      	ldr	r0, [pc, #100]	@ (8003998 <MX_TIM1_Init+0x180>)
 8003932:	f004 fd75 	bl	8008420 <HAL_TIM_PWM_ConfigChannel>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d001      	beq.n	8003940 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 800393c:	f7ff fd16 	bl	800336c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003940:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003944:	220c      	movs	r2, #12
 8003946:	4619      	mov	r1, r3
 8003948:	4813      	ldr	r0, [pc, #76]	@ (8003998 <MX_TIM1_Init+0x180>)
 800394a:	f004 fd69 	bl	8008420 <HAL_TIM_PWM_ConfigChannel>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d001      	beq.n	8003958 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8003954:	f7ff fd0a 	bl	800336c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003958:	2300      	movs	r3, #0
 800395a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800395c:	2300      	movs	r3, #0
 800395e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003960:	2300      	movs	r3, #0
 8003962:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003964:	2300      	movs	r3, #0
 8003966:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003968:	2300      	movs	r3, #0
 800396a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800396c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003970:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003972:	2300      	movs	r3, #0
 8003974:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003976:	1d3b      	adds	r3, r7, #4
 8003978:	4619      	mov	r1, r3
 800397a:	4807      	ldr	r0, [pc, #28]	@ (8003998 <MX_TIM1_Init+0x180>)
 800397c:	f005 fb9a 	bl	80090b4 <HAL_TIMEx_ConfigBreakDeadTime>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d001      	beq.n	800398a <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8003986:	f7ff fcf1 	bl	800336c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800398a:	4803      	ldr	r0, [pc, #12]	@ (8003998 <MX_TIM1_Init+0x180>)
 800398c:	f000 fa28 	bl	8003de0 <HAL_TIM_MspPostInit>

}
 8003990:	bf00      	nop
 8003992:	3758      	adds	r7, #88	@ 0x58
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}
 8003998:	200009e8 	.word	0x200009e8
 800399c:	40010000 	.word	0x40010000

080039a0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b08e      	sub	sp, #56	@ 0x38
 80039a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039a6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80039aa:	2200      	movs	r2, #0
 80039ac:	601a      	str	r2, [r3, #0]
 80039ae:	605a      	str	r2, [r3, #4]
 80039b0:	609a      	str	r2, [r3, #8]
 80039b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039b4:	f107 0320 	add.w	r3, r7, #32
 80039b8:	2200      	movs	r2, #0
 80039ba:	601a      	str	r2, [r3, #0]
 80039bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80039be:	1d3b      	adds	r3, r7, #4
 80039c0:	2200      	movs	r2, #0
 80039c2:	601a      	str	r2, [r3, #0]
 80039c4:	605a      	str	r2, [r3, #4]
 80039c6:	609a      	str	r2, [r3, #8]
 80039c8:	60da      	str	r2, [r3, #12]
 80039ca:	611a      	str	r2, [r3, #16]
 80039cc:	615a      	str	r2, [r3, #20]
 80039ce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80039d0:	4b32      	ldr	r3, [pc, #200]	@ (8003a9c <MX_TIM2_Init+0xfc>)
 80039d2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80039d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 80039d8:	4b30      	ldr	r3, [pc, #192]	@ (8003a9c <MX_TIM2_Init+0xfc>)
 80039da:	2263      	movs	r2, #99	@ 0x63
 80039dc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039de:	4b2f      	ldr	r3, [pc, #188]	@ (8003a9c <MX_TIM2_Init+0xfc>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 80039e4:	4b2d      	ldr	r3, [pc, #180]	@ (8003a9c <MX_TIM2_Init+0xfc>)
 80039e6:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80039ea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039ec:	4b2b      	ldr	r3, [pc, #172]	@ (8003a9c <MX_TIM2_Init+0xfc>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039f2:	4b2a      	ldr	r3, [pc, #168]	@ (8003a9c <MX_TIM2_Init+0xfc>)
 80039f4:	2200      	movs	r2, #0
 80039f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80039f8:	4828      	ldr	r0, [pc, #160]	@ (8003a9c <MX_TIM2_Init+0xfc>)
 80039fa:	f003 ff4d 	bl	8007898 <HAL_TIM_Base_Init>
 80039fe:	4603      	mov	r3, r0
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d001      	beq.n	8003a08 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003a04:	f7ff fcb2 	bl	800336c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003a0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003a0e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003a12:	4619      	mov	r1, r3
 8003a14:	4821      	ldr	r0, [pc, #132]	@ (8003a9c <MX_TIM2_Init+0xfc>)
 8003a16:	f004 fdc5 	bl	80085a4 <HAL_TIM_ConfigClockSource>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d001      	beq.n	8003a24 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003a20:	f7ff fca4 	bl	800336c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003a24:	481d      	ldr	r0, [pc, #116]	@ (8003a9c <MX_TIM2_Init+0xfc>)
 8003a26:	f004 f843 	bl	8007ab0 <HAL_TIM_PWM_Init>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d001      	beq.n	8003a34 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8003a30:	f7ff fc9c 	bl	800336c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a34:	2300      	movs	r3, #0
 8003a36:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003a3c:	f107 0320 	add.w	r3, r7, #32
 8003a40:	4619      	mov	r1, r3
 8003a42:	4816      	ldr	r0, [pc, #88]	@ (8003a9c <MX_TIM2_Init+0xfc>)
 8003a44:	f005 fac8 	bl	8008fd8 <HAL_TIMEx_MasterConfigSynchronization>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d001      	beq.n	8003a52 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8003a4e:	f7ff fc8d 	bl	800336c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a52:	2360      	movs	r3, #96	@ 0x60
 8003a54:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003a56:	2300      	movs	r3, #0
 8003a58:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003a62:	1d3b      	adds	r3, r7, #4
 8003a64:	2200      	movs	r2, #0
 8003a66:	4619      	mov	r1, r3
 8003a68:	480c      	ldr	r0, [pc, #48]	@ (8003a9c <MX_TIM2_Init+0xfc>)
 8003a6a:	f004 fcd9 	bl	8008420 <HAL_TIM_PWM_ConfigChannel>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d001      	beq.n	8003a78 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8003a74:	f7ff fc7a 	bl	800336c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003a78:	1d3b      	adds	r3, r7, #4
 8003a7a:	2208      	movs	r2, #8
 8003a7c:	4619      	mov	r1, r3
 8003a7e:	4807      	ldr	r0, [pc, #28]	@ (8003a9c <MX_TIM2_Init+0xfc>)
 8003a80:	f004 fcce 	bl	8008420 <HAL_TIM_PWM_ConfigChannel>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d001      	beq.n	8003a8e <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8003a8a:	f7ff fc6f 	bl	800336c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003a8e:	4803      	ldr	r0, [pc, #12]	@ (8003a9c <MX_TIM2_Init+0xfc>)
 8003a90:	f000 f9a6 	bl	8003de0 <HAL_TIM_MspPostInit>

}
 8003a94:	bf00      	nop
 8003a96:	3738      	adds	r7, #56	@ 0x38
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	20000a30 	.word	0x20000a30

08003aa0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b08e      	sub	sp, #56	@ 0x38
 8003aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003aa6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003aaa:	2200      	movs	r2, #0
 8003aac:	601a      	str	r2, [r3, #0]
 8003aae:	605a      	str	r2, [r3, #4]
 8003ab0:	609a      	str	r2, [r3, #8]
 8003ab2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ab4:	f107 0320 	add.w	r3, r7, #32
 8003ab8:	2200      	movs	r2, #0
 8003aba:	601a      	str	r2, [r3, #0]
 8003abc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003abe:	1d3b      	adds	r3, r7, #4
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	601a      	str	r2, [r3, #0]
 8003ac4:	605a      	str	r2, [r3, #4]
 8003ac6:	609a      	str	r2, [r3, #8]
 8003ac8:	60da      	str	r2, [r3, #12]
 8003aca:	611a      	str	r2, [r3, #16]
 8003acc:	615a      	str	r2, [r3, #20]
 8003ace:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003ad0:	4b3d      	ldr	r3, [pc, #244]	@ (8003bc8 <MX_TIM3_Init+0x128>)
 8003ad2:	4a3e      	ldr	r2, [pc, #248]	@ (8003bcc <MX_TIM3_Init+0x12c>)
 8003ad4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 8003ad6:	4b3c      	ldr	r3, [pc, #240]	@ (8003bc8 <MX_TIM3_Init+0x128>)
 8003ad8:	2263      	movs	r2, #99	@ 0x63
 8003ada:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003adc:	4b3a      	ldr	r3, [pc, #232]	@ (8003bc8 <MX_TIM3_Init+0x128>)
 8003ade:	2200      	movs	r2, #0
 8003ae0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8003ae2:	4b39      	ldr	r3, [pc, #228]	@ (8003bc8 <MX_TIM3_Init+0x128>)
 8003ae4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003ae8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003aea:	4b37      	ldr	r3, [pc, #220]	@ (8003bc8 <MX_TIM3_Init+0x128>)
 8003aec:	2200      	movs	r2, #0
 8003aee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003af0:	4b35      	ldr	r3, [pc, #212]	@ (8003bc8 <MX_TIM3_Init+0x128>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003af6:	4834      	ldr	r0, [pc, #208]	@ (8003bc8 <MX_TIM3_Init+0x128>)
 8003af8:	f003 fece 	bl	8007898 <HAL_TIM_Base_Init>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d001      	beq.n	8003b06 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8003b02:	f7ff fc33 	bl	800336c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003b0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003b0c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003b10:	4619      	mov	r1, r3
 8003b12:	482d      	ldr	r0, [pc, #180]	@ (8003bc8 <MX_TIM3_Init+0x128>)
 8003b14:	f004 fd46 	bl	80085a4 <HAL_TIM_ConfigClockSource>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d001      	beq.n	8003b22 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8003b1e:	f7ff fc25 	bl	800336c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003b22:	4829      	ldr	r0, [pc, #164]	@ (8003bc8 <MX_TIM3_Init+0x128>)
 8003b24:	f003 ffc4 	bl	8007ab0 <HAL_TIM_PWM_Init>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d001      	beq.n	8003b32 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8003b2e:	f7ff fc1d 	bl	800336c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b32:	2300      	movs	r3, #0
 8003b34:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b36:	2300      	movs	r3, #0
 8003b38:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003b3a:	f107 0320 	add.w	r3, r7, #32
 8003b3e:	4619      	mov	r1, r3
 8003b40:	4821      	ldr	r0, [pc, #132]	@ (8003bc8 <MX_TIM3_Init+0x128>)
 8003b42:	f005 fa49 	bl	8008fd8 <HAL_TIMEx_MasterConfigSynchronization>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d001      	beq.n	8003b50 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8003b4c:	f7ff fc0e 	bl	800336c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003b50:	2360      	movs	r3, #96	@ 0x60
 8003b52:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003b54:	2300      	movs	r3, #0
 8003b56:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003b60:	1d3b      	adds	r3, r7, #4
 8003b62:	2200      	movs	r2, #0
 8003b64:	4619      	mov	r1, r3
 8003b66:	4818      	ldr	r0, [pc, #96]	@ (8003bc8 <MX_TIM3_Init+0x128>)
 8003b68:	f004 fc5a 	bl	8008420 <HAL_TIM_PWM_ConfigChannel>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d001      	beq.n	8003b76 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8003b72:	f7ff fbfb 	bl	800336c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003b76:	1d3b      	adds	r3, r7, #4
 8003b78:	2204      	movs	r2, #4
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	4812      	ldr	r0, [pc, #72]	@ (8003bc8 <MX_TIM3_Init+0x128>)
 8003b7e:	f004 fc4f 	bl	8008420 <HAL_TIM_PWM_ConfigChannel>
 8003b82:	4603      	mov	r3, r0
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d001      	beq.n	8003b8c <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8003b88:	f7ff fbf0 	bl	800336c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003b8c:	1d3b      	adds	r3, r7, #4
 8003b8e:	2208      	movs	r2, #8
 8003b90:	4619      	mov	r1, r3
 8003b92:	480d      	ldr	r0, [pc, #52]	@ (8003bc8 <MX_TIM3_Init+0x128>)
 8003b94:	f004 fc44 	bl	8008420 <HAL_TIM_PWM_ConfigChannel>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d001      	beq.n	8003ba2 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8003b9e:	f7ff fbe5 	bl	800336c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003ba2:	1d3b      	adds	r3, r7, #4
 8003ba4:	220c      	movs	r2, #12
 8003ba6:	4619      	mov	r1, r3
 8003ba8:	4807      	ldr	r0, [pc, #28]	@ (8003bc8 <MX_TIM3_Init+0x128>)
 8003baa:	f004 fc39 	bl	8008420 <HAL_TIM_PWM_ConfigChannel>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d001      	beq.n	8003bb8 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8003bb4:	f7ff fbda 	bl	800336c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003bb8:	4803      	ldr	r0, [pc, #12]	@ (8003bc8 <MX_TIM3_Init+0x128>)
 8003bba:	f000 f911 	bl	8003de0 <HAL_TIM_MspPostInit>

}
 8003bbe:	bf00      	nop
 8003bc0:	3738      	adds	r7, #56	@ 0x38
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	20000a78 	.word	0x20000a78
 8003bcc:	40000400 	.word	0x40000400

08003bd0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b08a      	sub	sp, #40	@ 0x28
 8003bd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003bd6:	f107 0318 	add.w	r3, r7, #24
 8003bda:	2200      	movs	r2, #0
 8003bdc:	601a      	str	r2, [r3, #0]
 8003bde:	605a      	str	r2, [r3, #4]
 8003be0:	609a      	str	r2, [r3, #8]
 8003be2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003be4:	f107 0310 	add.w	r3, r7, #16
 8003be8:	2200      	movs	r2, #0
 8003bea:	601a      	str	r2, [r3, #0]
 8003bec:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003bee:	463b      	mov	r3, r7
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	601a      	str	r2, [r3, #0]
 8003bf4:	605a      	str	r2, [r3, #4]
 8003bf6:	609a      	str	r2, [r3, #8]
 8003bf8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003bfa:	4b2b      	ldr	r3, [pc, #172]	@ (8003ca8 <MX_TIM5_Init+0xd8>)
 8003bfc:	4a2b      	ldr	r2, [pc, #172]	@ (8003cac <MX_TIM5_Init+0xdc>)
 8003bfe:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8003c00:	4b29      	ldr	r3, [pc, #164]	@ (8003ca8 <MX_TIM5_Init+0xd8>)
 8003c02:	2200      	movs	r2, #0
 8003c04:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c06:	4b28      	ldr	r3, [pc, #160]	@ (8003ca8 <MX_TIM5_Init+0xd8>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8003c0c:	4b26      	ldr	r3, [pc, #152]	@ (8003ca8 <MX_TIM5_Init+0xd8>)
 8003c0e:	f04f 32ff 	mov.w	r2, #4294967295
 8003c12:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c14:	4b24      	ldr	r3, [pc, #144]	@ (8003ca8 <MX_TIM5_Init+0xd8>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c1a:	4b23      	ldr	r3, [pc, #140]	@ (8003ca8 <MX_TIM5_Init+0xd8>)
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003c20:	4821      	ldr	r0, [pc, #132]	@ (8003ca8 <MX_TIM5_Init+0xd8>)
 8003c22:	f003 fe39 	bl	8007898 <HAL_TIM_Base_Init>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d001      	beq.n	8003c30 <MX_TIM5_Init+0x60>
  {
    Error_Handler();
 8003c2c:	f7ff fb9e 	bl	800336c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003c34:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003c36:	f107 0318 	add.w	r3, r7, #24
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	481a      	ldr	r0, [pc, #104]	@ (8003ca8 <MX_TIM5_Init+0xd8>)
 8003c3e:	f004 fcb1 	bl	80085a4 <HAL_TIM_ConfigClockSource>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d001      	beq.n	8003c4c <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8003c48:	f7ff fb90 	bl	800336c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8003c4c:	4816      	ldr	r0, [pc, #88]	@ (8003ca8 <MX_TIM5_Init+0xd8>)
 8003c4e:	f004 f839 	bl	8007cc4 <HAL_TIM_IC_Init>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d001      	beq.n	8003c5c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8003c58:	f7ff fb88 	bl	800336c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c60:	2300      	movs	r3, #0
 8003c62:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003c64:	f107 0310 	add.w	r3, r7, #16
 8003c68:	4619      	mov	r1, r3
 8003c6a:	480f      	ldr	r0, [pc, #60]	@ (8003ca8 <MX_TIM5_Init+0xd8>)
 8003c6c:	f005 f9b4 	bl	8008fd8 <HAL_TIMEx_MasterConfigSynchronization>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d001      	beq.n	8003c7a <MX_TIM5_Init+0xaa>
  {
    Error_Handler();
 8003c76:	f7ff fb79 	bl	800336c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003c82:	2300      	movs	r3, #0
 8003c84:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003c86:	2300      	movs	r3, #0
 8003c88:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003c8a:	463b      	mov	r3, r7
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	4619      	mov	r1, r3
 8003c90:	4805      	ldr	r0, [pc, #20]	@ (8003ca8 <MX_TIM5_Init+0xd8>)
 8003c92:	f004 fb29 	bl	80082e8 <HAL_TIM_IC_ConfigChannel>
 8003c96:	4603      	mov	r3, r0
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d001      	beq.n	8003ca0 <MX_TIM5_Init+0xd0>
  {
    Error_Handler();
 8003c9c:	f7ff fb66 	bl	800336c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003ca0:	bf00      	nop
 8003ca2:	3728      	adds	r7, #40	@ 0x28
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}
 8003ca8:	20000ac0 	.word	0x20000ac0
 8003cac:	40000c00 	.word	0x40000c00

08003cb0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b08c      	sub	sp, #48	@ 0x30
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cb8:	f107 031c 	add.w	r3, r7, #28
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	601a      	str	r2, [r3, #0]
 8003cc0:	605a      	str	r2, [r3, #4]
 8003cc2:	609a      	str	r2, [r3, #8]
 8003cc4:	60da      	str	r2, [r3, #12]
 8003cc6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a3f      	ldr	r2, [pc, #252]	@ (8003dcc <HAL_TIM_Base_MspInit+0x11c>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d116      	bne.n	8003d00 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	61bb      	str	r3, [r7, #24]
 8003cd6:	4b3e      	ldr	r3, [pc, #248]	@ (8003dd0 <HAL_TIM_Base_MspInit+0x120>)
 8003cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cda:	4a3d      	ldr	r2, [pc, #244]	@ (8003dd0 <HAL_TIM_Base_MspInit+0x120>)
 8003cdc:	f043 0301 	orr.w	r3, r3, #1
 8003ce0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ce2:	4b3b      	ldr	r3, [pc, #236]	@ (8003dd0 <HAL_TIM_Base_MspInit+0x120>)
 8003ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ce6:	f003 0301 	and.w	r3, r3, #1
 8003cea:	61bb      	str	r3, [r7, #24]
 8003cec:	69bb      	ldr	r3, [r7, #24]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 15, 0);
 8003cee:	2200      	movs	r2, #0
 8003cf0:	210f      	movs	r1, #15
 8003cf2:	201a      	movs	r0, #26
 8003cf4:	f000 fbca 	bl	800448c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003cf8:	201a      	movs	r0, #26
 8003cfa:	f000 fbe3 	bl	80044c4 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8003cfe:	e060      	b.n	8003dc2 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM2)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d08:	d116      	bne.n	8003d38 <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	617b      	str	r3, [r7, #20]
 8003d0e:	4b30      	ldr	r3, [pc, #192]	@ (8003dd0 <HAL_TIM_Base_MspInit+0x120>)
 8003d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d12:	4a2f      	ldr	r2, [pc, #188]	@ (8003dd0 <HAL_TIM_Base_MspInit+0x120>)
 8003d14:	f043 0301 	orr.w	r3, r3, #1
 8003d18:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d1a:	4b2d      	ldr	r3, [pc, #180]	@ (8003dd0 <HAL_TIM_Base_MspInit+0x120>)
 8003d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d1e:	f003 0301 	and.w	r3, r3, #1
 8003d22:	617b      	str	r3, [r7, #20]
 8003d24:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8003d26:	2200      	movs	r2, #0
 8003d28:	2105      	movs	r1, #5
 8003d2a:	201c      	movs	r0, #28
 8003d2c:	f000 fbae 	bl	800448c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003d30:	201c      	movs	r0, #28
 8003d32:	f000 fbc7 	bl	80044c4 <HAL_NVIC_EnableIRQ>
}
 8003d36:	e044      	b.n	8003dc2 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM3)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a25      	ldr	r2, [pc, #148]	@ (8003dd4 <HAL_TIM_Base_MspInit+0x124>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d10e      	bne.n	8003d60 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003d42:	2300      	movs	r3, #0
 8003d44:	613b      	str	r3, [r7, #16]
 8003d46:	4b22      	ldr	r3, [pc, #136]	@ (8003dd0 <HAL_TIM_Base_MspInit+0x120>)
 8003d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4a:	4a21      	ldr	r2, [pc, #132]	@ (8003dd0 <HAL_TIM_Base_MspInit+0x120>)
 8003d4c:	f043 0302 	orr.w	r3, r3, #2
 8003d50:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d52:	4b1f      	ldr	r3, [pc, #124]	@ (8003dd0 <HAL_TIM_Base_MspInit+0x120>)
 8003d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	613b      	str	r3, [r7, #16]
 8003d5c:	693b      	ldr	r3, [r7, #16]
}
 8003d5e:	e030      	b.n	8003dc2 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM5)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a1c      	ldr	r2, [pc, #112]	@ (8003dd8 <HAL_TIM_Base_MspInit+0x128>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d12b      	bne.n	8003dc2 <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	60fb      	str	r3, [r7, #12]
 8003d6e:	4b18      	ldr	r3, [pc, #96]	@ (8003dd0 <HAL_TIM_Base_MspInit+0x120>)
 8003d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d72:	4a17      	ldr	r2, [pc, #92]	@ (8003dd0 <HAL_TIM_Base_MspInit+0x120>)
 8003d74:	f043 0308 	orr.w	r3, r3, #8
 8003d78:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d7a:	4b15      	ldr	r3, [pc, #84]	@ (8003dd0 <HAL_TIM_Base_MspInit+0x120>)
 8003d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d7e:	f003 0308 	and.w	r3, r3, #8
 8003d82:	60fb      	str	r3, [r7, #12]
 8003d84:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d86:	2300      	movs	r3, #0
 8003d88:	60bb      	str	r3, [r7, #8]
 8003d8a:	4b11      	ldr	r3, [pc, #68]	@ (8003dd0 <HAL_TIM_Base_MspInit+0x120>)
 8003d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d8e:	4a10      	ldr	r2, [pc, #64]	@ (8003dd0 <HAL_TIM_Base_MspInit+0x120>)
 8003d90:	f043 0301 	orr.w	r3, r3, #1
 8003d94:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d96:	4b0e      	ldr	r3, [pc, #56]	@ (8003dd0 <HAL_TIM_Base_MspInit+0x120>)
 8003d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d9a:	f003 0301 	and.w	r3, r3, #1
 8003d9e:	60bb      	str	r3, [r7, #8]
 8003da0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003da2:	2301      	movs	r3, #1
 8003da4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003da6:	2302      	movs	r3, #2
 8003da8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003daa:	2300      	movs	r3, #0
 8003dac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dae:	2300      	movs	r3, #0
 8003db0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003db2:	2302      	movs	r3, #2
 8003db4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003db6:	f107 031c 	add.w	r3, r7, #28
 8003dba:	4619      	mov	r1, r3
 8003dbc:	4807      	ldr	r0, [pc, #28]	@ (8003ddc <HAL_TIM_Base_MspInit+0x12c>)
 8003dbe:	f000 ff91 	bl	8004ce4 <HAL_GPIO_Init>
}
 8003dc2:	bf00      	nop
 8003dc4:	3730      	adds	r7, #48	@ 0x30
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
 8003dca:	bf00      	nop
 8003dcc:	40010000 	.word	0x40010000
 8003dd0:	40023800 	.word	0x40023800
 8003dd4:	40000400 	.word	0x40000400
 8003dd8:	40000c00 	.word	0x40000c00
 8003ddc:	40020000 	.word	0x40020000

08003de0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b08c      	sub	sp, #48	@ 0x30
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003de8:	f107 031c 	add.w	r3, r7, #28
 8003dec:	2200      	movs	r2, #0
 8003dee:	601a      	str	r2, [r3, #0]
 8003df0:	605a      	str	r2, [r3, #4]
 8003df2:	609a      	str	r2, [r3, #8]
 8003df4:	60da      	str	r2, [r3, #12]
 8003df6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a46      	ldr	r2, [pc, #280]	@ (8003f18 <HAL_TIM_MspPostInit+0x138>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d11f      	bne.n	8003e42 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e02:	2300      	movs	r3, #0
 8003e04:	61bb      	str	r3, [r7, #24]
 8003e06:	4b45      	ldr	r3, [pc, #276]	@ (8003f1c <HAL_TIM_MspPostInit+0x13c>)
 8003e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e0a:	4a44      	ldr	r2, [pc, #272]	@ (8003f1c <HAL_TIM_MspPostInit+0x13c>)
 8003e0c:	f043 0301 	orr.w	r3, r3, #1
 8003e10:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e12:	4b42      	ldr	r3, [pc, #264]	@ (8003f1c <HAL_TIM_MspPostInit+0x13c>)
 8003e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e16:	f003 0301 	and.w	r3, r3, #1
 8003e1a:	61bb      	str	r3, [r7, #24]
 8003e1c:	69bb      	ldr	r3, [r7, #24]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = AIN2_Pin|BIN1_Pin|BIN2_Pin|AIN1_Pin;
 8003e1e:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8003e22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e24:	2302      	movs	r3, #2
 8003e26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003e30:	2301      	movs	r3, #1
 8003e32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e34:	f107 031c 	add.w	r3, r7, #28
 8003e38:	4619      	mov	r1, r3
 8003e3a:	4839      	ldr	r0, [pc, #228]	@ (8003f20 <HAL_TIM_MspPostInit+0x140>)
 8003e3c:	f000 ff52 	bl	8004ce4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003e40:	e065      	b.n	8003f0e <HAL_TIM_MspPostInit+0x12e>
  else if(timHandle->Instance==TIM2)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e4a:	d13d      	bne.n	8003ec8 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	617b      	str	r3, [r7, #20]
 8003e50:	4b32      	ldr	r3, [pc, #200]	@ (8003f1c <HAL_TIM_MspPostInit+0x13c>)
 8003e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e54:	4a31      	ldr	r2, [pc, #196]	@ (8003f1c <HAL_TIM_MspPostInit+0x13c>)
 8003e56:	f043 0301 	orr.w	r3, r3, #1
 8003e5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e5c:	4b2f      	ldr	r3, [pc, #188]	@ (8003f1c <HAL_TIM_MspPostInit+0x13c>)
 8003e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e60:	f003 0301 	and.w	r3, r3, #1
 8003e64:	617b      	str	r3, [r7, #20]
 8003e66:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e68:	2300      	movs	r3, #0
 8003e6a:	613b      	str	r3, [r7, #16]
 8003e6c:	4b2b      	ldr	r3, [pc, #172]	@ (8003f1c <HAL_TIM_MspPostInit+0x13c>)
 8003e6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e70:	4a2a      	ldr	r2, [pc, #168]	@ (8003f1c <HAL_TIM_MspPostInit+0x13c>)
 8003e72:	f043 0302 	orr.w	r3, r3, #2
 8003e76:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e78:	4b28      	ldr	r3, [pc, #160]	@ (8003f1c <HAL_TIM_MspPostInit+0x13c>)
 8003e7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e7c:	f003 0302 	and.w	r3, r3, #2
 8003e80:	613b      	str	r3, [r7, #16]
 8003e82:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SERVO1_Pin;
 8003e84:	2320      	movs	r3, #32
 8003e86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e88:	2302      	movs	r3, #2
 8003e8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e90:	2300      	movs	r3, #0
 8003e92:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003e94:	2301      	movs	r3, #1
 8003e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SERVO1_GPIO_Port, &GPIO_InitStruct);
 8003e98:	f107 031c 	add.w	r3, r7, #28
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	4820      	ldr	r0, [pc, #128]	@ (8003f20 <HAL_TIM_MspPostInit+0x140>)
 8003ea0:	f000 ff20 	bl	8004ce4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SERVO2_Pin;
 8003ea4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003ea8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eaa:	2302      	movs	r3, #2
 8003eac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SERVO2_GPIO_Port, &GPIO_InitStruct);
 8003eba:	f107 031c 	add.w	r3, r7, #28
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	4818      	ldr	r0, [pc, #96]	@ (8003f24 <HAL_TIM_MspPostInit+0x144>)
 8003ec2:	f000 ff0f 	bl	8004ce4 <HAL_GPIO_Init>
}
 8003ec6:	e022      	b.n	8003f0e <HAL_TIM_MspPostInit+0x12e>
  else if(timHandle->Instance==TIM3)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a16      	ldr	r2, [pc, #88]	@ (8003f28 <HAL_TIM_MspPostInit+0x148>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d11d      	bne.n	8003f0e <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	60fb      	str	r3, [r7, #12]
 8003ed6:	4b11      	ldr	r3, [pc, #68]	@ (8003f1c <HAL_TIM_MspPostInit+0x13c>)
 8003ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eda:	4a10      	ldr	r2, [pc, #64]	@ (8003f1c <HAL_TIM_MspPostInit+0x13c>)
 8003edc:	f043 0302 	orr.w	r3, r3, #2
 8003ee0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ee2:	4b0e      	ldr	r3, [pc, #56]	@ (8003f1c <HAL_TIM_MspPostInit+0x13c>)
 8003ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee6:	f003 0302 	and.w	r3, r3, #2
 8003eea:	60fb      	str	r3, [r7, #12]
 8003eec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CIN2_Pin|CIN1_Pin|DIN1_Pin|DIN2_Pin;
 8003eee:	2333      	movs	r3, #51	@ 0x33
 8003ef0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ef2:	2302      	movs	r3, #2
 8003ef4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003efa:	2300      	movs	r3, #0
 8003efc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003efe:	2302      	movs	r3, #2
 8003f00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f02:	f107 031c 	add.w	r3, r7, #28
 8003f06:	4619      	mov	r1, r3
 8003f08:	4806      	ldr	r0, [pc, #24]	@ (8003f24 <HAL_TIM_MspPostInit+0x144>)
 8003f0a:	f000 feeb 	bl	8004ce4 <HAL_GPIO_Init>
}
 8003f0e:	bf00      	nop
 8003f10:	3730      	adds	r7, #48	@ 0x30
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	40010000 	.word	0x40010000
 8003f1c:	40023800 	.word	0x40023800
 8003f20:	40020000 	.word	0x40020000
 8003f24:	40020400 	.word	0x40020400
 8003f28:	40000400 	.word	0x40000400

08003f2c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003f30:	4b11      	ldr	r3, [pc, #68]	@ (8003f78 <MX_USART1_UART_Init+0x4c>)
 8003f32:	4a12      	ldr	r2, [pc, #72]	@ (8003f7c <MX_USART1_UART_Init+0x50>)
 8003f34:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003f36:	4b10      	ldr	r3, [pc, #64]	@ (8003f78 <MX_USART1_UART_Init+0x4c>)
 8003f38:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003f3c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003f3e:	4b0e      	ldr	r3, [pc, #56]	@ (8003f78 <MX_USART1_UART_Init+0x4c>)
 8003f40:	2200      	movs	r2, #0
 8003f42:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003f44:	4b0c      	ldr	r3, [pc, #48]	@ (8003f78 <MX_USART1_UART_Init+0x4c>)
 8003f46:	2200      	movs	r2, #0
 8003f48:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003f4a:	4b0b      	ldr	r3, [pc, #44]	@ (8003f78 <MX_USART1_UART_Init+0x4c>)
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003f50:	4b09      	ldr	r3, [pc, #36]	@ (8003f78 <MX_USART1_UART_Init+0x4c>)
 8003f52:	220c      	movs	r2, #12
 8003f54:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003f56:	4b08      	ldr	r3, [pc, #32]	@ (8003f78 <MX_USART1_UART_Init+0x4c>)
 8003f58:	2200      	movs	r2, #0
 8003f5a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003f5c:	4b06      	ldr	r3, [pc, #24]	@ (8003f78 <MX_USART1_UART_Init+0x4c>)
 8003f5e:	2200      	movs	r2, #0
 8003f60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003f62:	4805      	ldr	r0, [pc, #20]	@ (8003f78 <MX_USART1_UART_Init+0x4c>)
 8003f64:	f005 f90c 	bl	8009180 <HAL_UART_Init>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d001      	beq.n	8003f72 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003f6e:	f7ff f9fd 	bl	800336c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003f72:	bf00      	nop
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	20000b08 	.word	0x20000b08
 8003f7c:	40011000 	.word	0x40011000

08003f80 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003f84:	4b11      	ldr	r3, [pc, #68]	@ (8003fcc <MX_USART2_UART_Init+0x4c>)
 8003f86:	4a12      	ldr	r2, [pc, #72]	@ (8003fd0 <MX_USART2_UART_Init+0x50>)
 8003f88:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003f8a:	4b10      	ldr	r3, [pc, #64]	@ (8003fcc <MX_USART2_UART_Init+0x4c>)
 8003f8c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003f90:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003f92:	4b0e      	ldr	r3, [pc, #56]	@ (8003fcc <MX_USART2_UART_Init+0x4c>)
 8003f94:	2200      	movs	r2, #0
 8003f96:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003f98:	4b0c      	ldr	r3, [pc, #48]	@ (8003fcc <MX_USART2_UART_Init+0x4c>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003f9e:	4b0b      	ldr	r3, [pc, #44]	@ (8003fcc <MX_USART2_UART_Init+0x4c>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003fa4:	4b09      	ldr	r3, [pc, #36]	@ (8003fcc <MX_USART2_UART_Init+0x4c>)
 8003fa6:	220c      	movs	r2, #12
 8003fa8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003faa:	4b08      	ldr	r3, [pc, #32]	@ (8003fcc <MX_USART2_UART_Init+0x4c>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003fb0:	4b06      	ldr	r3, [pc, #24]	@ (8003fcc <MX_USART2_UART_Init+0x4c>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003fb6:	4805      	ldr	r0, [pc, #20]	@ (8003fcc <MX_USART2_UART_Init+0x4c>)
 8003fb8:	f005 f8e2 	bl	8009180 <HAL_UART_Init>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d001      	beq.n	8003fc6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003fc2:	f7ff f9d3 	bl	800336c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003fc6:	bf00      	nop
 8003fc8:	bd80      	pop	{r7, pc}
 8003fca:	bf00      	nop
 8003fcc:	20000b50 	.word	0x20000b50
 8003fd0:	40004400 	.word	0x40004400

08003fd4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b08c      	sub	sp, #48	@ 0x30
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fdc:	f107 031c 	add.w	r3, r7, #28
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	601a      	str	r2, [r3, #0]
 8003fe4:	605a      	str	r2, [r3, #4]
 8003fe6:	609a      	str	r2, [r3, #8]
 8003fe8:	60da      	str	r2, [r3, #12]
 8003fea:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a79      	ldr	r2, [pc, #484]	@ (80041d8 <HAL_UART_MspInit+0x204>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	f040 8082 	bne.w	80040fc <HAL_UART_MspInit+0x128>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	61bb      	str	r3, [r7, #24]
 8003ffc:	4b77      	ldr	r3, [pc, #476]	@ (80041dc <HAL_UART_MspInit+0x208>)
 8003ffe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004000:	4a76      	ldr	r2, [pc, #472]	@ (80041dc <HAL_UART_MspInit+0x208>)
 8004002:	f043 0310 	orr.w	r3, r3, #16
 8004006:	6453      	str	r3, [r2, #68]	@ 0x44
 8004008:	4b74      	ldr	r3, [pc, #464]	@ (80041dc <HAL_UART_MspInit+0x208>)
 800400a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800400c:	f003 0310 	and.w	r3, r3, #16
 8004010:	61bb      	str	r3, [r7, #24]
 8004012:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004014:	2300      	movs	r3, #0
 8004016:	617b      	str	r3, [r7, #20]
 8004018:	4b70      	ldr	r3, [pc, #448]	@ (80041dc <HAL_UART_MspInit+0x208>)
 800401a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800401c:	4a6f      	ldr	r2, [pc, #444]	@ (80041dc <HAL_UART_MspInit+0x208>)
 800401e:	f043 0301 	orr.w	r3, r3, #1
 8004022:	6313      	str	r3, [r2, #48]	@ 0x30
 8004024:	4b6d      	ldr	r3, [pc, #436]	@ (80041dc <HAL_UART_MspInit+0x208>)
 8004026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004028:	f003 0301 	and.w	r3, r3, #1
 800402c:	617b      	str	r3, [r7, #20]
 800402e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004030:	2300      	movs	r3, #0
 8004032:	613b      	str	r3, [r7, #16]
 8004034:	4b69      	ldr	r3, [pc, #420]	@ (80041dc <HAL_UART_MspInit+0x208>)
 8004036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004038:	4a68      	ldr	r2, [pc, #416]	@ (80041dc <HAL_UART_MspInit+0x208>)
 800403a:	f043 0302 	orr.w	r3, r3, #2
 800403e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004040:	4b66      	ldr	r3, [pc, #408]	@ (80041dc <HAL_UART_MspInit+0x208>)
 8004042:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004044:	f003 0302 	and.w	r3, r3, #2
 8004048:	613b      	str	r3, [r7, #16]
 800404a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB3     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800404c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004050:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004052:	2302      	movs	r3, #2
 8004054:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004056:	2300      	movs	r3, #0
 8004058:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800405a:	2303      	movs	r3, #3
 800405c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800405e:	2307      	movs	r3, #7
 8004060:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004062:	f107 031c 	add.w	r3, r7, #28
 8004066:	4619      	mov	r1, r3
 8004068:	485d      	ldr	r0, [pc, #372]	@ (80041e0 <HAL_UART_MspInit+0x20c>)
 800406a:	f000 fe3b 	bl	8004ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800406e:	2308      	movs	r3, #8
 8004070:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004072:	2302      	movs	r3, #2
 8004074:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004076:	2300      	movs	r3, #0
 8004078:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800407a:	2303      	movs	r3, #3
 800407c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800407e:	2307      	movs	r3, #7
 8004080:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004082:	f107 031c 	add.w	r3, r7, #28
 8004086:	4619      	mov	r1, r3
 8004088:	4856      	ldr	r0, [pc, #344]	@ (80041e4 <HAL_UART_MspInit+0x210>)
 800408a:	f000 fe2b 	bl	8004ce4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800408e:	4b56      	ldr	r3, [pc, #344]	@ (80041e8 <HAL_UART_MspInit+0x214>)
 8004090:	4a56      	ldr	r2, [pc, #344]	@ (80041ec <HAL_UART_MspInit+0x218>)
 8004092:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8004094:	4b54      	ldr	r3, [pc, #336]	@ (80041e8 <HAL_UART_MspInit+0x214>)
 8004096:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800409a:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800409c:	4b52      	ldr	r3, [pc, #328]	@ (80041e8 <HAL_UART_MspInit+0x214>)
 800409e:	2240      	movs	r2, #64	@ 0x40
 80040a0:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80040a2:	4b51      	ldr	r3, [pc, #324]	@ (80041e8 <HAL_UART_MspInit+0x214>)
 80040a4:	2200      	movs	r2, #0
 80040a6:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80040a8:	4b4f      	ldr	r3, [pc, #316]	@ (80041e8 <HAL_UART_MspInit+0x214>)
 80040aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80040ae:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80040b0:	4b4d      	ldr	r3, [pc, #308]	@ (80041e8 <HAL_UART_MspInit+0x214>)
 80040b2:	2200      	movs	r2, #0
 80040b4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80040b6:	4b4c      	ldr	r3, [pc, #304]	@ (80041e8 <HAL_UART_MspInit+0x214>)
 80040b8:	2200      	movs	r2, #0
 80040ba:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80040bc:	4b4a      	ldr	r3, [pc, #296]	@ (80041e8 <HAL_UART_MspInit+0x214>)
 80040be:	2200      	movs	r2, #0
 80040c0:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80040c2:	4b49      	ldr	r3, [pc, #292]	@ (80041e8 <HAL_UART_MspInit+0x214>)
 80040c4:	2200      	movs	r2, #0
 80040c6:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80040c8:	4b47      	ldr	r3, [pc, #284]	@ (80041e8 <HAL_UART_MspInit+0x214>)
 80040ca:	2200      	movs	r2, #0
 80040cc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80040ce:	4846      	ldr	r0, [pc, #280]	@ (80041e8 <HAL_UART_MspInit+0x214>)
 80040d0:	f000 fa06 	bl	80044e0 <HAL_DMA_Init>
 80040d4:	4603      	mov	r3, r0
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d001      	beq.n	80040de <HAL_UART_MspInit+0x10a>
    {
      Error_Handler();
 80040da:	f7ff f947 	bl	800336c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	4a41      	ldr	r2, [pc, #260]	@ (80041e8 <HAL_UART_MspInit+0x214>)
 80040e2:	639a      	str	r2, [r3, #56]	@ 0x38
 80040e4:	4a40      	ldr	r2, [pc, #256]	@ (80041e8 <HAL_UART_MspInit+0x214>)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80040ea:	2200      	movs	r2, #0
 80040ec:	2105      	movs	r1, #5
 80040ee:	2025      	movs	r0, #37	@ 0x25
 80040f0:	f000 f9cc 	bl	800448c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80040f4:	2025      	movs	r0, #37	@ 0x25
 80040f6:	f000 f9e5 	bl	80044c4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80040fa:	e068      	b.n	80041ce <HAL_UART_MspInit+0x1fa>
  else if(uartHandle->Instance==USART2)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a3b      	ldr	r2, [pc, #236]	@ (80041f0 <HAL_UART_MspInit+0x21c>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d163      	bne.n	80041ce <HAL_UART_MspInit+0x1fa>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004106:	2300      	movs	r3, #0
 8004108:	60fb      	str	r3, [r7, #12]
 800410a:	4b34      	ldr	r3, [pc, #208]	@ (80041dc <HAL_UART_MspInit+0x208>)
 800410c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800410e:	4a33      	ldr	r2, [pc, #204]	@ (80041dc <HAL_UART_MspInit+0x208>)
 8004110:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004114:	6413      	str	r3, [r2, #64]	@ 0x40
 8004116:	4b31      	ldr	r3, [pc, #196]	@ (80041dc <HAL_UART_MspInit+0x208>)
 8004118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800411a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800411e:	60fb      	str	r3, [r7, #12]
 8004120:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004122:	2300      	movs	r3, #0
 8004124:	60bb      	str	r3, [r7, #8]
 8004126:	4b2d      	ldr	r3, [pc, #180]	@ (80041dc <HAL_UART_MspInit+0x208>)
 8004128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800412a:	4a2c      	ldr	r2, [pc, #176]	@ (80041dc <HAL_UART_MspInit+0x208>)
 800412c:	f043 0301 	orr.w	r3, r3, #1
 8004130:	6313      	str	r3, [r2, #48]	@ 0x30
 8004132:	4b2a      	ldr	r3, [pc, #168]	@ (80041dc <HAL_UART_MspInit+0x208>)
 8004134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	60bb      	str	r3, [r7, #8]
 800413c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800413e:	230c      	movs	r3, #12
 8004140:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004142:	2302      	movs	r3, #2
 8004144:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004146:	2300      	movs	r3, #0
 8004148:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800414a:	2303      	movs	r3, #3
 800414c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800414e:	2307      	movs	r3, #7
 8004150:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004152:	f107 031c 	add.w	r3, r7, #28
 8004156:	4619      	mov	r1, r3
 8004158:	4821      	ldr	r0, [pc, #132]	@ (80041e0 <HAL_UART_MspInit+0x20c>)
 800415a:	f000 fdc3 	bl	8004ce4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800415e:	4b25      	ldr	r3, [pc, #148]	@ (80041f4 <HAL_UART_MspInit+0x220>)
 8004160:	4a25      	ldr	r2, [pc, #148]	@ (80041f8 <HAL_UART_MspInit+0x224>)
 8004162:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004164:	4b23      	ldr	r3, [pc, #140]	@ (80041f4 <HAL_UART_MspInit+0x220>)
 8004166:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800416a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800416c:	4b21      	ldr	r3, [pc, #132]	@ (80041f4 <HAL_UART_MspInit+0x220>)
 800416e:	2200      	movs	r2, #0
 8004170:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004172:	4b20      	ldr	r3, [pc, #128]	@ (80041f4 <HAL_UART_MspInit+0x220>)
 8004174:	2200      	movs	r2, #0
 8004176:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004178:	4b1e      	ldr	r3, [pc, #120]	@ (80041f4 <HAL_UART_MspInit+0x220>)
 800417a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800417e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004180:	4b1c      	ldr	r3, [pc, #112]	@ (80041f4 <HAL_UART_MspInit+0x220>)
 8004182:	2200      	movs	r2, #0
 8004184:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004186:	4b1b      	ldr	r3, [pc, #108]	@ (80041f4 <HAL_UART_MspInit+0x220>)
 8004188:	2200      	movs	r2, #0
 800418a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800418c:	4b19      	ldr	r3, [pc, #100]	@ (80041f4 <HAL_UART_MspInit+0x220>)
 800418e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004192:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004194:	4b17      	ldr	r3, [pc, #92]	@ (80041f4 <HAL_UART_MspInit+0x220>)
 8004196:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800419a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800419c:	4b15      	ldr	r3, [pc, #84]	@ (80041f4 <HAL_UART_MspInit+0x220>)
 800419e:	2200      	movs	r2, #0
 80041a0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80041a2:	4814      	ldr	r0, [pc, #80]	@ (80041f4 <HAL_UART_MspInit+0x220>)
 80041a4:	f000 f99c 	bl	80044e0 <HAL_DMA_Init>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d001      	beq.n	80041b2 <HAL_UART_MspInit+0x1de>
      Error_Handler();
 80041ae:	f7ff f8dd 	bl	800336c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a0f      	ldr	r2, [pc, #60]	@ (80041f4 <HAL_UART_MspInit+0x220>)
 80041b6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80041b8:	4a0e      	ldr	r2, [pc, #56]	@ (80041f4 <HAL_UART_MspInit+0x220>)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80041be:	2200      	movs	r2, #0
 80041c0:	2105      	movs	r1, #5
 80041c2:	2026      	movs	r0, #38	@ 0x26
 80041c4:	f000 f962 	bl	800448c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80041c8:	2026      	movs	r0, #38	@ 0x26
 80041ca:	f000 f97b 	bl	80044c4 <HAL_NVIC_EnableIRQ>
}
 80041ce:	bf00      	nop
 80041d0:	3730      	adds	r7, #48	@ 0x30
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	bf00      	nop
 80041d8:	40011000 	.word	0x40011000
 80041dc:	40023800 	.word	0x40023800
 80041e0:	40020000 	.word	0x40020000
 80041e4:	40020400 	.word	0x40020400
 80041e8:	20000b98 	.word	0x20000b98
 80041ec:	400264b8 	.word	0x400264b8
 80041f0:	40004400 	.word	0x40004400
 80041f4:	20000bf8 	.word	0x20000bf8
 80041f8:	40026088 	.word	0x40026088

080041fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80041fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004234 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004200:	f7ff faf8 	bl	80037f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004204:	480c      	ldr	r0, [pc, #48]	@ (8004238 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004206:	490d      	ldr	r1, [pc, #52]	@ (800423c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004208:	4a0d      	ldr	r2, [pc, #52]	@ (8004240 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800420a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800420c:	e002      	b.n	8004214 <LoopCopyDataInit>

0800420e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800420e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004210:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004212:	3304      	adds	r3, #4

08004214 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004214:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004216:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004218:	d3f9      	bcc.n	800420e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800421a:	4a0a      	ldr	r2, [pc, #40]	@ (8004244 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800421c:	4c0a      	ldr	r4, [pc, #40]	@ (8004248 <LoopFillZerobss+0x22>)
  movs r3, #0
 800421e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004220:	e001      	b.n	8004226 <LoopFillZerobss>

08004222 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004222:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004224:	3204      	adds	r2, #4

08004226 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004226:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004228:	d3fb      	bcc.n	8004222 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800422a:	f00e fe8b 	bl	8012f44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800422e:	f7fe ff3b 	bl	80030a8 <main>
  bx  lr    
 8004232:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004234:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004238:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800423c:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8004240:	080164c8 	.word	0x080164c8
  ldr r2, =_sbss
 8004244:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8004248:	20010630 	.word	0x20010630

0800424c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800424c:	e7fe      	b.n	800424c <ADC_IRQHandler>
	...

08004250 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004254:	4b0e      	ldr	r3, [pc, #56]	@ (8004290 <HAL_Init+0x40>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a0d      	ldr	r2, [pc, #52]	@ (8004290 <HAL_Init+0x40>)
 800425a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800425e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004260:	4b0b      	ldr	r3, [pc, #44]	@ (8004290 <HAL_Init+0x40>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a0a      	ldr	r2, [pc, #40]	@ (8004290 <HAL_Init+0x40>)
 8004266:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800426a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800426c:	4b08      	ldr	r3, [pc, #32]	@ (8004290 <HAL_Init+0x40>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a07      	ldr	r2, [pc, #28]	@ (8004290 <HAL_Init+0x40>)
 8004272:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004276:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004278:	2003      	movs	r0, #3
 800427a:	f000 f8fc 	bl	8004476 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800427e:	200f      	movs	r0, #15
 8004280:	f7ff f924 	bl	80034cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004284:	f7ff f8f6 	bl	8003474 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004288:	2300      	movs	r3, #0
}
 800428a:	4618      	mov	r0, r3
 800428c:	bd80      	pop	{r7, pc}
 800428e:	bf00      	nop
 8004290:	40023c00 	.word	0x40023c00

08004294 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004294:	b480      	push	{r7}
 8004296:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004298:	4b06      	ldr	r3, [pc, #24]	@ (80042b4 <HAL_IncTick+0x20>)
 800429a:	781b      	ldrb	r3, [r3, #0]
 800429c:	461a      	mov	r2, r3
 800429e:	4b06      	ldr	r3, [pc, #24]	@ (80042b8 <HAL_IncTick+0x24>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4413      	add	r3, r2
 80042a4:	4a04      	ldr	r2, [pc, #16]	@ (80042b8 <HAL_IncTick+0x24>)
 80042a6:	6013      	str	r3, [r2, #0]
}
 80042a8:	bf00      	nop
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr
 80042b2:	bf00      	nop
 80042b4:	20000010 	.word	0x20000010
 80042b8:	20000c58 	.word	0x20000c58

080042bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80042bc:	b480      	push	{r7}
 80042be:	af00      	add	r7, sp, #0
  return uwTick;
 80042c0:	4b03      	ldr	r3, [pc, #12]	@ (80042d0 <HAL_GetTick+0x14>)
 80042c2:	681b      	ldr	r3, [r3, #0]
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop
 80042d0:	20000c58 	.word	0x20000c58

080042d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b084      	sub	sp, #16
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80042dc:	f7ff ffee 	bl	80042bc <HAL_GetTick>
 80042e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042ec:	d005      	beq.n	80042fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80042ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004318 <HAL_Delay+0x44>)
 80042f0:	781b      	ldrb	r3, [r3, #0]
 80042f2:	461a      	mov	r2, r3
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	4413      	add	r3, r2
 80042f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80042fa:	bf00      	nop
 80042fc:	f7ff ffde 	bl	80042bc <HAL_GetTick>
 8004300:	4602      	mov	r2, r0
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	68fa      	ldr	r2, [r7, #12]
 8004308:	429a      	cmp	r2, r3
 800430a:	d8f7      	bhi.n	80042fc <HAL_Delay+0x28>
  {
  }
}
 800430c:	bf00      	nop
 800430e:	bf00      	nop
 8004310:	3710      	adds	r7, #16
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}
 8004316:	bf00      	nop
 8004318:	20000010 	.word	0x20000010

0800431c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800431c:	b480      	push	{r7}
 800431e:	b085      	sub	sp, #20
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f003 0307 	and.w	r3, r3, #7
 800432a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800432c:	4b0c      	ldr	r3, [pc, #48]	@ (8004360 <__NVIC_SetPriorityGrouping+0x44>)
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004332:	68ba      	ldr	r2, [r7, #8]
 8004334:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004338:	4013      	ands	r3, r2
 800433a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004344:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004348:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800434c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800434e:	4a04      	ldr	r2, [pc, #16]	@ (8004360 <__NVIC_SetPriorityGrouping+0x44>)
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	60d3      	str	r3, [r2, #12]
}
 8004354:	bf00      	nop
 8004356:	3714      	adds	r7, #20
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr
 8004360:	e000ed00 	.word	0xe000ed00

08004364 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004364:	b480      	push	{r7}
 8004366:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004368:	4b04      	ldr	r3, [pc, #16]	@ (800437c <__NVIC_GetPriorityGrouping+0x18>)
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	0a1b      	lsrs	r3, r3, #8
 800436e:	f003 0307 	and.w	r3, r3, #7
}
 8004372:	4618      	mov	r0, r3
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr
 800437c:	e000ed00 	.word	0xe000ed00

08004380 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004380:	b480      	push	{r7}
 8004382:	b083      	sub	sp, #12
 8004384:	af00      	add	r7, sp, #0
 8004386:	4603      	mov	r3, r0
 8004388:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800438a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800438e:	2b00      	cmp	r3, #0
 8004390:	db0b      	blt.n	80043aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004392:	79fb      	ldrb	r3, [r7, #7]
 8004394:	f003 021f 	and.w	r2, r3, #31
 8004398:	4907      	ldr	r1, [pc, #28]	@ (80043b8 <__NVIC_EnableIRQ+0x38>)
 800439a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800439e:	095b      	lsrs	r3, r3, #5
 80043a0:	2001      	movs	r0, #1
 80043a2:	fa00 f202 	lsl.w	r2, r0, r2
 80043a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80043aa:	bf00      	nop
 80043ac:	370c      	adds	r7, #12
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr
 80043b6:	bf00      	nop
 80043b8:	e000e100 	.word	0xe000e100

080043bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80043bc:	b480      	push	{r7}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	4603      	mov	r3, r0
 80043c4:	6039      	str	r1, [r7, #0]
 80043c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	db0a      	blt.n	80043e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	b2da      	uxtb	r2, r3
 80043d4:	490c      	ldr	r1, [pc, #48]	@ (8004408 <__NVIC_SetPriority+0x4c>)
 80043d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043da:	0112      	lsls	r2, r2, #4
 80043dc:	b2d2      	uxtb	r2, r2
 80043de:	440b      	add	r3, r1
 80043e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80043e4:	e00a      	b.n	80043fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	b2da      	uxtb	r2, r3
 80043ea:	4908      	ldr	r1, [pc, #32]	@ (800440c <__NVIC_SetPriority+0x50>)
 80043ec:	79fb      	ldrb	r3, [r7, #7]
 80043ee:	f003 030f 	and.w	r3, r3, #15
 80043f2:	3b04      	subs	r3, #4
 80043f4:	0112      	lsls	r2, r2, #4
 80043f6:	b2d2      	uxtb	r2, r2
 80043f8:	440b      	add	r3, r1
 80043fa:	761a      	strb	r2, [r3, #24]
}
 80043fc:	bf00      	nop
 80043fe:	370c      	adds	r7, #12
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr
 8004408:	e000e100 	.word	0xe000e100
 800440c:	e000ed00 	.word	0xe000ed00

08004410 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004410:	b480      	push	{r7}
 8004412:	b089      	sub	sp, #36	@ 0x24
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f003 0307 	and.w	r3, r3, #7
 8004422:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	f1c3 0307 	rsb	r3, r3, #7
 800442a:	2b04      	cmp	r3, #4
 800442c:	bf28      	it	cs
 800442e:	2304      	movcs	r3, #4
 8004430:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	3304      	adds	r3, #4
 8004436:	2b06      	cmp	r3, #6
 8004438:	d902      	bls.n	8004440 <NVIC_EncodePriority+0x30>
 800443a:	69fb      	ldr	r3, [r7, #28]
 800443c:	3b03      	subs	r3, #3
 800443e:	e000      	b.n	8004442 <NVIC_EncodePriority+0x32>
 8004440:	2300      	movs	r3, #0
 8004442:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004444:	f04f 32ff 	mov.w	r2, #4294967295
 8004448:	69bb      	ldr	r3, [r7, #24]
 800444a:	fa02 f303 	lsl.w	r3, r2, r3
 800444e:	43da      	mvns	r2, r3
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	401a      	ands	r2, r3
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004458:	f04f 31ff 	mov.w	r1, #4294967295
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	fa01 f303 	lsl.w	r3, r1, r3
 8004462:	43d9      	mvns	r1, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004468:	4313      	orrs	r3, r2
         );
}
 800446a:	4618      	mov	r0, r3
 800446c:	3724      	adds	r7, #36	@ 0x24
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr

08004476 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004476:	b580      	push	{r7, lr}
 8004478:	b082      	sub	sp, #8
 800447a:	af00      	add	r7, sp, #0
 800447c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f7ff ff4c 	bl	800431c <__NVIC_SetPriorityGrouping>
}
 8004484:	bf00      	nop
 8004486:	3708      	adds	r7, #8
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}

0800448c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800448c:	b580      	push	{r7, lr}
 800448e:	b086      	sub	sp, #24
 8004490:	af00      	add	r7, sp, #0
 8004492:	4603      	mov	r3, r0
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	607a      	str	r2, [r7, #4]
 8004498:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800449a:	2300      	movs	r3, #0
 800449c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800449e:	f7ff ff61 	bl	8004364 <__NVIC_GetPriorityGrouping>
 80044a2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80044a4:	687a      	ldr	r2, [r7, #4]
 80044a6:	68b9      	ldr	r1, [r7, #8]
 80044a8:	6978      	ldr	r0, [r7, #20]
 80044aa:	f7ff ffb1 	bl	8004410 <NVIC_EncodePriority>
 80044ae:	4602      	mov	r2, r0
 80044b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044b4:	4611      	mov	r1, r2
 80044b6:	4618      	mov	r0, r3
 80044b8:	f7ff ff80 	bl	80043bc <__NVIC_SetPriority>
}
 80044bc:	bf00      	nop
 80044be:	3718      	adds	r7, #24
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}

080044c4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	4603      	mov	r3, r0
 80044cc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80044ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044d2:	4618      	mov	r0, r3
 80044d4:	f7ff ff54 	bl	8004380 <__NVIC_EnableIRQ>
}
 80044d8:	bf00      	nop
 80044da:	3708      	adds	r7, #8
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}

080044e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b086      	sub	sp, #24
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80044e8:	2300      	movs	r3, #0
 80044ea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80044ec:	f7ff fee6 	bl	80042bc <HAL_GetTick>
 80044f0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d101      	bne.n	80044fc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	e099      	b.n	8004630 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2202      	movs	r2, #2
 8004500:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	681a      	ldr	r2, [r3, #0]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f022 0201 	bic.w	r2, r2, #1
 800451a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800451c:	e00f      	b.n	800453e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800451e:	f7ff fecd 	bl	80042bc <HAL_GetTick>
 8004522:	4602      	mov	r2, r0
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	1ad3      	subs	r3, r2, r3
 8004528:	2b05      	cmp	r3, #5
 800452a:	d908      	bls.n	800453e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2220      	movs	r2, #32
 8004530:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2203      	movs	r2, #3
 8004536:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	e078      	b.n	8004630 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 0301 	and.w	r3, r3, #1
 8004548:	2b00      	cmp	r3, #0
 800454a:	d1e8      	bne.n	800451e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004554:	697a      	ldr	r2, [r7, #20]
 8004556:	4b38      	ldr	r3, [pc, #224]	@ (8004638 <HAL_DMA_Init+0x158>)
 8004558:	4013      	ands	r3, r2
 800455a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	685a      	ldr	r2, [r3, #4]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800456a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	691b      	ldr	r3, [r3, #16]
 8004570:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004576:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	699b      	ldr	r3, [r3, #24]
 800457c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004582:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6a1b      	ldr	r3, [r3, #32]
 8004588:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800458a:	697a      	ldr	r2, [r7, #20]
 800458c:	4313      	orrs	r3, r2
 800458e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004594:	2b04      	cmp	r3, #4
 8004596:	d107      	bne.n	80045a8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a0:	4313      	orrs	r3, r2
 80045a2:	697a      	ldr	r2, [r7, #20]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	697a      	ldr	r2, [r7, #20]
 80045ae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	f023 0307 	bic.w	r3, r3, #7
 80045be:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045c4:	697a      	ldr	r2, [r7, #20]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ce:	2b04      	cmp	r3, #4
 80045d0:	d117      	bne.n	8004602 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045d6:	697a      	ldr	r2, [r7, #20]
 80045d8:	4313      	orrs	r3, r2
 80045da:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d00e      	beq.n	8004602 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f000 fb01 	bl	8004bec <DMA_CheckFifoParam>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d008      	beq.n	8004602 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2240      	movs	r2, #64	@ 0x40
 80045f4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2201      	movs	r2, #1
 80045fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80045fe:	2301      	movs	r3, #1
 8004600:	e016      	b.n	8004630 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	697a      	ldr	r2, [r7, #20]
 8004608:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f000 fab8 	bl	8004b80 <DMA_CalcBaseAndBitshift>
 8004610:	4603      	mov	r3, r0
 8004612:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004618:	223f      	movs	r2, #63	@ 0x3f
 800461a:	409a      	lsls	r2, r3
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2201      	movs	r2, #1
 800462a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800462e:	2300      	movs	r3, #0
}
 8004630:	4618      	mov	r0, r3
 8004632:	3718      	adds	r7, #24
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}
 8004638:	f010803f 	.word	0xf010803f

0800463c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b086      	sub	sp, #24
 8004640:	af00      	add	r7, sp, #0
 8004642:	60f8      	str	r0, [r7, #12]
 8004644:	60b9      	str	r1, [r7, #8]
 8004646:	607a      	str	r2, [r7, #4]
 8004648:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800464a:	2300      	movs	r3, #0
 800464c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004652:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800465a:	2b01      	cmp	r3, #1
 800465c:	d101      	bne.n	8004662 <HAL_DMA_Start_IT+0x26>
 800465e:	2302      	movs	r3, #2
 8004660:	e040      	b.n	80046e4 <HAL_DMA_Start_IT+0xa8>
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2201      	movs	r2, #1
 8004666:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004670:	b2db      	uxtb	r3, r3
 8004672:	2b01      	cmp	r3, #1
 8004674:	d12f      	bne.n	80046d6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2202      	movs	r2, #2
 800467a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	68b9      	ldr	r1, [r7, #8]
 800468a:	68f8      	ldr	r0, [r7, #12]
 800468c:	f000 fa4a 	bl	8004b24 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004694:	223f      	movs	r2, #63	@ 0x3f
 8004696:	409a      	lsls	r2, r3
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f042 0216 	orr.w	r2, r2, #22
 80046aa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d007      	beq.n	80046c4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f042 0208 	orr.w	r2, r2, #8
 80046c2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f042 0201 	orr.w	r2, r2, #1
 80046d2:	601a      	str	r2, [r3, #0]
 80046d4:	e005      	b.n	80046e2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2200      	movs	r2, #0
 80046da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80046de:	2302      	movs	r3, #2
 80046e0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80046e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3718      	adds	r7, #24
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}

080046ec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b084      	sub	sp, #16
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046f8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80046fa:	f7ff fddf 	bl	80042bc <HAL_GetTick>
 80046fe:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004706:	b2db      	uxtb	r3, r3
 8004708:	2b02      	cmp	r3, #2
 800470a:	d008      	beq.n	800471e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2280      	movs	r2, #128	@ 0x80
 8004710:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e052      	b.n	80047c4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f022 0216 	bic.w	r2, r2, #22
 800472c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	695a      	ldr	r2, [r3, #20]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800473c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004742:	2b00      	cmp	r3, #0
 8004744:	d103      	bne.n	800474e <HAL_DMA_Abort+0x62>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800474a:	2b00      	cmp	r3, #0
 800474c:	d007      	beq.n	800475e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f022 0208 	bic.w	r2, r2, #8
 800475c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f022 0201 	bic.w	r2, r2, #1
 800476c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800476e:	e013      	b.n	8004798 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004770:	f7ff fda4 	bl	80042bc <HAL_GetTick>
 8004774:	4602      	mov	r2, r0
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	2b05      	cmp	r3, #5
 800477c:	d90c      	bls.n	8004798 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2220      	movs	r2, #32
 8004782:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2203      	movs	r2, #3
 8004788:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	e015      	b.n	80047c4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 0301 	and.w	r3, r3, #1
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d1e4      	bne.n	8004770 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047aa:	223f      	movs	r2, #63	@ 0x3f
 80047ac:	409a      	lsls	r2, r3
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2201      	movs	r2, #1
 80047b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2200      	movs	r2, #0
 80047be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80047c2:	2300      	movs	r3, #0
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3710      	adds	r7, #16
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80047da:	b2db      	uxtb	r3, r3
 80047dc:	2b02      	cmp	r3, #2
 80047de:	d004      	beq.n	80047ea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2280      	movs	r2, #128	@ 0x80
 80047e4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	e00c      	b.n	8004804 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2205      	movs	r2, #5
 80047ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f022 0201 	bic.w	r2, r2, #1
 8004800:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004802:	2300      	movs	r3, #0
}
 8004804:	4618      	mov	r0, r3
 8004806:	370c      	adds	r7, #12
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr

08004810 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b086      	sub	sp, #24
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004818:	2300      	movs	r3, #0
 800481a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800481c:	4b8e      	ldr	r3, [pc, #568]	@ (8004a58 <HAL_DMA_IRQHandler+0x248>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a8e      	ldr	r2, [pc, #568]	@ (8004a5c <HAL_DMA_IRQHandler+0x24c>)
 8004822:	fba2 2303 	umull	r2, r3, r2, r3
 8004826:	0a9b      	lsrs	r3, r3, #10
 8004828:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800482e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800483a:	2208      	movs	r2, #8
 800483c:	409a      	lsls	r2, r3
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	4013      	ands	r3, r2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d01a      	beq.n	800487c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0304 	and.w	r3, r3, #4
 8004850:	2b00      	cmp	r3, #0
 8004852:	d013      	beq.n	800487c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f022 0204 	bic.w	r2, r2, #4
 8004862:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004868:	2208      	movs	r2, #8
 800486a:	409a      	lsls	r2, r3
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004874:	f043 0201 	orr.w	r2, r3, #1
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004880:	2201      	movs	r2, #1
 8004882:	409a      	lsls	r2, r3
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	4013      	ands	r3, r2
 8004888:	2b00      	cmp	r3, #0
 800488a:	d012      	beq.n	80048b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	695b      	ldr	r3, [r3, #20]
 8004892:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00b      	beq.n	80048b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800489e:	2201      	movs	r2, #1
 80048a0:	409a      	lsls	r2, r3
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048aa:	f043 0202 	orr.w	r2, r3, #2
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048b6:	2204      	movs	r2, #4
 80048b8:	409a      	lsls	r2, r3
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	4013      	ands	r3, r2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d012      	beq.n	80048e8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 0302 	and.w	r3, r3, #2
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d00b      	beq.n	80048e8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048d4:	2204      	movs	r2, #4
 80048d6:	409a      	lsls	r2, r3
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048e0:	f043 0204 	orr.w	r2, r3, #4
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048ec:	2210      	movs	r2, #16
 80048ee:	409a      	lsls	r2, r3
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	4013      	ands	r3, r2
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d043      	beq.n	8004980 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f003 0308 	and.w	r3, r3, #8
 8004902:	2b00      	cmp	r3, #0
 8004904:	d03c      	beq.n	8004980 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800490a:	2210      	movs	r2, #16
 800490c:	409a      	lsls	r2, r3
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800491c:	2b00      	cmp	r3, #0
 800491e:	d018      	beq.n	8004952 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d108      	bne.n	8004940 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004932:	2b00      	cmp	r3, #0
 8004934:	d024      	beq.n	8004980 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	4798      	blx	r3
 800493e:	e01f      	b.n	8004980 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004944:	2b00      	cmp	r3, #0
 8004946:	d01b      	beq.n	8004980 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	4798      	blx	r3
 8004950:	e016      	b.n	8004980 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800495c:	2b00      	cmp	r3, #0
 800495e:	d107      	bne.n	8004970 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f022 0208 	bic.w	r2, r2, #8
 800496e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004974:	2b00      	cmp	r3, #0
 8004976:	d003      	beq.n	8004980 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004984:	2220      	movs	r2, #32
 8004986:	409a      	lsls	r2, r3
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	4013      	ands	r3, r2
 800498c:	2b00      	cmp	r3, #0
 800498e:	f000 808f 	beq.w	8004ab0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0310 	and.w	r3, r3, #16
 800499c:	2b00      	cmp	r3, #0
 800499e:	f000 8087 	beq.w	8004ab0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049a6:	2220      	movs	r2, #32
 80049a8:	409a      	lsls	r2, r3
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	2b05      	cmp	r3, #5
 80049b8:	d136      	bne.n	8004a28 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f022 0216 	bic.w	r2, r2, #22
 80049c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	695a      	ldr	r2, [r3, #20]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80049d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d103      	bne.n	80049ea <HAL_DMA_IRQHandler+0x1da>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d007      	beq.n	80049fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f022 0208 	bic.w	r2, r2, #8
 80049f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049fe:	223f      	movs	r2, #63	@ 0x3f
 8004a00:	409a      	lsls	r2, r3
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2201      	movs	r2, #1
 8004a0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d07e      	beq.n	8004b1c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	4798      	blx	r3
        }
        return;
 8004a26:	e079      	b.n	8004b1c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d01d      	beq.n	8004a72 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d10d      	bne.n	8004a60 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d031      	beq.n	8004ab0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a50:	6878      	ldr	r0, [r7, #4]
 8004a52:	4798      	blx	r3
 8004a54:	e02c      	b.n	8004ab0 <HAL_DMA_IRQHandler+0x2a0>
 8004a56:	bf00      	nop
 8004a58:	20000008 	.word	0x20000008
 8004a5c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d023      	beq.n	8004ab0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a6c:	6878      	ldr	r0, [r7, #4]
 8004a6e:	4798      	blx	r3
 8004a70:	e01e      	b.n	8004ab0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d10f      	bne.n	8004aa0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f022 0210 	bic.w	r2, r2, #16
 8004a8e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d003      	beq.n	8004ab0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d032      	beq.n	8004b1e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004abc:	f003 0301 	and.w	r3, r3, #1
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d022      	beq.n	8004b0a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2205      	movs	r2, #5
 8004ac8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f022 0201 	bic.w	r2, r2, #1
 8004ada:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	3301      	adds	r3, #1
 8004ae0:	60bb      	str	r3, [r7, #8]
 8004ae2:	697a      	ldr	r2, [r7, #20]
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d307      	bcc.n	8004af8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 0301 	and.w	r3, r3, #1
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d1f2      	bne.n	8004adc <HAL_DMA_IRQHandler+0x2cc>
 8004af6:	e000      	b.n	8004afa <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004af8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2201      	movs	r2, #1
 8004afe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d005      	beq.n	8004b1e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	4798      	blx	r3
 8004b1a:	e000      	b.n	8004b1e <HAL_DMA_IRQHandler+0x30e>
        return;
 8004b1c:	bf00      	nop
    }
  }
}
 8004b1e:	3718      	adds	r7, #24
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}

08004b24 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b085      	sub	sp, #20
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	60b9      	str	r1, [r7, #8]
 8004b2e:	607a      	str	r2, [r7, #4]
 8004b30:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004b40:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	683a      	ldr	r2, [r7, #0]
 8004b48:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	2b40      	cmp	r3, #64	@ 0x40
 8004b50:	d108      	bne.n	8004b64 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	687a      	ldr	r2, [r7, #4]
 8004b58:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	68ba      	ldr	r2, [r7, #8]
 8004b60:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004b62:	e007      	b.n	8004b74 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	68ba      	ldr	r2, [r7, #8]
 8004b6a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	687a      	ldr	r2, [r7, #4]
 8004b72:	60da      	str	r2, [r3, #12]
}
 8004b74:	bf00      	nop
 8004b76:	3714      	adds	r7, #20
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr

08004b80 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b085      	sub	sp, #20
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	3b10      	subs	r3, #16
 8004b90:	4a14      	ldr	r2, [pc, #80]	@ (8004be4 <DMA_CalcBaseAndBitshift+0x64>)
 8004b92:	fba2 2303 	umull	r2, r3, r2, r3
 8004b96:	091b      	lsrs	r3, r3, #4
 8004b98:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004b9a:	4a13      	ldr	r2, [pc, #76]	@ (8004be8 <DMA_CalcBaseAndBitshift+0x68>)
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	4413      	add	r3, r2
 8004ba0:	781b      	ldrb	r3, [r3, #0]
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2b03      	cmp	r3, #3
 8004bac:	d909      	bls.n	8004bc2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004bb6:	f023 0303 	bic.w	r3, r3, #3
 8004bba:	1d1a      	adds	r2, r3, #4
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	659a      	str	r2, [r3, #88]	@ 0x58
 8004bc0:	e007      	b.n	8004bd2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004bca:	f023 0303 	bic.w	r3, r3, #3
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3714      	adds	r7, #20
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr
 8004be2:	bf00      	nop
 8004be4:	aaaaaaab 	.word	0xaaaaaaab
 8004be8:	08015fac 	.word	0x08015fac

08004bec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bfc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	699b      	ldr	r3, [r3, #24]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d11f      	bne.n	8004c46 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	2b03      	cmp	r3, #3
 8004c0a:	d856      	bhi.n	8004cba <DMA_CheckFifoParam+0xce>
 8004c0c:	a201      	add	r2, pc, #4	@ (adr r2, 8004c14 <DMA_CheckFifoParam+0x28>)
 8004c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c12:	bf00      	nop
 8004c14:	08004c25 	.word	0x08004c25
 8004c18:	08004c37 	.word	0x08004c37
 8004c1c:	08004c25 	.word	0x08004c25
 8004c20:	08004cbb 	.word	0x08004cbb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c28:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d046      	beq.n	8004cbe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c34:	e043      	b.n	8004cbe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c3a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004c3e:	d140      	bne.n	8004cc2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c44:	e03d      	b.n	8004cc2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	699b      	ldr	r3, [r3, #24]
 8004c4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c4e:	d121      	bne.n	8004c94 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	2b03      	cmp	r3, #3
 8004c54:	d837      	bhi.n	8004cc6 <DMA_CheckFifoParam+0xda>
 8004c56:	a201      	add	r2, pc, #4	@ (adr r2, 8004c5c <DMA_CheckFifoParam+0x70>)
 8004c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c5c:	08004c6d 	.word	0x08004c6d
 8004c60:	08004c73 	.word	0x08004c73
 8004c64:	08004c6d 	.word	0x08004c6d
 8004c68:	08004c85 	.word	0x08004c85
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	73fb      	strb	r3, [r7, #15]
      break;
 8004c70:	e030      	b.n	8004cd4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c76:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d025      	beq.n	8004cca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c82:	e022      	b.n	8004cca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c88:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004c8c:	d11f      	bne.n	8004cce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004c92:	e01c      	b.n	8004cce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	2b02      	cmp	r3, #2
 8004c98:	d903      	bls.n	8004ca2 <DMA_CheckFifoParam+0xb6>
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	2b03      	cmp	r3, #3
 8004c9e:	d003      	beq.n	8004ca8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004ca0:	e018      	b.n	8004cd4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	73fb      	strb	r3, [r7, #15]
      break;
 8004ca6:	e015      	b.n	8004cd4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d00e      	beq.n	8004cd2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	73fb      	strb	r3, [r7, #15]
      break;
 8004cb8:	e00b      	b.n	8004cd2 <DMA_CheckFifoParam+0xe6>
      break;
 8004cba:	bf00      	nop
 8004cbc:	e00a      	b.n	8004cd4 <DMA_CheckFifoParam+0xe8>
      break;
 8004cbe:	bf00      	nop
 8004cc0:	e008      	b.n	8004cd4 <DMA_CheckFifoParam+0xe8>
      break;
 8004cc2:	bf00      	nop
 8004cc4:	e006      	b.n	8004cd4 <DMA_CheckFifoParam+0xe8>
      break;
 8004cc6:	bf00      	nop
 8004cc8:	e004      	b.n	8004cd4 <DMA_CheckFifoParam+0xe8>
      break;
 8004cca:	bf00      	nop
 8004ccc:	e002      	b.n	8004cd4 <DMA_CheckFifoParam+0xe8>
      break;   
 8004cce:	bf00      	nop
 8004cd0:	e000      	b.n	8004cd4 <DMA_CheckFifoParam+0xe8>
      break;
 8004cd2:	bf00      	nop
    }
  } 
  
  return status; 
 8004cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3714      	adds	r7, #20
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr
 8004ce2:	bf00      	nop

08004ce4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b089      	sub	sp, #36	@ 0x24
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	61fb      	str	r3, [r7, #28]
 8004cfe:	e159      	b.n	8004fb4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004d00:	2201      	movs	r2, #1
 8004d02:	69fb      	ldr	r3, [r7, #28]
 8004d04:	fa02 f303 	lsl.w	r3, r2, r3
 8004d08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	697a      	ldr	r2, [r7, #20]
 8004d10:	4013      	ands	r3, r2
 8004d12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004d14:	693a      	ldr	r2, [r7, #16]
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	f040 8148 	bne.w	8004fae <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	f003 0303 	and.w	r3, r3, #3
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d005      	beq.n	8004d36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004d32:	2b02      	cmp	r3, #2
 8004d34:	d130      	bne.n	8004d98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004d3c:	69fb      	ldr	r3, [r7, #28]
 8004d3e:	005b      	lsls	r3, r3, #1
 8004d40:	2203      	movs	r2, #3
 8004d42:	fa02 f303 	lsl.w	r3, r2, r3
 8004d46:	43db      	mvns	r3, r3
 8004d48:	69ba      	ldr	r2, [r7, #24]
 8004d4a:	4013      	ands	r3, r2
 8004d4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	68da      	ldr	r2, [r3, #12]
 8004d52:	69fb      	ldr	r3, [r7, #28]
 8004d54:	005b      	lsls	r3, r3, #1
 8004d56:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5a:	69ba      	ldr	r2, [r7, #24]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	69ba      	ldr	r2, [r7, #24]
 8004d64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	69fb      	ldr	r3, [r7, #28]
 8004d70:	fa02 f303 	lsl.w	r3, r2, r3
 8004d74:	43db      	mvns	r3, r3
 8004d76:	69ba      	ldr	r2, [r7, #24]
 8004d78:	4013      	ands	r3, r2
 8004d7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	091b      	lsrs	r3, r3, #4
 8004d82:	f003 0201 	and.w	r2, r3, #1
 8004d86:	69fb      	ldr	r3, [r7, #28]
 8004d88:	fa02 f303 	lsl.w	r3, r2, r3
 8004d8c:	69ba      	ldr	r2, [r7, #24]
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	69ba      	ldr	r2, [r7, #24]
 8004d96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	f003 0303 	and.w	r3, r3, #3
 8004da0:	2b03      	cmp	r3, #3
 8004da2:	d017      	beq.n	8004dd4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	68db      	ldr	r3, [r3, #12]
 8004da8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004daa:	69fb      	ldr	r3, [r7, #28]
 8004dac:	005b      	lsls	r3, r3, #1
 8004dae:	2203      	movs	r2, #3
 8004db0:	fa02 f303 	lsl.w	r3, r2, r3
 8004db4:	43db      	mvns	r3, r3
 8004db6:	69ba      	ldr	r2, [r7, #24]
 8004db8:	4013      	ands	r3, r2
 8004dba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	689a      	ldr	r2, [r3, #8]
 8004dc0:	69fb      	ldr	r3, [r7, #28]
 8004dc2:	005b      	lsls	r3, r3, #1
 8004dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc8:	69ba      	ldr	r2, [r7, #24]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	69ba      	ldr	r2, [r7, #24]
 8004dd2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	f003 0303 	and.w	r3, r3, #3
 8004ddc:	2b02      	cmp	r3, #2
 8004dde:	d123      	bne.n	8004e28 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004de0:	69fb      	ldr	r3, [r7, #28]
 8004de2:	08da      	lsrs	r2, r3, #3
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	3208      	adds	r2, #8
 8004de8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004dec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004dee:	69fb      	ldr	r3, [r7, #28]
 8004df0:	f003 0307 	and.w	r3, r3, #7
 8004df4:	009b      	lsls	r3, r3, #2
 8004df6:	220f      	movs	r2, #15
 8004df8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfc:	43db      	mvns	r3, r3
 8004dfe:	69ba      	ldr	r2, [r7, #24]
 8004e00:	4013      	ands	r3, r2
 8004e02:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	691a      	ldr	r2, [r3, #16]
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	f003 0307 	and.w	r3, r3, #7
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	fa02 f303 	lsl.w	r3, r2, r3
 8004e14:	69ba      	ldr	r2, [r7, #24]
 8004e16:	4313      	orrs	r3, r2
 8004e18:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004e1a:	69fb      	ldr	r3, [r7, #28]
 8004e1c:	08da      	lsrs	r2, r3, #3
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	3208      	adds	r2, #8
 8004e22:	69b9      	ldr	r1, [r7, #24]
 8004e24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	005b      	lsls	r3, r3, #1
 8004e32:	2203      	movs	r2, #3
 8004e34:	fa02 f303 	lsl.w	r3, r2, r3
 8004e38:	43db      	mvns	r3, r3
 8004e3a:	69ba      	ldr	r2, [r7, #24]
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	f003 0203 	and.w	r2, r3, #3
 8004e48:	69fb      	ldr	r3, [r7, #28]
 8004e4a:	005b      	lsls	r3, r3, #1
 8004e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e50:	69ba      	ldr	r2, [r7, #24]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	69ba      	ldr	r2, [r7, #24]
 8004e5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	f000 80a2 	beq.w	8004fae <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	60fb      	str	r3, [r7, #12]
 8004e6e:	4b57      	ldr	r3, [pc, #348]	@ (8004fcc <HAL_GPIO_Init+0x2e8>)
 8004e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e72:	4a56      	ldr	r2, [pc, #344]	@ (8004fcc <HAL_GPIO_Init+0x2e8>)
 8004e74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004e78:	6453      	str	r3, [r2, #68]	@ 0x44
 8004e7a:	4b54      	ldr	r3, [pc, #336]	@ (8004fcc <HAL_GPIO_Init+0x2e8>)
 8004e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e82:	60fb      	str	r3, [r7, #12]
 8004e84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004e86:	4a52      	ldr	r2, [pc, #328]	@ (8004fd0 <HAL_GPIO_Init+0x2ec>)
 8004e88:	69fb      	ldr	r3, [r7, #28]
 8004e8a:	089b      	lsrs	r3, r3, #2
 8004e8c:	3302      	adds	r3, #2
 8004e8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004e94:	69fb      	ldr	r3, [r7, #28]
 8004e96:	f003 0303 	and.w	r3, r3, #3
 8004e9a:	009b      	lsls	r3, r3, #2
 8004e9c:	220f      	movs	r2, #15
 8004e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea2:	43db      	mvns	r3, r3
 8004ea4:	69ba      	ldr	r2, [r7, #24]
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	4a49      	ldr	r2, [pc, #292]	@ (8004fd4 <HAL_GPIO_Init+0x2f0>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d019      	beq.n	8004ee6 <HAL_GPIO_Init+0x202>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	4a48      	ldr	r2, [pc, #288]	@ (8004fd8 <HAL_GPIO_Init+0x2f4>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d013      	beq.n	8004ee2 <HAL_GPIO_Init+0x1fe>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	4a47      	ldr	r2, [pc, #284]	@ (8004fdc <HAL_GPIO_Init+0x2f8>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d00d      	beq.n	8004ede <HAL_GPIO_Init+0x1fa>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4a46      	ldr	r2, [pc, #280]	@ (8004fe0 <HAL_GPIO_Init+0x2fc>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d007      	beq.n	8004eda <HAL_GPIO_Init+0x1f6>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	4a45      	ldr	r2, [pc, #276]	@ (8004fe4 <HAL_GPIO_Init+0x300>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d101      	bne.n	8004ed6 <HAL_GPIO_Init+0x1f2>
 8004ed2:	2304      	movs	r3, #4
 8004ed4:	e008      	b.n	8004ee8 <HAL_GPIO_Init+0x204>
 8004ed6:	2307      	movs	r3, #7
 8004ed8:	e006      	b.n	8004ee8 <HAL_GPIO_Init+0x204>
 8004eda:	2303      	movs	r3, #3
 8004edc:	e004      	b.n	8004ee8 <HAL_GPIO_Init+0x204>
 8004ede:	2302      	movs	r3, #2
 8004ee0:	e002      	b.n	8004ee8 <HAL_GPIO_Init+0x204>
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e000      	b.n	8004ee8 <HAL_GPIO_Init+0x204>
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	69fa      	ldr	r2, [r7, #28]
 8004eea:	f002 0203 	and.w	r2, r2, #3
 8004eee:	0092      	lsls	r2, r2, #2
 8004ef0:	4093      	lsls	r3, r2
 8004ef2:	69ba      	ldr	r2, [r7, #24]
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004ef8:	4935      	ldr	r1, [pc, #212]	@ (8004fd0 <HAL_GPIO_Init+0x2ec>)
 8004efa:	69fb      	ldr	r3, [r7, #28]
 8004efc:	089b      	lsrs	r3, r3, #2
 8004efe:	3302      	adds	r3, #2
 8004f00:	69ba      	ldr	r2, [r7, #24]
 8004f02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004f06:	4b38      	ldr	r3, [pc, #224]	@ (8004fe8 <HAL_GPIO_Init+0x304>)
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	43db      	mvns	r3, r3
 8004f10:	69ba      	ldr	r2, [r7, #24]
 8004f12:	4013      	ands	r3, r2
 8004f14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d003      	beq.n	8004f2a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004f22:	69ba      	ldr	r2, [r7, #24]
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004f2a:	4a2f      	ldr	r2, [pc, #188]	@ (8004fe8 <HAL_GPIO_Init+0x304>)
 8004f2c:	69bb      	ldr	r3, [r7, #24]
 8004f2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004f30:	4b2d      	ldr	r3, [pc, #180]	@ (8004fe8 <HAL_GPIO_Init+0x304>)
 8004f32:	68db      	ldr	r3, [r3, #12]
 8004f34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	43db      	mvns	r3, r3
 8004f3a:	69ba      	ldr	r2, [r7, #24]
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d003      	beq.n	8004f54 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004f4c:	69ba      	ldr	r2, [r7, #24]
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	4313      	orrs	r3, r2
 8004f52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004f54:	4a24      	ldr	r2, [pc, #144]	@ (8004fe8 <HAL_GPIO_Init+0x304>)
 8004f56:	69bb      	ldr	r3, [r7, #24]
 8004f58:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004f5a:	4b23      	ldr	r3, [pc, #140]	@ (8004fe8 <HAL_GPIO_Init+0x304>)
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	43db      	mvns	r3, r3
 8004f64:	69ba      	ldr	r2, [r7, #24]
 8004f66:	4013      	ands	r3, r2
 8004f68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d003      	beq.n	8004f7e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004f76:	69ba      	ldr	r2, [r7, #24]
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004f7e:	4a1a      	ldr	r2, [pc, #104]	@ (8004fe8 <HAL_GPIO_Init+0x304>)
 8004f80:	69bb      	ldr	r3, [r7, #24]
 8004f82:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f84:	4b18      	ldr	r3, [pc, #96]	@ (8004fe8 <HAL_GPIO_Init+0x304>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	43db      	mvns	r3, r3
 8004f8e:	69ba      	ldr	r2, [r7, #24]
 8004f90:	4013      	ands	r3, r2
 8004f92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d003      	beq.n	8004fa8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004fa0:	69ba      	ldr	r2, [r7, #24]
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004fa8:	4a0f      	ldr	r2, [pc, #60]	@ (8004fe8 <HAL_GPIO_Init+0x304>)
 8004faa:	69bb      	ldr	r3, [r7, #24]
 8004fac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004fae:	69fb      	ldr	r3, [r7, #28]
 8004fb0:	3301      	adds	r3, #1
 8004fb2:	61fb      	str	r3, [r7, #28]
 8004fb4:	69fb      	ldr	r3, [r7, #28]
 8004fb6:	2b0f      	cmp	r3, #15
 8004fb8:	f67f aea2 	bls.w	8004d00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004fbc:	bf00      	nop
 8004fbe:	bf00      	nop
 8004fc0:	3724      	adds	r7, #36	@ 0x24
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc8:	4770      	bx	lr
 8004fca:	bf00      	nop
 8004fcc:	40023800 	.word	0x40023800
 8004fd0:	40013800 	.word	0x40013800
 8004fd4:	40020000 	.word	0x40020000
 8004fd8:	40020400 	.word	0x40020400
 8004fdc:	40020800 	.word	0x40020800
 8004fe0:	40020c00 	.word	0x40020c00
 8004fe4:	40021000 	.word	0x40021000
 8004fe8:	40013c00 	.word	0x40013c00

08004fec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b083      	sub	sp, #12
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
 8004ff4:	460b      	mov	r3, r1
 8004ff6:	807b      	strh	r3, [r7, #2]
 8004ff8:	4613      	mov	r3, r2
 8004ffa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ffc:	787b      	ldrb	r3, [r7, #1]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d003      	beq.n	800500a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005002:	887a      	ldrh	r2, [r7, #2]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005008:	e003      	b.n	8005012 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800500a:	887b      	ldrh	r3, [r7, #2]
 800500c:	041a      	lsls	r2, r3, #16
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	619a      	str	r2, [r3, #24]
}
 8005012:	bf00      	nop
 8005014:	370c      	adds	r7, #12
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr
	...

08005020 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d101      	bne.n	8005032 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e12b      	b.n	800528a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005038:	b2db      	uxtb	r3, r3
 800503a:	2b00      	cmp	r3, #0
 800503c:	d106      	bne.n	800504c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2200      	movs	r2, #0
 8005042:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f7fd ffe6 	bl	8003018 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2224      	movs	r2, #36	@ 0x24
 8005050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f022 0201 	bic.w	r2, r2, #1
 8005062:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005072:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005082:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005084:	f002 f8a0 	bl	80071c8 <HAL_RCC_GetPCLK1Freq>
 8005088:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	4a81      	ldr	r2, [pc, #516]	@ (8005294 <HAL_I2C_Init+0x274>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d807      	bhi.n	80050a4 <HAL_I2C_Init+0x84>
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	4a80      	ldr	r2, [pc, #512]	@ (8005298 <HAL_I2C_Init+0x278>)
 8005098:	4293      	cmp	r3, r2
 800509a:	bf94      	ite	ls
 800509c:	2301      	movls	r3, #1
 800509e:	2300      	movhi	r3, #0
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	e006      	b.n	80050b2 <HAL_I2C_Init+0x92>
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	4a7d      	ldr	r2, [pc, #500]	@ (800529c <HAL_I2C_Init+0x27c>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	bf94      	ite	ls
 80050ac:	2301      	movls	r3, #1
 80050ae:	2300      	movhi	r3, #0
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d001      	beq.n	80050ba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e0e7      	b.n	800528a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	4a78      	ldr	r2, [pc, #480]	@ (80052a0 <HAL_I2C_Init+0x280>)
 80050be:	fba2 2303 	umull	r2, r3, r2, r3
 80050c2:	0c9b      	lsrs	r3, r3, #18
 80050c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	68ba      	ldr	r2, [r7, #8]
 80050d6:	430a      	orrs	r2, r1
 80050d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	6a1b      	ldr	r3, [r3, #32]
 80050e0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	4a6a      	ldr	r2, [pc, #424]	@ (8005294 <HAL_I2C_Init+0x274>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d802      	bhi.n	80050f4 <HAL_I2C_Init+0xd4>
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	3301      	adds	r3, #1
 80050f2:	e009      	b.n	8005108 <HAL_I2C_Init+0xe8>
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80050fa:	fb02 f303 	mul.w	r3, r2, r3
 80050fe:	4a69      	ldr	r2, [pc, #420]	@ (80052a4 <HAL_I2C_Init+0x284>)
 8005100:	fba2 2303 	umull	r2, r3, r2, r3
 8005104:	099b      	lsrs	r3, r3, #6
 8005106:	3301      	adds	r3, #1
 8005108:	687a      	ldr	r2, [r7, #4]
 800510a:	6812      	ldr	r2, [r2, #0]
 800510c:	430b      	orrs	r3, r1
 800510e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	69db      	ldr	r3, [r3, #28]
 8005116:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800511a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	495c      	ldr	r1, [pc, #368]	@ (8005294 <HAL_I2C_Init+0x274>)
 8005124:	428b      	cmp	r3, r1
 8005126:	d819      	bhi.n	800515c <HAL_I2C_Init+0x13c>
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	1e59      	subs	r1, r3, #1
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	005b      	lsls	r3, r3, #1
 8005132:	fbb1 f3f3 	udiv	r3, r1, r3
 8005136:	1c59      	adds	r1, r3, #1
 8005138:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800513c:	400b      	ands	r3, r1
 800513e:	2b00      	cmp	r3, #0
 8005140:	d00a      	beq.n	8005158 <HAL_I2C_Init+0x138>
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	1e59      	subs	r1, r3, #1
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	005b      	lsls	r3, r3, #1
 800514c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005150:	3301      	adds	r3, #1
 8005152:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005156:	e051      	b.n	80051fc <HAL_I2C_Init+0x1dc>
 8005158:	2304      	movs	r3, #4
 800515a:	e04f      	b.n	80051fc <HAL_I2C_Init+0x1dc>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d111      	bne.n	8005188 <HAL_I2C_Init+0x168>
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	1e58      	subs	r0, r3, #1
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6859      	ldr	r1, [r3, #4]
 800516c:	460b      	mov	r3, r1
 800516e:	005b      	lsls	r3, r3, #1
 8005170:	440b      	add	r3, r1
 8005172:	fbb0 f3f3 	udiv	r3, r0, r3
 8005176:	3301      	adds	r3, #1
 8005178:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800517c:	2b00      	cmp	r3, #0
 800517e:	bf0c      	ite	eq
 8005180:	2301      	moveq	r3, #1
 8005182:	2300      	movne	r3, #0
 8005184:	b2db      	uxtb	r3, r3
 8005186:	e012      	b.n	80051ae <HAL_I2C_Init+0x18e>
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	1e58      	subs	r0, r3, #1
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6859      	ldr	r1, [r3, #4]
 8005190:	460b      	mov	r3, r1
 8005192:	009b      	lsls	r3, r3, #2
 8005194:	440b      	add	r3, r1
 8005196:	0099      	lsls	r1, r3, #2
 8005198:	440b      	add	r3, r1
 800519a:	fbb0 f3f3 	udiv	r3, r0, r3
 800519e:	3301      	adds	r3, #1
 80051a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	bf0c      	ite	eq
 80051a8:	2301      	moveq	r3, #1
 80051aa:	2300      	movne	r3, #0
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d001      	beq.n	80051b6 <HAL_I2C_Init+0x196>
 80051b2:	2301      	movs	r3, #1
 80051b4:	e022      	b.n	80051fc <HAL_I2C_Init+0x1dc>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d10e      	bne.n	80051dc <HAL_I2C_Init+0x1bc>
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	1e58      	subs	r0, r3, #1
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6859      	ldr	r1, [r3, #4]
 80051c6:	460b      	mov	r3, r1
 80051c8:	005b      	lsls	r3, r3, #1
 80051ca:	440b      	add	r3, r1
 80051cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80051d0:	3301      	adds	r3, #1
 80051d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80051da:	e00f      	b.n	80051fc <HAL_I2C_Init+0x1dc>
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	1e58      	subs	r0, r3, #1
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6859      	ldr	r1, [r3, #4]
 80051e4:	460b      	mov	r3, r1
 80051e6:	009b      	lsls	r3, r3, #2
 80051e8:	440b      	add	r3, r1
 80051ea:	0099      	lsls	r1, r3, #2
 80051ec:	440b      	add	r3, r1
 80051ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80051f2:	3301      	adds	r3, #1
 80051f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80051fc:	6879      	ldr	r1, [r7, #4]
 80051fe:	6809      	ldr	r1, [r1, #0]
 8005200:	4313      	orrs	r3, r2
 8005202:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	69da      	ldr	r2, [r3, #28]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a1b      	ldr	r3, [r3, #32]
 8005216:	431a      	orrs	r2, r3
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	430a      	orrs	r2, r1
 800521e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800522a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	6911      	ldr	r1, [r2, #16]
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	68d2      	ldr	r2, [r2, #12]
 8005236:	4311      	orrs	r1, r2
 8005238:	687a      	ldr	r2, [r7, #4]
 800523a:	6812      	ldr	r2, [r2, #0]
 800523c:	430b      	orrs	r3, r1
 800523e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	695a      	ldr	r2, [r3, #20]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	699b      	ldr	r3, [r3, #24]
 8005252:	431a      	orrs	r2, r3
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	430a      	orrs	r2, r1
 800525a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f042 0201 	orr.w	r2, r2, #1
 800526a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2200      	movs	r2, #0
 8005270:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2220      	movs	r2, #32
 8005276:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005288:	2300      	movs	r3, #0
}
 800528a:	4618      	mov	r0, r3
 800528c:	3710      	adds	r7, #16
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}
 8005292:	bf00      	nop
 8005294:	000186a0 	.word	0x000186a0
 8005298:	001e847f 	.word	0x001e847f
 800529c:	003d08ff 	.word	0x003d08ff
 80052a0:	431bde83 	.word	0x431bde83
 80052a4:	10624dd3 	.word	0x10624dd3

080052a8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b088      	sub	sp, #32
 80052ac:	af02      	add	r7, sp, #8
 80052ae:	60f8      	str	r0, [r7, #12]
 80052b0:	607a      	str	r2, [r7, #4]
 80052b2:	461a      	mov	r2, r3
 80052b4:	460b      	mov	r3, r1
 80052b6:	817b      	strh	r3, [r7, #10]
 80052b8:	4613      	mov	r3, r2
 80052ba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80052bc:	f7fe fffe 	bl	80042bc <HAL_GetTick>
 80052c0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052c8:	b2db      	uxtb	r3, r3
 80052ca:	2b20      	cmp	r3, #32
 80052cc:	f040 80e0 	bne.w	8005490 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	9300      	str	r3, [sp, #0]
 80052d4:	2319      	movs	r3, #25
 80052d6:	2201      	movs	r2, #1
 80052d8:	4970      	ldr	r1, [pc, #448]	@ (800549c <HAL_I2C_Master_Transmit+0x1f4>)
 80052da:	68f8      	ldr	r0, [r7, #12]
 80052dc:	f001 f90e 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 80052e0:	4603      	mov	r3, r0
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d001      	beq.n	80052ea <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80052e6:	2302      	movs	r3, #2
 80052e8:	e0d3      	b.n	8005492 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	d101      	bne.n	80052f8 <HAL_I2C_Master_Transmit+0x50>
 80052f4:	2302      	movs	r3, #2
 80052f6:	e0cc      	b.n	8005492 <HAL_I2C_Master_Transmit+0x1ea>
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f003 0301 	and.w	r3, r3, #1
 800530a:	2b01      	cmp	r3, #1
 800530c:	d007      	beq.n	800531e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f042 0201 	orr.w	r2, r2, #1
 800531c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800532c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2221      	movs	r2, #33	@ 0x21
 8005332:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2210      	movs	r2, #16
 800533a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2200      	movs	r2, #0
 8005342:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	687a      	ldr	r2, [r7, #4]
 8005348:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	893a      	ldrh	r2, [r7, #8]
 800534e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005354:	b29a      	uxth	r2, r3
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	4a50      	ldr	r2, [pc, #320]	@ (80054a0 <HAL_I2C_Master_Transmit+0x1f8>)
 800535e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005360:	8979      	ldrh	r1, [r7, #10]
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	6a3a      	ldr	r2, [r7, #32]
 8005366:	68f8      	ldr	r0, [r7, #12]
 8005368:	f000 fdfa 	bl	8005f60 <I2C_MasterRequestWrite>
 800536c:	4603      	mov	r3, r0
 800536e:	2b00      	cmp	r3, #0
 8005370:	d001      	beq.n	8005376 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e08d      	b.n	8005492 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005376:	2300      	movs	r3, #0
 8005378:	613b      	str	r3, [r7, #16]
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	695b      	ldr	r3, [r3, #20]
 8005380:	613b      	str	r3, [r7, #16]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	699b      	ldr	r3, [r3, #24]
 8005388:	613b      	str	r3, [r7, #16]
 800538a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800538c:	e066      	b.n	800545c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800538e:	697a      	ldr	r2, [r7, #20]
 8005390:	6a39      	ldr	r1, [r7, #32]
 8005392:	68f8      	ldr	r0, [r7, #12]
 8005394:	f001 f9cc 	bl	8006730 <I2C_WaitOnTXEFlagUntilTimeout>
 8005398:	4603      	mov	r3, r0
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00d      	beq.n	80053ba <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053a2:	2b04      	cmp	r3, #4
 80053a4:	d107      	bne.n	80053b6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053b4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e06b      	b.n	8005492 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053be:	781a      	ldrb	r2, [r3, #0]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ca:	1c5a      	adds	r2, r3, #1
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053d4:	b29b      	uxth	r3, r3
 80053d6:	3b01      	subs	r3, #1
 80053d8:	b29a      	uxth	r2, r3
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053e2:	3b01      	subs	r3, #1
 80053e4:	b29a      	uxth	r2, r3
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	695b      	ldr	r3, [r3, #20]
 80053f0:	f003 0304 	and.w	r3, r3, #4
 80053f4:	2b04      	cmp	r3, #4
 80053f6:	d11b      	bne.n	8005430 <HAL_I2C_Master_Transmit+0x188>
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d017      	beq.n	8005430 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005404:	781a      	ldrb	r2, [r3, #0]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005410:	1c5a      	adds	r2, r3, #1
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800541a:	b29b      	uxth	r3, r3
 800541c:	3b01      	subs	r3, #1
 800541e:	b29a      	uxth	r2, r3
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005428:	3b01      	subs	r3, #1
 800542a:	b29a      	uxth	r2, r3
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005430:	697a      	ldr	r2, [r7, #20]
 8005432:	6a39      	ldr	r1, [r7, #32]
 8005434:	68f8      	ldr	r0, [r7, #12]
 8005436:	f001 f9c3 	bl	80067c0 <I2C_WaitOnBTFFlagUntilTimeout>
 800543a:	4603      	mov	r3, r0
 800543c:	2b00      	cmp	r3, #0
 800543e:	d00d      	beq.n	800545c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005444:	2b04      	cmp	r3, #4
 8005446:	d107      	bne.n	8005458 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005456:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	e01a      	b.n	8005492 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005460:	2b00      	cmp	r3, #0
 8005462:	d194      	bne.n	800538e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005472:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2220      	movs	r2, #32
 8005478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2200      	movs	r2, #0
 8005480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2200      	movs	r2, #0
 8005488:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800548c:	2300      	movs	r3, #0
 800548e:	e000      	b.n	8005492 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005490:	2302      	movs	r3, #2
  }
}
 8005492:	4618      	mov	r0, r3
 8005494:	3718      	adds	r7, #24
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}
 800549a:	bf00      	nop
 800549c:	00100002 	.word	0x00100002
 80054a0:	ffff0000 	.word	0xffff0000

080054a4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b08c      	sub	sp, #48	@ 0x30
 80054a8:	af02      	add	r7, sp, #8
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	607a      	str	r2, [r7, #4]
 80054ae:	461a      	mov	r2, r3
 80054b0:	460b      	mov	r3, r1
 80054b2:	817b      	strh	r3, [r7, #10]
 80054b4:	4613      	mov	r3, r2
 80054b6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80054b8:	f7fe ff00 	bl	80042bc <HAL_GetTick>
 80054bc:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	2b20      	cmp	r3, #32
 80054c8:	f040 8217 	bne.w	80058fa <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80054cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ce:	9300      	str	r3, [sp, #0]
 80054d0:	2319      	movs	r3, #25
 80054d2:	2201      	movs	r2, #1
 80054d4:	497c      	ldr	r1, [pc, #496]	@ (80056c8 <HAL_I2C_Master_Receive+0x224>)
 80054d6:	68f8      	ldr	r0, [r7, #12]
 80054d8:	f001 f810 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 80054dc:	4603      	mov	r3, r0
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d001      	beq.n	80054e6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80054e2:	2302      	movs	r3, #2
 80054e4:	e20a      	b.n	80058fc <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d101      	bne.n	80054f4 <HAL_I2C_Master_Receive+0x50>
 80054f0:	2302      	movs	r3, #2
 80054f2:	e203      	b.n	80058fc <HAL_I2C_Master_Receive+0x458>
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2201      	movs	r2, #1
 80054f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 0301 	and.w	r3, r3, #1
 8005506:	2b01      	cmp	r3, #1
 8005508:	d007      	beq.n	800551a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f042 0201 	orr.w	r2, r2, #1
 8005518:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005528:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2222      	movs	r2, #34	@ 0x22
 800552e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2210      	movs	r2, #16
 8005536:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2200      	movs	r2, #0
 800553e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	687a      	ldr	r2, [r7, #4]
 8005544:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	893a      	ldrh	r2, [r7, #8]
 800554a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005550:	b29a      	uxth	r2, r3
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	4a5c      	ldr	r2, [pc, #368]	@ (80056cc <HAL_I2C_Master_Receive+0x228>)
 800555a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800555c:	8979      	ldrh	r1, [r7, #10]
 800555e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005560:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005562:	68f8      	ldr	r0, [r7, #12]
 8005564:	f000 fd7e 	bl	8006064 <I2C_MasterRequestRead>
 8005568:	4603      	mov	r3, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d001      	beq.n	8005572 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	e1c4      	b.n	80058fc <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005576:	2b00      	cmp	r3, #0
 8005578:	d113      	bne.n	80055a2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800557a:	2300      	movs	r3, #0
 800557c:	623b      	str	r3, [r7, #32]
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	695b      	ldr	r3, [r3, #20]
 8005584:	623b      	str	r3, [r7, #32]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	699b      	ldr	r3, [r3, #24]
 800558c:	623b      	str	r3, [r7, #32]
 800558e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681a      	ldr	r2, [r3, #0]
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800559e:	601a      	str	r2, [r3, #0]
 80055a0:	e198      	b.n	80058d4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d11b      	bne.n	80055e2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055ba:	2300      	movs	r3, #0
 80055bc:	61fb      	str	r3, [r7, #28]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	695b      	ldr	r3, [r3, #20]
 80055c4:	61fb      	str	r3, [r7, #28]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	699b      	ldr	r3, [r3, #24]
 80055cc:	61fb      	str	r3, [r7, #28]
 80055ce:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	681a      	ldr	r2, [r3, #0]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055de:	601a      	str	r2, [r3, #0]
 80055e0:	e178      	b.n	80058d4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055e6:	2b02      	cmp	r3, #2
 80055e8:	d11b      	bne.n	8005622 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055f8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	681a      	ldr	r2, [r3, #0]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005608:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800560a:	2300      	movs	r3, #0
 800560c:	61bb      	str	r3, [r7, #24]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	695b      	ldr	r3, [r3, #20]
 8005614:	61bb      	str	r3, [r7, #24]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	699b      	ldr	r3, [r3, #24]
 800561c:	61bb      	str	r3, [r7, #24]
 800561e:	69bb      	ldr	r3, [r7, #24]
 8005620:	e158      	b.n	80058d4 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005630:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005632:	2300      	movs	r3, #0
 8005634:	617b      	str	r3, [r7, #20]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	695b      	ldr	r3, [r3, #20]
 800563c:	617b      	str	r3, [r7, #20]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	699b      	ldr	r3, [r3, #24]
 8005644:	617b      	str	r3, [r7, #20]
 8005646:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005648:	e144      	b.n	80058d4 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800564e:	2b03      	cmp	r3, #3
 8005650:	f200 80f1 	bhi.w	8005836 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005658:	2b01      	cmp	r3, #1
 800565a:	d123      	bne.n	80056a4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800565c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800565e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005660:	68f8      	ldr	r0, [r7, #12]
 8005662:	f001 f8f5 	bl	8006850 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005666:	4603      	mov	r3, r0
 8005668:	2b00      	cmp	r3, #0
 800566a:	d001      	beq.n	8005670 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800566c:	2301      	movs	r3, #1
 800566e:	e145      	b.n	80058fc <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	691a      	ldr	r2, [r3, #16]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800567a:	b2d2      	uxtb	r2, r2
 800567c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005682:	1c5a      	adds	r2, r3, #1
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800568c:	3b01      	subs	r3, #1
 800568e:	b29a      	uxth	r2, r3
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005698:	b29b      	uxth	r3, r3
 800569a:	3b01      	subs	r3, #1
 800569c:	b29a      	uxth	r2, r3
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80056a2:	e117      	b.n	80058d4 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056a8:	2b02      	cmp	r3, #2
 80056aa:	d14e      	bne.n	800574a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80056ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ae:	9300      	str	r3, [sp, #0]
 80056b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056b2:	2200      	movs	r2, #0
 80056b4:	4906      	ldr	r1, [pc, #24]	@ (80056d0 <HAL_I2C_Master_Receive+0x22c>)
 80056b6:	68f8      	ldr	r0, [r7, #12]
 80056b8:	f000 ff20 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 80056bc:	4603      	mov	r3, r0
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d008      	beq.n	80056d4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e11a      	b.n	80058fc <HAL_I2C_Master_Receive+0x458>
 80056c6:	bf00      	nop
 80056c8:	00100002 	.word	0x00100002
 80056cc:	ffff0000 	.word	0xffff0000
 80056d0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	691a      	ldr	r2, [r3, #16]
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ee:	b2d2      	uxtb	r2, r2
 80056f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056f6:	1c5a      	adds	r2, r3, #1
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005700:	3b01      	subs	r3, #1
 8005702:	b29a      	uxth	r2, r3
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800570c:	b29b      	uxth	r3, r3
 800570e:	3b01      	subs	r3, #1
 8005710:	b29a      	uxth	r2, r3
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	691a      	ldr	r2, [r3, #16]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005720:	b2d2      	uxtb	r2, r2
 8005722:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005728:	1c5a      	adds	r2, r3, #1
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005732:	3b01      	subs	r3, #1
 8005734:	b29a      	uxth	r2, r3
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800573e:	b29b      	uxth	r3, r3
 8005740:	3b01      	subs	r3, #1
 8005742:	b29a      	uxth	r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005748:	e0c4      	b.n	80058d4 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800574a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800574c:	9300      	str	r3, [sp, #0]
 800574e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005750:	2200      	movs	r2, #0
 8005752:	496c      	ldr	r1, [pc, #432]	@ (8005904 <HAL_I2C_Master_Receive+0x460>)
 8005754:	68f8      	ldr	r0, [r7, #12]
 8005756:	f000 fed1 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 800575a:	4603      	mov	r3, r0
 800575c:	2b00      	cmp	r3, #0
 800575e:	d001      	beq.n	8005764 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	e0cb      	b.n	80058fc <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005772:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	691a      	ldr	r2, [r3, #16]
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800577e:	b2d2      	uxtb	r2, r2
 8005780:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005786:	1c5a      	adds	r2, r3, #1
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005790:	3b01      	subs	r3, #1
 8005792:	b29a      	uxth	r2, r3
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800579c:	b29b      	uxth	r3, r3
 800579e:	3b01      	subs	r3, #1
 80057a0:	b29a      	uxth	r2, r3
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80057a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a8:	9300      	str	r3, [sp, #0]
 80057aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ac:	2200      	movs	r2, #0
 80057ae:	4955      	ldr	r1, [pc, #340]	@ (8005904 <HAL_I2C_Master_Receive+0x460>)
 80057b0:	68f8      	ldr	r0, [r7, #12]
 80057b2:	f000 fea3 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d001      	beq.n	80057c0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80057bc:	2301      	movs	r3, #1
 80057be:	e09d      	b.n	80058fc <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	691a      	ldr	r2, [r3, #16]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057da:	b2d2      	uxtb	r2, r2
 80057dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057e2:	1c5a      	adds	r2, r3, #1
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057ec:	3b01      	subs	r3, #1
 80057ee:	b29a      	uxth	r2, r3
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	3b01      	subs	r3, #1
 80057fc:	b29a      	uxth	r2, r3
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	691a      	ldr	r2, [r3, #16]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800580c:	b2d2      	uxtb	r2, r2
 800580e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005814:	1c5a      	adds	r2, r3, #1
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800581e:	3b01      	subs	r3, #1
 8005820:	b29a      	uxth	r2, r3
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800582a:	b29b      	uxth	r3, r3
 800582c:	3b01      	subs	r3, #1
 800582e:	b29a      	uxth	r2, r3
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005834:	e04e      	b.n	80058d4 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005836:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005838:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800583a:	68f8      	ldr	r0, [r7, #12]
 800583c:	f001 f808 	bl	8006850 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005840:	4603      	mov	r3, r0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d001      	beq.n	800584a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	e058      	b.n	80058fc <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	691a      	ldr	r2, [r3, #16]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005854:	b2d2      	uxtb	r2, r2
 8005856:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800585c:	1c5a      	adds	r2, r3, #1
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005866:	3b01      	subs	r3, #1
 8005868:	b29a      	uxth	r2, r3
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005872:	b29b      	uxth	r3, r3
 8005874:	3b01      	subs	r3, #1
 8005876:	b29a      	uxth	r2, r3
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	695b      	ldr	r3, [r3, #20]
 8005882:	f003 0304 	and.w	r3, r3, #4
 8005886:	2b04      	cmp	r3, #4
 8005888:	d124      	bne.n	80058d4 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800588e:	2b03      	cmp	r3, #3
 8005890:	d107      	bne.n	80058a2 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058a0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	691a      	ldr	r2, [r3, #16]
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ac:	b2d2      	uxtb	r2, r2
 80058ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b4:	1c5a      	adds	r2, r3, #1
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058be:	3b01      	subs	r3, #1
 80058c0:	b29a      	uxth	r2, r3
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058ca:	b29b      	uxth	r3, r3
 80058cc:	3b01      	subs	r3, #1
 80058ce:	b29a      	uxth	r2, r3
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058d8:	2b00      	cmp	r3, #0
 80058da:	f47f aeb6 	bne.w	800564a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2220      	movs	r2, #32
 80058e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2200      	movs	r2, #0
 80058ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2200      	movs	r2, #0
 80058f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80058f6:	2300      	movs	r3, #0
 80058f8:	e000      	b.n	80058fc <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80058fa:	2302      	movs	r3, #2
  }
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3728      	adds	r7, #40	@ 0x28
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}
 8005904:	00010004 	.word	0x00010004

08005908 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b088      	sub	sp, #32
 800590c:	af02      	add	r7, sp, #8
 800590e:	60f8      	str	r0, [r7, #12]
 8005910:	4608      	mov	r0, r1
 8005912:	4611      	mov	r1, r2
 8005914:	461a      	mov	r2, r3
 8005916:	4603      	mov	r3, r0
 8005918:	817b      	strh	r3, [r7, #10]
 800591a:	460b      	mov	r3, r1
 800591c:	813b      	strh	r3, [r7, #8]
 800591e:	4613      	mov	r3, r2
 8005920:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005922:	f7fe fccb 	bl	80042bc <HAL_GetTick>
 8005926:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800592e:	b2db      	uxtb	r3, r3
 8005930:	2b20      	cmp	r3, #32
 8005932:	f040 80d9 	bne.w	8005ae8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	9300      	str	r3, [sp, #0]
 800593a:	2319      	movs	r3, #25
 800593c:	2201      	movs	r2, #1
 800593e:	496d      	ldr	r1, [pc, #436]	@ (8005af4 <HAL_I2C_Mem_Write+0x1ec>)
 8005940:	68f8      	ldr	r0, [r7, #12]
 8005942:	f000 fddb 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 8005946:	4603      	mov	r3, r0
 8005948:	2b00      	cmp	r3, #0
 800594a:	d001      	beq.n	8005950 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800594c:	2302      	movs	r3, #2
 800594e:	e0cc      	b.n	8005aea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005956:	2b01      	cmp	r3, #1
 8005958:	d101      	bne.n	800595e <HAL_I2C_Mem_Write+0x56>
 800595a:	2302      	movs	r3, #2
 800595c:	e0c5      	b.n	8005aea <HAL_I2C_Mem_Write+0x1e2>
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2201      	movs	r2, #1
 8005962:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f003 0301 	and.w	r3, r3, #1
 8005970:	2b01      	cmp	r3, #1
 8005972:	d007      	beq.n	8005984 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	681a      	ldr	r2, [r3, #0]
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f042 0201 	orr.w	r2, r2, #1
 8005982:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005992:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2221      	movs	r2, #33	@ 0x21
 8005998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2240      	movs	r2, #64	@ 0x40
 80059a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2200      	movs	r2, #0
 80059a8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	6a3a      	ldr	r2, [r7, #32]
 80059ae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80059b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059ba:	b29a      	uxth	r2, r3
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	4a4d      	ldr	r2, [pc, #308]	@ (8005af8 <HAL_I2C_Mem_Write+0x1f0>)
 80059c4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80059c6:	88f8      	ldrh	r0, [r7, #6]
 80059c8:	893a      	ldrh	r2, [r7, #8]
 80059ca:	8979      	ldrh	r1, [r7, #10]
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	9301      	str	r3, [sp, #4]
 80059d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059d2:	9300      	str	r3, [sp, #0]
 80059d4:	4603      	mov	r3, r0
 80059d6:	68f8      	ldr	r0, [r7, #12]
 80059d8:	f000 fc12 	bl	8006200 <I2C_RequestMemoryWrite>
 80059dc:	4603      	mov	r3, r0
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d052      	beq.n	8005a88 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	e081      	b.n	8005aea <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80059e6:	697a      	ldr	r2, [r7, #20]
 80059e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059ea:	68f8      	ldr	r0, [r7, #12]
 80059ec:	f000 fea0 	bl	8006730 <I2C_WaitOnTXEFlagUntilTimeout>
 80059f0:	4603      	mov	r3, r0
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d00d      	beq.n	8005a12 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059fa:	2b04      	cmp	r3, #4
 80059fc:	d107      	bne.n	8005a0e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a0c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e06b      	b.n	8005aea <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a16:	781a      	ldrb	r2, [r3, #0]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a22:	1c5a      	adds	r2, r3, #1
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a2c:	3b01      	subs	r3, #1
 8005a2e:	b29a      	uxth	r2, r3
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	3b01      	subs	r3, #1
 8005a3c:	b29a      	uxth	r2, r3
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	695b      	ldr	r3, [r3, #20]
 8005a48:	f003 0304 	and.w	r3, r3, #4
 8005a4c:	2b04      	cmp	r3, #4
 8005a4e:	d11b      	bne.n	8005a88 <HAL_I2C_Mem_Write+0x180>
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d017      	beq.n	8005a88 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a5c:	781a      	ldrb	r2, [r3, #0]
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a68:	1c5a      	adds	r2, r3, #1
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a72:	3b01      	subs	r3, #1
 8005a74:	b29a      	uxth	r2, r3
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	3b01      	subs	r3, #1
 8005a82:	b29a      	uxth	r2, r3
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d1aa      	bne.n	80059e6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a90:	697a      	ldr	r2, [r7, #20]
 8005a92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a94:	68f8      	ldr	r0, [r7, #12]
 8005a96:	f000 fe93 	bl	80067c0 <I2C_WaitOnBTFFlagUntilTimeout>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d00d      	beq.n	8005abc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aa4:	2b04      	cmp	r3, #4
 8005aa6:	d107      	bne.n	8005ab8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ab6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	e016      	b.n	8005aea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005aca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2220      	movs	r2, #32
 8005ad0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	e000      	b.n	8005aea <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005ae8:	2302      	movs	r3, #2
  }
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	3718      	adds	r7, #24
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}
 8005af2:	bf00      	nop
 8005af4:	00100002 	.word	0x00100002
 8005af8:	ffff0000 	.word	0xffff0000

08005afc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b08c      	sub	sp, #48	@ 0x30
 8005b00:	af02      	add	r7, sp, #8
 8005b02:	60f8      	str	r0, [r7, #12]
 8005b04:	4608      	mov	r0, r1
 8005b06:	4611      	mov	r1, r2
 8005b08:	461a      	mov	r2, r3
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	817b      	strh	r3, [r7, #10]
 8005b0e:	460b      	mov	r3, r1
 8005b10:	813b      	strh	r3, [r7, #8]
 8005b12:	4613      	mov	r3, r2
 8005b14:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005b16:	f7fe fbd1 	bl	80042bc <HAL_GetTick>
 8005b1a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	2b20      	cmp	r3, #32
 8005b26:	f040 8214 	bne.w	8005f52 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b2c:	9300      	str	r3, [sp, #0]
 8005b2e:	2319      	movs	r3, #25
 8005b30:	2201      	movs	r2, #1
 8005b32:	497b      	ldr	r1, [pc, #492]	@ (8005d20 <HAL_I2C_Mem_Read+0x224>)
 8005b34:	68f8      	ldr	r0, [r7, #12]
 8005b36:	f000 fce1 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d001      	beq.n	8005b44 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005b40:	2302      	movs	r3, #2
 8005b42:	e207      	b.n	8005f54 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b4a:	2b01      	cmp	r3, #1
 8005b4c:	d101      	bne.n	8005b52 <HAL_I2C_Mem_Read+0x56>
 8005b4e:	2302      	movs	r3, #2
 8005b50:	e200      	b.n	8005f54 <HAL_I2C_Mem_Read+0x458>
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2201      	movs	r2, #1
 8005b56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f003 0301 	and.w	r3, r3, #1
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d007      	beq.n	8005b78 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f042 0201 	orr.w	r2, r2, #1
 8005b76:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b86:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	2222      	movs	r2, #34	@ 0x22
 8005b8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2240      	movs	r2, #64	@ 0x40
 8005b94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ba2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005ba8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bae:	b29a      	uxth	r2, r3
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	4a5b      	ldr	r2, [pc, #364]	@ (8005d24 <HAL_I2C_Mem_Read+0x228>)
 8005bb8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005bba:	88f8      	ldrh	r0, [r7, #6]
 8005bbc:	893a      	ldrh	r2, [r7, #8]
 8005bbe:	8979      	ldrh	r1, [r7, #10]
 8005bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc2:	9301      	str	r3, [sp, #4]
 8005bc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bc6:	9300      	str	r3, [sp, #0]
 8005bc8:	4603      	mov	r3, r0
 8005bca:	68f8      	ldr	r0, [r7, #12]
 8005bcc:	f000 fbae 	bl	800632c <I2C_RequestMemoryRead>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d001      	beq.n	8005bda <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e1bc      	b.n	8005f54 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d113      	bne.n	8005c0a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005be2:	2300      	movs	r3, #0
 8005be4:	623b      	str	r3, [r7, #32]
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	695b      	ldr	r3, [r3, #20]
 8005bec:	623b      	str	r3, [r7, #32]
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	699b      	ldr	r3, [r3, #24]
 8005bf4:	623b      	str	r3, [r7, #32]
 8005bf6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c06:	601a      	str	r2, [r3, #0]
 8005c08:	e190      	b.n	8005f2c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d11b      	bne.n	8005c4a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c20:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c22:	2300      	movs	r3, #0
 8005c24:	61fb      	str	r3, [r7, #28]
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	695b      	ldr	r3, [r3, #20]
 8005c2c:	61fb      	str	r3, [r7, #28]
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	699b      	ldr	r3, [r3, #24]
 8005c34:	61fb      	str	r3, [r7, #28]
 8005c36:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c46:	601a      	str	r2, [r3, #0]
 8005c48:	e170      	b.n	8005f2c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c4e:	2b02      	cmp	r3, #2
 8005c50:	d11b      	bne.n	8005c8a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c60:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c70:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c72:	2300      	movs	r3, #0
 8005c74:	61bb      	str	r3, [r7, #24]
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	695b      	ldr	r3, [r3, #20]
 8005c7c:	61bb      	str	r3, [r7, #24]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	699b      	ldr	r3, [r3, #24]
 8005c84:	61bb      	str	r3, [r7, #24]
 8005c86:	69bb      	ldr	r3, [r7, #24]
 8005c88:	e150      	b.n	8005f2c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	617b      	str	r3, [r7, #20]
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	695b      	ldr	r3, [r3, #20]
 8005c94:	617b      	str	r3, [r7, #20]
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	699b      	ldr	r3, [r3, #24]
 8005c9c:	617b      	str	r3, [r7, #20]
 8005c9e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005ca0:	e144      	b.n	8005f2c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ca6:	2b03      	cmp	r3, #3
 8005ca8:	f200 80f1 	bhi.w	8005e8e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d123      	bne.n	8005cfc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005cb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cb6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005cb8:	68f8      	ldr	r0, [r7, #12]
 8005cba:	f000 fdc9 	bl	8006850 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d001      	beq.n	8005cc8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e145      	b.n	8005f54 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	691a      	ldr	r2, [r3, #16]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cd2:	b2d2      	uxtb	r2, r2
 8005cd4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cda:	1c5a      	adds	r2, r3, #1
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ce4:	3b01      	subs	r3, #1
 8005ce6:	b29a      	uxth	r2, r3
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	3b01      	subs	r3, #1
 8005cf4:	b29a      	uxth	r2, r3
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005cfa:	e117      	b.n	8005f2c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d00:	2b02      	cmp	r3, #2
 8005d02:	d14e      	bne.n	8005da2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d06:	9300      	str	r3, [sp, #0]
 8005d08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	4906      	ldr	r1, [pc, #24]	@ (8005d28 <HAL_I2C_Mem_Read+0x22c>)
 8005d0e:	68f8      	ldr	r0, [r7, #12]
 8005d10:	f000 fbf4 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 8005d14:	4603      	mov	r3, r0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d008      	beq.n	8005d2c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e11a      	b.n	8005f54 <HAL_I2C_Mem_Read+0x458>
 8005d1e:	bf00      	nop
 8005d20:	00100002 	.word	0x00100002
 8005d24:	ffff0000 	.word	0xffff0000
 8005d28:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d3a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	691a      	ldr	r2, [r3, #16]
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d46:	b2d2      	uxtb	r2, r2
 8005d48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d4e:	1c5a      	adds	r2, r3, #1
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d58:	3b01      	subs	r3, #1
 8005d5a:	b29a      	uxth	r2, r3
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d64:	b29b      	uxth	r3, r3
 8005d66:	3b01      	subs	r3, #1
 8005d68:	b29a      	uxth	r2, r3
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	691a      	ldr	r2, [r3, #16]
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d78:	b2d2      	uxtb	r2, r2
 8005d7a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d80:	1c5a      	adds	r2, r3, #1
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d8a:	3b01      	subs	r3, #1
 8005d8c:	b29a      	uxth	r2, r3
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d96:	b29b      	uxth	r3, r3
 8005d98:	3b01      	subs	r3, #1
 8005d9a:	b29a      	uxth	r2, r3
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005da0:	e0c4      	b.n	8005f2c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da4:	9300      	str	r3, [sp, #0]
 8005da6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005da8:	2200      	movs	r2, #0
 8005daa:	496c      	ldr	r1, [pc, #432]	@ (8005f5c <HAL_I2C_Mem_Read+0x460>)
 8005dac:	68f8      	ldr	r0, [r7, #12]
 8005dae:	f000 fba5 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d001      	beq.n	8005dbc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	e0cb      	b.n	8005f54 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681a      	ldr	r2, [r3, #0]
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005dca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	691a      	ldr	r2, [r3, #16]
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dd6:	b2d2      	uxtb	r2, r2
 8005dd8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dde:	1c5a      	adds	r2, r3, #1
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005de8:	3b01      	subs	r3, #1
 8005dea:	b29a      	uxth	r2, r3
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	3b01      	subs	r3, #1
 8005df8:	b29a      	uxth	r2, r3
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e00:	9300      	str	r3, [sp, #0]
 8005e02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e04:	2200      	movs	r2, #0
 8005e06:	4955      	ldr	r1, [pc, #340]	@ (8005f5c <HAL_I2C_Mem_Read+0x460>)
 8005e08:	68f8      	ldr	r0, [r7, #12]
 8005e0a:	f000 fb77 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 8005e0e:	4603      	mov	r3, r0
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d001      	beq.n	8005e18 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005e14:	2301      	movs	r3, #1
 8005e16:	e09d      	b.n	8005f54 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	691a      	ldr	r2, [r3, #16]
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e32:	b2d2      	uxtb	r2, r2
 8005e34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e3a:	1c5a      	adds	r2, r3, #1
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e44:	3b01      	subs	r3, #1
 8005e46:	b29a      	uxth	r2, r3
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e50:	b29b      	uxth	r3, r3
 8005e52:	3b01      	subs	r3, #1
 8005e54:	b29a      	uxth	r2, r3
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	691a      	ldr	r2, [r3, #16]
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e64:	b2d2      	uxtb	r2, r2
 8005e66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e6c:	1c5a      	adds	r2, r3, #1
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e76:	3b01      	subs	r3, #1
 8005e78:	b29a      	uxth	r2, r3
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	3b01      	subs	r3, #1
 8005e86:	b29a      	uxth	r2, r3
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005e8c:	e04e      	b.n	8005f2c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e90:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005e92:	68f8      	ldr	r0, [r7, #12]
 8005e94:	f000 fcdc 	bl	8006850 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d001      	beq.n	8005ea2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e058      	b.n	8005f54 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	691a      	ldr	r2, [r3, #16]
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eac:	b2d2      	uxtb	r2, r2
 8005eae:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb4:	1c5a      	adds	r2, r3, #1
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ebe:	3b01      	subs	r3, #1
 8005ec0:	b29a      	uxth	r2, r3
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005eca:	b29b      	uxth	r3, r3
 8005ecc:	3b01      	subs	r3, #1
 8005ece:	b29a      	uxth	r2, r3
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	695b      	ldr	r3, [r3, #20]
 8005eda:	f003 0304 	and.w	r3, r3, #4
 8005ede:	2b04      	cmp	r3, #4
 8005ee0:	d124      	bne.n	8005f2c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ee6:	2b03      	cmp	r3, #3
 8005ee8:	d107      	bne.n	8005efa <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ef8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	691a      	ldr	r2, [r3, #16]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f04:	b2d2      	uxtb	r2, r2
 8005f06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f0c:	1c5a      	adds	r2, r3, #1
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f16:	3b01      	subs	r3, #1
 8005f18:	b29a      	uxth	r2, r3
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f22:	b29b      	uxth	r3, r3
 8005f24:	3b01      	subs	r3, #1
 8005f26:	b29a      	uxth	r2, r3
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	f47f aeb6 	bne.w	8005ca2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2220      	movs	r2, #32
 8005f3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	e000      	b.n	8005f54 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005f52:	2302      	movs	r3, #2
  }
}
 8005f54:	4618      	mov	r0, r3
 8005f56:	3728      	adds	r7, #40	@ 0x28
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	bd80      	pop	{r7, pc}
 8005f5c:	00010004 	.word	0x00010004

08005f60 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b088      	sub	sp, #32
 8005f64:	af02      	add	r7, sp, #8
 8005f66:	60f8      	str	r0, [r7, #12]
 8005f68:	607a      	str	r2, [r7, #4]
 8005f6a:	603b      	str	r3, [r7, #0]
 8005f6c:	460b      	mov	r3, r1
 8005f6e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f74:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	2b08      	cmp	r3, #8
 8005f7a:	d006      	beq.n	8005f8a <I2C_MasterRequestWrite+0x2a>
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	2b01      	cmp	r3, #1
 8005f80:	d003      	beq.n	8005f8a <I2C_MasterRequestWrite+0x2a>
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005f88:	d108      	bne.n	8005f9c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f98:	601a      	str	r2, [r3, #0]
 8005f9a:	e00b      	b.n	8005fb4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fa0:	2b12      	cmp	r3, #18
 8005fa2:	d107      	bne.n	8005fb4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681a      	ldr	r2, [r3, #0]
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005fb2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	9300      	str	r3, [sp, #0]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005fc0:	68f8      	ldr	r0, [r7, #12]
 8005fc2:	f000 fa9b 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d00d      	beq.n	8005fe8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fda:	d103      	bne.n	8005fe4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005fe2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005fe4:	2303      	movs	r3, #3
 8005fe6:	e035      	b.n	8006054 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	691b      	ldr	r3, [r3, #16]
 8005fec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ff0:	d108      	bne.n	8006004 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005ff2:	897b      	ldrh	r3, [r7, #10]
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	461a      	mov	r2, r3
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006000:	611a      	str	r2, [r3, #16]
 8006002:	e01b      	b.n	800603c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006004:	897b      	ldrh	r3, [r7, #10]
 8006006:	11db      	asrs	r3, r3, #7
 8006008:	b2db      	uxtb	r3, r3
 800600a:	f003 0306 	and.w	r3, r3, #6
 800600e:	b2db      	uxtb	r3, r3
 8006010:	f063 030f 	orn	r3, r3, #15
 8006014:	b2da      	uxtb	r2, r3
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	490e      	ldr	r1, [pc, #56]	@ (800605c <I2C_MasterRequestWrite+0xfc>)
 8006022:	68f8      	ldr	r0, [r7, #12]
 8006024:	f000 fae4 	bl	80065f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006028:	4603      	mov	r3, r0
 800602a:	2b00      	cmp	r3, #0
 800602c:	d001      	beq.n	8006032 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800602e:	2301      	movs	r3, #1
 8006030:	e010      	b.n	8006054 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006032:	897b      	ldrh	r3, [r7, #10]
 8006034:	b2da      	uxtb	r2, r3
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	687a      	ldr	r2, [r7, #4]
 8006040:	4907      	ldr	r1, [pc, #28]	@ (8006060 <I2C_MasterRequestWrite+0x100>)
 8006042:	68f8      	ldr	r0, [r7, #12]
 8006044:	f000 fad4 	bl	80065f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006048:	4603      	mov	r3, r0
 800604a:	2b00      	cmp	r3, #0
 800604c:	d001      	beq.n	8006052 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800604e:	2301      	movs	r3, #1
 8006050:	e000      	b.n	8006054 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006052:	2300      	movs	r3, #0
}
 8006054:	4618      	mov	r0, r3
 8006056:	3718      	adds	r7, #24
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}
 800605c:	00010008 	.word	0x00010008
 8006060:	00010002 	.word	0x00010002

08006064 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b088      	sub	sp, #32
 8006068:	af02      	add	r7, sp, #8
 800606a:	60f8      	str	r0, [r7, #12]
 800606c:	607a      	str	r2, [r7, #4]
 800606e:	603b      	str	r3, [r7, #0]
 8006070:	460b      	mov	r3, r1
 8006072:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006078:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	681a      	ldr	r2, [r3, #0]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006088:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	2b08      	cmp	r3, #8
 800608e:	d006      	beq.n	800609e <I2C_MasterRequestRead+0x3a>
 8006090:	697b      	ldr	r3, [r7, #20]
 8006092:	2b01      	cmp	r3, #1
 8006094:	d003      	beq.n	800609e <I2C_MasterRequestRead+0x3a>
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800609c:	d108      	bne.n	80060b0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80060ac:	601a      	str	r2, [r3, #0]
 80060ae:	e00b      	b.n	80060c8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060b4:	2b11      	cmp	r3, #17
 80060b6:	d107      	bne.n	80060c8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80060c6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	9300      	str	r3, [sp, #0]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2200      	movs	r2, #0
 80060d0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80060d4:	68f8      	ldr	r0, [r7, #12]
 80060d6:	f000 fa11 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 80060da:	4603      	mov	r3, r0
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d00d      	beq.n	80060fc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060ee:	d103      	bne.n	80060f8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80060f6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80060f8:	2303      	movs	r3, #3
 80060fa:	e079      	b.n	80061f0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	691b      	ldr	r3, [r3, #16]
 8006100:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006104:	d108      	bne.n	8006118 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006106:	897b      	ldrh	r3, [r7, #10]
 8006108:	b2db      	uxtb	r3, r3
 800610a:	f043 0301 	orr.w	r3, r3, #1
 800610e:	b2da      	uxtb	r2, r3
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	611a      	str	r2, [r3, #16]
 8006116:	e05f      	b.n	80061d8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006118:	897b      	ldrh	r3, [r7, #10]
 800611a:	11db      	asrs	r3, r3, #7
 800611c:	b2db      	uxtb	r3, r3
 800611e:	f003 0306 	and.w	r3, r3, #6
 8006122:	b2db      	uxtb	r3, r3
 8006124:	f063 030f 	orn	r3, r3, #15
 8006128:	b2da      	uxtb	r2, r3
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	687a      	ldr	r2, [r7, #4]
 8006134:	4930      	ldr	r1, [pc, #192]	@ (80061f8 <I2C_MasterRequestRead+0x194>)
 8006136:	68f8      	ldr	r0, [r7, #12]
 8006138:	f000 fa5a 	bl	80065f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800613c:	4603      	mov	r3, r0
 800613e:	2b00      	cmp	r3, #0
 8006140:	d001      	beq.n	8006146 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e054      	b.n	80061f0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006146:	897b      	ldrh	r3, [r7, #10]
 8006148:	b2da      	uxtb	r2, r3
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	4929      	ldr	r1, [pc, #164]	@ (80061fc <I2C_MasterRequestRead+0x198>)
 8006156:	68f8      	ldr	r0, [r7, #12]
 8006158:	f000 fa4a 	bl	80065f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800615c:	4603      	mov	r3, r0
 800615e:	2b00      	cmp	r3, #0
 8006160:	d001      	beq.n	8006166 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006162:	2301      	movs	r3, #1
 8006164:	e044      	b.n	80061f0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006166:	2300      	movs	r3, #0
 8006168:	613b      	str	r3, [r7, #16]
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	695b      	ldr	r3, [r3, #20]
 8006170:	613b      	str	r3, [r7, #16]
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	699b      	ldr	r3, [r3, #24]
 8006178:	613b      	str	r3, [r7, #16]
 800617a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	681a      	ldr	r2, [r3, #0]
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800618a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	9300      	str	r3, [sp, #0]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006198:	68f8      	ldr	r0, [r7, #12]
 800619a:	f000 f9af 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 800619e:	4603      	mov	r3, r0
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d00d      	beq.n	80061c0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061b2:	d103      	bne.n	80061bc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80061ba:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80061bc:	2303      	movs	r3, #3
 80061be:	e017      	b.n	80061f0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80061c0:	897b      	ldrh	r3, [r7, #10]
 80061c2:	11db      	asrs	r3, r3, #7
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	f003 0306 	and.w	r3, r3, #6
 80061ca:	b2db      	uxtb	r3, r3
 80061cc:	f063 030e 	orn	r3, r3, #14
 80061d0:	b2da      	uxtb	r2, r3
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	687a      	ldr	r2, [r7, #4]
 80061dc:	4907      	ldr	r1, [pc, #28]	@ (80061fc <I2C_MasterRequestRead+0x198>)
 80061de:	68f8      	ldr	r0, [r7, #12]
 80061e0:	f000 fa06 	bl	80065f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80061e4:	4603      	mov	r3, r0
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d001      	beq.n	80061ee <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	e000      	b.n	80061f0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80061ee:	2300      	movs	r3, #0
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	3718      	adds	r7, #24
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd80      	pop	{r7, pc}
 80061f8:	00010008 	.word	0x00010008
 80061fc:	00010002 	.word	0x00010002

08006200 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b088      	sub	sp, #32
 8006204:	af02      	add	r7, sp, #8
 8006206:	60f8      	str	r0, [r7, #12]
 8006208:	4608      	mov	r0, r1
 800620a:	4611      	mov	r1, r2
 800620c:	461a      	mov	r2, r3
 800620e:	4603      	mov	r3, r0
 8006210:	817b      	strh	r3, [r7, #10]
 8006212:	460b      	mov	r3, r1
 8006214:	813b      	strh	r3, [r7, #8]
 8006216:	4613      	mov	r3, r2
 8006218:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006228:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800622a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800622c:	9300      	str	r3, [sp, #0]
 800622e:	6a3b      	ldr	r3, [r7, #32]
 8006230:	2200      	movs	r2, #0
 8006232:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006236:	68f8      	ldr	r0, [r7, #12]
 8006238:	f000 f960 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 800623c:	4603      	mov	r3, r0
 800623e:	2b00      	cmp	r3, #0
 8006240:	d00d      	beq.n	800625e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800624c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006250:	d103      	bne.n	800625a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006258:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800625a:	2303      	movs	r3, #3
 800625c:	e05f      	b.n	800631e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800625e:	897b      	ldrh	r3, [r7, #10]
 8006260:	b2db      	uxtb	r3, r3
 8006262:	461a      	mov	r2, r3
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800626c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800626e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006270:	6a3a      	ldr	r2, [r7, #32]
 8006272:	492d      	ldr	r1, [pc, #180]	@ (8006328 <I2C_RequestMemoryWrite+0x128>)
 8006274:	68f8      	ldr	r0, [r7, #12]
 8006276:	f000 f9bb 	bl	80065f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800627a:	4603      	mov	r3, r0
 800627c:	2b00      	cmp	r3, #0
 800627e:	d001      	beq.n	8006284 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006280:	2301      	movs	r3, #1
 8006282:	e04c      	b.n	800631e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006284:	2300      	movs	r3, #0
 8006286:	617b      	str	r3, [r7, #20]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	695b      	ldr	r3, [r3, #20]
 800628e:	617b      	str	r3, [r7, #20]
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	699b      	ldr	r3, [r3, #24]
 8006296:	617b      	str	r3, [r7, #20]
 8006298:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800629a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800629c:	6a39      	ldr	r1, [r7, #32]
 800629e:	68f8      	ldr	r0, [r7, #12]
 80062a0:	f000 fa46 	bl	8006730 <I2C_WaitOnTXEFlagUntilTimeout>
 80062a4:	4603      	mov	r3, r0
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d00d      	beq.n	80062c6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062ae:	2b04      	cmp	r3, #4
 80062b0:	d107      	bne.n	80062c2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062c0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	e02b      	b.n	800631e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80062c6:	88fb      	ldrh	r3, [r7, #6]
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d105      	bne.n	80062d8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80062cc:	893b      	ldrh	r3, [r7, #8]
 80062ce:	b2da      	uxtb	r2, r3
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	611a      	str	r2, [r3, #16]
 80062d6:	e021      	b.n	800631c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80062d8:	893b      	ldrh	r3, [r7, #8]
 80062da:	0a1b      	lsrs	r3, r3, #8
 80062dc:	b29b      	uxth	r3, r3
 80062de:	b2da      	uxtb	r2, r3
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062e8:	6a39      	ldr	r1, [r7, #32]
 80062ea:	68f8      	ldr	r0, [r7, #12]
 80062ec:	f000 fa20 	bl	8006730 <I2C_WaitOnTXEFlagUntilTimeout>
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d00d      	beq.n	8006312 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062fa:	2b04      	cmp	r3, #4
 80062fc:	d107      	bne.n	800630e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	681a      	ldr	r2, [r3, #0]
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800630c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	e005      	b.n	800631e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006312:	893b      	ldrh	r3, [r7, #8]
 8006314:	b2da      	uxtb	r2, r3
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800631c:	2300      	movs	r3, #0
}
 800631e:	4618      	mov	r0, r3
 8006320:	3718      	adds	r7, #24
 8006322:	46bd      	mov	sp, r7
 8006324:	bd80      	pop	{r7, pc}
 8006326:	bf00      	nop
 8006328:	00010002 	.word	0x00010002

0800632c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b088      	sub	sp, #32
 8006330:	af02      	add	r7, sp, #8
 8006332:	60f8      	str	r0, [r7, #12]
 8006334:	4608      	mov	r0, r1
 8006336:	4611      	mov	r1, r2
 8006338:	461a      	mov	r2, r3
 800633a:	4603      	mov	r3, r0
 800633c:	817b      	strh	r3, [r7, #10]
 800633e:	460b      	mov	r3, r1
 8006340:	813b      	strh	r3, [r7, #8]
 8006342:	4613      	mov	r3, r2
 8006344:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006354:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	681a      	ldr	r2, [r3, #0]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006364:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006368:	9300      	str	r3, [sp, #0]
 800636a:	6a3b      	ldr	r3, [r7, #32]
 800636c:	2200      	movs	r2, #0
 800636e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006372:	68f8      	ldr	r0, [r7, #12]
 8006374:	f000 f8c2 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 8006378:	4603      	mov	r3, r0
 800637a:	2b00      	cmp	r3, #0
 800637c:	d00d      	beq.n	800639a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006388:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800638c:	d103      	bne.n	8006396 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006394:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006396:	2303      	movs	r3, #3
 8006398:	e0aa      	b.n	80064f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800639a:	897b      	ldrh	r3, [r7, #10]
 800639c:	b2db      	uxtb	r3, r3
 800639e:	461a      	mov	r2, r3
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80063a8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80063aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ac:	6a3a      	ldr	r2, [r7, #32]
 80063ae:	4952      	ldr	r1, [pc, #328]	@ (80064f8 <I2C_RequestMemoryRead+0x1cc>)
 80063b0:	68f8      	ldr	r0, [r7, #12]
 80063b2:	f000 f91d 	bl	80065f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d001      	beq.n	80063c0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80063bc:	2301      	movs	r3, #1
 80063be:	e097      	b.n	80064f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063c0:	2300      	movs	r3, #0
 80063c2:	617b      	str	r3, [r7, #20]
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	695b      	ldr	r3, [r3, #20]
 80063ca:	617b      	str	r3, [r7, #20]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	699b      	ldr	r3, [r3, #24]
 80063d2:	617b      	str	r3, [r7, #20]
 80063d4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80063d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063d8:	6a39      	ldr	r1, [r7, #32]
 80063da:	68f8      	ldr	r0, [r7, #12]
 80063dc:	f000 f9a8 	bl	8006730 <I2C_WaitOnTXEFlagUntilTimeout>
 80063e0:	4603      	mov	r3, r0
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d00d      	beq.n	8006402 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ea:	2b04      	cmp	r3, #4
 80063ec:	d107      	bne.n	80063fe <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80063fc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80063fe:	2301      	movs	r3, #1
 8006400:	e076      	b.n	80064f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006402:	88fb      	ldrh	r3, [r7, #6]
 8006404:	2b01      	cmp	r3, #1
 8006406:	d105      	bne.n	8006414 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006408:	893b      	ldrh	r3, [r7, #8]
 800640a:	b2da      	uxtb	r2, r3
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	611a      	str	r2, [r3, #16]
 8006412:	e021      	b.n	8006458 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006414:	893b      	ldrh	r3, [r7, #8]
 8006416:	0a1b      	lsrs	r3, r3, #8
 8006418:	b29b      	uxth	r3, r3
 800641a:	b2da      	uxtb	r2, r3
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006422:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006424:	6a39      	ldr	r1, [r7, #32]
 8006426:	68f8      	ldr	r0, [r7, #12]
 8006428:	f000 f982 	bl	8006730 <I2C_WaitOnTXEFlagUntilTimeout>
 800642c:	4603      	mov	r3, r0
 800642e:	2b00      	cmp	r3, #0
 8006430:	d00d      	beq.n	800644e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006436:	2b04      	cmp	r3, #4
 8006438:	d107      	bne.n	800644a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006448:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	e050      	b.n	80064f0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800644e:	893b      	ldrh	r3, [r7, #8]
 8006450:	b2da      	uxtb	r2, r3
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006458:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800645a:	6a39      	ldr	r1, [r7, #32]
 800645c:	68f8      	ldr	r0, [r7, #12]
 800645e:	f000 f967 	bl	8006730 <I2C_WaitOnTXEFlagUntilTimeout>
 8006462:	4603      	mov	r3, r0
 8006464:	2b00      	cmp	r3, #0
 8006466:	d00d      	beq.n	8006484 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800646c:	2b04      	cmp	r3, #4
 800646e:	d107      	bne.n	8006480 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800647e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	e035      	b.n	80064f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006492:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006496:	9300      	str	r3, [sp, #0]
 8006498:	6a3b      	ldr	r3, [r7, #32]
 800649a:	2200      	movs	r2, #0
 800649c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80064a0:	68f8      	ldr	r0, [r7, #12]
 80064a2:	f000 f82b 	bl	80064fc <I2C_WaitOnFlagUntilTimeout>
 80064a6:	4603      	mov	r3, r0
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d00d      	beq.n	80064c8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064ba:	d103      	bne.n	80064c4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80064c2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80064c4:	2303      	movs	r3, #3
 80064c6:	e013      	b.n	80064f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80064c8:	897b      	ldrh	r3, [r7, #10]
 80064ca:	b2db      	uxtb	r3, r3
 80064cc:	f043 0301 	orr.w	r3, r3, #1
 80064d0:	b2da      	uxtb	r2, r3
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80064d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064da:	6a3a      	ldr	r2, [r7, #32]
 80064dc:	4906      	ldr	r1, [pc, #24]	@ (80064f8 <I2C_RequestMemoryRead+0x1cc>)
 80064de:	68f8      	ldr	r0, [r7, #12]
 80064e0:	f000 f886 	bl	80065f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80064e4:	4603      	mov	r3, r0
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d001      	beq.n	80064ee <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80064ea:	2301      	movs	r3, #1
 80064ec:	e000      	b.n	80064f0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80064ee:	2300      	movs	r3, #0
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3718      	adds	r7, #24
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}
 80064f8:	00010002 	.word	0x00010002

080064fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b084      	sub	sp, #16
 8006500:	af00      	add	r7, sp, #0
 8006502:	60f8      	str	r0, [r7, #12]
 8006504:	60b9      	str	r1, [r7, #8]
 8006506:	603b      	str	r3, [r7, #0]
 8006508:	4613      	mov	r3, r2
 800650a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800650c:	e048      	b.n	80065a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006514:	d044      	beq.n	80065a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006516:	f7fd fed1 	bl	80042bc <HAL_GetTick>
 800651a:	4602      	mov	r2, r0
 800651c:	69bb      	ldr	r3, [r7, #24]
 800651e:	1ad3      	subs	r3, r2, r3
 8006520:	683a      	ldr	r2, [r7, #0]
 8006522:	429a      	cmp	r2, r3
 8006524:	d302      	bcc.n	800652c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d139      	bne.n	80065a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	0c1b      	lsrs	r3, r3, #16
 8006530:	b2db      	uxtb	r3, r3
 8006532:	2b01      	cmp	r3, #1
 8006534:	d10d      	bne.n	8006552 <I2C_WaitOnFlagUntilTimeout+0x56>
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	695b      	ldr	r3, [r3, #20]
 800653c:	43da      	mvns	r2, r3
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	4013      	ands	r3, r2
 8006542:	b29b      	uxth	r3, r3
 8006544:	2b00      	cmp	r3, #0
 8006546:	bf0c      	ite	eq
 8006548:	2301      	moveq	r3, #1
 800654a:	2300      	movne	r3, #0
 800654c:	b2db      	uxtb	r3, r3
 800654e:	461a      	mov	r2, r3
 8006550:	e00c      	b.n	800656c <I2C_WaitOnFlagUntilTimeout+0x70>
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	699b      	ldr	r3, [r3, #24]
 8006558:	43da      	mvns	r2, r3
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	4013      	ands	r3, r2
 800655e:	b29b      	uxth	r3, r3
 8006560:	2b00      	cmp	r3, #0
 8006562:	bf0c      	ite	eq
 8006564:	2301      	moveq	r3, #1
 8006566:	2300      	movne	r3, #0
 8006568:	b2db      	uxtb	r3, r3
 800656a:	461a      	mov	r2, r3
 800656c:	79fb      	ldrb	r3, [r7, #7]
 800656e:	429a      	cmp	r2, r3
 8006570:	d116      	bne.n	80065a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2200      	movs	r2, #0
 8006576:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	2220      	movs	r2, #32
 800657c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2200      	movs	r2, #0
 8006584:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800658c:	f043 0220 	orr.w	r2, r3, #32
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	2200      	movs	r2, #0
 8006598:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	e023      	b.n	80065e8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	0c1b      	lsrs	r3, r3, #16
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d10d      	bne.n	80065c6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	695b      	ldr	r3, [r3, #20]
 80065b0:	43da      	mvns	r2, r3
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	4013      	ands	r3, r2
 80065b6:	b29b      	uxth	r3, r3
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	bf0c      	ite	eq
 80065bc:	2301      	moveq	r3, #1
 80065be:	2300      	movne	r3, #0
 80065c0:	b2db      	uxtb	r3, r3
 80065c2:	461a      	mov	r2, r3
 80065c4:	e00c      	b.n	80065e0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	699b      	ldr	r3, [r3, #24]
 80065cc:	43da      	mvns	r2, r3
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	4013      	ands	r3, r2
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	bf0c      	ite	eq
 80065d8:	2301      	moveq	r3, #1
 80065da:	2300      	movne	r3, #0
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	461a      	mov	r2, r3
 80065e0:	79fb      	ldrb	r3, [r7, #7]
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d093      	beq.n	800650e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80065e6:	2300      	movs	r3, #0
}
 80065e8:	4618      	mov	r0, r3
 80065ea:	3710      	adds	r7, #16
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}

080065f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b084      	sub	sp, #16
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	60f8      	str	r0, [r7, #12]
 80065f8:	60b9      	str	r1, [r7, #8]
 80065fa:	607a      	str	r2, [r7, #4]
 80065fc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80065fe:	e071      	b.n	80066e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	695b      	ldr	r3, [r3, #20]
 8006606:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800660a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800660e:	d123      	bne.n	8006658 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800661e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006628:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2200      	movs	r2, #0
 800662e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2220      	movs	r2, #32
 8006634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2200      	movs	r2, #0
 800663c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006644:	f043 0204 	orr.w	r2, r3, #4
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2200      	movs	r2, #0
 8006650:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	e067      	b.n	8006728 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800665e:	d041      	beq.n	80066e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006660:	f7fd fe2c 	bl	80042bc <HAL_GetTick>
 8006664:	4602      	mov	r2, r0
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	1ad3      	subs	r3, r2, r3
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	429a      	cmp	r2, r3
 800666e:	d302      	bcc.n	8006676 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d136      	bne.n	80066e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	0c1b      	lsrs	r3, r3, #16
 800667a:	b2db      	uxtb	r3, r3
 800667c:	2b01      	cmp	r3, #1
 800667e:	d10c      	bne.n	800669a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	695b      	ldr	r3, [r3, #20]
 8006686:	43da      	mvns	r2, r3
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	4013      	ands	r3, r2
 800668c:	b29b      	uxth	r3, r3
 800668e:	2b00      	cmp	r3, #0
 8006690:	bf14      	ite	ne
 8006692:	2301      	movne	r3, #1
 8006694:	2300      	moveq	r3, #0
 8006696:	b2db      	uxtb	r3, r3
 8006698:	e00b      	b.n	80066b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	699b      	ldr	r3, [r3, #24]
 80066a0:	43da      	mvns	r2, r3
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	4013      	ands	r3, r2
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	bf14      	ite	ne
 80066ac:	2301      	movne	r3, #1
 80066ae:	2300      	moveq	r3, #0
 80066b0:	b2db      	uxtb	r3, r3
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d016      	beq.n	80066e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2200      	movs	r2, #0
 80066ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	2220      	movs	r2, #32
 80066c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	2200      	movs	r2, #0
 80066c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d0:	f043 0220 	orr.w	r2, r3, #32
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2200      	movs	r2, #0
 80066dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	e021      	b.n	8006728 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	0c1b      	lsrs	r3, r3, #16
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	d10c      	bne.n	8006708 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	695b      	ldr	r3, [r3, #20]
 80066f4:	43da      	mvns	r2, r3
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	4013      	ands	r3, r2
 80066fa:	b29b      	uxth	r3, r3
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	bf14      	ite	ne
 8006700:	2301      	movne	r3, #1
 8006702:	2300      	moveq	r3, #0
 8006704:	b2db      	uxtb	r3, r3
 8006706:	e00b      	b.n	8006720 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	699b      	ldr	r3, [r3, #24]
 800670e:	43da      	mvns	r2, r3
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	4013      	ands	r3, r2
 8006714:	b29b      	uxth	r3, r3
 8006716:	2b00      	cmp	r3, #0
 8006718:	bf14      	ite	ne
 800671a:	2301      	movne	r3, #1
 800671c:	2300      	moveq	r3, #0
 800671e:	b2db      	uxtb	r3, r3
 8006720:	2b00      	cmp	r3, #0
 8006722:	f47f af6d 	bne.w	8006600 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006726:	2300      	movs	r3, #0
}
 8006728:	4618      	mov	r0, r3
 800672a:	3710      	adds	r7, #16
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}

08006730 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b084      	sub	sp, #16
 8006734:	af00      	add	r7, sp, #0
 8006736:	60f8      	str	r0, [r7, #12]
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800673c:	e034      	b.n	80067a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800673e:	68f8      	ldr	r0, [r7, #12]
 8006740:	f000 f8e3 	bl	800690a <I2C_IsAcknowledgeFailed>
 8006744:	4603      	mov	r3, r0
 8006746:	2b00      	cmp	r3, #0
 8006748:	d001      	beq.n	800674e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800674a:	2301      	movs	r3, #1
 800674c:	e034      	b.n	80067b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006754:	d028      	beq.n	80067a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006756:	f7fd fdb1 	bl	80042bc <HAL_GetTick>
 800675a:	4602      	mov	r2, r0
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	68ba      	ldr	r2, [r7, #8]
 8006762:	429a      	cmp	r2, r3
 8006764:	d302      	bcc.n	800676c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d11d      	bne.n	80067a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	695b      	ldr	r3, [r3, #20]
 8006772:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006776:	2b80      	cmp	r3, #128	@ 0x80
 8006778:	d016      	beq.n	80067a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	2200      	movs	r2, #0
 800677e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2220      	movs	r2, #32
 8006784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2200      	movs	r2, #0
 800678c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006794:	f043 0220 	orr.w	r2, r3, #32
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2200      	movs	r2, #0
 80067a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80067a4:	2301      	movs	r3, #1
 80067a6:	e007      	b.n	80067b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	695b      	ldr	r3, [r3, #20]
 80067ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067b2:	2b80      	cmp	r3, #128	@ 0x80
 80067b4:	d1c3      	bne.n	800673e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80067b6:	2300      	movs	r3, #0
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	3710      	adds	r7, #16
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}

080067c0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b084      	sub	sp, #16
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	60f8      	str	r0, [r7, #12]
 80067c8:	60b9      	str	r1, [r7, #8]
 80067ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80067cc:	e034      	b.n	8006838 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80067ce:	68f8      	ldr	r0, [r7, #12]
 80067d0:	f000 f89b 	bl	800690a <I2C_IsAcknowledgeFailed>
 80067d4:	4603      	mov	r3, r0
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d001      	beq.n	80067de <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	e034      	b.n	8006848 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067e4:	d028      	beq.n	8006838 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067e6:	f7fd fd69 	bl	80042bc <HAL_GetTick>
 80067ea:	4602      	mov	r2, r0
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	1ad3      	subs	r3, r2, r3
 80067f0:	68ba      	ldr	r2, [r7, #8]
 80067f2:	429a      	cmp	r2, r3
 80067f4:	d302      	bcc.n	80067fc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d11d      	bne.n	8006838 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	695b      	ldr	r3, [r3, #20]
 8006802:	f003 0304 	and.w	r3, r3, #4
 8006806:	2b04      	cmp	r3, #4
 8006808:	d016      	beq.n	8006838 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	2200      	movs	r2, #0
 800680e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	2220      	movs	r2, #32
 8006814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	2200      	movs	r2, #0
 800681c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006824:	f043 0220 	orr.w	r2, r3, #32
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2200      	movs	r2, #0
 8006830:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006834:	2301      	movs	r3, #1
 8006836:	e007      	b.n	8006848 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	695b      	ldr	r3, [r3, #20]
 800683e:	f003 0304 	and.w	r3, r3, #4
 8006842:	2b04      	cmp	r3, #4
 8006844:	d1c3      	bne.n	80067ce <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006846:	2300      	movs	r3, #0
}
 8006848:	4618      	mov	r0, r3
 800684a:	3710      	adds	r7, #16
 800684c:	46bd      	mov	sp, r7
 800684e:	bd80      	pop	{r7, pc}

08006850 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b084      	sub	sp, #16
 8006854:	af00      	add	r7, sp, #0
 8006856:	60f8      	str	r0, [r7, #12]
 8006858:	60b9      	str	r1, [r7, #8]
 800685a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800685c:	e049      	b.n	80068f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	695b      	ldr	r3, [r3, #20]
 8006864:	f003 0310 	and.w	r3, r3, #16
 8006868:	2b10      	cmp	r3, #16
 800686a:	d119      	bne.n	80068a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f06f 0210 	mvn.w	r2, #16
 8006874:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2200      	movs	r2, #0
 800687a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2220      	movs	r2, #32
 8006880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2200      	movs	r2, #0
 8006888:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	2200      	movs	r2, #0
 8006898:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800689c:	2301      	movs	r3, #1
 800689e:	e030      	b.n	8006902 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068a0:	f7fd fd0c 	bl	80042bc <HAL_GetTick>
 80068a4:	4602      	mov	r2, r0
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	1ad3      	subs	r3, r2, r3
 80068aa:	68ba      	ldr	r2, [r7, #8]
 80068ac:	429a      	cmp	r2, r3
 80068ae:	d302      	bcc.n	80068b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d11d      	bne.n	80068f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	695b      	ldr	r3, [r3, #20]
 80068bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068c0:	2b40      	cmp	r3, #64	@ 0x40
 80068c2:	d016      	beq.n	80068f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2200      	movs	r2, #0
 80068c8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	2220      	movs	r2, #32
 80068ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2200      	movs	r2, #0
 80068d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068de:	f043 0220 	orr.w	r2, r3, #32
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2200      	movs	r2, #0
 80068ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e007      	b.n	8006902 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	695b      	ldr	r3, [r3, #20]
 80068f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068fc:	2b40      	cmp	r3, #64	@ 0x40
 80068fe:	d1ae      	bne.n	800685e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006900:	2300      	movs	r3, #0
}
 8006902:	4618      	mov	r0, r3
 8006904:	3710      	adds	r7, #16
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}

0800690a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800690a:	b480      	push	{r7}
 800690c:	b083      	sub	sp, #12
 800690e:	af00      	add	r7, sp, #0
 8006910:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	695b      	ldr	r3, [r3, #20]
 8006918:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800691c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006920:	d11b      	bne.n	800695a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800692a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2200      	movs	r2, #0
 8006930:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2220      	movs	r2, #32
 8006936:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2200      	movs	r2, #0
 800693e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006946:	f043 0204 	orr.w	r2, r3, #4
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2200      	movs	r2, #0
 8006952:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006956:	2301      	movs	r3, #1
 8006958:	e000      	b.n	800695c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800695a:	2300      	movs	r3, #0
}
 800695c:	4618      	mov	r0, r3
 800695e:	370c      	adds	r7, #12
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr

08006968 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b086      	sub	sp, #24
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d101      	bne.n	800697a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006976:	2301      	movs	r3, #1
 8006978:	e267      	b.n	8006e4a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f003 0301 	and.w	r3, r3, #1
 8006982:	2b00      	cmp	r3, #0
 8006984:	d075      	beq.n	8006a72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006986:	4b88      	ldr	r3, [pc, #544]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	f003 030c 	and.w	r3, r3, #12
 800698e:	2b04      	cmp	r3, #4
 8006990:	d00c      	beq.n	80069ac <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006992:	4b85      	ldr	r3, [pc, #532]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800699a:	2b08      	cmp	r3, #8
 800699c:	d112      	bne.n	80069c4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800699e:	4b82      	ldr	r3, [pc, #520]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80069a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80069aa:	d10b      	bne.n	80069c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069ac:	4b7e      	ldr	r3, [pc, #504]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d05b      	beq.n	8006a70 <HAL_RCC_OscConfig+0x108>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d157      	bne.n	8006a70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80069c0:	2301      	movs	r3, #1
 80069c2:	e242      	b.n	8006e4a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	685b      	ldr	r3, [r3, #4]
 80069c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069cc:	d106      	bne.n	80069dc <HAL_RCC_OscConfig+0x74>
 80069ce:	4b76      	ldr	r3, [pc, #472]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a75      	ldr	r2, [pc, #468]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 80069d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069d8:	6013      	str	r3, [r2, #0]
 80069da:	e01d      	b.n	8006a18 <HAL_RCC_OscConfig+0xb0>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80069e4:	d10c      	bne.n	8006a00 <HAL_RCC_OscConfig+0x98>
 80069e6:	4b70      	ldr	r3, [pc, #448]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a6f      	ldr	r2, [pc, #444]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 80069ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80069f0:	6013      	str	r3, [r2, #0]
 80069f2:	4b6d      	ldr	r3, [pc, #436]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a6c      	ldr	r2, [pc, #432]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 80069f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069fc:	6013      	str	r3, [r2, #0]
 80069fe:	e00b      	b.n	8006a18 <HAL_RCC_OscConfig+0xb0>
 8006a00:	4b69      	ldr	r3, [pc, #420]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a68      	ldr	r2, [pc, #416]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 8006a06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a0a:	6013      	str	r3, [r2, #0]
 8006a0c:	4b66      	ldr	r3, [pc, #408]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a65      	ldr	r2, [pc, #404]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 8006a12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006a16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d013      	beq.n	8006a48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a20:	f7fd fc4c 	bl	80042bc <HAL_GetTick>
 8006a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a26:	e008      	b.n	8006a3a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a28:	f7fd fc48 	bl	80042bc <HAL_GetTick>
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	693b      	ldr	r3, [r7, #16]
 8006a30:	1ad3      	subs	r3, r2, r3
 8006a32:	2b64      	cmp	r3, #100	@ 0x64
 8006a34:	d901      	bls.n	8006a3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006a36:	2303      	movs	r3, #3
 8006a38:	e207      	b.n	8006e4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a3a:	4b5b      	ldr	r3, [pc, #364]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d0f0      	beq.n	8006a28 <HAL_RCC_OscConfig+0xc0>
 8006a46:	e014      	b.n	8006a72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a48:	f7fd fc38 	bl	80042bc <HAL_GetTick>
 8006a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006a4e:	e008      	b.n	8006a62 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a50:	f7fd fc34 	bl	80042bc <HAL_GetTick>
 8006a54:	4602      	mov	r2, r0
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	1ad3      	subs	r3, r2, r3
 8006a5a:	2b64      	cmp	r3, #100	@ 0x64
 8006a5c:	d901      	bls.n	8006a62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006a5e:	2303      	movs	r3, #3
 8006a60:	e1f3      	b.n	8006e4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006a62:	4b51      	ldr	r3, [pc, #324]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d1f0      	bne.n	8006a50 <HAL_RCC_OscConfig+0xe8>
 8006a6e:	e000      	b.n	8006a72 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f003 0302 	and.w	r3, r3, #2
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d063      	beq.n	8006b46 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006a7e:	4b4a      	ldr	r3, [pc, #296]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 8006a80:	689b      	ldr	r3, [r3, #8]
 8006a82:	f003 030c 	and.w	r3, r3, #12
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d00b      	beq.n	8006aa2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006a8a:	4b47      	ldr	r3, [pc, #284]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 8006a8c:	689b      	ldr	r3, [r3, #8]
 8006a8e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006a92:	2b08      	cmp	r3, #8
 8006a94:	d11c      	bne.n	8006ad0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006a96:	4b44      	ldr	r3, [pc, #272]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d116      	bne.n	8006ad0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006aa2:	4b41      	ldr	r3, [pc, #260]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f003 0302 	and.w	r3, r3, #2
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d005      	beq.n	8006aba <HAL_RCC_OscConfig+0x152>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	68db      	ldr	r3, [r3, #12]
 8006ab2:	2b01      	cmp	r3, #1
 8006ab4:	d001      	beq.n	8006aba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	e1c7      	b.n	8006e4a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006aba:	4b3b      	ldr	r3, [pc, #236]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	691b      	ldr	r3, [r3, #16]
 8006ac6:	00db      	lsls	r3, r3, #3
 8006ac8:	4937      	ldr	r1, [pc, #220]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 8006aca:	4313      	orrs	r3, r2
 8006acc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ace:	e03a      	b.n	8006b46 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	68db      	ldr	r3, [r3, #12]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d020      	beq.n	8006b1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ad8:	4b34      	ldr	r3, [pc, #208]	@ (8006bac <HAL_RCC_OscConfig+0x244>)
 8006ada:	2201      	movs	r2, #1
 8006adc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ade:	f7fd fbed 	bl	80042bc <HAL_GetTick>
 8006ae2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ae4:	e008      	b.n	8006af8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ae6:	f7fd fbe9 	bl	80042bc <HAL_GetTick>
 8006aea:	4602      	mov	r2, r0
 8006aec:	693b      	ldr	r3, [r7, #16]
 8006aee:	1ad3      	subs	r3, r2, r3
 8006af0:	2b02      	cmp	r3, #2
 8006af2:	d901      	bls.n	8006af8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006af4:	2303      	movs	r3, #3
 8006af6:	e1a8      	b.n	8006e4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006af8:	4b2b      	ldr	r3, [pc, #172]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f003 0302 	and.w	r3, r3, #2
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d0f0      	beq.n	8006ae6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b04:	4b28      	ldr	r3, [pc, #160]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	691b      	ldr	r3, [r3, #16]
 8006b10:	00db      	lsls	r3, r3, #3
 8006b12:	4925      	ldr	r1, [pc, #148]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 8006b14:	4313      	orrs	r3, r2
 8006b16:	600b      	str	r3, [r1, #0]
 8006b18:	e015      	b.n	8006b46 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b1a:	4b24      	ldr	r3, [pc, #144]	@ (8006bac <HAL_RCC_OscConfig+0x244>)
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b20:	f7fd fbcc 	bl	80042bc <HAL_GetTick>
 8006b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b26:	e008      	b.n	8006b3a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b28:	f7fd fbc8 	bl	80042bc <HAL_GetTick>
 8006b2c:	4602      	mov	r2, r0
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	1ad3      	subs	r3, r2, r3
 8006b32:	2b02      	cmp	r3, #2
 8006b34:	d901      	bls.n	8006b3a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006b36:	2303      	movs	r3, #3
 8006b38:	e187      	b.n	8006e4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b3a:	4b1b      	ldr	r3, [pc, #108]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f003 0302 	and.w	r3, r3, #2
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d1f0      	bne.n	8006b28 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f003 0308 	and.w	r3, r3, #8
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d036      	beq.n	8006bc0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	695b      	ldr	r3, [r3, #20]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d016      	beq.n	8006b88 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b5a:	4b15      	ldr	r3, [pc, #84]	@ (8006bb0 <HAL_RCC_OscConfig+0x248>)
 8006b5c:	2201      	movs	r2, #1
 8006b5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b60:	f7fd fbac 	bl	80042bc <HAL_GetTick>
 8006b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b66:	e008      	b.n	8006b7a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b68:	f7fd fba8 	bl	80042bc <HAL_GetTick>
 8006b6c:	4602      	mov	r2, r0
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	1ad3      	subs	r3, r2, r3
 8006b72:	2b02      	cmp	r3, #2
 8006b74:	d901      	bls.n	8006b7a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006b76:	2303      	movs	r3, #3
 8006b78:	e167      	b.n	8006e4a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b7a:	4b0b      	ldr	r3, [pc, #44]	@ (8006ba8 <HAL_RCC_OscConfig+0x240>)
 8006b7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b7e:	f003 0302 	and.w	r3, r3, #2
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d0f0      	beq.n	8006b68 <HAL_RCC_OscConfig+0x200>
 8006b86:	e01b      	b.n	8006bc0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b88:	4b09      	ldr	r3, [pc, #36]	@ (8006bb0 <HAL_RCC_OscConfig+0x248>)
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b8e:	f7fd fb95 	bl	80042bc <HAL_GetTick>
 8006b92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006b94:	e00e      	b.n	8006bb4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b96:	f7fd fb91 	bl	80042bc <HAL_GetTick>
 8006b9a:	4602      	mov	r2, r0
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	1ad3      	subs	r3, r2, r3
 8006ba0:	2b02      	cmp	r3, #2
 8006ba2:	d907      	bls.n	8006bb4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006ba4:	2303      	movs	r3, #3
 8006ba6:	e150      	b.n	8006e4a <HAL_RCC_OscConfig+0x4e2>
 8006ba8:	40023800 	.word	0x40023800
 8006bac:	42470000 	.word	0x42470000
 8006bb0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006bb4:	4b88      	ldr	r3, [pc, #544]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006bb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006bb8:	f003 0302 	and.w	r3, r3, #2
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d1ea      	bne.n	8006b96 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f003 0304 	and.w	r3, r3, #4
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	f000 8097 	beq.w	8006cfc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006bd2:	4b81      	ldr	r3, [pc, #516]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d10f      	bne.n	8006bfe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006bde:	2300      	movs	r3, #0
 8006be0:	60bb      	str	r3, [r7, #8]
 8006be2:	4b7d      	ldr	r3, [pc, #500]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006be6:	4a7c      	ldr	r2, [pc, #496]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006be8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006bec:	6413      	str	r3, [r2, #64]	@ 0x40
 8006bee:	4b7a      	ldr	r3, [pc, #488]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006bf6:	60bb      	str	r3, [r7, #8]
 8006bf8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006bfe:	4b77      	ldr	r3, [pc, #476]	@ (8006ddc <HAL_RCC_OscConfig+0x474>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d118      	bne.n	8006c3c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006c0a:	4b74      	ldr	r3, [pc, #464]	@ (8006ddc <HAL_RCC_OscConfig+0x474>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4a73      	ldr	r2, [pc, #460]	@ (8006ddc <HAL_RCC_OscConfig+0x474>)
 8006c10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c16:	f7fd fb51 	bl	80042bc <HAL_GetTick>
 8006c1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c1c:	e008      	b.n	8006c30 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c1e:	f7fd fb4d 	bl	80042bc <HAL_GetTick>
 8006c22:	4602      	mov	r2, r0
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	1ad3      	subs	r3, r2, r3
 8006c28:	2b02      	cmp	r3, #2
 8006c2a:	d901      	bls.n	8006c30 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006c2c:	2303      	movs	r3, #3
 8006c2e:	e10c      	b.n	8006e4a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c30:	4b6a      	ldr	r3, [pc, #424]	@ (8006ddc <HAL_RCC_OscConfig+0x474>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d0f0      	beq.n	8006c1e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	689b      	ldr	r3, [r3, #8]
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d106      	bne.n	8006c52 <HAL_RCC_OscConfig+0x2ea>
 8006c44:	4b64      	ldr	r3, [pc, #400]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006c46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c48:	4a63      	ldr	r2, [pc, #396]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006c4a:	f043 0301 	orr.w	r3, r3, #1
 8006c4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006c50:	e01c      	b.n	8006c8c <HAL_RCC_OscConfig+0x324>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	689b      	ldr	r3, [r3, #8]
 8006c56:	2b05      	cmp	r3, #5
 8006c58:	d10c      	bne.n	8006c74 <HAL_RCC_OscConfig+0x30c>
 8006c5a:	4b5f      	ldr	r3, [pc, #380]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006c5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c5e:	4a5e      	ldr	r2, [pc, #376]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006c60:	f043 0304 	orr.w	r3, r3, #4
 8006c64:	6713      	str	r3, [r2, #112]	@ 0x70
 8006c66:	4b5c      	ldr	r3, [pc, #368]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006c68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c6a:	4a5b      	ldr	r2, [pc, #364]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006c6c:	f043 0301 	orr.w	r3, r3, #1
 8006c70:	6713      	str	r3, [r2, #112]	@ 0x70
 8006c72:	e00b      	b.n	8006c8c <HAL_RCC_OscConfig+0x324>
 8006c74:	4b58      	ldr	r3, [pc, #352]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006c76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c78:	4a57      	ldr	r2, [pc, #348]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006c7a:	f023 0301 	bic.w	r3, r3, #1
 8006c7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006c80:	4b55      	ldr	r3, [pc, #340]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006c82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c84:	4a54      	ldr	r2, [pc, #336]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006c86:	f023 0304 	bic.w	r3, r3, #4
 8006c8a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d015      	beq.n	8006cc0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c94:	f7fd fb12 	bl	80042bc <HAL_GetTick>
 8006c98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c9a:	e00a      	b.n	8006cb2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c9c:	f7fd fb0e 	bl	80042bc <HAL_GetTick>
 8006ca0:	4602      	mov	r2, r0
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	1ad3      	subs	r3, r2, r3
 8006ca6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d901      	bls.n	8006cb2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006cae:	2303      	movs	r3, #3
 8006cb0:	e0cb      	b.n	8006e4a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006cb2:	4b49      	ldr	r3, [pc, #292]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006cb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cb6:	f003 0302 	and.w	r3, r3, #2
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d0ee      	beq.n	8006c9c <HAL_RCC_OscConfig+0x334>
 8006cbe:	e014      	b.n	8006cea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006cc0:	f7fd fafc 	bl	80042bc <HAL_GetTick>
 8006cc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006cc6:	e00a      	b.n	8006cde <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cc8:	f7fd faf8 	bl	80042bc <HAL_GetTick>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	693b      	ldr	r3, [r7, #16]
 8006cd0:	1ad3      	subs	r3, r2, r3
 8006cd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d901      	bls.n	8006cde <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006cda:	2303      	movs	r3, #3
 8006cdc:	e0b5      	b.n	8006e4a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006cde:	4b3e      	ldr	r3, [pc, #248]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006ce0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ce2:	f003 0302 	and.w	r3, r3, #2
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d1ee      	bne.n	8006cc8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006cea:	7dfb      	ldrb	r3, [r7, #23]
 8006cec:	2b01      	cmp	r3, #1
 8006cee:	d105      	bne.n	8006cfc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006cf0:	4b39      	ldr	r3, [pc, #228]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cf4:	4a38      	ldr	r2, [pc, #224]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006cf6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006cfa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	699b      	ldr	r3, [r3, #24]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	f000 80a1 	beq.w	8006e48 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006d06:	4b34      	ldr	r3, [pc, #208]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006d08:	689b      	ldr	r3, [r3, #8]
 8006d0a:	f003 030c 	and.w	r3, r3, #12
 8006d0e:	2b08      	cmp	r3, #8
 8006d10:	d05c      	beq.n	8006dcc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	699b      	ldr	r3, [r3, #24]
 8006d16:	2b02      	cmp	r3, #2
 8006d18:	d141      	bne.n	8006d9e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d1a:	4b31      	ldr	r3, [pc, #196]	@ (8006de0 <HAL_RCC_OscConfig+0x478>)
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d20:	f7fd facc 	bl	80042bc <HAL_GetTick>
 8006d24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d26:	e008      	b.n	8006d3a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d28:	f7fd fac8 	bl	80042bc <HAL_GetTick>
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	693b      	ldr	r3, [r7, #16]
 8006d30:	1ad3      	subs	r3, r2, r3
 8006d32:	2b02      	cmp	r3, #2
 8006d34:	d901      	bls.n	8006d3a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006d36:	2303      	movs	r3, #3
 8006d38:	e087      	b.n	8006e4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d3a:	4b27      	ldr	r3, [pc, #156]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d1f0      	bne.n	8006d28 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	69da      	ldr	r2, [r3, #28]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6a1b      	ldr	r3, [r3, #32]
 8006d4e:	431a      	orrs	r2, r3
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d54:	019b      	lsls	r3, r3, #6
 8006d56:	431a      	orrs	r2, r3
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d5c:	085b      	lsrs	r3, r3, #1
 8006d5e:	3b01      	subs	r3, #1
 8006d60:	041b      	lsls	r3, r3, #16
 8006d62:	431a      	orrs	r2, r3
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d68:	061b      	lsls	r3, r3, #24
 8006d6a:	491b      	ldr	r1, [pc, #108]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006d6c:	4313      	orrs	r3, r2
 8006d6e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006d70:	4b1b      	ldr	r3, [pc, #108]	@ (8006de0 <HAL_RCC_OscConfig+0x478>)
 8006d72:	2201      	movs	r2, #1
 8006d74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d76:	f7fd faa1 	bl	80042bc <HAL_GetTick>
 8006d7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d7c:	e008      	b.n	8006d90 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d7e:	f7fd fa9d 	bl	80042bc <HAL_GetTick>
 8006d82:	4602      	mov	r2, r0
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	1ad3      	subs	r3, r2, r3
 8006d88:	2b02      	cmp	r3, #2
 8006d8a:	d901      	bls.n	8006d90 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006d8c:	2303      	movs	r3, #3
 8006d8e:	e05c      	b.n	8006e4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d90:	4b11      	ldr	r3, [pc, #68]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d0f0      	beq.n	8006d7e <HAL_RCC_OscConfig+0x416>
 8006d9c:	e054      	b.n	8006e48 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d9e:	4b10      	ldr	r3, [pc, #64]	@ (8006de0 <HAL_RCC_OscConfig+0x478>)
 8006da0:	2200      	movs	r2, #0
 8006da2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006da4:	f7fd fa8a 	bl	80042bc <HAL_GetTick>
 8006da8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006daa:	e008      	b.n	8006dbe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006dac:	f7fd fa86 	bl	80042bc <HAL_GetTick>
 8006db0:	4602      	mov	r2, r0
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	1ad3      	subs	r3, r2, r3
 8006db6:	2b02      	cmp	r3, #2
 8006db8:	d901      	bls.n	8006dbe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006dba:	2303      	movs	r3, #3
 8006dbc:	e045      	b.n	8006e4a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006dbe:	4b06      	ldr	r3, [pc, #24]	@ (8006dd8 <HAL_RCC_OscConfig+0x470>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d1f0      	bne.n	8006dac <HAL_RCC_OscConfig+0x444>
 8006dca:	e03d      	b.n	8006e48 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	699b      	ldr	r3, [r3, #24]
 8006dd0:	2b01      	cmp	r3, #1
 8006dd2:	d107      	bne.n	8006de4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	e038      	b.n	8006e4a <HAL_RCC_OscConfig+0x4e2>
 8006dd8:	40023800 	.word	0x40023800
 8006ddc:	40007000 	.word	0x40007000
 8006de0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006de4:	4b1b      	ldr	r3, [pc, #108]	@ (8006e54 <HAL_RCC_OscConfig+0x4ec>)
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	699b      	ldr	r3, [r3, #24]
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d028      	beq.n	8006e44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006dfc:	429a      	cmp	r2, r3
 8006dfe:	d121      	bne.n	8006e44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e0a:	429a      	cmp	r2, r3
 8006e0c:	d11a      	bne.n	8006e44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006e0e:	68fa      	ldr	r2, [r7, #12]
 8006e10:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006e14:	4013      	ands	r3, r2
 8006e16:	687a      	ldr	r2, [r7, #4]
 8006e18:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006e1a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d111      	bne.n	8006e44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e2a:	085b      	lsrs	r3, r3, #1
 8006e2c:	3b01      	subs	r3, #1
 8006e2e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006e30:	429a      	cmp	r2, r3
 8006e32:	d107      	bne.n	8006e44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e3e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006e40:	429a      	cmp	r2, r3
 8006e42:	d001      	beq.n	8006e48 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006e44:	2301      	movs	r3, #1
 8006e46:	e000      	b.n	8006e4a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006e48:	2300      	movs	r3, #0
}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	3718      	adds	r7, #24
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}
 8006e52:	bf00      	nop
 8006e54:	40023800 	.word	0x40023800

08006e58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b084      	sub	sp, #16
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
 8006e60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d101      	bne.n	8006e6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006e68:	2301      	movs	r3, #1
 8006e6a:	e0cc      	b.n	8007006 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006e6c:	4b68      	ldr	r3, [pc, #416]	@ (8007010 <HAL_RCC_ClockConfig+0x1b8>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f003 0307 	and.w	r3, r3, #7
 8006e74:	683a      	ldr	r2, [r7, #0]
 8006e76:	429a      	cmp	r2, r3
 8006e78:	d90c      	bls.n	8006e94 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e7a:	4b65      	ldr	r3, [pc, #404]	@ (8007010 <HAL_RCC_ClockConfig+0x1b8>)
 8006e7c:	683a      	ldr	r2, [r7, #0]
 8006e7e:	b2d2      	uxtb	r2, r2
 8006e80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e82:	4b63      	ldr	r3, [pc, #396]	@ (8007010 <HAL_RCC_ClockConfig+0x1b8>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f003 0307 	and.w	r3, r3, #7
 8006e8a:	683a      	ldr	r2, [r7, #0]
 8006e8c:	429a      	cmp	r2, r3
 8006e8e:	d001      	beq.n	8006e94 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006e90:	2301      	movs	r3, #1
 8006e92:	e0b8      	b.n	8007006 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f003 0302 	and.w	r3, r3, #2
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d020      	beq.n	8006ee2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f003 0304 	and.w	r3, r3, #4
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d005      	beq.n	8006eb8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006eac:	4b59      	ldr	r3, [pc, #356]	@ (8007014 <HAL_RCC_ClockConfig+0x1bc>)
 8006eae:	689b      	ldr	r3, [r3, #8]
 8006eb0:	4a58      	ldr	r2, [pc, #352]	@ (8007014 <HAL_RCC_ClockConfig+0x1bc>)
 8006eb2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006eb6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f003 0308 	and.w	r3, r3, #8
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d005      	beq.n	8006ed0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006ec4:	4b53      	ldr	r3, [pc, #332]	@ (8007014 <HAL_RCC_ClockConfig+0x1bc>)
 8006ec6:	689b      	ldr	r3, [r3, #8]
 8006ec8:	4a52      	ldr	r2, [pc, #328]	@ (8007014 <HAL_RCC_ClockConfig+0x1bc>)
 8006eca:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006ece:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ed0:	4b50      	ldr	r3, [pc, #320]	@ (8007014 <HAL_RCC_ClockConfig+0x1bc>)
 8006ed2:	689b      	ldr	r3, [r3, #8]
 8006ed4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	689b      	ldr	r3, [r3, #8]
 8006edc:	494d      	ldr	r1, [pc, #308]	@ (8007014 <HAL_RCC_ClockConfig+0x1bc>)
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f003 0301 	and.w	r3, r3, #1
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d044      	beq.n	8006f78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	685b      	ldr	r3, [r3, #4]
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d107      	bne.n	8006f06 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ef6:	4b47      	ldr	r3, [pc, #284]	@ (8007014 <HAL_RCC_ClockConfig+0x1bc>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d119      	bne.n	8006f36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f02:	2301      	movs	r3, #1
 8006f04:	e07f      	b.n	8007006 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	2b02      	cmp	r3, #2
 8006f0c:	d003      	beq.n	8006f16 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006f12:	2b03      	cmp	r3, #3
 8006f14:	d107      	bne.n	8006f26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f16:	4b3f      	ldr	r3, [pc, #252]	@ (8007014 <HAL_RCC_ClockConfig+0x1bc>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d109      	bne.n	8006f36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	e06f      	b.n	8007006 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f26:	4b3b      	ldr	r3, [pc, #236]	@ (8007014 <HAL_RCC_ClockConfig+0x1bc>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f003 0302 	and.w	r3, r3, #2
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d101      	bne.n	8006f36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f32:	2301      	movs	r3, #1
 8006f34:	e067      	b.n	8007006 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006f36:	4b37      	ldr	r3, [pc, #220]	@ (8007014 <HAL_RCC_ClockConfig+0x1bc>)
 8006f38:	689b      	ldr	r3, [r3, #8]
 8006f3a:	f023 0203 	bic.w	r2, r3, #3
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	685b      	ldr	r3, [r3, #4]
 8006f42:	4934      	ldr	r1, [pc, #208]	@ (8007014 <HAL_RCC_ClockConfig+0x1bc>)
 8006f44:	4313      	orrs	r3, r2
 8006f46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006f48:	f7fd f9b8 	bl	80042bc <HAL_GetTick>
 8006f4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f4e:	e00a      	b.n	8006f66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f50:	f7fd f9b4 	bl	80042bc <HAL_GetTick>
 8006f54:	4602      	mov	r2, r0
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	1ad3      	subs	r3, r2, r3
 8006f5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d901      	bls.n	8006f66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006f62:	2303      	movs	r3, #3
 8006f64:	e04f      	b.n	8007006 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f66:	4b2b      	ldr	r3, [pc, #172]	@ (8007014 <HAL_RCC_ClockConfig+0x1bc>)
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	f003 020c 	and.w	r2, r3, #12
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	685b      	ldr	r3, [r3, #4]
 8006f72:	009b      	lsls	r3, r3, #2
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d1eb      	bne.n	8006f50 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006f78:	4b25      	ldr	r3, [pc, #148]	@ (8007010 <HAL_RCC_ClockConfig+0x1b8>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f003 0307 	and.w	r3, r3, #7
 8006f80:	683a      	ldr	r2, [r7, #0]
 8006f82:	429a      	cmp	r2, r3
 8006f84:	d20c      	bcs.n	8006fa0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f86:	4b22      	ldr	r3, [pc, #136]	@ (8007010 <HAL_RCC_ClockConfig+0x1b8>)
 8006f88:	683a      	ldr	r2, [r7, #0]
 8006f8a:	b2d2      	uxtb	r2, r2
 8006f8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f8e:	4b20      	ldr	r3, [pc, #128]	@ (8007010 <HAL_RCC_ClockConfig+0x1b8>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f003 0307 	and.w	r3, r3, #7
 8006f96:	683a      	ldr	r2, [r7, #0]
 8006f98:	429a      	cmp	r2, r3
 8006f9a:	d001      	beq.n	8006fa0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	e032      	b.n	8007006 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f003 0304 	and.w	r3, r3, #4
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d008      	beq.n	8006fbe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006fac:	4b19      	ldr	r3, [pc, #100]	@ (8007014 <HAL_RCC_ClockConfig+0x1bc>)
 8006fae:	689b      	ldr	r3, [r3, #8]
 8006fb0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	68db      	ldr	r3, [r3, #12]
 8006fb8:	4916      	ldr	r1, [pc, #88]	@ (8007014 <HAL_RCC_ClockConfig+0x1bc>)
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f003 0308 	and.w	r3, r3, #8
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d009      	beq.n	8006fde <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006fca:	4b12      	ldr	r3, [pc, #72]	@ (8007014 <HAL_RCC_ClockConfig+0x1bc>)
 8006fcc:	689b      	ldr	r3, [r3, #8]
 8006fce:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	691b      	ldr	r3, [r3, #16]
 8006fd6:	00db      	lsls	r3, r3, #3
 8006fd8:	490e      	ldr	r1, [pc, #56]	@ (8007014 <HAL_RCC_ClockConfig+0x1bc>)
 8006fda:	4313      	orrs	r3, r2
 8006fdc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006fde:	f000 f821 	bl	8007024 <HAL_RCC_GetSysClockFreq>
 8006fe2:	4602      	mov	r2, r0
 8006fe4:	4b0b      	ldr	r3, [pc, #44]	@ (8007014 <HAL_RCC_ClockConfig+0x1bc>)
 8006fe6:	689b      	ldr	r3, [r3, #8]
 8006fe8:	091b      	lsrs	r3, r3, #4
 8006fea:	f003 030f 	and.w	r3, r3, #15
 8006fee:	490a      	ldr	r1, [pc, #40]	@ (8007018 <HAL_RCC_ClockConfig+0x1c0>)
 8006ff0:	5ccb      	ldrb	r3, [r1, r3]
 8006ff2:	fa22 f303 	lsr.w	r3, r2, r3
 8006ff6:	4a09      	ldr	r2, [pc, #36]	@ (800701c <HAL_RCC_ClockConfig+0x1c4>)
 8006ff8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006ffa:	4b09      	ldr	r3, [pc, #36]	@ (8007020 <HAL_RCC_ClockConfig+0x1c8>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4618      	mov	r0, r3
 8007000:	f7fc fa64 	bl	80034cc <HAL_InitTick>

  return HAL_OK;
 8007004:	2300      	movs	r3, #0
}
 8007006:	4618      	mov	r0, r3
 8007008:	3710      	adds	r7, #16
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}
 800700e:	bf00      	nop
 8007010:	40023c00 	.word	0x40023c00
 8007014:	40023800 	.word	0x40023800
 8007018:	08015f94 	.word	0x08015f94
 800701c:	20000008 	.word	0x20000008
 8007020:	2000000c 	.word	0x2000000c

08007024 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007024:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007028:	b090      	sub	sp, #64	@ 0x40
 800702a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800702c:	2300      	movs	r3, #0
 800702e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8007030:	2300      	movs	r3, #0
 8007032:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8007034:	2300      	movs	r3, #0
 8007036:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007038:	2300      	movs	r3, #0
 800703a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800703c:	4b59      	ldr	r3, [pc, #356]	@ (80071a4 <HAL_RCC_GetSysClockFreq+0x180>)
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	f003 030c 	and.w	r3, r3, #12
 8007044:	2b08      	cmp	r3, #8
 8007046:	d00d      	beq.n	8007064 <HAL_RCC_GetSysClockFreq+0x40>
 8007048:	2b08      	cmp	r3, #8
 800704a:	f200 80a1 	bhi.w	8007190 <HAL_RCC_GetSysClockFreq+0x16c>
 800704e:	2b00      	cmp	r3, #0
 8007050:	d002      	beq.n	8007058 <HAL_RCC_GetSysClockFreq+0x34>
 8007052:	2b04      	cmp	r3, #4
 8007054:	d003      	beq.n	800705e <HAL_RCC_GetSysClockFreq+0x3a>
 8007056:	e09b      	b.n	8007190 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007058:	4b53      	ldr	r3, [pc, #332]	@ (80071a8 <HAL_RCC_GetSysClockFreq+0x184>)
 800705a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800705c:	e09b      	b.n	8007196 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800705e:	4b53      	ldr	r3, [pc, #332]	@ (80071ac <HAL_RCC_GetSysClockFreq+0x188>)
 8007060:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007062:	e098      	b.n	8007196 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007064:	4b4f      	ldr	r3, [pc, #316]	@ (80071a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8007066:	685b      	ldr	r3, [r3, #4]
 8007068:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800706c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800706e:	4b4d      	ldr	r3, [pc, #308]	@ (80071a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007076:	2b00      	cmp	r3, #0
 8007078:	d028      	beq.n	80070cc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800707a:	4b4a      	ldr	r3, [pc, #296]	@ (80071a4 <HAL_RCC_GetSysClockFreq+0x180>)
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	099b      	lsrs	r3, r3, #6
 8007080:	2200      	movs	r2, #0
 8007082:	623b      	str	r3, [r7, #32]
 8007084:	627a      	str	r2, [r7, #36]	@ 0x24
 8007086:	6a3b      	ldr	r3, [r7, #32]
 8007088:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800708c:	2100      	movs	r1, #0
 800708e:	4b47      	ldr	r3, [pc, #284]	@ (80071ac <HAL_RCC_GetSysClockFreq+0x188>)
 8007090:	fb03 f201 	mul.w	r2, r3, r1
 8007094:	2300      	movs	r3, #0
 8007096:	fb00 f303 	mul.w	r3, r0, r3
 800709a:	4413      	add	r3, r2
 800709c:	4a43      	ldr	r2, [pc, #268]	@ (80071ac <HAL_RCC_GetSysClockFreq+0x188>)
 800709e:	fba0 1202 	umull	r1, r2, r0, r2
 80070a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80070a4:	460a      	mov	r2, r1
 80070a6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80070a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80070aa:	4413      	add	r3, r2
 80070ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80070ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070b0:	2200      	movs	r2, #0
 80070b2:	61bb      	str	r3, [r7, #24]
 80070b4:	61fa      	str	r2, [r7, #28]
 80070b6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80070ba:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80070be:	f7f9 fdeb 	bl	8000c98 <__aeabi_uldivmod>
 80070c2:	4602      	mov	r2, r0
 80070c4:	460b      	mov	r3, r1
 80070c6:	4613      	mov	r3, r2
 80070c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80070ca:	e053      	b.n	8007174 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80070cc:	4b35      	ldr	r3, [pc, #212]	@ (80071a4 <HAL_RCC_GetSysClockFreq+0x180>)
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	099b      	lsrs	r3, r3, #6
 80070d2:	2200      	movs	r2, #0
 80070d4:	613b      	str	r3, [r7, #16]
 80070d6:	617a      	str	r2, [r7, #20]
 80070d8:	693b      	ldr	r3, [r7, #16]
 80070da:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80070de:	f04f 0b00 	mov.w	fp, #0
 80070e2:	4652      	mov	r2, sl
 80070e4:	465b      	mov	r3, fp
 80070e6:	f04f 0000 	mov.w	r0, #0
 80070ea:	f04f 0100 	mov.w	r1, #0
 80070ee:	0159      	lsls	r1, r3, #5
 80070f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80070f4:	0150      	lsls	r0, r2, #5
 80070f6:	4602      	mov	r2, r0
 80070f8:	460b      	mov	r3, r1
 80070fa:	ebb2 080a 	subs.w	r8, r2, sl
 80070fe:	eb63 090b 	sbc.w	r9, r3, fp
 8007102:	f04f 0200 	mov.w	r2, #0
 8007106:	f04f 0300 	mov.w	r3, #0
 800710a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800710e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007112:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007116:	ebb2 0408 	subs.w	r4, r2, r8
 800711a:	eb63 0509 	sbc.w	r5, r3, r9
 800711e:	f04f 0200 	mov.w	r2, #0
 8007122:	f04f 0300 	mov.w	r3, #0
 8007126:	00eb      	lsls	r3, r5, #3
 8007128:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800712c:	00e2      	lsls	r2, r4, #3
 800712e:	4614      	mov	r4, r2
 8007130:	461d      	mov	r5, r3
 8007132:	eb14 030a 	adds.w	r3, r4, sl
 8007136:	603b      	str	r3, [r7, #0]
 8007138:	eb45 030b 	adc.w	r3, r5, fp
 800713c:	607b      	str	r3, [r7, #4]
 800713e:	f04f 0200 	mov.w	r2, #0
 8007142:	f04f 0300 	mov.w	r3, #0
 8007146:	e9d7 4500 	ldrd	r4, r5, [r7]
 800714a:	4629      	mov	r1, r5
 800714c:	028b      	lsls	r3, r1, #10
 800714e:	4621      	mov	r1, r4
 8007150:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007154:	4621      	mov	r1, r4
 8007156:	028a      	lsls	r2, r1, #10
 8007158:	4610      	mov	r0, r2
 800715a:	4619      	mov	r1, r3
 800715c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800715e:	2200      	movs	r2, #0
 8007160:	60bb      	str	r3, [r7, #8]
 8007162:	60fa      	str	r2, [r7, #12]
 8007164:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007168:	f7f9 fd96 	bl	8000c98 <__aeabi_uldivmod>
 800716c:	4602      	mov	r2, r0
 800716e:	460b      	mov	r3, r1
 8007170:	4613      	mov	r3, r2
 8007172:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007174:	4b0b      	ldr	r3, [pc, #44]	@ (80071a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8007176:	685b      	ldr	r3, [r3, #4]
 8007178:	0c1b      	lsrs	r3, r3, #16
 800717a:	f003 0303 	and.w	r3, r3, #3
 800717e:	3301      	adds	r3, #1
 8007180:	005b      	lsls	r3, r3, #1
 8007182:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007184:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007188:	fbb2 f3f3 	udiv	r3, r2, r3
 800718c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800718e:	e002      	b.n	8007196 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007190:	4b05      	ldr	r3, [pc, #20]	@ (80071a8 <HAL_RCC_GetSysClockFreq+0x184>)
 8007192:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007194:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007198:	4618      	mov	r0, r3
 800719a:	3740      	adds	r7, #64	@ 0x40
 800719c:	46bd      	mov	sp, r7
 800719e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80071a2:	bf00      	nop
 80071a4:	40023800 	.word	0x40023800
 80071a8:	00f42400 	.word	0x00f42400
 80071ac:	017d7840 	.word	0x017d7840

080071b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80071b0:	b480      	push	{r7}
 80071b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80071b4:	4b03      	ldr	r3, [pc, #12]	@ (80071c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80071b6:	681b      	ldr	r3, [r3, #0]
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr
 80071c2:	bf00      	nop
 80071c4:	20000008 	.word	0x20000008

080071c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80071cc:	f7ff fff0 	bl	80071b0 <HAL_RCC_GetHCLKFreq>
 80071d0:	4602      	mov	r2, r0
 80071d2:	4b05      	ldr	r3, [pc, #20]	@ (80071e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80071d4:	689b      	ldr	r3, [r3, #8]
 80071d6:	0a9b      	lsrs	r3, r3, #10
 80071d8:	f003 0307 	and.w	r3, r3, #7
 80071dc:	4903      	ldr	r1, [pc, #12]	@ (80071ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80071de:	5ccb      	ldrb	r3, [r1, r3]
 80071e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	bd80      	pop	{r7, pc}
 80071e8:	40023800 	.word	0x40023800
 80071ec:	08015fa4 	.word	0x08015fa4

080071f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80071f4:	f7ff ffdc 	bl	80071b0 <HAL_RCC_GetHCLKFreq>
 80071f8:	4602      	mov	r2, r0
 80071fa:	4b05      	ldr	r3, [pc, #20]	@ (8007210 <HAL_RCC_GetPCLK2Freq+0x20>)
 80071fc:	689b      	ldr	r3, [r3, #8]
 80071fe:	0b5b      	lsrs	r3, r3, #13
 8007200:	f003 0307 	and.w	r3, r3, #7
 8007204:	4903      	ldr	r1, [pc, #12]	@ (8007214 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007206:	5ccb      	ldrb	r3, [r1, r3]
 8007208:	fa22 f303 	lsr.w	r3, r2, r3
}
 800720c:	4618      	mov	r0, r3
 800720e:	bd80      	pop	{r7, pc}
 8007210:	40023800 	.word	0x40023800
 8007214:	08015fa4 	.word	0x08015fa4

08007218 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007218:	b480      	push	{r7}
 800721a:	b083      	sub	sp, #12
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
 8007220:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	220f      	movs	r2, #15
 8007226:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007228:	4b12      	ldr	r3, [pc, #72]	@ (8007274 <HAL_RCC_GetClockConfig+0x5c>)
 800722a:	689b      	ldr	r3, [r3, #8]
 800722c:	f003 0203 	and.w	r2, r3, #3
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007234:	4b0f      	ldr	r3, [pc, #60]	@ (8007274 <HAL_RCC_GetClockConfig+0x5c>)
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007240:	4b0c      	ldr	r3, [pc, #48]	@ (8007274 <HAL_RCC_GetClockConfig+0x5c>)
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800724c:	4b09      	ldr	r3, [pc, #36]	@ (8007274 <HAL_RCC_GetClockConfig+0x5c>)
 800724e:	689b      	ldr	r3, [r3, #8]
 8007250:	08db      	lsrs	r3, r3, #3
 8007252:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800725a:	4b07      	ldr	r3, [pc, #28]	@ (8007278 <HAL_RCC_GetClockConfig+0x60>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f003 0207 	and.w	r2, r3, #7
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	601a      	str	r2, [r3, #0]
}
 8007266:	bf00      	nop
 8007268:	370c      	adds	r7, #12
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr
 8007272:	bf00      	nop
 8007274:	40023800 	.word	0x40023800
 8007278:	40023c00 	.word	0x40023c00

0800727c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b082      	sub	sp, #8
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d101      	bne.n	800728e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800728a:	2301      	movs	r3, #1
 800728c:	e07b      	b.n	8007386 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007292:	2b00      	cmp	r3, #0
 8007294:	d108      	bne.n	80072a8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800729e:	d009      	beq.n	80072b4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2200      	movs	r2, #0
 80072a4:	61da      	str	r2, [r3, #28]
 80072a6:	e005      	b.n	80072b4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2200      	movs	r2, #0
 80072ac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2200      	movs	r2, #0
 80072b2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2200      	movs	r2, #0
 80072b8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80072c0:	b2db      	uxtb	r3, r3
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d106      	bne.n	80072d4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f7fc f888 	bl	80033e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2202      	movs	r2, #2
 80072d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	681a      	ldr	r2, [r3, #0]
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80072ea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	685b      	ldr	r3, [r3, #4]
 80072f0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	689b      	ldr	r3, [r3, #8]
 80072f8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80072fc:	431a      	orrs	r2, r3
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	68db      	ldr	r3, [r3, #12]
 8007302:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007306:	431a      	orrs	r2, r3
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	691b      	ldr	r3, [r3, #16]
 800730c:	f003 0302 	and.w	r3, r3, #2
 8007310:	431a      	orrs	r2, r3
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	695b      	ldr	r3, [r3, #20]
 8007316:	f003 0301 	and.w	r3, r3, #1
 800731a:	431a      	orrs	r2, r3
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	699b      	ldr	r3, [r3, #24]
 8007320:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007324:	431a      	orrs	r2, r3
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	69db      	ldr	r3, [r3, #28]
 800732a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800732e:	431a      	orrs	r2, r3
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6a1b      	ldr	r3, [r3, #32]
 8007334:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007338:	ea42 0103 	orr.w	r1, r2, r3
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007340:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	430a      	orrs	r2, r1
 800734a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	699b      	ldr	r3, [r3, #24]
 8007350:	0c1b      	lsrs	r3, r3, #16
 8007352:	f003 0104 	and.w	r1, r3, #4
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800735a:	f003 0210 	and.w	r2, r3, #16
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	430a      	orrs	r2, r1
 8007364:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	69da      	ldr	r2, [r3, #28]
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007374:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2200      	movs	r2, #0
 800737a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2201      	movs	r2, #1
 8007380:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007384:	2300      	movs	r3, #0
}
 8007386:	4618      	mov	r0, r3
 8007388:	3708      	adds	r7, #8
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}

0800738e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800738e:	b580      	push	{r7, lr}
 8007390:	b08a      	sub	sp, #40	@ 0x28
 8007392:	af00      	add	r7, sp, #0
 8007394:	60f8      	str	r0, [r7, #12]
 8007396:	60b9      	str	r1, [r7, #8]
 8007398:	607a      	str	r2, [r7, #4]
 800739a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800739c:	2301      	movs	r3, #1
 800739e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80073a0:	f7fc ff8c 	bl	80042bc <HAL_GetTick>
 80073a4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80073ac:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80073b4:	887b      	ldrh	r3, [r7, #2]
 80073b6:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80073b8:	7ffb      	ldrb	r3, [r7, #31]
 80073ba:	2b01      	cmp	r3, #1
 80073bc:	d00c      	beq.n	80073d8 <HAL_SPI_TransmitReceive+0x4a>
 80073be:	69bb      	ldr	r3, [r7, #24]
 80073c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80073c4:	d106      	bne.n	80073d4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	689b      	ldr	r3, [r3, #8]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d102      	bne.n	80073d4 <HAL_SPI_TransmitReceive+0x46>
 80073ce:	7ffb      	ldrb	r3, [r7, #31]
 80073d0:	2b04      	cmp	r3, #4
 80073d2:	d001      	beq.n	80073d8 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80073d4:	2302      	movs	r3, #2
 80073d6:	e17f      	b.n	80076d8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d005      	beq.n	80073ea <HAL_SPI_TransmitReceive+0x5c>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d002      	beq.n	80073ea <HAL_SPI_TransmitReceive+0x5c>
 80073e4:	887b      	ldrh	r3, [r7, #2]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d101      	bne.n	80073ee <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80073ea:	2301      	movs	r3, #1
 80073ec:	e174      	b.n	80076d8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80073f4:	2b01      	cmp	r3, #1
 80073f6:	d101      	bne.n	80073fc <HAL_SPI_TransmitReceive+0x6e>
 80073f8:	2302      	movs	r3, #2
 80073fa:	e16d      	b.n	80076d8 <HAL_SPI_TransmitReceive+0x34a>
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2201      	movs	r2, #1
 8007400:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800740a:	b2db      	uxtb	r3, r3
 800740c:	2b04      	cmp	r3, #4
 800740e:	d003      	beq.n	8007418 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	2205      	movs	r2, #5
 8007414:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2200      	movs	r2, #0
 800741c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	687a      	ldr	r2, [r7, #4]
 8007422:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	887a      	ldrh	r2, [r7, #2]
 8007428:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	887a      	ldrh	r2, [r7, #2]
 800742e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	68ba      	ldr	r2, [r7, #8]
 8007434:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	887a      	ldrh	r2, [r7, #2]
 800743a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	887a      	ldrh	r2, [r7, #2]
 8007440:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	2200      	movs	r2, #0
 8007446:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2200      	movs	r2, #0
 800744c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007458:	2b40      	cmp	r3, #64	@ 0x40
 800745a:	d007      	beq.n	800746c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	681a      	ldr	r2, [r3, #0]
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800746a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	68db      	ldr	r3, [r3, #12]
 8007470:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007474:	d17e      	bne.n	8007574 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d002      	beq.n	8007484 <HAL_SPI_TransmitReceive+0xf6>
 800747e:	8afb      	ldrh	r3, [r7, #22]
 8007480:	2b01      	cmp	r3, #1
 8007482:	d16c      	bne.n	800755e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007488:	881a      	ldrh	r2, [r3, #0]
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007494:	1c9a      	adds	r2, r3, #2
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800749e:	b29b      	uxth	r3, r3
 80074a0:	3b01      	subs	r3, #1
 80074a2:	b29a      	uxth	r2, r3
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80074a8:	e059      	b.n	800755e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	689b      	ldr	r3, [r3, #8]
 80074b0:	f003 0302 	and.w	r3, r3, #2
 80074b4:	2b02      	cmp	r3, #2
 80074b6:	d11b      	bne.n	80074f0 <HAL_SPI_TransmitReceive+0x162>
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80074bc:	b29b      	uxth	r3, r3
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d016      	beq.n	80074f0 <HAL_SPI_TransmitReceive+0x162>
 80074c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c4:	2b01      	cmp	r3, #1
 80074c6:	d113      	bne.n	80074f0 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074cc:	881a      	ldrh	r2, [r3, #0]
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074d8:	1c9a      	adds	r2, r3, #2
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80074e2:	b29b      	uxth	r3, r3
 80074e4:	3b01      	subs	r3, #1
 80074e6:	b29a      	uxth	r2, r3
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80074ec:	2300      	movs	r3, #0
 80074ee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	689b      	ldr	r3, [r3, #8]
 80074f6:	f003 0301 	and.w	r3, r3, #1
 80074fa:	2b01      	cmp	r3, #1
 80074fc:	d119      	bne.n	8007532 <HAL_SPI_TransmitReceive+0x1a4>
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007502:	b29b      	uxth	r3, r3
 8007504:	2b00      	cmp	r3, #0
 8007506:	d014      	beq.n	8007532 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	68da      	ldr	r2, [r3, #12]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007512:	b292      	uxth	r2, r2
 8007514:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800751a:	1c9a      	adds	r2, r3, #2
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007524:	b29b      	uxth	r3, r3
 8007526:	3b01      	subs	r3, #1
 8007528:	b29a      	uxth	r2, r3
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800752e:	2301      	movs	r3, #1
 8007530:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007532:	f7fc fec3 	bl	80042bc <HAL_GetTick>
 8007536:	4602      	mov	r2, r0
 8007538:	6a3b      	ldr	r3, [r7, #32]
 800753a:	1ad3      	subs	r3, r2, r3
 800753c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800753e:	429a      	cmp	r2, r3
 8007540:	d80d      	bhi.n	800755e <HAL_SPI_TransmitReceive+0x1d0>
 8007542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007548:	d009      	beq.n	800755e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	2201      	movs	r2, #1
 800754e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2200      	movs	r2, #0
 8007556:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800755a:	2303      	movs	r3, #3
 800755c:	e0bc      	b.n	80076d8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007562:	b29b      	uxth	r3, r3
 8007564:	2b00      	cmp	r3, #0
 8007566:	d1a0      	bne.n	80074aa <HAL_SPI_TransmitReceive+0x11c>
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800756c:	b29b      	uxth	r3, r3
 800756e:	2b00      	cmp	r3, #0
 8007570:	d19b      	bne.n	80074aa <HAL_SPI_TransmitReceive+0x11c>
 8007572:	e082      	b.n	800767a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	685b      	ldr	r3, [r3, #4]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d002      	beq.n	8007582 <HAL_SPI_TransmitReceive+0x1f4>
 800757c:	8afb      	ldrh	r3, [r7, #22]
 800757e:	2b01      	cmp	r3, #1
 8007580:	d171      	bne.n	8007666 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	330c      	adds	r3, #12
 800758c:	7812      	ldrb	r2, [r2, #0]
 800758e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007594:	1c5a      	adds	r2, r3, #1
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800759e:	b29b      	uxth	r3, r3
 80075a0:	3b01      	subs	r3, #1
 80075a2:	b29a      	uxth	r2, r3
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80075a8:	e05d      	b.n	8007666 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	689b      	ldr	r3, [r3, #8]
 80075b0:	f003 0302 	and.w	r3, r3, #2
 80075b4:	2b02      	cmp	r3, #2
 80075b6:	d11c      	bne.n	80075f2 <HAL_SPI_TransmitReceive+0x264>
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80075bc:	b29b      	uxth	r3, r3
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d017      	beq.n	80075f2 <HAL_SPI_TransmitReceive+0x264>
 80075c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075c4:	2b01      	cmp	r3, #1
 80075c6:	d114      	bne.n	80075f2 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	330c      	adds	r3, #12
 80075d2:	7812      	ldrb	r2, [r2, #0]
 80075d4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075da:	1c5a      	adds	r2, r3, #1
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80075e4:	b29b      	uxth	r3, r3
 80075e6:	3b01      	subs	r3, #1
 80075e8:	b29a      	uxth	r2, r3
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80075ee:	2300      	movs	r3, #0
 80075f0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	689b      	ldr	r3, [r3, #8]
 80075f8:	f003 0301 	and.w	r3, r3, #1
 80075fc:	2b01      	cmp	r3, #1
 80075fe:	d119      	bne.n	8007634 <HAL_SPI_TransmitReceive+0x2a6>
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007604:	b29b      	uxth	r3, r3
 8007606:	2b00      	cmp	r3, #0
 8007608:	d014      	beq.n	8007634 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	68da      	ldr	r2, [r3, #12]
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007614:	b2d2      	uxtb	r2, r2
 8007616:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800761c:	1c5a      	adds	r2, r3, #1
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007626:	b29b      	uxth	r3, r3
 8007628:	3b01      	subs	r3, #1
 800762a:	b29a      	uxth	r2, r3
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007630:	2301      	movs	r3, #1
 8007632:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007634:	f7fc fe42 	bl	80042bc <HAL_GetTick>
 8007638:	4602      	mov	r2, r0
 800763a:	6a3b      	ldr	r3, [r7, #32]
 800763c:	1ad3      	subs	r3, r2, r3
 800763e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007640:	429a      	cmp	r2, r3
 8007642:	d803      	bhi.n	800764c <HAL_SPI_TransmitReceive+0x2be>
 8007644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800764a:	d102      	bne.n	8007652 <HAL_SPI_TransmitReceive+0x2c4>
 800764c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800764e:	2b00      	cmp	r3, #0
 8007650:	d109      	bne.n	8007666 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	2201      	movs	r2, #1
 8007656:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2200      	movs	r2, #0
 800765e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007662:	2303      	movs	r3, #3
 8007664:	e038      	b.n	80076d8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800766a:	b29b      	uxth	r3, r3
 800766c:	2b00      	cmp	r3, #0
 800766e:	d19c      	bne.n	80075aa <HAL_SPI_TransmitReceive+0x21c>
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007674:	b29b      	uxth	r3, r3
 8007676:	2b00      	cmp	r3, #0
 8007678:	d197      	bne.n	80075aa <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800767a:	6a3a      	ldr	r2, [r7, #32]
 800767c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800767e:	68f8      	ldr	r0, [r7, #12]
 8007680:	f000 f8b6 	bl	80077f0 <SPI_EndRxTxTransaction>
 8007684:	4603      	mov	r3, r0
 8007686:	2b00      	cmp	r3, #0
 8007688:	d008      	beq.n	800769c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	2220      	movs	r2, #32
 800768e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2200      	movs	r2, #0
 8007694:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007698:	2301      	movs	r3, #1
 800769a:	e01d      	b.n	80076d8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	689b      	ldr	r3, [r3, #8]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d10a      	bne.n	80076ba <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80076a4:	2300      	movs	r3, #0
 80076a6:	613b      	str	r3, [r7, #16]
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	68db      	ldr	r3, [r3, #12]
 80076ae:	613b      	str	r3, [r7, #16]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	689b      	ldr	r3, [r3, #8]
 80076b6:	613b      	str	r3, [r7, #16]
 80076b8:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2201      	movs	r2, #1
 80076be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	2200      	movs	r2, #0
 80076c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d001      	beq.n	80076d6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80076d2:	2301      	movs	r3, #1
 80076d4:	e000      	b.n	80076d8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80076d6:	2300      	movs	r3, #0
  }
}
 80076d8:	4618      	mov	r0, r3
 80076da:	3728      	adds	r7, #40	@ 0x28
 80076dc:	46bd      	mov	sp, r7
 80076de:	bd80      	pop	{r7, pc}

080076e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b088      	sub	sp, #32
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	60f8      	str	r0, [r7, #12]
 80076e8:	60b9      	str	r1, [r7, #8]
 80076ea:	603b      	str	r3, [r7, #0]
 80076ec:	4613      	mov	r3, r2
 80076ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80076f0:	f7fc fde4 	bl	80042bc <HAL_GetTick>
 80076f4:	4602      	mov	r2, r0
 80076f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076f8:	1a9b      	subs	r3, r3, r2
 80076fa:	683a      	ldr	r2, [r7, #0]
 80076fc:	4413      	add	r3, r2
 80076fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007700:	f7fc fddc 	bl	80042bc <HAL_GetTick>
 8007704:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007706:	4b39      	ldr	r3, [pc, #228]	@ (80077ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	015b      	lsls	r3, r3, #5
 800770c:	0d1b      	lsrs	r3, r3, #20
 800770e:	69fa      	ldr	r2, [r7, #28]
 8007710:	fb02 f303 	mul.w	r3, r2, r3
 8007714:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007716:	e055      	b.n	80077c4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800771e:	d051      	beq.n	80077c4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007720:	f7fc fdcc 	bl	80042bc <HAL_GetTick>
 8007724:	4602      	mov	r2, r0
 8007726:	69bb      	ldr	r3, [r7, #24]
 8007728:	1ad3      	subs	r3, r2, r3
 800772a:	69fa      	ldr	r2, [r7, #28]
 800772c:	429a      	cmp	r2, r3
 800772e:	d902      	bls.n	8007736 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007730:	69fb      	ldr	r3, [r7, #28]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d13d      	bne.n	80077b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	685a      	ldr	r2, [r3, #4]
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007744:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	685b      	ldr	r3, [r3, #4]
 800774a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800774e:	d111      	bne.n	8007774 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	689b      	ldr	r3, [r3, #8]
 8007754:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007758:	d004      	beq.n	8007764 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	689b      	ldr	r3, [r3, #8]
 800775e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007762:	d107      	bne.n	8007774 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	681a      	ldr	r2, [r3, #0]
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007772:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007778:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800777c:	d10f      	bne.n	800779e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	681a      	ldr	r2, [r3, #0]
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800778c:	601a      	str	r2, [r3, #0]
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	681a      	ldr	r2, [r3, #0]
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800779c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2201      	movs	r2, #1
 80077a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2200      	movs	r2, #0
 80077aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80077ae:	2303      	movs	r3, #3
 80077b0:	e018      	b.n	80077e4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d102      	bne.n	80077be <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80077b8:	2300      	movs	r3, #0
 80077ba:	61fb      	str	r3, [r7, #28]
 80077bc:	e002      	b.n	80077c4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	3b01      	subs	r3, #1
 80077c2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	689a      	ldr	r2, [r3, #8]
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	4013      	ands	r3, r2
 80077ce:	68ba      	ldr	r2, [r7, #8]
 80077d0:	429a      	cmp	r2, r3
 80077d2:	bf0c      	ite	eq
 80077d4:	2301      	moveq	r3, #1
 80077d6:	2300      	movne	r3, #0
 80077d8:	b2db      	uxtb	r3, r3
 80077da:	461a      	mov	r2, r3
 80077dc:	79fb      	ldrb	r3, [r7, #7]
 80077de:	429a      	cmp	r2, r3
 80077e0:	d19a      	bne.n	8007718 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80077e2:	2300      	movs	r3, #0
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	3720      	adds	r7, #32
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bd80      	pop	{r7, pc}
 80077ec:	20000008 	.word	0x20000008

080077f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b088      	sub	sp, #32
 80077f4:	af02      	add	r7, sp, #8
 80077f6:	60f8      	str	r0, [r7, #12]
 80077f8:	60b9      	str	r1, [r7, #8]
 80077fa:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	9300      	str	r3, [sp, #0]
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	2201      	movs	r2, #1
 8007804:	2102      	movs	r1, #2
 8007806:	68f8      	ldr	r0, [r7, #12]
 8007808:	f7ff ff6a 	bl	80076e0 <SPI_WaitFlagStateUntilTimeout>
 800780c:	4603      	mov	r3, r0
 800780e:	2b00      	cmp	r3, #0
 8007810:	d007      	beq.n	8007822 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007816:	f043 0220 	orr.w	r2, r3, #32
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800781e:	2303      	movs	r3, #3
 8007820:	e032      	b.n	8007888 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007822:	4b1b      	ldr	r3, [pc, #108]	@ (8007890 <SPI_EndRxTxTransaction+0xa0>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a1b      	ldr	r2, [pc, #108]	@ (8007894 <SPI_EndRxTxTransaction+0xa4>)
 8007828:	fba2 2303 	umull	r2, r3, r2, r3
 800782c:	0d5b      	lsrs	r3, r3, #21
 800782e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007832:	fb02 f303 	mul.w	r3, r2, r3
 8007836:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007840:	d112      	bne.n	8007868 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	9300      	str	r3, [sp, #0]
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	2200      	movs	r2, #0
 800784a:	2180      	movs	r1, #128	@ 0x80
 800784c:	68f8      	ldr	r0, [r7, #12]
 800784e:	f7ff ff47 	bl	80076e0 <SPI_WaitFlagStateUntilTimeout>
 8007852:	4603      	mov	r3, r0
 8007854:	2b00      	cmp	r3, #0
 8007856:	d016      	beq.n	8007886 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800785c:	f043 0220 	orr.w	r2, r3, #32
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007864:	2303      	movs	r3, #3
 8007866:	e00f      	b.n	8007888 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d00a      	beq.n	8007884 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	3b01      	subs	r3, #1
 8007872:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	689b      	ldr	r3, [r3, #8]
 800787a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800787e:	2b80      	cmp	r3, #128	@ 0x80
 8007880:	d0f2      	beq.n	8007868 <SPI_EndRxTxTransaction+0x78>
 8007882:	e000      	b.n	8007886 <SPI_EndRxTxTransaction+0x96>
        break;
 8007884:	bf00      	nop
  }

  return HAL_OK;
 8007886:	2300      	movs	r3, #0
}
 8007888:	4618      	mov	r0, r3
 800788a:	3718      	adds	r7, #24
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}
 8007890:	20000008 	.word	0x20000008
 8007894:	165e9f81 	.word	0x165e9f81

08007898 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b082      	sub	sp, #8
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d101      	bne.n	80078aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80078a6:	2301      	movs	r3, #1
 80078a8:	e041      	b.n	800792e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078b0:	b2db      	uxtb	r3, r3
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d106      	bne.n	80078c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2200      	movs	r2, #0
 80078ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f7fc f9f6 	bl	8003cb0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2202      	movs	r2, #2
 80078c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681a      	ldr	r2, [r3, #0]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	3304      	adds	r3, #4
 80078d4:	4619      	mov	r1, r3
 80078d6:	4610      	mov	r0, r2
 80078d8:	f000 ff8e 	bl	80087f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2201      	movs	r2, #1
 80078e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2201      	movs	r2, #1
 80078e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2201      	movs	r2, #1
 80078f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2201      	movs	r2, #1
 80078f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2201      	movs	r2, #1
 8007900:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2201      	movs	r2, #1
 8007908:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2201      	movs	r2, #1
 8007910:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2201      	movs	r2, #1
 8007918:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2201      	movs	r2, #1
 8007920:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2201      	movs	r2, #1
 8007928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800792c:	2300      	movs	r3, #0
}
 800792e:	4618      	mov	r0, r3
 8007930:	3708      	adds	r7, #8
 8007932:	46bd      	mov	sp, r7
 8007934:	bd80      	pop	{r7, pc}
	...

08007938 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007938:	b480      	push	{r7}
 800793a:	b085      	sub	sp, #20
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007946:	b2db      	uxtb	r3, r3
 8007948:	2b01      	cmp	r3, #1
 800794a:	d001      	beq.n	8007950 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800794c:	2301      	movs	r3, #1
 800794e:	e03c      	b.n	80079ca <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2202      	movs	r2, #2
 8007954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	4a1e      	ldr	r2, [pc, #120]	@ (80079d8 <HAL_TIM_Base_Start+0xa0>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d018      	beq.n	8007994 <HAL_TIM_Base_Start+0x5c>
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800796a:	d013      	beq.n	8007994 <HAL_TIM_Base_Start+0x5c>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	4a1a      	ldr	r2, [pc, #104]	@ (80079dc <HAL_TIM_Base_Start+0xa4>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d00e      	beq.n	8007994 <HAL_TIM_Base_Start+0x5c>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	4a19      	ldr	r2, [pc, #100]	@ (80079e0 <HAL_TIM_Base_Start+0xa8>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d009      	beq.n	8007994 <HAL_TIM_Base_Start+0x5c>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	4a17      	ldr	r2, [pc, #92]	@ (80079e4 <HAL_TIM_Base_Start+0xac>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d004      	beq.n	8007994 <HAL_TIM_Base_Start+0x5c>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4a16      	ldr	r2, [pc, #88]	@ (80079e8 <HAL_TIM_Base_Start+0xb0>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d111      	bne.n	80079b8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	f003 0307 	and.w	r3, r3, #7
 800799e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2b06      	cmp	r3, #6
 80079a4:	d010      	beq.n	80079c8 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	681a      	ldr	r2, [r3, #0]
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f042 0201 	orr.w	r2, r2, #1
 80079b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079b6:	e007      	b.n	80079c8 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	681a      	ldr	r2, [r3, #0]
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f042 0201 	orr.w	r2, r2, #1
 80079c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80079c8:	2300      	movs	r3, #0
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3714      	adds	r7, #20
 80079ce:	46bd      	mov	sp, r7
 80079d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d4:	4770      	bx	lr
 80079d6:	bf00      	nop
 80079d8:	40010000 	.word	0x40010000
 80079dc:	40000400 	.word	0x40000400
 80079e0:	40000800 	.word	0x40000800
 80079e4:	40000c00 	.word	0x40000c00
 80079e8:	40014000 	.word	0x40014000

080079ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b085      	sub	sp, #20
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80079fa:	b2db      	uxtb	r3, r3
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	d001      	beq.n	8007a04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007a00:	2301      	movs	r3, #1
 8007a02:	e044      	b.n	8007a8e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2202      	movs	r2, #2
 8007a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	68da      	ldr	r2, [r3, #12]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f042 0201 	orr.w	r2, r2, #1
 8007a1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4a1e      	ldr	r2, [pc, #120]	@ (8007a9c <HAL_TIM_Base_Start_IT+0xb0>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d018      	beq.n	8007a58 <HAL_TIM_Base_Start_IT+0x6c>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a2e:	d013      	beq.n	8007a58 <HAL_TIM_Base_Start_IT+0x6c>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4a1a      	ldr	r2, [pc, #104]	@ (8007aa0 <HAL_TIM_Base_Start_IT+0xb4>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d00e      	beq.n	8007a58 <HAL_TIM_Base_Start_IT+0x6c>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	4a19      	ldr	r2, [pc, #100]	@ (8007aa4 <HAL_TIM_Base_Start_IT+0xb8>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d009      	beq.n	8007a58 <HAL_TIM_Base_Start_IT+0x6c>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	4a17      	ldr	r2, [pc, #92]	@ (8007aa8 <HAL_TIM_Base_Start_IT+0xbc>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d004      	beq.n	8007a58 <HAL_TIM_Base_Start_IT+0x6c>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4a16      	ldr	r2, [pc, #88]	@ (8007aac <HAL_TIM_Base_Start_IT+0xc0>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d111      	bne.n	8007a7c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	689b      	ldr	r3, [r3, #8]
 8007a5e:	f003 0307 	and.w	r3, r3, #7
 8007a62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2b06      	cmp	r3, #6
 8007a68:	d010      	beq.n	8007a8c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	681a      	ldr	r2, [r3, #0]
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f042 0201 	orr.w	r2, r2, #1
 8007a78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a7a:	e007      	b.n	8007a8c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	681a      	ldr	r2, [r3, #0]
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f042 0201 	orr.w	r2, r2, #1
 8007a8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007a8c:	2300      	movs	r3, #0
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3714      	adds	r7, #20
 8007a92:	46bd      	mov	sp, r7
 8007a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a98:	4770      	bx	lr
 8007a9a:	bf00      	nop
 8007a9c:	40010000 	.word	0x40010000
 8007aa0:	40000400 	.word	0x40000400
 8007aa4:	40000800 	.word	0x40000800
 8007aa8:	40000c00 	.word	0x40000c00
 8007aac:	40014000 	.word	0x40014000

08007ab0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b082      	sub	sp, #8
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d101      	bne.n	8007ac2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007abe:	2301      	movs	r3, #1
 8007ac0:	e041      	b.n	8007b46 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ac8:	b2db      	uxtb	r3, r3
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d106      	bne.n	8007adc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f000 f839 	bl	8007b4e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2202      	movs	r2, #2
 8007ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681a      	ldr	r2, [r3, #0]
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	3304      	adds	r3, #4
 8007aec:	4619      	mov	r1, r3
 8007aee:	4610      	mov	r0, r2
 8007af0:	f000 fe82 	bl	80087f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2201      	movs	r2, #1
 8007af8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2201      	movs	r2, #1
 8007b00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2201      	movs	r2, #1
 8007b08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2201      	movs	r2, #1
 8007b18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2201      	movs	r2, #1
 8007b20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2201      	movs	r2, #1
 8007b28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2201      	movs	r2, #1
 8007b30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2201      	movs	r2, #1
 8007b38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2201      	movs	r2, #1
 8007b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007b44:	2300      	movs	r3, #0
}
 8007b46:	4618      	mov	r0, r3
 8007b48:	3708      	adds	r7, #8
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	bd80      	pop	{r7, pc}

08007b4e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007b4e:	b480      	push	{r7}
 8007b50:	b083      	sub	sp, #12
 8007b52:	af00      	add	r7, sp, #0
 8007b54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007b56:	bf00      	nop
 8007b58:	370c      	adds	r7, #12
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b60:	4770      	bx	lr
	...

08007b64 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b084      	sub	sp, #16
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
 8007b6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d109      	bne.n	8007b88 <HAL_TIM_PWM_Start+0x24>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007b7a:	b2db      	uxtb	r3, r3
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	bf14      	ite	ne
 8007b80:	2301      	movne	r3, #1
 8007b82:	2300      	moveq	r3, #0
 8007b84:	b2db      	uxtb	r3, r3
 8007b86:	e022      	b.n	8007bce <HAL_TIM_PWM_Start+0x6a>
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	2b04      	cmp	r3, #4
 8007b8c:	d109      	bne.n	8007ba2 <HAL_TIM_PWM_Start+0x3e>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007b94:	b2db      	uxtb	r3, r3
 8007b96:	2b01      	cmp	r3, #1
 8007b98:	bf14      	ite	ne
 8007b9a:	2301      	movne	r3, #1
 8007b9c:	2300      	moveq	r3, #0
 8007b9e:	b2db      	uxtb	r3, r3
 8007ba0:	e015      	b.n	8007bce <HAL_TIM_PWM_Start+0x6a>
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	2b08      	cmp	r3, #8
 8007ba6:	d109      	bne.n	8007bbc <HAL_TIM_PWM_Start+0x58>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007bae:	b2db      	uxtb	r3, r3
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	bf14      	ite	ne
 8007bb4:	2301      	movne	r3, #1
 8007bb6:	2300      	moveq	r3, #0
 8007bb8:	b2db      	uxtb	r3, r3
 8007bba:	e008      	b.n	8007bce <HAL_TIM_PWM_Start+0x6a>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007bc2:	b2db      	uxtb	r3, r3
 8007bc4:	2b01      	cmp	r3, #1
 8007bc6:	bf14      	ite	ne
 8007bc8:	2301      	movne	r3, #1
 8007bca:	2300      	moveq	r3, #0
 8007bcc:	b2db      	uxtb	r3, r3
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d001      	beq.n	8007bd6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	e068      	b.n	8007ca8 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d104      	bne.n	8007be6 <HAL_TIM_PWM_Start+0x82>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2202      	movs	r2, #2
 8007be0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007be4:	e013      	b.n	8007c0e <HAL_TIM_PWM_Start+0xaa>
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	2b04      	cmp	r3, #4
 8007bea:	d104      	bne.n	8007bf6 <HAL_TIM_PWM_Start+0x92>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2202      	movs	r2, #2
 8007bf0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007bf4:	e00b      	b.n	8007c0e <HAL_TIM_PWM_Start+0xaa>
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	2b08      	cmp	r3, #8
 8007bfa:	d104      	bne.n	8007c06 <HAL_TIM_PWM_Start+0xa2>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2202      	movs	r2, #2
 8007c00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007c04:	e003      	b.n	8007c0e <HAL_TIM_PWM_Start+0xaa>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2202      	movs	r2, #2
 8007c0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	2201      	movs	r2, #1
 8007c14:	6839      	ldr	r1, [r7, #0]
 8007c16:	4618      	mov	r0, r3
 8007c18:	f001 f9b8 	bl	8008f8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	4a23      	ldr	r2, [pc, #140]	@ (8007cb0 <HAL_TIM_PWM_Start+0x14c>)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d107      	bne.n	8007c36 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007c34:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4a1d      	ldr	r2, [pc, #116]	@ (8007cb0 <HAL_TIM_PWM_Start+0x14c>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d018      	beq.n	8007c72 <HAL_TIM_PWM_Start+0x10e>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c48:	d013      	beq.n	8007c72 <HAL_TIM_PWM_Start+0x10e>
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a19      	ldr	r2, [pc, #100]	@ (8007cb4 <HAL_TIM_PWM_Start+0x150>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d00e      	beq.n	8007c72 <HAL_TIM_PWM_Start+0x10e>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	4a17      	ldr	r2, [pc, #92]	@ (8007cb8 <HAL_TIM_PWM_Start+0x154>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d009      	beq.n	8007c72 <HAL_TIM_PWM_Start+0x10e>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	4a16      	ldr	r2, [pc, #88]	@ (8007cbc <HAL_TIM_PWM_Start+0x158>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d004      	beq.n	8007c72 <HAL_TIM_PWM_Start+0x10e>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4a14      	ldr	r2, [pc, #80]	@ (8007cc0 <HAL_TIM_PWM_Start+0x15c>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d111      	bne.n	8007c96 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	689b      	ldr	r3, [r3, #8]
 8007c78:	f003 0307 	and.w	r3, r3, #7
 8007c7c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2b06      	cmp	r3, #6
 8007c82:	d010      	beq.n	8007ca6 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	681a      	ldr	r2, [r3, #0]
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f042 0201 	orr.w	r2, r2, #1
 8007c92:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c94:	e007      	b.n	8007ca6 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	681a      	ldr	r2, [r3, #0]
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f042 0201 	orr.w	r2, r2, #1
 8007ca4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007ca6:	2300      	movs	r3, #0
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	3710      	adds	r7, #16
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bd80      	pop	{r7, pc}
 8007cb0:	40010000 	.word	0x40010000
 8007cb4:	40000400 	.word	0x40000400
 8007cb8:	40000800 	.word	0x40000800
 8007cbc:	40000c00 	.word	0x40000c00
 8007cc0:	40014000 	.word	0x40014000

08007cc4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b082      	sub	sp, #8
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d101      	bne.n	8007cd6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	e041      	b.n	8007d5a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007cdc:	b2db      	uxtb	r3, r3
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d106      	bne.n	8007cf0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	f000 f839 	bl	8007d62 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2202      	movs	r2, #2
 8007cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681a      	ldr	r2, [r3, #0]
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	3304      	adds	r3, #4
 8007d00:	4619      	mov	r1, r3
 8007d02:	4610      	mov	r0, r2
 8007d04:	f000 fd78 	bl	80087f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2201      	movs	r2, #1
 8007d14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2201      	movs	r2, #1
 8007d24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2201      	movs	r2, #1
 8007d34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2201      	movs	r2, #1
 8007d44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2201      	movs	r2, #1
 8007d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007d58:	2300      	movs	r3, #0
}
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	3708      	adds	r7, #8
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bd80      	pop	{r7, pc}

08007d62 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007d62:	b480      	push	{r7}
 8007d64:	b083      	sub	sp, #12
 8007d66:	af00      	add	r7, sp, #0
 8007d68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007d6a:	bf00      	nop
 8007d6c:	370c      	adds	r7, #12
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d74:	4770      	bx	lr
	...

08007d78 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b084      	sub	sp, #16
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
 8007d80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d82:	2300      	movs	r3, #0
 8007d84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d104      	bne.n	8007d96 <HAL_TIM_IC_Start_IT+0x1e>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	e013      	b.n	8007dbe <HAL_TIM_IC_Start_IT+0x46>
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	2b04      	cmp	r3, #4
 8007d9a:	d104      	bne.n	8007da6 <HAL_TIM_IC_Start_IT+0x2e>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007da2:	b2db      	uxtb	r3, r3
 8007da4:	e00b      	b.n	8007dbe <HAL_TIM_IC_Start_IT+0x46>
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	2b08      	cmp	r3, #8
 8007daa:	d104      	bne.n	8007db6 <HAL_TIM_IC_Start_IT+0x3e>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007db2:	b2db      	uxtb	r3, r3
 8007db4:	e003      	b.n	8007dbe <HAL_TIM_IC_Start_IT+0x46>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007dbc:	b2db      	uxtb	r3, r3
 8007dbe:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d104      	bne.n	8007dd0 <HAL_TIM_IC_Start_IT+0x58>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007dcc:	b2db      	uxtb	r3, r3
 8007dce:	e013      	b.n	8007df8 <HAL_TIM_IC_Start_IT+0x80>
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	2b04      	cmp	r3, #4
 8007dd4:	d104      	bne.n	8007de0 <HAL_TIM_IC_Start_IT+0x68>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007ddc:	b2db      	uxtb	r3, r3
 8007dde:	e00b      	b.n	8007df8 <HAL_TIM_IC_Start_IT+0x80>
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	2b08      	cmp	r3, #8
 8007de4:	d104      	bne.n	8007df0 <HAL_TIM_IC_Start_IT+0x78>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007dec:	b2db      	uxtb	r3, r3
 8007dee:	e003      	b.n	8007df8 <HAL_TIM_IC_Start_IT+0x80>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007df6:	b2db      	uxtb	r3, r3
 8007df8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007dfa:	7bbb      	ldrb	r3, [r7, #14]
 8007dfc:	2b01      	cmp	r3, #1
 8007dfe:	d102      	bne.n	8007e06 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007e00:	7b7b      	ldrb	r3, [r7, #13]
 8007e02:	2b01      	cmp	r3, #1
 8007e04:	d001      	beq.n	8007e0a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8007e06:	2301      	movs	r3, #1
 8007e08:	e0c2      	b.n	8007f90 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d104      	bne.n	8007e1a <HAL_TIM_IC_Start_IT+0xa2>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2202      	movs	r2, #2
 8007e14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007e18:	e013      	b.n	8007e42 <HAL_TIM_IC_Start_IT+0xca>
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	2b04      	cmp	r3, #4
 8007e1e:	d104      	bne.n	8007e2a <HAL_TIM_IC_Start_IT+0xb2>
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2202      	movs	r2, #2
 8007e24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007e28:	e00b      	b.n	8007e42 <HAL_TIM_IC_Start_IT+0xca>
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	2b08      	cmp	r3, #8
 8007e2e:	d104      	bne.n	8007e3a <HAL_TIM_IC_Start_IT+0xc2>
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2202      	movs	r2, #2
 8007e34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007e38:	e003      	b.n	8007e42 <HAL_TIM_IC_Start_IT+0xca>
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2202      	movs	r2, #2
 8007e3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d104      	bne.n	8007e52 <HAL_TIM_IC_Start_IT+0xda>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2202      	movs	r2, #2
 8007e4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007e50:	e013      	b.n	8007e7a <HAL_TIM_IC_Start_IT+0x102>
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	2b04      	cmp	r3, #4
 8007e56:	d104      	bne.n	8007e62 <HAL_TIM_IC_Start_IT+0xea>
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2202      	movs	r2, #2
 8007e5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007e60:	e00b      	b.n	8007e7a <HAL_TIM_IC_Start_IT+0x102>
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	2b08      	cmp	r3, #8
 8007e66:	d104      	bne.n	8007e72 <HAL_TIM_IC_Start_IT+0xfa>
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2202      	movs	r2, #2
 8007e6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e70:	e003      	b.n	8007e7a <HAL_TIM_IC_Start_IT+0x102>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2202      	movs	r2, #2
 8007e76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	2b0c      	cmp	r3, #12
 8007e7e:	d841      	bhi.n	8007f04 <HAL_TIM_IC_Start_IT+0x18c>
 8007e80:	a201      	add	r2, pc, #4	@ (adr r2, 8007e88 <HAL_TIM_IC_Start_IT+0x110>)
 8007e82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e86:	bf00      	nop
 8007e88:	08007ebd 	.word	0x08007ebd
 8007e8c:	08007f05 	.word	0x08007f05
 8007e90:	08007f05 	.word	0x08007f05
 8007e94:	08007f05 	.word	0x08007f05
 8007e98:	08007ecf 	.word	0x08007ecf
 8007e9c:	08007f05 	.word	0x08007f05
 8007ea0:	08007f05 	.word	0x08007f05
 8007ea4:	08007f05 	.word	0x08007f05
 8007ea8:	08007ee1 	.word	0x08007ee1
 8007eac:	08007f05 	.word	0x08007f05
 8007eb0:	08007f05 	.word	0x08007f05
 8007eb4:	08007f05 	.word	0x08007f05
 8007eb8:	08007ef3 	.word	0x08007ef3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	68da      	ldr	r2, [r3, #12]
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f042 0202 	orr.w	r2, r2, #2
 8007eca:	60da      	str	r2, [r3, #12]
      break;
 8007ecc:	e01d      	b.n	8007f0a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	68da      	ldr	r2, [r3, #12]
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f042 0204 	orr.w	r2, r2, #4
 8007edc:	60da      	str	r2, [r3, #12]
      break;
 8007ede:	e014      	b.n	8007f0a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	68da      	ldr	r2, [r3, #12]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f042 0208 	orr.w	r2, r2, #8
 8007eee:	60da      	str	r2, [r3, #12]
      break;
 8007ef0:	e00b      	b.n	8007f0a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	68da      	ldr	r2, [r3, #12]
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f042 0210 	orr.w	r2, r2, #16
 8007f00:	60da      	str	r2, [r3, #12]
      break;
 8007f02:	e002      	b.n	8007f0a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007f04:	2301      	movs	r3, #1
 8007f06:	73fb      	strb	r3, [r7, #15]
      break;
 8007f08:	bf00      	nop
  }

  if (status == HAL_OK)
 8007f0a:	7bfb      	ldrb	r3, [r7, #15]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d13e      	bne.n	8007f8e <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	2201      	movs	r2, #1
 8007f16:	6839      	ldr	r1, [r7, #0]
 8007f18:	4618      	mov	r0, r3
 8007f1a:	f001 f837 	bl	8008f8c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a1d      	ldr	r2, [pc, #116]	@ (8007f98 <HAL_TIM_IC_Start_IT+0x220>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d018      	beq.n	8007f5a <HAL_TIM_IC_Start_IT+0x1e2>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f30:	d013      	beq.n	8007f5a <HAL_TIM_IC_Start_IT+0x1e2>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4a19      	ldr	r2, [pc, #100]	@ (8007f9c <HAL_TIM_IC_Start_IT+0x224>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d00e      	beq.n	8007f5a <HAL_TIM_IC_Start_IT+0x1e2>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a17      	ldr	r2, [pc, #92]	@ (8007fa0 <HAL_TIM_IC_Start_IT+0x228>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d009      	beq.n	8007f5a <HAL_TIM_IC_Start_IT+0x1e2>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a16      	ldr	r2, [pc, #88]	@ (8007fa4 <HAL_TIM_IC_Start_IT+0x22c>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d004      	beq.n	8007f5a <HAL_TIM_IC_Start_IT+0x1e2>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a14      	ldr	r2, [pc, #80]	@ (8007fa8 <HAL_TIM_IC_Start_IT+0x230>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d111      	bne.n	8007f7e <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	689b      	ldr	r3, [r3, #8]
 8007f60:	f003 0307 	and.w	r3, r3, #7
 8007f64:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	2b06      	cmp	r3, #6
 8007f6a:	d010      	beq.n	8007f8e <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	681a      	ldr	r2, [r3, #0]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f042 0201 	orr.w	r2, r2, #1
 8007f7a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f7c:	e007      	b.n	8007f8e <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	681a      	ldr	r2, [r3, #0]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f042 0201 	orr.w	r2, r2, #1
 8007f8c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	3710      	adds	r7, #16
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}
 8007f98:	40010000 	.word	0x40010000
 8007f9c:	40000400 	.word	0x40000400
 8007fa0:	40000800 	.word	0x40000800
 8007fa4:	40000c00 	.word	0x40000c00
 8007fa8:	40014000 	.word	0x40014000

08007fac <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b084      	sub	sp, #16
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
 8007fb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	2b0c      	cmp	r3, #12
 8007fbe:	d841      	bhi.n	8008044 <HAL_TIM_IC_Stop_IT+0x98>
 8007fc0:	a201      	add	r2, pc, #4	@ (adr r2, 8007fc8 <HAL_TIM_IC_Stop_IT+0x1c>)
 8007fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fc6:	bf00      	nop
 8007fc8:	08007ffd 	.word	0x08007ffd
 8007fcc:	08008045 	.word	0x08008045
 8007fd0:	08008045 	.word	0x08008045
 8007fd4:	08008045 	.word	0x08008045
 8007fd8:	0800800f 	.word	0x0800800f
 8007fdc:	08008045 	.word	0x08008045
 8007fe0:	08008045 	.word	0x08008045
 8007fe4:	08008045 	.word	0x08008045
 8007fe8:	08008021 	.word	0x08008021
 8007fec:	08008045 	.word	0x08008045
 8007ff0:	08008045 	.word	0x08008045
 8007ff4:	08008045 	.word	0x08008045
 8007ff8:	08008033 	.word	0x08008033
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	68da      	ldr	r2, [r3, #12]
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f022 0202 	bic.w	r2, r2, #2
 800800a:	60da      	str	r2, [r3, #12]
      break;
 800800c:	e01d      	b.n	800804a <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	68da      	ldr	r2, [r3, #12]
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f022 0204 	bic.w	r2, r2, #4
 800801c:	60da      	str	r2, [r3, #12]
      break;
 800801e:	e014      	b.n	800804a <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	68da      	ldr	r2, [r3, #12]
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f022 0208 	bic.w	r2, r2, #8
 800802e:	60da      	str	r2, [r3, #12]
      break;
 8008030:	e00b      	b.n	800804a <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	68da      	ldr	r2, [r3, #12]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f022 0210 	bic.w	r2, r2, #16
 8008040:	60da      	str	r2, [r3, #12]
      break;
 8008042:	e002      	b.n	800804a <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8008044:	2301      	movs	r3, #1
 8008046:	73fb      	strb	r3, [r7, #15]
      break;
 8008048:	bf00      	nop
  }

  if (status == HAL_OK)
 800804a:	7bfb      	ldrb	r3, [r7, #15]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d156      	bne.n	80080fe <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	2200      	movs	r2, #0
 8008056:	6839      	ldr	r1, [r7, #0]
 8008058:	4618      	mov	r0, r3
 800805a:	f000 ff97 	bl	8008f8c <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	6a1a      	ldr	r2, [r3, #32]
 8008064:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008068:	4013      	ands	r3, r2
 800806a:	2b00      	cmp	r3, #0
 800806c:	d10f      	bne.n	800808e <HAL_TIM_IC_Stop_IT+0xe2>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	6a1a      	ldr	r2, [r3, #32]
 8008074:	f240 4344 	movw	r3, #1092	@ 0x444
 8008078:	4013      	ands	r3, r2
 800807a:	2b00      	cmp	r3, #0
 800807c:	d107      	bne.n	800808e <HAL_TIM_IC_Stop_IT+0xe2>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	681a      	ldr	r2, [r3, #0]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f022 0201 	bic.w	r2, r2, #1
 800808c:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d104      	bne.n	800809e <HAL_TIM_IC_Stop_IT+0xf2>
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2201      	movs	r2, #1
 8008098:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800809c:	e013      	b.n	80080c6 <HAL_TIM_IC_Stop_IT+0x11a>
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	2b04      	cmp	r3, #4
 80080a2:	d104      	bne.n	80080ae <HAL_TIM_IC_Stop_IT+0x102>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2201      	movs	r2, #1
 80080a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80080ac:	e00b      	b.n	80080c6 <HAL_TIM_IC_Stop_IT+0x11a>
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	2b08      	cmp	r3, #8
 80080b2:	d104      	bne.n	80080be <HAL_TIM_IC_Stop_IT+0x112>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2201      	movs	r2, #1
 80080b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80080bc:	e003      	b.n	80080c6 <HAL_TIM_IC_Stop_IT+0x11a>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2201      	movs	r2, #1
 80080c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d104      	bne.n	80080d6 <HAL_TIM_IC_Stop_IT+0x12a>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2201      	movs	r2, #1
 80080d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80080d4:	e013      	b.n	80080fe <HAL_TIM_IC_Stop_IT+0x152>
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	2b04      	cmp	r3, #4
 80080da:	d104      	bne.n	80080e6 <HAL_TIM_IC_Stop_IT+0x13a>
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2201      	movs	r2, #1
 80080e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80080e4:	e00b      	b.n	80080fe <HAL_TIM_IC_Stop_IT+0x152>
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	2b08      	cmp	r3, #8
 80080ea:	d104      	bne.n	80080f6 <HAL_TIM_IC_Stop_IT+0x14a>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2201      	movs	r2, #1
 80080f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80080f4:	e003      	b.n	80080fe <HAL_TIM_IC_Stop_IT+0x152>
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2201      	movs	r2, #1
 80080fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 80080fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008100:	4618      	mov	r0, r3
 8008102:	3710      	adds	r7, #16
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}

08008108 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b084      	sub	sp, #16
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	68db      	ldr	r3, [r3, #12]
 8008116:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	691b      	ldr	r3, [r3, #16]
 800811e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	f003 0302 	and.w	r3, r3, #2
 8008126:	2b00      	cmp	r3, #0
 8008128:	d020      	beq.n	800816c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	f003 0302 	and.w	r3, r3, #2
 8008130:	2b00      	cmp	r3, #0
 8008132:	d01b      	beq.n	800816c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f06f 0202 	mvn.w	r2, #2
 800813c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	2201      	movs	r2, #1
 8008142:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	699b      	ldr	r3, [r3, #24]
 800814a:	f003 0303 	and.w	r3, r3, #3
 800814e:	2b00      	cmp	r3, #0
 8008150:	d003      	beq.n	800815a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	f7fb f8ea 	bl	800332c <HAL_TIM_IC_CaptureCallback>
 8008158:	e005      	b.n	8008166 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800815a:	6878      	ldr	r0, [r7, #4]
 800815c:	f000 fb2e 	bl	80087bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008160:	6878      	ldr	r0, [r7, #4]
 8008162:	f000 fb35 	bl	80087d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2200      	movs	r2, #0
 800816a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	f003 0304 	and.w	r3, r3, #4
 8008172:	2b00      	cmp	r3, #0
 8008174:	d020      	beq.n	80081b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	f003 0304 	and.w	r3, r3, #4
 800817c:	2b00      	cmp	r3, #0
 800817e:	d01b      	beq.n	80081b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f06f 0204 	mvn.w	r2, #4
 8008188:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2202      	movs	r2, #2
 800818e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	699b      	ldr	r3, [r3, #24]
 8008196:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800819a:	2b00      	cmp	r3, #0
 800819c:	d003      	beq.n	80081a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800819e:	6878      	ldr	r0, [r7, #4]
 80081a0:	f7fb f8c4 	bl	800332c <HAL_TIM_IC_CaptureCallback>
 80081a4:	e005      	b.n	80081b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081a6:	6878      	ldr	r0, [r7, #4]
 80081a8:	f000 fb08 	bl	80087bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f000 fb0f 	bl	80087d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2200      	movs	r2, #0
 80081b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	f003 0308 	and.w	r3, r3, #8
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d020      	beq.n	8008204 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	f003 0308 	and.w	r3, r3, #8
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d01b      	beq.n	8008204 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f06f 0208 	mvn.w	r2, #8
 80081d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2204      	movs	r2, #4
 80081da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	69db      	ldr	r3, [r3, #28]
 80081e2:	f003 0303 	and.w	r3, r3, #3
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d003      	beq.n	80081f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081ea:	6878      	ldr	r0, [r7, #4]
 80081ec:	f7fb f89e 	bl	800332c <HAL_TIM_IC_CaptureCallback>
 80081f0:	e005      	b.n	80081fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	f000 fae2 	bl	80087bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	f000 fae9 	bl	80087d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	2200      	movs	r2, #0
 8008202:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	f003 0310 	and.w	r3, r3, #16
 800820a:	2b00      	cmp	r3, #0
 800820c:	d020      	beq.n	8008250 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	f003 0310 	and.w	r3, r3, #16
 8008214:	2b00      	cmp	r3, #0
 8008216:	d01b      	beq.n	8008250 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f06f 0210 	mvn.w	r2, #16
 8008220:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2208      	movs	r2, #8
 8008226:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	69db      	ldr	r3, [r3, #28]
 800822e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008232:	2b00      	cmp	r3, #0
 8008234:	d003      	beq.n	800823e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f7fb f878 	bl	800332c <HAL_TIM_IC_CaptureCallback>
 800823c:	e005      	b.n	800824a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f000 fabc 	bl	80087bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008244:	6878      	ldr	r0, [r7, #4]
 8008246:	f000 fac3 	bl	80087d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2200      	movs	r2, #0
 800824e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	f003 0301 	and.w	r3, r3, #1
 8008256:	2b00      	cmp	r3, #0
 8008258:	d00c      	beq.n	8008274 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	f003 0301 	and.w	r3, r3, #1
 8008260:	2b00      	cmp	r3, #0
 8008262:	d007      	beq.n	8008274 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f06f 0201 	mvn.w	r2, #1
 800826c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f7fb f868 	bl	8003344 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008274:	68bb      	ldr	r3, [r7, #8]
 8008276:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800827a:	2b00      	cmp	r3, #0
 800827c:	d00c      	beq.n	8008298 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008284:	2b00      	cmp	r3, #0
 8008286:	d007      	beq.n	8008298 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008290:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f000 ff6a 	bl	800916c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d00c      	beq.n	80082bc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d007      	beq.n	80082bc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80082b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f000 fa94 	bl	80087e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	f003 0320 	and.w	r3, r3, #32
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d00c      	beq.n	80082e0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	f003 0320 	and.w	r3, r3, #32
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d007      	beq.n	80082e0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f06f 0220 	mvn.w	r2, #32
 80082d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	f000 ff3c 	bl	8009158 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80082e0:	bf00      	nop
 80082e2:	3710      	adds	r7, #16
 80082e4:	46bd      	mov	sp, r7
 80082e6:	bd80      	pop	{r7, pc}

080082e8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b086      	sub	sp, #24
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	60f8      	str	r0, [r7, #12]
 80082f0:	60b9      	str	r1, [r7, #8]
 80082f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80082f4:	2300      	movs	r3, #0
 80082f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d101      	bne.n	8008306 <HAL_TIM_IC_ConfigChannel+0x1e>
 8008302:	2302      	movs	r3, #2
 8008304:	e088      	b.n	8008418 <HAL_TIM_IC_ConfigChannel+0x130>
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	2201      	movs	r2, #1
 800830a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d11b      	bne.n	800834c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8008324:	f000 fc7a 	bl	8008c1c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	699a      	ldr	r2, [r3, #24]
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f022 020c 	bic.w	r2, r2, #12
 8008336:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	6999      	ldr	r1, [r3, #24]
 800833e:	68bb      	ldr	r3, [r7, #8]
 8008340:	689a      	ldr	r2, [r3, #8]
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	430a      	orrs	r2, r1
 8008348:	619a      	str	r2, [r3, #24]
 800834a:	e060      	b.n	800840e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2b04      	cmp	r3, #4
 8008350:	d11c      	bne.n	800838c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8008362:	f000 fcf2 	bl	8008d4a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	699a      	ldr	r2, [r3, #24]
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008374:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	6999      	ldr	r1, [r3, #24]
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	689b      	ldr	r3, [r3, #8]
 8008380:	021a      	lsls	r2, r3, #8
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	430a      	orrs	r2, r1
 8008388:	619a      	str	r2, [r3, #24]
 800838a:	e040      	b.n	800840e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2b08      	cmp	r3, #8
 8008390:	d11b      	bne.n	80083ca <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80083a2:	f000 fd3f 	bl	8008e24 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	69da      	ldr	r2, [r3, #28]
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f022 020c 	bic.w	r2, r2, #12
 80083b4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	69d9      	ldr	r1, [r3, #28]
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	689a      	ldr	r2, [r3, #8]
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	430a      	orrs	r2, r1
 80083c6:	61da      	str	r2, [r3, #28]
 80083c8:	e021      	b.n	800840e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2b0c      	cmp	r3, #12
 80083ce:	d11c      	bne.n	800840a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80083e0:	f000 fd5c 	bl	8008e9c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	69da      	ldr	r2, [r3, #28]
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80083f2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	69d9      	ldr	r1, [r3, #28]
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	689b      	ldr	r3, [r3, #8]
 80083fe:	021a      	lsls	r2, r3, #8
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	430a      	orrs	r2, r1
 8008406:	61da      	str	r2, [r3, #28]
 8008408:	e001      	b.n	800840e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800840a:	2301      	movs	r3, #1
 800840c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	2200      	movs	r2, #0
 8008412:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008416:	7dfb      	ldrb	r3, [r7, #23]
}
 8008418:	4618      	mov	r0, r3
 800841a:	3718      	adds	r7, #24
 800841c:	46bd      	mov	sp, r7
 800841e:	bd80      	pop	{r7, pc}

08008420 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b086      	sub	sp, #24
 8008424:	af00      	add	r7, sp, #0
 8008426:	60f8      	str	r0, [r7, #12]
 8008428:	60b9      	str	r1, [r7, #8]
 800842a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800842c:	2300      	movs	r3, #0
 800842e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008436:	2b01      	cmp	r3, #1
 8008438:	d101      	bne.n	800843e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800843a:	2302      	movs	r3, #2
 800843c:	e0ae      	b.n	800859c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	2201      	movs	r2, #1
 8008442:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2b0c      	cmp	r3, #12
 800844a:	f200 809f 	bhi.w	800858c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800844e:	a201      	add	r2, pc, #4	@ (adr r2, 8008454 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008454:	08008489 	.word	0x08008489
 8008458:	0800858d 	.word	0x0800858d
 800845c:	0800858d 	.word	0x0800858d
 8008460:	0800858d 	.word	0x0800858d
 8008464:	080084c9 	.word	0x080084c9
 8008468:	0800858d 	.word	0x0800858d
 800846c:	0800858d 	.word	0x0800858d
 8008470:	0800858d 	.word	0x0800858d
 8008474:	0800850b 	.word	0x0800850b
 8008478:	0800858d 	.word	0x0800858d
 800847c:	0800858d 	.word	0x0800858d
 8008480:	0800858d 	.word	0x0800858d
 8008484:	0800854b 	.word	0x0800854b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	68b9      	ldr	r1, [r7, #8]
 800848e:	4618      	mov	r0, r3
 8008490:	f000 fa38 	bl	8008904 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	699a      	ldr	r2, [r3, #24]
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f042 0208 	orr.w	r2, r2, #8
 80084a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	699a      	ldr	r2, [r3, #24]
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f022 0204 	bic.w	r2, r2, #4
 80084b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	6999      	ldr	r1, [r3, #24]
 80084ba:	68bb      	ldr	r3, [r7, #8]
 80084bc:	691a      	ldr	r2, [r3, #16]
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	430a      	orrs	r2, r1
 80084c4:	619a      	str	r2, [r3, #24]
      break;
 80084c6:	e064      	b.n	8008592 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	68b9      	ldr	r1, [r7, #8]
 80084ce:	4618      	mov	r0, r3
 80084d0:	f000 fa7e 	bl	80089d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	699a      	ldr	r2, [r3, #24]
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80084e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	699a      	ldr	r2, [r3, #24]
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80084f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	6999      	ldr	r1, [r3, #24]
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	691b      	ldr	r3, [r3, #16]
 80084fe:	021a      	lsls	r2, r3, #8
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	430a      	orrs	r2, r1
 8008506:	619a      	str	r2, [r3, #24]
      break;
 8008508:	e043      	b.n	8008592 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	68b9      	ldr	r1, [r7, #8]
 8008510:	4618      	mov	r0, r3
 8008512:	f000 fac9 	bl	8008aa8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	69da      	ldr	r2, [r3, #28]
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f042 0208 	orr.w	r2, r2, #8
 8008524:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	69da      	ldr	r2, [r3, #28]
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f022 0204 	bic.w	r2, r2, #4
 8008534:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	69d9      	ldr	r1, [r3, #28]
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	691a      	ldr	r2, [r3, #16]
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	430a      	orrs	r2, r1
 8008546:	61da      	str	r2, [r3, #28]
      break;
 8008548:	e023      	b.n	8008592 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	68b9      	ldr	r1, [r7, #8]
 8008550:	4618      	mov	r0, r3
 8008552:	f000 fb13 	bl	8008b7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	69da      	ldr	r2, [r3, #28]
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008564:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	69da      	ldr	r2, [r3, #28]
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008574:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	69d9      	ldr	r1, [r3, #28]
 800857c:	68bb      	ldr	r3, [r7, #8]
 800857e:	691b      	ldr	r3, [r3, #16]
 8008580:	021a      	lsls	r2, r3, #8
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	430a      	orrs	r2, r1
 8008588:	61da      	str	r2, [r3, #28]
      break;
 800858a:	e002      	b.n	8008592 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800858c:	2301      	movs	r3, #1
 800858e:	75fb      	strb	r3, [r7, #23]
      break;
 8008590:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	2200      	movs	r2, #0
 8008596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800859a:	7dfb      	ldrb	r3, [r7, #23]
}
 800859c:	4618      	mov	r0, r3
 800859e:	3718      	adds	r7, #24
 80085a0:	46bd      	mov	sp, r7
 80085a2:	bd80      	pop	{r7, pc}

080085a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b084      	sub	sp, #16
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
 80085ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80085ae:	2300      	movs	r3, #0
 80085b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085b8:	2b01      	cmp	r3, #1
 80085ba:	d101      	bne.n	80085c0 <HAL_TIM_ConfigClockSource+0x1c>
 80085bc:	2302      	movs	r3, #2
 80085be:	e0b4      	b.n	800872a <HAL_TIM_ConfigClockSource+0x186>
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2201      	movs	r2, #1
 80085c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2202      	movs	r2, #2
 80085cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	689b      	ldr	r3, [r3, #8]
 80085d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80085de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80085e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	68ba      	ldr	r2, [r7, #8]
 80085ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085f8:	d03e      	beq.n	8008678 <HAL_TIM_ConfigClockSource+0xd4>
 80085fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085fe:	f200 8087 	bhi.w	8008710 <HAL_TIM_ConfigClockSource+0x16c>
 8008602:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008606:	f000 8086 	beq.w	8008716 <HAL_TIM_ConfigClockSource+0x172>
 800860a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800860e:	d87f      	bhi.n	8008710 <HAL_TIM_ConfigClockSource+0x16c>
 8008610:	2b70      	cmp	r3, #112	@ 0x70
 8008612:	d01a      	beq.n	800864a <HAL_TIM_ConfigClockSource+0xa6>
 8008614:	2b70      	cmp	r3, #112	@ 0x70
 8008616:	d87b      	bhi.n	8008710 <HAL_TIM_ConfigClockSource+0x16c>
 8008618:	2b60      	cmp	r3, #96	@ 0x60
 800861a:	d050      	beq.n	80086be <HAL_TIM_ConfigClockSource+0x11a>
 800861c:	2b60      	cmp	r3, #96	@ 0x60
 800861e:	d877      	bhi.n	8008710 <HAL_TIM_ConfigClockSource+0x16c>
 8008620:	2b50      	cmp	r3, #80	@ 0x50
 8008622:	d03c      	beq.n	800869e <HAL_TIM_ConfigClockSource+0xfa>
 8008624:	2b50      	cmp	r3, #80	@ 0x50
 8008626:	d873      	bhi.n	8008710 <HAL_TIM_ConfigClockSource+0x16c>
 8008628:	2b40      	cmp	r3, #64	@ 0x40
 800862a:	d058      	beq.n	80086de <HAL_TIM_ConfigClockSource+0x13a>
 800862c:	2b40      	cmp	r3, #64	@ 0x40
 800862e:	d86f      	bhi.n	8008710 <HAL_TIM_ConfigClockSource+0x16c>
 8008630:	2b30      	cmp	r3, #48	@ 0x30
 8008632:	d064      	beq.n	80086fe <HAL_TIM_ConfigClockSource+0x15a>
 8008634:	2b30      	cmp	r3, #48	@ 0x30
 8008636:	d86b      	bhi.n	8008710 <HAL_TIM_ConfigClockSource+0x16c>
 8008638:	2b20      	cmp	r3, #32
 800863a:	d060      	beq.n	80086fe <HAL_TIM_ConfigClockSource+0x15a>
 800863c:	2b20      	cmp	r3, #32
 800863e:	d867      	bhi.n	8008710 <HAL_TIM_ConfigClockSource+0x16c>
 8008640:	2b00      	cmp	r3, #0
 8008642:	d05c      	beq.n	80086fe <HAL_TIM_ConfigClockSource+0x15a>
 8008644:	2b10      	cmp	r3, #16
 8008646:	d05a      	beq.n	80086fe <HAL_TIM_ConfigClockSource+0x15a>
 8008648:	e062      	b.n	8008710 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800865a:	f000 fc77 	bl	8008f4c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	689b      	ldr	r3, [r3, #8]
 8008664:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800866c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	68ba      	ldr	r2, [r7, #8]
 8008674:	609a      	str	r2, [r3, #8]
      break;
 8008676:	e04f      	b.n	8008718 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008688:	f000 fc60 	bl	8008f4c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	689a      	ldr	r2, [r3, #8]
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800869a:	609a      	str	r2, [r3, #8]
      break;
 800869c:	e03c      	b.n	8008718 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80086aa:	461a      	mov	r2, r3
 80086ac:	f000 fb1e 	bl	8008cec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	2150      	movs	r1, #80	@ 0x50
 80086b6:	4618      	mov	r0, r3
 80086b8:	f000 fc2d 	bl	8008f16 <TIM_ITRx_SetConfig>
      break;
 80086bc:	e02c      	b.n	8008718 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80086ca:	461a      	mov	r2, r3
 80086cc:	f000 fb7a 	bl	8008dc4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	2160      	movs	r1, #96	@ 0x60
 80086d6:	4618      	mov	r0, r3
 80086d8:	f000 fc1d 	bl	8008f16 <TIM_ITRx_SetConfig>
      break;
 80086dc:	e01c      	b.n	8008718 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80086ea:	461a      	mov	r2, r3
 80086ec:	f000 fafe 	bl	8008cec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	2140      	movs	r1, #64	@ 0x40
 80086f6:	4618      	mov	r0, r3
 80086f8:	f000 fc0d 	bl	8008f16 <TIM_ITRx_SetConfig>
      break;
 80086fc:	e00c      	b.n	8008718 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681a      	ldr	r2, [r3, #0]
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	4619      	mov	r1, r3
 8008708:	4610      	mov	r0, r2
 800870a:	f000 fc04 	bl	8008f16 <TIM_ITRx_SetConfig>
      break;
 800870e:	e003      	b.n	8008718 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008710:	2301      	movs	r3, #1
 8008712:	73fb      	strb	r3, [r7, #15]
      break;
 8008714:	e000      	b.n	8008718 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008716:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2201      	movs	r2, #1
 800871c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2200      	movs	r2, #0
 8008724:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008728:	7bfb      	ldrb	r3, [r7, #15]
}
 800872a:	4618      	mov	r0, r3
 800872c:	3710      	adds	r7, #16
 800872e:	46bd      	mov	sp, r7
 8008730:	bd80      	pop	{r7, pc}
	...

08008734 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008734:	b480      	push	{r7}
 8008736:	b085      	sub	sp, #20
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
 800873c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800873e:	2300      	movs	r3, #0
 8008740:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	2b0c      	cmp	r3, #12
 8008746:	d831      	bhi.n	80087ac <HAL_TIM_ReadCapturedValue+0x78>
 8008748:	a201      	add	r2, pc, #4	@ (adr r2, 8008750 <HAL_TIM_ReadCapturedValue+0x1c>)
 800874a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800874e:	bf00      	nop
 8008750:	08008785 	.word	0x08008785
 8008754:	080087ad 	.word	0x080087ad
 8008758:	080087ad 	.word	0x080087ad
 800875c:	080087ad 	.word	0x080087ad
 8008760:	0800878f 	.word	0x0800878f
 8008764:	080087ad 	.word	0x080087ad
 8008768:	080087ad 	.word	0x080087ad
 800876c:	080087ad 	.word	0x080087ad
 8008770:	08008799 	.word	0x08008799
 8008774:	080087ad 	.word	0x080087ad
 8008778:	080087ad 	.word	0x080087ad
 800877c:	080087ad 	.word	0x080087ad
 8008780:	080087a3 	.word	0x080087a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800878a:	60fb      	str	r3, [r7, #12]

      break;
 800878c:	e00f      	b.n	80087ae <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008794:	60fb      	str	r3, [r7, #12]

      break;
 8008796:	e00a      	b.n	80087ae <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800879e:	60fb      	str	r3, [r7, #12]

      break;
 80087a0:	e005      	b.n	80087ae <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087a8:	60fb      	str	r3, [r7, #12]

      break;
 80087aa:	e000      	b.n	80087ae <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80087ac:	bf00      	nop
  }

  return tmpreg;
 80087ae:	68fb      	ldr	r3, [r7, #12]
}
 80087b0:	4618      	mov	r0, r3
 80087b2:	3714      	adds	r7, #20
 80087b4:	46bd      	mov	sp, r7
 80087b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ba:	4770      	bx	lr

080087bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80087bc:	b480      	push	{r7}
 80087be:	b083      	sub	sp, #12
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80087c4:	bf00      	nop
 80087c6:	370c      	adds	r7, #12
 80087c8:	46bd      	mov	sp, r7
 80087ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ce:	4770      	bx	lr

080087d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80087d0:	b480      	push	{r7}
 80087d2:	b083      	sub	sp, #12
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80087d8:	bf00      	nop
 80087da:	370c      	adds	r7, #12
 80087dc:	46bd      	mov	sp, r7
 80087de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e2:	4770      	bx	lr

080087e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80087e4:	b480      	push	{r7}
 80087e6:	b083      	sub	sp, #12
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80087ec:	bf00      	nop
 80087ee:	370c      	adds	r7, #12
 80087f0:	46bd      	mov	sp, r7
 80087f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f6:	4770      	bx	lr

080087f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80087f8:	b480      	push	{r7}
 80087fa:	b085      	sub	sp, #20
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
 8008800:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	4a37      	ldr	r2, [pc, #220]	@ (80088e8 <TIM_Base_SetConfig+0xf0>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d00f      	beq.n	8008830 <TIM_Base_SetConfig+0x38>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008816:	d00b      	beq.n	8008830 <TIM_Base_SetConfig+0x38>
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	4a34      	ldr	r2, [pc, #208]	@ (80088ec <TIM_Base_SetConfig+0xf4>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d007      	beq.n	8008830 <TIM_Base_SetConfig+0x38>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	4a33      	ldr	r2, [pc, #204]	@ (80088f0 <TIM_Base_SetConfig+0xf8>)
 8008824:	4293      	cmp	r3, r2
 8008826:	d003      	beq.n	8008830 <TIM_Base_SetConfig+0x38>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	4a32      	ldr	r2, [pc, #200]	@ (80088f4 <TIM_Base_SetConfig+0xfc>)
 800882c:	4293      	cmp	r3, r2
 800882e:	d108      	bne.n	8008842 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008836:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	685b      	ldr	r3, [r3, #4]
 800883c:	68fa      	ldr	r2, [r7, #12]
 800883e:	4313      	orrs	r3, r2
 8008840:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	4a28      	ldr	r2, [pc, #160]	@ (80088e8 <TIM_Base_SetConfig+0xf0>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d01b      	beq.n	8008882 <TIM_Base_SetConfig+0x8a>
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008850:	d017      	beq.n	8008882 <TIM_Base_SetConfig+0x8a>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	4a25      	ldr	r2, [pc, #148]	@ (80088ec <TIM_Base_SetConfig+0xf4>)
 8008856:	4293      	cmp	r3, r2
 8008858:	d013      	beq.n	8008882 <TIM_Base_SetConfig+0x8a>
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	4a24      	ldr	r2, [pc, #144]	@ (80088f0 <TIM_Base_SetConfig+0xf8>)
 800885e:	4293      	cmp	r3, r2
 8008860:	d00f      	beq.n	8008882 <TIM_Base_SetConfig+0x8a>
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	4a23      	ldr	r2, [pc, #140]	@ (80088f4 <TIM_Base_SetConfig+0xfc>)
 8008866:	4293      	cmp	r3, r2
 8008868:	d00b      	beq.n	8008882 <TIM_Base_SetConfig+0x8a>
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	4a22      	ldr	r2, [pc, #136]	@ (80088f8 <TIM_Base_SetConfig+0x100>)
 800886e:	4293      	cmp	r3, r2
 8008870:	d007      	beq.n	8008882 <TIM_Base_SetConfig+0x8a>
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	4a21      	ldr	r2, [pc, #132]	@ (80088fc <TIM_Base_SetConfig+0x104>)
 8008876:	4293      	cmp	r3, r2
 8008878:	d003      	beq.n	8008882 <TIM_Base_SetConfig+0x8a>
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	4a20      	ldr	r2, [pc, #128]	@ (8008900 <TIM_Base_SetConfig+0x108>)
 800887e:	4293      	cmp	r3, r2
 8008880:	d108      	bne.n	8008894 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008888:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	68db      	ldr	r3, [r3, #12]
 800888e:	68fa      	ldr	r2, [r7, #12]
 8008890:	4313      	orrs	r3, r2
 8008892:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	695b      	ldr	r3, [r3, #20]
 800889e:	4313      	orrs	r3, r2
 80088a0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	689a      	ldr	r2, [r3, #8]
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	681a      	ldr	r2, [r3, #0]
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	4a0c      	ldr	r2, [pc, #48]	@ (80088e8 <TIM_Base_SetConfig+0xf0>)
 80088b6:	4293      	cmp	r3, r2
 80088b8:	d103      	bne.n	80088c2 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	691a      	ldr	r2, [r3, #16]
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f043 0204 	orr.w	r2, r3, #4
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2201      	movs	r2, #1
 80088d2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	68fa      	ldr	r2, [r7, #12]
 80088d8:	601a      	str	r2, [r3, #0]
}
 80088da:	bf00      	nop
 80088dc:	3714      	adds	r7, #20
 80088de:	46bd      	mov	sp, r7
 80088e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e4:	4770      	bx	lr
 80088e6:	bf00      	nop
 80088e8:	40010000 	.word	0x40010000
 80088ec:	40000400 	.word	0x40000400
 80088f0:	40000800 	.word	0x40000800
 80088f4:	40000c00 	.word	0x40000c00
 80088f8:	40014000 	.word	0x40014000
 80088fc:	40014400 	.word	0x40014400
 8008900:	40014800 	.word	0x40014800

08008904 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008904:	b480      	push	{r7}
 8008906:	b087      	sub	sp, #28
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
 800890c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6a1b      	ldr	r3, [r3, #32]
 8008912:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6a1b      	ldr	r3, [r3, #32]
 8008918:	f023 0201 	bic.w	r2, r3, #1
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	685b      	ldr	r3, [r3, #4]
 8008924:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	699b      	ldr	r3, [r3, #24]
 800892a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008932:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	f023 0303 	bic.w	r3, r3, #3
 800893a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	68fa      	ldr	r2, [r7, #12]
 8008942:	4313      	orrs	r3, r2
 8008944:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008946:	697b      	ldr	r3, [r7, #20]
 8008948:	f023 0302 	bic.w	r3, r3, #2
 800894c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	689b      	ldr	r3, [r3, #8]
 8008952:	697a      	ldr	r2, [r7, #20]
 8008954:	4313      	orrs	r3, r2
 8008956:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	4a1c      	ldr	r2, [pc, #112]	@ (80089cc <TIM_OC1_SetConfig+0xc8>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d10c      	bne.n	800897a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008960:	697b      	ldr	r3, [r7, #20]
 8008962:	f023 0308 	bic.w	r3, r3, #8
 8008966:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008968:	683b      	ldr	r3, [r7, #0]
 800896a:	68db      	ldr	r3, [r3, #12]
 800896c:	697a      	ldr	r2, [r7, #20]
 800896e:	4313      	orrs	r3, r2
 8008970:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008972:	697b      	ldr	r3, [r7, #20]
 8008974:	f023 0304 	bic.w	r3, r3, #4
 8008978:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	4a13      	ldr	r2, [pc, #76]	@ (80089cc <TIM_OC1_SetConfig+0xc8>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d111      	bne.n	80089a6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008988:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800898a:	693b      	ldr	r3, [r7, #16]
 800898c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008990:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	695b      	ldr	r3, [r3, #20]
 8008996:	693a      	ldr	r2, [r7, #16]
 8008998:	4313      	orrs	r3, r2
 800899a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	699b      	ldr	r3, [r3, #24]
 80089a0:	693a      	ldr	r2, [r7, #16]
 80089a2:	4313      	orrs	r3, r2
 80089a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	693a      	ldr	r2, [r7, #16]
 80089aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	68fa      	ldr	r2, [r7, #12]
 80089b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	685a      	ldr	r2, [r3, #4]
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	697a      	ldr	r2, [r7, #20]
 80089be:	621a      	str	r2, [r3, #32]
}
 80089c0:	bf00      	nop
 80089c2:	371c      	adds	r7, #28
 80089c4:	46bd      	mov	sp, r7
 80089c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ca:	4770      	bx	lr
 80089cc:	40010000 	.word	0x40010000

080089d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80089d0:	b480      	push	{r7}
 80089d2:	b087      	sub	sp, #28
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
 80089d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6a1b      	ldr	r3, [r3, #32]
 80089de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	6a1b      	ldr	r3, [r3, #32]
 80089e4:	f023 0210 	bic.w	r2, r3, #16
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	685b      	ldr	r3, [r3, #4]
 80089f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	699b      	ldr	r3, [r3, #24]
 80089f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80089fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008a06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	021b      	lsls	r3, r3, #8
 8008a0e:	68fa      	ldr	r2, [r7, #12]
 8008a10:	4313      	orrs	r3, r2
 8008a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008a14:	697b      	ldr	r3, [r7, #20]
 8008a16:	f023 0320 	bic.w	r3, r3, #32
 8008a1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	689b      	ldr	r3, [r3, #8]
 8008a20:	011b      	lsls	r3, r3, #4
 8008a22:	697a      	ldr	r2, [r7, #20]
 8008a24:	4313      	orrs	r3, r2
 8008a26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	4a1e      	ldr	r2, [pc, #120]	@ (8008aa4 <TIM_OC2_SetConfig+0xd4>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d10d      	bne.n	8008a4c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	68db      	ldr	r3, [r3, #12]
 8008a3c:	011b      	lsls	r3, r3, #4
 8008a3e:	697a      	ldr	r2, [r7, #20]
 8008a40:	4313      	orrs	r3, r2
 8008a42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a4a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	4a15      	ldr	r2, [pc, #84]	@ (8008aa4 <TIM_OC2_SetConfig+0xd4>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d113      	bne.n	8008a7c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008a54:	693b      	ldr	r3, [r7, #16]
 8008a56:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008a5a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008a5c:	693b      	ldr	r3, [r7, #16]
 8008a5e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008a62:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008a64:	683b      	ldr	r3, [r7, #0]
 8008a66:	695b      	ldr	r3, [r3, #20]
 8008a68:	009b      	lsls	r3, r3, #2
 8008a6a:	693a      	ldr	r2, [r7, #16]
 8008a6c:	4313      	orrs	r3, r2
 8008a6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	699b      	ldr	r3, [r3, #24]
 8008a74:	009b      	lsls	r3, r3, #2
 8008a76:	693a      	ldr	r2, [r7, #16]
 8008a78:	4313      	orrs	r3, r2
 8008a7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	693a      	ldr	r2, [r7, #16]
 8008a80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	68fa      	ldr	r2, [r7, #12]
 8008a86:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	685a      	ldr	r2, [r3, #4]
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	697a      	ldr	r2, [r7, #20]
 8008a94:	621a      	str	r2, [r3, #32]
}
 8008a96:	bf00      	nop
 8008a98:	371c      	adds	r7, #28
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa0:	4770      	bx	lr
 8008aa2:	bf00      	nop
 8008aa4:	40010000 	.word	0x40010000

08008aa8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b087      	sub	sp, #28
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
 8008ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6a1b      	ldr	r3, [r3, #32]
 8008ab6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	6a1b      	ldr	r3, [r3, #32]
 8008abc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	685b      	ldr	r3, [r3, #4]
 8008ac8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	69db      	ldr	r3, [r3, #28]
 8008ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ad6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	f023 0303 	bic.w	r3, r3, #3
 8008ade:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	68fa      	ldr	r2, [r7, #12]
 8008ae6:	4313      	orrs	r3, r2
 8008ae8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008aea:	697b      	ldr	r3, [r7, #20]
 8008aec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008af0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	689b      	ldr	r3, [r3, #8]
 8008af6:	021b      	lsls	r3, r3, #8
 8008af8:	697a      	ldr	r2, [r7, #20]
 8008afa:	4313      	orrs	r3, r2
 8008afc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	4a1d      	ldr	r2, [pc, #116]	@ (8008b78 <TIM_OC3_SetConfig+0xd0>)
 8008b02:	4293      	cmp	r3, r2
 8008b04:	d10d      	bne.n	8008b22 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008b06:	697b      	ldr	r3, [r7, #20]
 8008b08:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008b0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	68db      	ldr	r3, [r3, #12]
 8008b12:	021b      	lsls	r3, r3, #8
 8008b14:	697a      	ldr	r2, [r7, #20]
 8008b16:	4313      	orrs	r3, r2
 8008b18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008b20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	4a14      	ldr	r2, [pc, #80]	@ (8008b78 <TIM_OC3_SetConfig+0xd0>)
 8008b26:	4293      	cmp	r3, r2
 8008b28:	d113      	bne.n	8008b52 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008b2a:	693b      	ldr	r3, [r7, #16]
 8008b2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008b30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008b32:	693b      	ldr	r3, [r7, #16]
 8008b34:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008b38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	695b      	ldr	r3, [r3, #20]
 8008b3e:	011b      	lsls	r3, r3, #4
 8008b40:	693a      	ldr	r2, [r7, #16]
 8008b42:	4313      	orrs	r3, r2
 8008b44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	699b      	ldr	r3, [r3, #24]
 8008b4a:	011b      	lsls	r3, r3, #4
 8008b4c:	693a      	ldr	r2, [r7, #16]
 8008b4e:	4313      	orrs	r3, r2
 8008b50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	693a      	ldr	r2, [r7, #16]
 8008b56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	68fa      	ldr	r2, [r7, #12]
 8008b5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	685a      	ldr	r2, [r3, #4]
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	697a      	ldr	r2, [r7, #20]
 8008b6a:	621a      	str	r2, [r3, #32]
}
 8008b6c:	bf00      	nop
 8008b6e:	371c      	adds	r7, #28
 8008b70:	46bd      	mov	sp, r7
 8008b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b76:	4770      	bx	lr
 8008b78:	40010000 	.word	0x40010000

08008b7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b087      	sub	sp, #28
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
 8008b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	6a1b      	ldr	r3, [r3, #32]
 8008b8a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	6a1b      	ldr	r3, [r3, #32]
 8008b90:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	685b      	ldr	r3, [r3, #4]
 8008b9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	69db      	ldr	r3, [r3, #28]
 8008ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008baa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008bb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	021b      	lsls	r3, r3, #8
 8008bba:	68fa      	ldr	r2, [r7, #12]
 8008bbc:	4313      	orrs	r3, r2
 8008bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008bc0:	693b      	ldr	r3, [r7, #16]
 8008bc2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008bc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	689b      	ldr	r3, [r3, #8]
 8008bcc:	031b      	lsls	r3, r3, #12
 8008bce:	693a      	ldr	r2, [r7, #16]
 8008bd0:	4313      	orrs	r3, r2
 8008bd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	4a10      	ldr	r2, [pc, #64]	@ (8008c18 <TIM_OC4_SetConfig+0x9c>)
 8008bd8:	4293      	cmp	r3, r2
 8008bda:	d109      	bne.n	8008bf0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008bdc:	697b      	ldr	r3, [r7, #20]
 8008bde:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008be2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	695b      	ldr	r3, [r3, #20]
 8008be8:	019b      	lsls	r3, r3, #6
 8008bea:	697a      	ldr	r2, [r7, #20]
 8008bec:	4313      	orrs	r3, r2
 8008bee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	697a      	ldr	r2, [r7, #20]
 8008bf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	68fa      	ldr	r2, [r7, #12]
 8008bfa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	685a      	ldr	r2, [r3, #4]
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	693a      	ldr	r2, [r7, #16]
 8008c08:	621a      	str	r2, [r3, #32]
}
 8008c0a:	bf00      	nop
 8008c0c:	371c      	adds	r7, #28
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c14:	4770      	bx	lr
 8008c16:	bf00      	nop
 8008c18:	40010000 	.word	0x40010000

08008c1c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b087      	sub	sp, #28
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	60f8      	str	r0, [r7, #12]
 8008c24:	60b9      	str	r1, [r7, #8]
 8008c26:	607a      	str	r2, [r7, #4]
 8008c28:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	6a1b      	ldr	r3, [r3, #32]
 8008c2e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	6a1b      	ldr	r3, [r3, #32]
 8008c34:	f023 0201 	bic.w	r2, r3, #1
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	699b      	ldr	r3, [r3, #24]
 8008c40:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	4a24      	ldr	r2, [pc, #144]	@ (8008cd8 <TIM_TI1_SetConfig+0xbc>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d013      	beq.n	8008c72 <TIM_TI1_SetConfig+0x56>
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c50:	d00f      	beq.n	8008c72 <TIM_TI1_SetConfig+0x56>
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	4a21      	ldr	r2, [pc, #132]	@ (8008cdc <TIM_TI1_SetConfig+0xc0>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d00b      	beq.n	8008c72 <TIM_TI1_SetConfig+0x56>
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	4a20      	ldr	r2, [pc, #128]	@ (8008ce0 <TIM_TI1_SetConfig+0xc4>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d007      	beq.n	8008c72 <TIM_TI1_SetConfig+0x56>
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	4a1f      	ldr	r2, [pc, #124]	@ (8008ce4 <TIM_TI1_SetConfig+0xc8>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d003      	beq.n	8008c72 <TIM_TI1_SetConfig+0x56>
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	4a1e      	ldr	r2, [pc, #120]	@ (8008ce8 <TIM_TI1_SetConfig+0xcc>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d101      	bne.n	8008c76 <TIM_TI1_SetConfig+0x5a>
 8008c72:	2301      	movs	r3, #1
 8008c74:	e000      	b.n	8008c78 <TIM_TI1_SetConfig+0x5c>
 8008c76:	2300      	movs	r3, #0
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d008      	beq.n	8008c8e <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008c7c:	697b      	ldr	r3, [r7, #20]
 8008c7e:	f023 0303 	bic.w	r3, r3, #3
 8008c82:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008c84:	697a      	ldr	r2, [r7, #20]
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	4313      	orrs	r3, r2
 8008c8a:	617b      	str	r3, [r7, #20]
 8008c8c:	e003      	b.n	8008c96 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008c8e:	697b      	ldr	r3, [r7, #20]
 8008c90:	f043 0301 	orr.w	r3, r3, #1
 8008c94:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008c96:	697b      	ldr	r3, [r7, #20]
 8008c98:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008c9c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	011b      	lsls	r3, r3, #4
 8008ca2:	b2db      	uxtb	r3, r3
 8008ca4:	697a      	ldr	r2, [r7, #20]
 8008ca6:	4313      	orrs	r3, r2
 8008ca8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008caa:	693b      	ldr	r3, [r7, #16]
 8008cac:	f023 030a 	bic.w	r3, r3, #10
 8008cb0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	f003 030a 	and.w	r3, r3, #10
 8008cb8:	693a      	ldr	r2, [r7, #16]
 8008cba:	4313      	orrs	r3, r2
 8008cbc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	697a      	ldr	r2, [r7, #20]
 8008cc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	693a      	ldr	r2, [r7, #16]
 8008cc8:	621a      	str	r2, [r3, #32]
}
 8008cca:	bf00      	nop
 8008ccc:	371c      	adds	r7, #28
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd4:	4770      	bx	lr
 8008cd6:	bf00      	nop
 8008cd8:	40010000 	.word	0x40010000
 8008cdc:	40000400 	.word	0x40000400
 8008ce0:	40000800 	.word	0x40000800
 8008ce4:	40000c00 	.word	0x40000c00
 8008ce8:	40014000 	.word	0x40014000

08008cec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008cec:	b480      	push	{r7}
 8008cee:	b087      	sub	sp, #28
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	60f8      	str	r0, [r7, #12]
 8008cf4:	60b9      	str	r1, [r7, #8]
 8008cf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	6a1b      	ldr	r3, [r3, #32]
 8008cfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	6a1b      	ldr	r3, [r3, #32]
 8008d02:	f023 0201 	bic.w	r2, r3, #1
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	699b      	ldr	r3, [r3, #24]
 8008d0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008d10:	693b      	ldr	r3, [r7, #16]
 8008d12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008d16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	011b      	lsls	r3, r3, #4
 8008d1c:	693a      	ldr	r2, [r7, #16]
 8008d1e:	4313      	orrs	r3, r2
 8008d20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008d22:	697b      	ldr	r3, [r7, #20]
 8008d24:	f023 030a 	bic.w	r3, r3, #10
 8008d28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008d2a:	697a      	ldr	r2, [r7, #20]
 8008d2c:	68bb      	ldr	r3, [r7, #8]
 8008d2e:	4313      	orrs	r3, r2
 8008d30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	693a      	ldr	r2, [r7, #16]
 8008d36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	697a      	ldr	r2, [r7, #20]
 8008d3c:	621a      	str	r2, [r3, #32]
}
 8008d3e:	bf00      	nop
 8008d40:	371c      	adds	r7, #28
 8008d42:	46bd      	mov	sp, r7
 8008d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d48:	4770      	bx	lr

08008d4a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008d4a:	b480      	push	{r7}
 8008d4c:	b087      	sub	sp, #28
 8008d4e:	af00      	add	r7, sp, #0
 8008d50:	60f8      	str	r0, [r7, #12]
 8008d52:	60b9      	str	r1, [r7, #8]
 8008d54:	607a      	str	r2, [r7, #4]
 8008d56:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	6a1b      	ldr	r3, [r3, #32]
 8008d5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	6a1b      	ldr	r3, [r3, #32]
 8008d62:	f023 0210 	bic.w	r2, r3, #16
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	699b      	ldr	r3, [r3, #24]
 8008d6e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	021b      	lsls	r3, r3, #8
 8008d7c:	693a      	ldr	r2, [r7, #16]
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008d82:	693b      	ldr	r3, [r7, #16]
 8008d84:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008d88:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	031b      	lsls	r3, r3, #12
 8008d8e:	b29b      	uxth	r3, r3
 8008d90:	693a      	ldr	r2, [r7, #16]
 8008d92:	4313      	orrs	r3, r2
 8008d94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008d96:	697b      	ldr	r3, [r7, #20]
 8008d98:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008d9c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	011b      	lsls	r3, r3, #4
 8008da2:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008da6:	697a      	ldr	r2, [r7, #20]
 8008da8:	4313      	orrs	r3, r2
 8008daa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	693a      	ldr	r2, [r7, #16]
 8008db0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	697a      	ldr	r2, [r7, #20]
 8008db6:	621a      	str	r2, [r3, #32]
}
 8008db8:	bf00      	nop
 8008dba:	371c      	adds	r7, #28
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc2:	4770      	bx	lr

08008dc4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008dc4:	b480      	push	{r7}
 8008dc6:	b087      	sub	sp, #28
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	60f8      	str	r0, [r7, #12]
 8008dcc:	60b9      	str	r1, [r7, #8]
 8008dce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	6a1b      	ldr	r3, [r3, #32]
 8008dd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	6a1b      	ldr	r3, [r3, #32]
 8008dda:	f023 0210 	bic.w	r2, r3, #16
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	699b      	ldr	r3, [r3, #24]
 8008de6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008dee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	031b      	lsls	r3, r3, #12
 8008df4:	693a      	ldr	r2, [r7, #16]
 8008df6:	4313      	orrs	r3, r2
 8008df8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008dfa:	697b      	ldr	r3, [r7, #20]
 8008dfc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008e00:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	011b      	lsls	r3, r3, #4
 8008e06:	697a      	ldr	r2, [r7, #20]
 8008e08:	4313      	orrs	r3, r2
 8008e0a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	693a      	ldr	r2, [r7, #16]
 8008e10:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	697a      	ldr	r2, [r7, #20]
 8008e16:	621a      	str	r2, [r3, #32]
}
 8008e18:	bf00      	nop
 8008e1a:	371c      	adds	r7, #28
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e22:	4770      	bx	lr

08008e24 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008e24:	b480      	push	{r7}
 8008e26:	b087      	sub	sp, #28
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	60f8      	str	r0, [r7, #12]
 8008e2c:	60b9      	str	r1, [r7, #8]
 8008e2e:	607a      	str	r2, [r7, #4]
 8008e30:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	6a1b      	ldr	r3, [r3, #32]
 8008e36:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	6a1b      	ldr	r3, [r3, #32]
 8008e3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	69db      	ldr	r3, [r3, #28]
 8008e48:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008e4a:	693b      	ldr	r3, [r7, #16]
 8008e4c:	f023 0303 	bic.w	r3, r3, #3
 8008e50:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8008e52:	693a      	ldr	r2, [r7, #16]
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	4313      	orrs	r3, r2
 8008e58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008e5a:	693b      	ldr	r3, [r7, #16]
 8008e5c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008e60:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	011b      	lsls	r3, r3, #4
 8008e66:	b2db      	uxtb	r3, r3
 8008e68:	693a      	ldr	r2, [r7, #16]
 8008e6a:	4313      	orrs	r3, r2
 8008e6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008e6e:	697b      	ldr	r3, [r7, #20]
 8008e70:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008e74:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	021b      	lsls	r3, r3, #8
 8008e7a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8008e7e:	697a      	ldr	r2, [r7, #20]
 8008e80:	4313      	orrs	r3, r2
 8008e82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	693a      	ldr	r2, [r7, #16]
 8008e88:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	697a      	ldr	r2, [r7, #20]
 8008e8e:	621a      	str	r2, [r3, #32]
}
 8008e90:	bf00      	nop
 8008e92:	371c      	adds	r7, #28
 8008e94:	46bd      	mov	sp, r7
 8008e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9a:	4770      	bx	lr

08008e9c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	b087      	sub	sp, #28
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	60f8      	str	r0, [r7, #12]
 8008ea4:	60b9      	str	r1, [r7, #8]
 8008ea6:	607a      	str	r2, [r7, #4]
 8008ea8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	6a1b      	ldr	r3, [r3, #32]
 8008eae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	6a1b      	ldr	r3, [r3, #32]
 8008eb4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	69db      	ldr	r3, [r3, #28]
 8008ec0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008ec2:	693b      	ldr	r3, [r7, #16]
 8008ec4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008ec8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	021b      	lsls	r3, r3, #8
 8008ece:	693a      	ldr	r2, [r7, #16]
 8008ed0:	4313      	orrs	r3, r2
 8008ed2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008ed4:	693b      	ldr	r3, [r7, #16]
 8008ed6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008eda:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	031b      	lsls	r3, r3, #12
 8008ee0:	b29b      	uxth	r3, r3
 8008ee2:	693a      	ldr	r2, [r7, #16]
 8008ee4:	4313      	orrs	r3, r2
 8008ee6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008ee8:	697b      	ldr	r3, [r7, #20]
 8008eea:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8008eee:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	031b      	lsls	r3, r3, #12
 8008ef4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008ef8:	697a      	ldr	r2, [r7, #20]
 8008efa:	4313      	orrs	r3, r2
 8008efc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	693a      	ldr	r2, [r7, #16]
 8008f02:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	697a      	ldr	r2, [r7, #20]
 8008f08:	621a      	str	r2, [r3, #32]
}
 8008f0a:	bf00      	nop
 8008f0c:	371c      	adds	r7, #28
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f14:	4770      	bx	lr

08008f16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008f16:	b480      	push	{r7}
 8008f18:	b085      	sub	sp, #20
 8008f1a:	af00      	add	r7, sp, #0
 8008f1c:	6078      	str	r0, [r7, #4]
 8008f1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	689b      	ldr	r3, [r3, #8]
 8008f24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008f2e:	683a      	ldr	r2, [r7, #0]
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	4313      	orrs	r3, r2
 8008f34:	f043 0307 	orr.w	r3, r3, #7
 8008f38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	68fa      	ldr	r2, [r7, #12]
 8008f3e:	609a      	str	r2, [r3, #8]
}
 8008f40:	bf00      	nop
 8008f42:	3714      	adds	r7, #20
 8008f44:	46bd      	mov	sp, r7
 8008f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4a:	4770      	bx	lr

08008f4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008f4c:	b480      	push	{r7}
 8008f4e:	b087      	sub	sp, #28
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	60f8      	str	r0, [r7, #12]
 8008f54:	60b9      	str	r1, [r7, #8]
 8008f56:	607a      	str	r2, [r7, #4]
 8008f58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	689b      	ldr	r3, [r3, #8]
 8008f5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008f60:	697b      	ldr	r3, [r7, #20]
 8008f62:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008f66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	021a      	lsls	r2, r3, #8
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	431a      	orrs	r2, r3
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	4313      	orrs	r3, r2
 8008f74:	697a      	ldr	r2, [r7, #20]
 8008f76:	4313      	orrs	r3, r2
 8008f78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	697a      	ldr	r2, [r7, #20]
 8008f7e:	609a      	str	r2, [r3, #8]
}
 8008f80:	bf00      	nop
 8008f82:	371c      	adds	r7, #28
 8008f84:	46bd      	mov	sp, r7
 8008f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8a:	4770      	bx	lr

08008f8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	b087      	sub	sp, #28
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	60f8      	str	r0, [r7, #12]
 8008f94:	60b9      	str	r1, [r7, #8]
 8008f96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	f003 031f 	and.w	r3, r3, #31
 8008f9e:	2201      	movs	r2, #1
 8008fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8008fa4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	6a1a      	ldr	r2, [r3, #32]
 8008faa:	697b      	ldr	r3, [r7, #20]
 8008fac:	43db      	mvns	r3, r3
 8008fae:	401a      	ands	r2, r3
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	6a1a      	ldr	r2, [r3, #32]
 8008fb8:	68bb      	ldr	r3, [r7, #8]
 8008fba:	f003 031f 	and.w	r3, r3, #31
 8008fbe:	6879      	ldr	r1, [r7, #4]
 8008fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8008fc4:	431a      	orrs	r2, r3
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	621a      	str	r2, [r3, #32]
}
 8008fca:	bf00      	nop
 8008fcc:	371c      	adds	r7, #28
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd4:	4770      	bx	lr
	...

08008fd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	b085      	sub	sp, #20
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
 8008fe0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008fe8:	2b01      	cmp	r3, #1
 8008fea:	d101      	bne.n	8008ff0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008fec:	2302      	movs	r3, #2
 8008fee:	e050      	b.n	8009092 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2201      	movs	r2, #1
 8008ff4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2202      	movs	r2, #2
 8008ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	685b      	ldr	r3, [r3, #4]
 8009006:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009016:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	68fa      	ldr	r2, [r7, #12]
 800901e:	4313      	orrs	r3, r2
 8009020:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	68fa      	ldr	r2, [r7, #12]
 8009028:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	4a1c      	ldr	r2, [pc, #112]	@ (80090a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009030:	4293      	cmp	r3, r2
 8009032:	d018      	beq.n	8009066 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800903c:	d013      	beq.n	8009066 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	4a18      	ldr	r2, [pc, #96]	@ (80090a4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d00e      	beq.n	8009066 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	4a16      	ldr	r2, [pc, #88]	@ (80090a8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800904e:	4293      	cmp	r3, r2
 8009050:	d009      	beq.n	8009066 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	4a15      	ldr	r2, [pc, #84]	@ (80090ac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009058:	4293      	cmp	r3, r2
 800905a:	d004      	beq.n	8009066 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	4a13      	ldr	r2, [pc, #76]	@ (80090b0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009062:	4293      	cmp	r3, r2
 8009064:	d10c      	bne.n	8009080 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009066:	68bb      	ldr	r3, [r7, #8]
 8009068:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800906c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	685b      	ldr	r3, [r3, #4]
 8009072:	68ba      	ldr	r2, [r7, #8]
 8009074:	4313      	orrs	r3, r2
 8009076:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	68ba      	ldr	r2, [r7, #8]
 800907e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	2201      	movs	r2, #1
 8009084:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2200      	movs	r2, #0
 800908c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009090:	2300      	movs	r3, #0
}
 8009092:	4618      	mov	r0, r3
 8009094:	3714      	adds	r7, #20
 8009096:	46bd      	mov	sp, r7
 8009098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909c:	4770      	bx	lr
 800909e:	bf00      	nop
 80090a0:	40010000 	.word	0x40010000
 80090a4:	40000400 	.word	0x40000400
 80090a8:	40000800 	.word	0x40000800
 80090ac:	40000c00 	.word	0x40000c00
 80090b0:	40014000 	.word	0x40014000

080090b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80090b4:	b480      	push	{r7}
 80090b6:	b085      	sub	sp, #20
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
 80090bc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80090be:	2300      	movs	r3, #0
 80090c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80090c8:	2b01      	cmp	r3, #1
 80090ca:	d101      	bne.n	80090d0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80090cc:	2302      	movs	r3, #2
 80090ce:	e03d      	b.n	800914c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2201      	movs	r2, #1
 80090d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	68db      	ldr	r3, [r3, #12]
 80090e2:	4313      	orrs	r3, r2
 80090e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80090ec:	683b      	ldr	r3, [r7, #0]
 80090ee:	689b      	ldr	r3, [r3, #8]
 80090f0:	4313      	orrs	r3, r2
 80090f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	685b      	ldr	r3, [r3, #4]
 80090fe:	4313      	orrs	r3, r2
 8009100:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	4313      	orrs	r3, r2
 800910e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009116:	683b      	ldr	r3, [r7, #0]
 8009118:	691b      	ldr	r3, [r3, #16]
 800911a:	4313      	orrs	r3, r2
 800911c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	695b      	ldr	r3, [r3, #20]
 8009128:	4313      	orrs	r3, r2
 800912a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	69db      	ldr	r3, [r3, #28]
 8009136:	4313      	orrs	r3, r2
 8009138:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	68fa      	ldr	r2, [r7, #12]
 8009140:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2200      	movs	r2, #0
 8009146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800914a:	2300      	movs	r3, #0
}
 800914c:	4618      	mov	r0, r3
 800914e:	3714      	adds	r7, #20
 8009150:	46bd      	mov	sp, r7
 8009152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009156:	4770      	bx	lr

08009158 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009158:	b480      	push	{r7}
 800915a:	b083      	sub	sp, #12
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009160:	bf00      	nop
 8009162:	370c      	adds	r7, #12
 8009164:	46bd      	mov	sp, r7
 8009166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916a:	4770      	bx	lr

0800916c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800916c:	b480      	push	{r7}
 800916e:	b083      	sub	sp, #12
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009174:	bf00      	nop
 8009176:	370c      	adds	r7, #12
 8009178:	46bd      	mov	sp, r7
 800917a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917e:	4770      	bx	lr

08009180 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b082      	sub	sp, #8
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d101      	bne.n	8009192 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800918e:	2301      	movs	r3, #1
 8009190:	e042      	b.n	8009218 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009198:	b2db      	uxtb	r3, r3
 800919a:	2b00      	cmp	r3, #0
 800919c:	d106      	bne.n	80091ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2200      	movs	r2, #0
 80091a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f7fa ff14 	bl	8003fd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2224      	movs	r2, #36	@ 0x24
 80091b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	68da      	ldr	r2, [r3, #12]
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80091c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	f001 f871 	bl	800a2ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	691a      	ldr	r2, [r3, #16]
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80091d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	695a      	ldr	r2, [r3, #20]
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80091e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	68da      	ldr	r2, [r3, #12]
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80091f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	2200      	movs	r2, #0
 80091fe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2220      	movs	r2, #32
 8009204:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2220      	movs	r2, #32
 800920c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2200      	movs	r2, #0
 8009214:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009216:	2300      	movs	r3, #0
}
 8009218:	4618      	mov	r0, r3
 800921a:	3708      	adds	r7, #8
 800921c:	46bd      	mov	sp, r7
 800921e:	bd80      	pop	{r7, pc}

08009220 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b08a      	sub	sp, #40	@ 0x28
 8009224:	af02      	add	r7, sp, #8
 8009226:	60f8      	str	r0, [r7, #12]
 8009228:	60b9      	str	r1, [r7, #8]
 800922a:	603b      	str	r3, [r7, #0]
 800922c:	4613      	mov	r3, r2
 800922e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009230:	2300      	movs	r3, #0
 8009232:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800923a:	b2db      	uxtb	r3, r3
 800923c:	2b20      	cmp	r3, #32
 800923e:	d175      	bne.n	800932c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d002      	beq.n	800924c <HAL_UART_Transmit+0x2c>
 8009246:	88fb      	ldrh	r3, [r7, #6]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d101      	bne.n	8009250 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800924c:	2301      	movs	r3, #1
 800924e:	e06e      	b.n	800932e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	2200      	movs	r2, #0
 8009254:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	2221      	movs	r2, #33	@ 0x21
 800925a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800925e:	f7fb f82d 	bl	80042bc <HAL_GetTick>
 8009262:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	88fa      	ldrh	r2, [r7, #6]
 8009268:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	88fa      	ldrh	r2, [r7, #6]
 800926e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	689b      	ldr	r3, [r3, #8]
 8009274:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009278:	d108      	bne.n	800928c <HAL_UART_Transmit+0x6c>
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	691b      	ldr	r3, [r3, #16]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d104      	bne.n	800928c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009282:	2300      	movs	r3, #0
 8009284:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	61bb      	str	r3, [r7, #24]
 800928a:	e003      	b.n	8009294 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800928c:	68bb      	ldr	r3, [r7, #8]
 800928e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009290:	2300      	movs	r3, #0
 8009292:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009294:	e02e      	b.n	80092f4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009296:	683b      	ldr	r3, [r7, #0]
 8009298:	9300      	str	r3, [sp, #0]
 800929a:	697b      	ldr	r3, [r7, #20]
 800929c:	2200      	movs	r2, #0
 800929e:	2180      	movs	r1, #128	@ 0x80
 80092a0:	68f8      	ldr	r0, [r7, #12]
 80092a2:	f000 fd41 	bl	8009d28 <UART_WaitOnFlagUntilTimeout>
 80092a6:	4603      	mov	r3, r0
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d005      	beq.n	80092b8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	2220      	movs	r2, #32
 80092b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80092b4:	2303      	movs	r3, #3
 80092b6:	e03a      	b.n	800932e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80092b8:	69fb      	ldr	r3, [r7, #28]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d10b      	bne.n	80092d6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80092be:	69bb      	ldr	r3, [r7, #24]
 80092c0:	881b      	ldrh	r3, [r3, #0]
 80092c2:	461a      	mov	r2, r3
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80092cc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80092ce:	69bb      	ldr	r3, [r7, #24]
 80092d0:	3302      	adds	r3, #2
 80092d2:	61bb      	str	r3, [r7, #24]
 80092d4:	e007      	b.n	80092e6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80092d6:	69fb      	ldr	r3, [r7, #28]
 80092d8:	781a      	ldrb	r2, [r3, #0]
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80092e0:	69fb      	ldr	r3, [r7, #28]
 80092e2:	3301      	adds	r3, #1
 80092e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80092ea:	b29b      	uxth	r3, r3
 80092ec:	3b01      	subs	r3, #1
 80092ee:	b29a      	uxth	r2, r3
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80092f8:	b29b      	uxth	r3, r3
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d1cb      	bne.n	8009296 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	9300      	str	r3, [sp, #0]
 8009302:	697b      	ldr	r3, [r7, #20]
 8009304:	2200      	movs	r2, #0
 8009306:	2140      	movs	r1, #64	@ 0x40
 8009308:	68f8      	ldr	r0, [r7, #12]
 800930a:	f000 fd0d 	bl	8009d28 <UART_WaitOnFlagUntilTimeout>
 800930e:	4603      	mov	r3, r0
 8009310:	2b00      	cmp	r3, #0
 8009312:	d005      	beq.n	8009320 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	2220      	movs	r2, #32
 8009318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800931c:	2303      	movs	r3, #3
 800931e:	e006      	b.n	800932e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	2220      	movs	r2, #32
 8009324:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009328:	2300      	movs	r3, #0
 800932a:	e000      	b.n	800932e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800932c:	2302      	movs	r3, #2
  }
}
 800932e:	4618      	mov	r0, r3
 8009330:	3720      	adds	r7, #32
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}

08009336 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009336:	b580      	push	{r7, lr}
 8009338:	b08a      	sub	sp, #40	@ 0x28
 800933a:	af02      	add	r7, sp, #8
 800933c:	60f8      	str	r0, [r7, #12]
 800933e:	60b9      	str	r1, [r7, #8]
 8009340:	603b      	str	r3, [r7, #0]
 8009342:	4613      	mov	r3, r2
 8009344:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009346:	2300      	movs	r3, #0
 8009348:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009350:	b2db      	uxtb	r3, r3
 8009352:	2b20      	cmp	r3, #32
 8009354:	f040 8081 	bne.w	800945a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d002      	beq.n	8009364 <HAL_UART_Receive+0x2e>
 800935e:	88fb      	ldrh	r3, [r7, #6]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d101      	bne.n	8009368 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8009364:	2301      	movs	r3, #1
 8009366:	e079      	b.n	800945c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	2200      	movs	r2, #0
 800936c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	2222      	movs	r2, #34	@ 0x22
 8009372:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	2200      	movs	r2, #0
 800937a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800937c:	f7fa ff9e 	bl	80042bc <HAL_GetTick>
 8009380:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	88fa      	ldrh	r2, [r7, #6]
 8009386:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	88fa      	ldrh	r2, [r7, #6]
 800938c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	689b      	ldr	r3, [r3, #8]
 8009392:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009396:	d108      	bne.n	80093aa <HAL_UART_Receive+0x74>
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	691b      	ldr	r3, [r3, #16]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d104      	bne.n	80093aa <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80093a0:	2300      	movs	r3, #0
 80093a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	61bb      	str	r3, [r7, #24]
 80093a8:	e003      	b.n	80093b2 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80093aa:	68bb      	ldr	r3, [r7, #8]
 80093ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80093ae:	2300      	movs	r3, #0
 80093b0:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80093b2:	e047      	b.n	8009444 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	9300      	str	r3, [sp, #0]
 80093b8:	697b      	ldr	r3, [r7, #20]
 80093ba:	2200      	movs	r2, #0
 80093bc:	2120      	movs	r1, #32
 80093be:	68f8      	ldr	r0, [r7, #12]
 80093c0:	f000 fcb2 	bl	8009d28 <UART_WaitOnFlagUntilTimeout>
 80093c4:	4603      	mov	r3, r0
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d005      	beq.n	80093d6 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	2220      	movs	r2, #32
 80093ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80093d2:	2303      	movs	r3, #3
 80093d4:	e042      	b.n	800945c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80093d6:	69fb      	ldr	r3, [r7, #28]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d10c      	bne.n	80093f6 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	685b      	ldr	r3, [r3, #4]
 80093e2:	b29b      	uxth	r3, r3
 80093e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093e8:	b29a      	uxth	r2, r3
 80093ea:	69bb      	ldr	r3, [r7, #24]
 80093ec:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80093ee:	69bb      	ldr	r3, [r7, #24]
 80093f0:	3302      	adds	r3, #2
 80093f2:	61bb      	str	r3, [r7, #24]
 80093f4:	e01f      	b.n	8009436 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	689b      	ldr	r3, [r3, #8]
 80093fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80093fe:	d007      	beq.n	8009410 <HAL_UART_Receive+0xda>
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	689b      	ldr	r3, [r3, #8]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d10a      	bne.n	800941e <HAL_UART_Receive+0xe8>
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	691b      	ldr	r3, [r3, #16]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d106      	bne.n	800941e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	685b      	ldr	r3, [r3, #4]
 8009416:	b2da      	uxtb	r2, r3
 8009418:	69fb      	ldr	r3, [r7, #28]
 800941a:	701a      	strb	r2, [r3, #0]
 800941c:	e008      	b.n	8009430 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	685b      	ldr	r3, [r3, #4]
 8009424:	b2db      	uxtb	r3, r3
 8009426:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800942a:	b2da      	uxtb	r2, r3
 800942c:	69fb      	ldr	r3, [r7, #28]
 800942e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8009430:	69fb      	ldr	r3, [r7, #28]
 8009432:	3301      	adds	r3, #1
 8009434:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800943a:	b29b      	uxth	r3, r3
 800943c:	3b01      	subs	r3, #1
 800943e:	b29a      	uxth	r2, r3
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009448:	b29b      	uxth	r3, r3
 800944a:	2b00      	cmp	r3, #0
 800944c:	d1b2      	bne.n	80093b4 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	2220      	movs	r2, #32
 8009452:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8009456:	2300      	movs	r3, #0
 8009458:	e000      	b.n	800945c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800945a:	2302      	movs	r3, #2
  }
}
 800945c:	4618      	mov	r0, r3
 800945e:	3720      	adds	r7, #32
 8009460:	46bd      	mov	sp, r7
 8009462:	bd80      	pop	{r7, pc}

08009464 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b084      	sub	sp, #16
 8009468:	af00      	add	r7, sp, #0
 800946a:	60f8      	str	r0, [r7, #12]
 800946c:	60b9      	str	r1, [r7, #8]
 800946e:	4613      	mov	r3, r2
 8009470:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009478:	b2db      	uxtb	r3, r3
 800947a:	2b20      	cmp	r3, #32
 800947c:	d112      	bne.n	80094a4 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800947e:	68bb      	ldr	r3, [r7, #8]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d002      	beq.n	800948a <HAL_UART_Receive_DMA+0x26>
 8009484:	88fb      	ldrh	r3, [r7, #6]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d101      	bne.n	800948e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800948a:	2301      	movs	r3, #1
 800948c:	e00b      	b.n	80094a6 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	2200      	movs	r2, #0
 8009492:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009494:	88fb      	ldrh	r3, [r7, #6]
 8009496:	461a      	mov	r2, r3
 8009498:	68b9      	ldr	r1, [r7, #8]
 800949a:	68f8      	ldr	r0, [r7, #12]
 800949c:	f000 fc9e 	bl	8009ddc <UART_Start_Receive_DMA>
 80094a0:	4603      	mov	r3, r0
 80094a2:	e000      	b.n	80094a6 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80094a4:	2302      	movs	r3, #2
  }
}
 80094a6:	4618      	mov	r0, r3
 80094a8:	3710      	adds	r7, #16
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}

080094ae <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80094ae:	b580      	push	{r7, lr}
 80094b0:	b090      	sub	sp, #64	@ 0x40
 80094b2:	af00      	add	r7, sp, #0
 80094b4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80094b6:	2300      	movs	r3, #0
 80094b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	695b      	ldr	r3, [r3, #20]
 80094c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094c4:	2b80      	cmp	r3, #128	@ 0x80
 80094c6:	bf0c      	ite	eq
 80094c8:	2301      	moveq	r3, #1
 80094ca:	2300      	movne	r3, #0
 80094cc:	b2db      	uxtb	r3, r3
 80094ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80094d6:	b2db      	uxtb	r3, r3
 80094d8:	2b21      	cmp	r3, #33	@ 0x21
 80094da:	d128      	bne.n	800952e <HAL_UART_DMAStop+0x80>
 80094dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d025      	beq.n	800952e <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	3314      	adds	r3, #20
 80094e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094ec:	e853 3f00 	ldrex	r3, [r3]
 80094f0:	623b      	str	r3, [r7, #32]
   return(result);
 80094f2:	6a3b      	ldr	r3, [r7, #32]
 80094f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80094f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	3314      	adds	r3, #20
 8009500:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009502:	633a      	str	r2, [r7, #48]	@ 0x30
 8009504:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009506:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009508:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800950a:	e841 2300 	strex	r3, r2, [r1]
 800950e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009512:	2b00      	cmp	r3, #0
 8009514:	d1e5      	bne.n	80094e2 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800951a:	2b00      	cmp	r3, #0
 800951c:	d004      	beq.n	8009528 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009522:	4618      	mov	r0, r3
 8009524:	f7fb f8e2 	bl	80046ec <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8009528:	6878      	ldr	r0, [r7, #4]
 800952a:	f000 fcfd 	bl	8009f28 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	695b      	ldr	r3, [r3, #20]
 8009534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009538:	2b40      	cmp	r3, #64	@ 0x40
 800953a:	bf0c      	ite	eq
 800953c:	2301      	moveq	r3, #1
 800953e:	2300      	movne	r3, #0
 8009540:	b2db      	uxtb	r3, r3
 8009542:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800954a:	b2db      	uxtb	r3, r3
 800954c:	2b22      	cmp	r3, #34	@ 0x22
 800954e:	d128      	bne.n	80095a2 <HAL_UART_DMAStop+0xf4>
 8009550:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009552:	2b00      	cmp	r3, #0
 8009554:	d025      	beq.n	80095a2 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	3314      	adds	r3, #20
 800955c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800955e:	693b      	ldr	r3, [r7, #16]
 8009560:	e853 3f00 	ldrex	r3, [r3]
 8009564:	60fb      	str	r3, [r7, #12]
   return(result);
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800956c:	637b      	str	r3, [r7, #52]	@ 0x34
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	3314      	adds	r3, #20
 8009574:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009576:	61fa      	str	r2, [r7, #28]
 8009578:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800957a:	69b9      	ldr	r1, [r7, #24]
 800957c:	69fa      	ldr	r2, [r7, #28]
 800957e:	e841 2300 	strex	r3, r2, [r1]
 8009582:	617b      	str	r3, [r7, #20]
   return(result);
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d1e5      	bne.n	8009556 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800958e:	2b00      	cmp	r3, #0
 8009590:	d004      	beq.n	800959c <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009596:	4618      	mov	r0, r3
 8009598:	f7fb f8a8 	bl	80046ec <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f000 fceb 	bl	8009f78 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80095a2:	2300      	movs	r3, #0
}
 80095a4:	4618      	mov	r0, r3
 80095a6:	3740      	adds	r7, #64	@ 0x40
 80095a8:	46bd      	mov	sp, r7
 80095aa:	bd80      	pop	{r7, pc}

080095ac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b0ba      	sub	sp, #232	@ 0xe8
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	68db      	ldr	r3, [r3, #12]
 80095c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	695b      	ldr	r3, [r3, #20]
 80095ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80095d2:	2300      	movs	r3, #0
 80095d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80095d8:	2300      	movs	r3, #0
 80095da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80095de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095e2:	f003 030f 	and.w	r3, r3, #15
 80095e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80095ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d10f      	bne.n	8009612 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80095f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095f6:	f003 0320 	and.w	r3, r3, #32
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d009      	beq.n	8009612 <HAL_UART_IRQHandler+0x66>
 80095fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009602:	f003 0320 	and.w	r3, r3, #32
 8009606:	2b00      	cmp	r3, #0
 8009608:	d003      	beq.n	8009612 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800960a:	6878      	ldr	r0, [r7, #4]
 800960c:	f000 fd90 	bl	800a130 <UART_Receive_IT>
      return;
 8009610:	e273      	b.n	8009afa <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009612:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009616:	2b00      	cmp	r3, #0
 8009618:	f000 80de 	beq.w	80097d8 <HAL_UART_IRQHandler+0x22c>
 800961c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009620:	f003 0301 	and.w	r3, r3, #1
 8009624:	2b00      	cmp	r3, #0
 8009626:	d106      	bne.n	8009636 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009628:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800962c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009630:	2b00      	cmp	r3, #0
 8009632:	f000 80d1 	beq.w	80097d8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009636:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800963a:	f003 0301 	and.w	r3, r3, #1
 800963e:	2b00      	cmp	r3, #0
 8009640:	d00b      	beq.n	800965a <HAL_UART_IRQHandler+0xae>
 8009642:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009646:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800964a:	2b00      	cmp	r3, #0
 800964c:	d005      	beq.n	800965a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009652:	f043 0201 	orr.w	r2, r3, #1
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800965a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800965e:	f003 0304 	and.w	r3, r3, #4
 8009662:	2b00      	cmp	r3, #0
 8009664:	d00b      	beq.n	800967e <HAL_UART_IRQHandler+0xd2>
 8009666:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800966a:	f003 0301 	and.w	r3, r3, #1
 800966e:	2b00      	cmp	r3, #0
 8009670:	d005      	beq.n	800967e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009676:	f043 0202 	orr.w	r2, r3, #2
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800967e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009682:	f003 0302 	and.w	r3, r3, #2
 8009686:	2b00      	cmp	r3, #0
 8009688:	d00b      	beq.n	80096a2 <HAL_UART_IRQHandler+0xf6>
 800968a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800968e:	f003 0301 	and.w	r3, r3, #1
 8009692:	2b00      	cmp	r3, #0
 8009694:	d005      	beq.n	80096a2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800969a:	f043 0204 	orr.w	r2, r3, #4
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80096a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096a6:	f003 0308 	and.w	r3, r3, #8
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d011      	beq.n	80096d2 <HAL_UART_IRQHandler+0x126>
 80096ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80096b2:	f003 0320 	and.w	r3, r3, #32
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d105      	bne.n	80096c6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80096ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80096be:	f003 0301 	and.w	r3, r3, #1
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d005      	beq.n	80096d2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096ca:	f043 0208 	orr.w	r2, r3, #8
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	f000 820a 	beq.w	8009af0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80096dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096e0:	f003 0320 	and.w	r3, r3, #32
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d008      	beq.n	80096fa <HAL_UART_IRQHandler+0x14e>
 80096e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80096ec:	f003 0320 	and.w	r3, r3, #32
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d002      	beq.n	80096fa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f000 fd1b 	bl	800a130 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	695b      	ldr	r3, [r3, #20]
 8009700:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009704:	2b40      	cmp	r3, #64	@ 0x40
 8009706:	bf0c      	ite	eq
 8009708:	2301      	moveq	r3, #1
 800970a:	2300      	movne	r3, #0
 800970c:	b2db      	uxtb	r3, r3
 800970e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009716:	f003 0308 	and.w	r3, r3, #8
 800971a:	2b00      	cmp	r3, #0
 800971c:	d103      	bne.n	8009726 <HAL_UART_IRQHandler+0x17a>
 800971e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009722:	2b00      	cmp	r3, #0
 8009724:	d04f      	beq.n	80097c6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f000 fc26 	bl	8009f78 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	695b      	ldr	r3, [r3, #20]
 8009732:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009736:	2b40      	cmp	r3, #64	@ 0x40
 8009738:	d141      	bne.n	80097be <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	3314      	adds	r3, #20
 8009740:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009744:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009748:	e853 3f00 	ldrex	r3, [r3]
 800974c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009750:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009754:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009758:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	3314      	adds	r3, #20
 8009762:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009766:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800976a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800976e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009772:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009776:	e841 2300 	strex	r3, r2, [r1]
 800977a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800977e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009782:	2b00      	cmp	r3, #0
 8009784:	d1d9      	bne.n	800973a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800978a:	2b00      	cmp	r3, #0
 800978c:	d013      	beq.n	80097b6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009792:	4a8a      	ldr	r2, [pc, #552]	@ (80099bc <HAL_UART_IRQHandler+0x410>)
 8009794:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800979a:	4618      	mov	r0, r3
 800979c:	f7fb f816 	bl	80047cc <HAL_DMA_Abort_IT>
 80097a0:	4603      	mov	r3, r0
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d016      	beq.n	80097d4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80097ac:	687a      	ldr	r2, [r7, #4]
 80097ae:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80097b0:	4610      	mov	r0, r2
 80097b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097b4:	e00e      	b.n	80097d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80097b6:	6878      	ldr	r0, [r7, #4]
 80097b8:	f7f9 fdad 	bl	8003316 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097bc:	e00a      	b.n	80097d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f7f9 fda9 	bl	8003316 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097c4:	e006      	b.n	80097d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	f7f9 fda5 	bl	8003316 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2200      	movs	r2, #0
 80097d0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80097d2:	e18d      	b.n	8009af0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097d4:	bf00      	nop
    return;
 80097d6:	e18b      	b.n	8009af0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097dc:	2b01      	cmp	r3, #1
 80097de:	f040 8167 	bne.w	8009ab0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80097e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80097e6:	f003 0310 	and.w	r3, r3, #16
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	f000 8160 	beq.w	8009ab0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80097f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80097f4:	f003 0310 	and.w	r3, r3, #16
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	f000 8159 	beq.w	8009ab0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80097fe:	2300      	movs	r3, #0
 8009800:	60bb      	str	r3, [r7, #8]
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	60bb      	str	r3, [r7, #8]
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	685b      	ldr	r3, [r3, #4]
 8009810:	60bb      	str	r3, [r7, #8]
 8009812:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	695b      	ldr	r3, [r3, #20]
 800981a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800981e:	2b40      	cmp	r3, #64	@ 0x40
 8009820:	f040 80ce 	bne.w	80099c0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	685b      	ldr	r3, [r3, #4]
 800982c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009830:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009834:	2b00      	cmp	r3, #0
 8009836:	f000 80a9 	beq.w	800998c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800983e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009842:	429a      	cmp	r2, r3
 8009844:	f080 80a2 	bcs.w	800998c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800984e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009854:	69db      	ldr	r3, [r3, #28]
 8009856:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800985a:	f000 8088 	beq.w	800996e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	330c      	adds	r3, #12
 8009864:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009868:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800986c:	e853 3f00 	ldrex	r3, [r3]
 8009870:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009874:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009878:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800987c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	330c      	adds	r3, #12
 8009886:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800988a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800988e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009892:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009896:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800989a:	e841 2300 	strex	r3, r2, [r1]
 800989e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80098a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d1d9      	bne.n	800985e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	3314      	adds	r3, #20
 80098b0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80098b4:	e853 3f00 	ldrex	r3, [r3]
 80098b8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80098ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80098bc:	f023 0301 	bic.w	r3, r3, #1
 80098c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	3314      	adds	r3, #20
 80098ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80098ce:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80098d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098d4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80098d6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80098da:	e841 2300 	strex	r3, r2, [r1]
 80098de:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80098e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d1e1      	bne.n	80098aa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	3314      	adds	r3, #20
 80098ec:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80098f0:	e853 3f00 	ldrex	r3, [r3]
 80098f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80098f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80098fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	3314      	adds	r3, #20
 8009906:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800990a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800990c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800990e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009910:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009912:	e841 2300 	strex	r3, r2, [r1]
 8009916:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009918:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800991a:	2b00      	cmp	r3, #0
 800991c:	d1e3      	bne.n	80098e6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2220      	movs	r2, #32
 8009922:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	2200      	movs	r2, #0
 800992a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	330c      	adds	r3, #12
 8009932:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009934:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009936:	e853 3f00 	ldrex	r3, [r3]
 800993a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800993c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800993e:	f023 0310 	bic.w	r3, r3, #16
 8009942:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	330c      	adds	r3, #12
 800994c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009950:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009952:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009954:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009956:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009958:	e841 2300 	strex	r3, r2, [r1]
 800995c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800995e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009960:	2b00      	cmp	r3, #0
 8009962:	d1e3      	bne.n	800992c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009968:	4618      	mov	r0, r3
 800996a:	f7fa febf 	bl	80046ec <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	2202      	movs	r2, #2
 8009972:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800997c:	b29b      	uxth	r3, r3
 800997e:	1ad3      	subs	r3, r2, r3
 8009980:	b29b      	uxth	r3, r3
 8009982:	4619      	mov	r1, r3
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	f000 f8c5 	bl	8009b14 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800998a:	e0b3      	b.n	8009af4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009990:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009994:	429a      	cmp	r2, r3
 8009996:	f040 80ad 	bne.w	8009af4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800999e:	69db      	ldr	r3, [r3, #28]
 80099a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80099a4:	f040 80a6 	bne.w	8009af4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2202      	movs	r2, #2
 80099ac:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80099b2:	4619      	mov	r1, r3
 80099b4:	6878      	ldr	r0, [r7, #4]
 80099b6:	f000 f8ad 	bl	8009b14 <HAL_UARTEx_RxEventCallback>
      return;
 80099ba:	e09b      	b.n	8009af4 <HAL_UART_IRQHandler+0x548>
 80099bc:	0800a03f 	.word	0x0800a03f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80099c8:	b29b      	uxth	r3, r3
 80099ca:	1ad3      	subs	r3, r2, r3
 80099cc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80099d4:	b29b      	uxth	r3, r3
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	f000 808e 	beq.w	8009af8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80099dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	f000 8089 	beq.w	8009af8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	330c      	adds	r3, #12
 80099ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099f0:	e853 3f00 	ldrex	r3, [r3]
 80099f4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80099f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80099fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	330c      	adds	r3, #12
 8009a06:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009a0a:	647a      	str	r2, [r7, #68]	@ 0x44
 8009a0c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a0e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009a10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009a12:	e841 2300 	strex	r3, r2, [r1]
 8009a16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009a18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d1e3      	bne.n	80099e6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	3314      	adds	r3, #20
 8009a24:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a28:	e853 3f00 	ldrex	r3, [r3]
 8009a2c:	623b      	str	r3, [r7, #32]
   return(result);
 8009a2e:	6a3b      	ldr	r3, [r7, #32]
 8009a30:	f023 0301 	bic.w	r3, r3, #1
 8009a34:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	3314      	adds	r3, #20
 8009a3e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009a42:	633a      	str	r2, [r7, #48]	@ 0x30
 8009a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a4a:	e841 2300 	strex	r3, r2, [r1]
 8009a4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d1e3      	bne.n	8009a1e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	2220      	movs	r2, #32
 8009a5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	2200      	movs	r2, #0
 8009a62:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	330c      	adds	r3, #12
 8009a6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a6c:	693b      	ldr	r3, [r7, #16]
 8009a6e:	e853 3f00 	ldrex	r3, [r3]
 8009a72:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	f023 0310 	bic.w	r3, r3, #16
 8009a7a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	330c      	adds	r3, #12
 8009a84:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009a88:	61fa      	str	r2, [r7, #28]
 8009a8a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a8c:	69b9      	ldr	r1, [r7, #24]
 8009a8e:	69fa      	ldr	r2, [r7, #28]
 8009a90:	e841 2300 	strex	r3, r2, [r1]
 8009a94:	617b      	str	r3, [r7, #20]
   return(result);
 8009a96:	697b      	ldr	r3, [r7, #20]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d1e3      	bne.n	8009a64 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2202      	movs	r2, #2
 8009aa0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009aa2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009aa6:	4619      	mov	r1, r3
 8009aa8:	6878      	ldr	r0, [r7, #4]
 8009aaa:	f000 f833 	bl	8009b14 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009aae:	e023      	b.n	8009af8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009ab0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ab4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d009      	beq.n	8009ad0 <HAL_UART_IRQHandler+0x524>
 8009abc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ac0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d003      	beq.n	8009ad0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8009ac8:	6878      	ldr	r0, [r7, #4]
 8009aca:	f000 fac9 	bl	800a060 <UART_Transmit_IT>
    return;
 8009ace:	e014      	b.n	8009afa <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009ad0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d00e      	beq.n	8009afa <HAL_UART_IRQHandler+0x54e>
 8009adc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ae0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d008      	beq.n	8009afa <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8009ae8:	6878      	ldr	r0, [r7, #4]
 8009aea:	f000 fb09 	bl	800a100 <UART_EndTransmit_IT>
    return;
 8009aee:	e004      	b.n	8009afa <HAL_UART_IRQHandler+0x54e>
    return;
 8009af0:	bf00      	nop
 8009af2:	e002      	b.n	8009afa <HAL_UART_IRQHandler+0x54e>
      return;
 8009af4:	bf00      	nop
 8009af6:	e000      	b.n	8009afa <HAL_UART_IRQHandler+0x54e>
      return;
 8009af8:	bf00      	nop
  }
}
 8009afa:	37e8      	adds	r7, #232	@ 0xe8
 8009afc:	46bd      	mov	sp, r7
 8009afe:	bd80      	pop	{r7, pc}

08009b00 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009b00:	b480      	push	{r7}
 8009b02:	b083      	sub	sp, #12
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009b08:	bf00      	nop
 8009b0a:	370c      	adds	r7, #12
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b12:	4770      	bx	lr

08009b14 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009b14:	b480      	push	{r7}
 8009b16:	b083      	sub	sp, #12
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	6078      	str	r0, [r7, #4]
 8009b1c:	460b      	mov	r3, r1
 8009b1e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009b20:	bf00      	nop
 8009b22:	370c      	adds	r7, #12
 8009b24:	46bd      	mov	sp, r7
 8009b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2a:	4770      	bx	lr

08009b2c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b09c      	sub	sp, #112	@ 0x70
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b38:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d172      	bne.n	8009c2e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009b48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	330c      	adds	r3, #12
 8009b54:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b58:	e853 3f00 	ldrex	r3, [r3]
 8009b5c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009b5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009b60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009b64:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009b66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	330c      	adds	r3, #12
 8009b6c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009b6e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009b70:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b72:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009b74:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009b76:	e841 2300 	strex	r3, r2, [r1]
 8009b7a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009b7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d1e5      	bne.n	8009b4e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	3314      	adds	r3, #20
 8009b88:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b8c:	e853 3f00 	ldrex	r3, [r3]
 8009b90:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009b92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b94:	f023 0301 	bic.w	r3, r3, #1
 8009b98:	667b      	str	r3, [r7, #100]	@ 0x64
 8009b9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	3314      	adds	r3, #20
 8009ba0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009ba2:	647a      	str	r2, [r7, #68]	@ 0x44
 8009ba4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ba6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009ba8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009baa:	e841 2300 	strex	r3, r2, [r1]
 8009bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009bb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d1e5      	bne.n	8009b82 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009bb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	3314      	adds	r3, #20
 8009bbc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bc0:	e853 3f00 	ldrex	r3, [r3]
 8009bc4:	623b      	str	r3, [r7, #32]
   return(result);
 8009bc6:	6a3b      	ldr	r3, [r7, #32]
 8009bc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009bcc:	663b      	str	r3, [r7, #96]	@ 0x60
 8009bce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	3314      	adds	r3, #20
 8009bd4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009bd6:	633a      	str	r2, [r7, #48]	@ 0x30
 8009bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009bdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bde:	e841 2300 	strex	r3, r2, [r1]
 8009be2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d1e5      	bne.n	8009bb6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009bea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bec:	2220      	movs	r2, #32
 8009bee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009bf2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bf6:	2b01      	cmp	r3, #1
 8009bf8:	d119      	bne.n	8009c2e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009bfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	330c      	adds	r3, #12
 8009c00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c02:	693b      	ldr	r3, [r7, #16]
 8009c04:	e853 3f00 	ldrex	r3, [r3]
 8009c08:	60fb      	str	r3, [r7, #12]
   return(result);
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	f023 0310 	bic.w	r3, r3, #16
 8009c10:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009c12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	330c      	adds	r3, #12
 8009c18:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009c1a:	61fa      	str	r2, [r7, #28]
 8009c1c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c1e:	69b9      	ldr	r1, [r7, #24]
 8009c20:	69fa      	ldr	r2, [r7, #28]
 8009c22:	e841 2300 	strex	r3, r2, [r1]
 8009c26:	617b      	str	r3, [r7, #20]
   return(result);
 8009c28:	697b      	ldr	r3, [r7, #20]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d1e5      	bne.n	8009bfa <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c30:	2200      	movs	r2, #0
 8009c32:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c38:	2b01      	cmp	r3, #1
 8009c3a:	d106      	bne.n	8009c4a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009c3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c3e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009c40:	4619      	mov	r1, r3
 8009c42:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009c44:	f7ff ff66 	bl	8009b14 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009c48:	e002      	b.n	8009c50 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8009c4a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009c4c:	f7f9 fb55 	bl	80032fa <HAL_UART_RxCpltCallback>
}
 8009c50:	bf00      	nop
 8009c52:	3770      	adds	r7, #112	@ 0x70
 8009c54:	46bd      	mov	sp, r7
 8009c56:	bd80      	pop	{r7, pc}

08009c58 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b084      	sub	sp, #16
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c64:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	2201      	movs	r2, #1
 8009c6a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c70:	2b01      	cmp	r3, #1
 8009c72:	d108      	bne.n	8009c86 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009c78:	085b      	lsrs	r3, r3, #1
 8009c7a:	b29b      	uxth	r3, r3
 8009c7c:	4619      	mov	r1, r3
 8009c7e:	68f8      	ldr	r0, [r7, #12]
 8009c80:	f7ff ff48 	bl	8009b14 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009c84:	e002      	b.n	8009c8c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8009c86:	68f8      	ldr	r0, [r7, #12]
 8009c88:	f7f9 fb2c 	bl	80032e4 <HAL_UART_RxHalfCpltCallback>
}
 8009c8c:	bf00      	nop
 8009c8e:	3710      	adds	r7, #16
 8009c90:	46bd      	mov	sp, r7
 8009c92:	bd80      	pop	{r7, pc}

08009c94 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	b084      	sub	sp, #16
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ca4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	695b      	ldr	r3, [r3, #20]
 8009cac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009cb0:	2b80      	cmp	r3, #128	@ 0x80
 8009cb2:	bf0c      	ite	eq
 8009cb4:	2301      	moveq	r3, #1
 8009cb6:	2300      	movne	r3, #0
 8009cb8:	b2db      	uxtb	r3, r3
 8009cba:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009cc2:	b2db      	uxtb	r3, r3
 8009cc4:	2b21      	cmp	r3, #33	@ 0x21
 8009cc6:	d108      	bne.n	8009cda <UART_DMAError+0x46>
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d005      	beq.n	8009cda <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009cce:	68bb      	ldr	r3, [r7, #8]
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8009cd4:	68b8      	ldr	r0, [r7, #8]
 8009cd6:	f000 f927 	bl	8009f28 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009cda:	68bb      	ldr	r3, [r7, #8]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	695b      	ldr	r3, [r3, #20]
 8009ce0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ce4:	2b40      	cmp	r3, #64	@ 0x40
 8009ce6:	bf0c      	ite	eq
 8009ce8:	2301      	moveq	r3, #1
 8009cea:	2300      	movne	r3, #0
 8009cec:	b2db      	uxtb	r3, r3
 8009cee:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009cf6:	b2db      	uxtb	r3, r3
 8009cf8:	2b22      	cmp	r3, #34	@ 0x22
 8009cfa:	d108      	bne.n	8009d0e <UART_DMAError+0x7a>
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d005      	beq.n	8009d0e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009d02:	68bb      	ldr	r3, [r7, #8]
 8009d04:	2200      	movs	r2, #0
 8009d06:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8009d08:	68b8      	ldr	r0, [r7, #8]
 8009d0a:	f000 f935 	bl	8009f78 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009d0e:	68bb      	ldr	r3, [r7, #8]
 8009d10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d12:	f043 0210 	orr.w	r2, r3, #16
 8009d16:	68bb      	ldr	r3, [r7, #8]
 8009d18:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009d1a:	68b8      	ldr	r0, [r7, #8]
 8009d1c:	f7f9 fafb 	bl	8003316 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d20:	bf00      	nop
 8009d22:	3710      	adds	r7, #16
 8009d24:	46bd      	mov	sp, r7
 8009d26:	bd80      	pop	{r7, pc}

08009d28 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b086      	sub	sp, #24
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	60f8      	str	r0, [r7, #12]
 8009d30:	60b9      	str	r1, [r7, #8]
 8009d32:	603b      	str	r3, [r7, #0]
 8009d34:	4613      	mov	r3, r2
 8009d36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d38:	e03b      	b.n	8009db2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d3a:	6a3b      	ldr	r3, [r7, #32]
 8009d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d40:	d037      	beq.n	8009db2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d42:	f7fa fabb 	bl	80042bc <HAL_GetTick>
 8009d46:	4602      	mov	r2, r0
 8009d48:	683b      	ldr	r3, [r7, #0]
 8009d4a:	1ad3      	subs	r3, r2, r3
 8009d4c:	6a3a      	ldr	r2, [r7, #32]
 8009d4e:	429a      	cmp	r2, r3
 8009d50:	d302      	bcc.n	8009d58 <UART_WaitOnFlagUntilTimeout+0x30>
 8009d52:	6a3b      	ldr	r3, [r7, #32]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d101      	bne.n	8009d5c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009d58:	2303      	movs	r3, #3
 8009d5a:	e03a      	b.n	8009dd2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	68db      	ldr	r3, [r3, #12]
 8009d62:	f003 0304 	and.w	r3, r3, #4
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d023      	beq.n	8009db2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009d6a:	68bb      	ldr	r3, [r7, #8]
 8009d6c:	2b80      	cmp	r3, #128	@ 0x80
 8009d6e:	d020      	beq.n	8009db2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009d70:	68bb      	ldr	r3, [r7, #8]
 8009d72:	2b40      	cmp	r3, #64	@ 0x40
 8009d74:	d01d      	beq.n	8009db2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	f003 0308 	and.w	r3, r3, #8
 8009d80:	2b08      	cmp	r3, #8
 8009d82:	d116      	bne.n	8009db2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8009d84:	2300      	movs	r3, #0
 8009d86:	617b      	str	r3, [r7, #20]
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	617b      	str	r3, [r7, #20]
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	685b      	ldr	r3, [r3, #4]
 8009d96:	617b      	str	r3, [r7, #20]
 8009d98:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009d9a:	68f8      	ldr	r0, [r7, #12]
 8009d9c:	f000 f8ec 	bl	8009f78 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	2208      	movs	r2, #8
 8009da4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	2200      	movs	r2, #0
 8009daa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009dae:	2301      	movs	r3, #1
 8009db0:	e00f      	b.n	8009dd2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	681a      	ldr	r2, [r3, #0]
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	4013      	ands	r3, r2
 8009dbc:	68ba      	ldr	r2, [r7, #8]
 8009dbe:	429a      	cmp	r2, r3
 8009dc0:	bf0c      	ite	eq
 8009dc2:	2301      	moveq	r3, #1
 8009dc4:	2300      	movne	r3, #0
 8009dc6:	b2db      	uxtb	r3, r3
 8009dc8:	461a      	mov	r2, r3
 8009dca:	79fb      	ldrb	r3, [r7, #7]
 8009dcc:	429a      	cmp	r2, r3
 8009dce:	d0b4      	beq.n	8009d3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009dd0:	2300      	movs	r3, #0
}
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	3718      	adds	r7, #24
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	bd80      	pop	{r7, pc}
	...

08009ddc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b098      	sub	sp, #96	@ 0x60
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	60f8      	str	r0, [r7, #12]
 8009de4:	60b9      	str	r1, [r7, #8]
 8009de6:	4613      	mov	r3, r2
 8009de8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009dea:	68ba      	ldr	r2, [r7, #8]
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	88fa      	ldrh	r2, [r7, #6]
 8009df4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	2200      	movs	r2, #0
 8009dfa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	2222      	movs	r2, #34	@ 0x22
 8009e00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e08:	4a44      	ldr	r2, [pc, #272]	@ (8009f1c <UART_Start_Receive_DMA+0x140>)
 8009e0a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e10:	4a43      	ldr	r2, [pc, #268]	@ (8009f20 <UART_Start_Receive_DMA+0x144>)
 8009e12:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e18:	4a42      	ldr	r2, [pc, #264]	@ (8009f24 <UART_Start_Receive_DMA+0x148>)
 8009e1a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e20:	2200      	movs	r2, #0
 8009e22:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009e24:	f107 0308 	add.w	r3, r7, #8
 8009e28:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	3304      	adds	r3, #4
 8009e34:	4619      	mov	r1, r3
 8009e36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e38:	681a      	ldr	r2, [r3, #0]
 8009e3a:	88fb      	ldrh	r3, [r7, #6]
 8009e3c:	f7fa fbfe 	bl	800463c <HAL_DMA_Start_IT>
 8009e40:	4603      	mov	r3, r0
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d008      	beq.n	8009e58 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	2210      	movs	r2, #16
 8009e4a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	2220      	movs	r2, #32
 8009e50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8009e54:	2301      	movs	r3, #1
 8009e56:	e05d      	b.n	8009f14 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009e58:	2300      	movs	r3, #0
 8009e5a:	613b      	str	r3, [r7, #16]
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	613b      	str	r3, [r7, #16]
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	685b      	ldr	r3, [r3, #4]
 8009e6a:	613b      	str	r3, [r7, #16]
 8009e6c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	691b      	ldr	r3, [r3, #16]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d019      	beq.n	8009eaa <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	330c      	adds	r3, #12
 8009e7c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e80:	e853 3f00 	ldrex	r3, [r3]
 8009e84:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009e86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009e8c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	330c      	adds	r3, #12
 8009e94:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009e96:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8009e98:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e9a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009e9c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009e9e:	e841 2300 	strex	r3, r2, [r1]
 8009ea2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009ea4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d1e5      	bne.n	8009e76 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	3314      	adds	r3, #20
 8009eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009eb4:	e853 3f00 	ldrex	r3, [r3]
 8009eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ebc:	f043 0301 	orr.w	r3, r3, #1
 8009ec0:	657b      	str	r3, [r7, #84]	@ 0x54
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	3314      	adds	r3, #20
 8009ec8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009eca:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009ecc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ece:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009ed0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009ed2:	e841 2300 	strex	r3, r2, [r1]
 8009ed6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d1e5      	bne.n	8009eaa <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	3314      	adds	r3, #20
 8009ee4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ee6:	69bb      	ldr	r3, [r7, #24]
 8009ee8:	e853 3f00 	ldrex	r3, [r3]
 8009eec:	617b      	str	r3, [r7, #20]
   return(result);
 8009eee:	697b      	ldr	r3, [r7, #20]
 8009ef0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ef4:	653b      	str	r3, [r7, #80]	@ 0x50
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	3314      	adds	r3, #20
 8009efc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009efe:	627a      	str	r2, [r7, #36]	@ 0x24
 8009f00:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f02:	6a39      	ldr	r1, [r7, #32]
 8009f04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f06:	e841 2300 	strex	r3, r2, [r1]
 8009f0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8009f0c:	69fb      	ldr	r3, [r7, #28]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d1e5      	bne.n	8009ede <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8009f12:	2300      	movs	r3, #0
}
 8009f14:	4618      	mov	r0, r3
 8009f16:	3760      	adds	r7, #96	@ 0x60
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	bd80      	pop	{r7, pc}
 8009f1c:	08009b2d 	.word	0x08009b2d
 8009f20:	08009c59 	.word	0x08009c59
 8009f24:	08009c95 	.word	0x08009c95

08009f28 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b089      	sub	sp, #36	@ 0x24
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	330c      	adds	r3, #12
 8009f36:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	e853 3f00 	ldrex	r3, [r3]
 8009f3e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f40:	68bb      	ldr	r3, [r7, #8]
 8009f42:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009f46:	61fb      	str	r3, [r7, #28]
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	330c      	adds	r3, #12
 8009f4e:	69fa      	ldr	r2, [r7, #28]
 8009f50:	61ba      	str	r2, [r7, #24]
 8009f52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f54:	6979      	ldr	r1, [r7, #20]
 8009f56:	69ba      	ldr	r2, [r7, #24]
 8009f58:	e841 2300 	strex	r3, r2, [r1]
 8009f5c:	613b      	str	r3, [r7, #16]
   return(result);
 8009f5e:	693b      	ldr	r3, [r7, #16]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d1e5      	bne.n	8009f30 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	2220      	movs	r2, #32
 8009f68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8009f6c:	bf00      	nop
 8009f6e:	3724      	adds	r7, #36	@ 0x24
 8009f70:	46bd      	mov	sp, r7
 8009f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f76:	4770      	bx	lr

08009f78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009f78:	b480      	push	{r7}
 8009f7a:	b095      	sub	sp, #84	@ 0x54
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	330c      	adds	r3, #12
 8009f86:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f8a:	e853 3f00 	ldrex	r3, [r3]
 8009f8e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f92:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009f96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	330c      	adds	r3, #12
 8009f9e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009fa0:	643a      	str	r2, [r7, #64]	@ 0x40
 8009fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fa4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009fa6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009fa8:	e841 2300 	strex	r3, r2, [r1]
 8009fac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009fae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d1e5      	bne.n	8009f80 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	3314      	adds	r3, #20
 8009fba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fbc:	6a3b      	ldr	r3, [r7, #32]
 8009fbe:	e853 3f00 	ldrex	r3, [r3]
 8009fc2:	61fb      	str	r3, [r7, #28]
   return(result);
 8009fc4:	69fb      	ldr	r3, [r7, #28]
 8009fc6:	f023 0301 	bic.w	r3, r3, #1
 8009fca:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	3314      	adds	r3, #20
 8009fd2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009fd4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009fd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009fda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fdc:	e841 2300 	strex	r3, r2, [r1]
 8009fe0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d1e5      	bne.n	8009fb4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fec:	2b01      	cmp	r3, #1
 8009fee:	d119      	bne.n	800a024 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	330c      	adds	r3, #12
 8009ff6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	e853 3f00 	ldrex	r3, [r3]
 8009ffe:	60bb      	str	r3, [r7, #8]
   return(result);
 800a000:	68bb      	ldr	r3, [r7, #8]
 800a002:	f023 0310 	bic.w	r3, r3, #16
 800a006:	647b      	str	r3, [r7, #68]	@ 0x44
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	330c      	adds	r3, #12
 800a00e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a010:	61ba      	str	r2, [r7, #24]
 800a012:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a014:	6979      	ldr	r1, [r7, #20]
 800a016:	69ba      	ldr	r2, [r7, #24]
 800a018:	e841 2300 	strex	r3, r2, [r1]
 800a01c:	613b      	str	r3, [r7, #16]
   return(result);
 800a01e:	693b      	ldr	r3, [r7, #16]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d1e5      	bne.n	8009ff0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2220      	movs	r2, #32
 800a028:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	2200      	movs	r2, #0
 800a030:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a032:	bf00      	nop
 800a034:	3754      	adds	r7, #84	@ 0x54
 800a036:	46bd      	mov	sp, r7
 800a038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03c:	4770      	bx	lr

0800a03e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a03e:	b580      	push	{r7, lr}
 800a040:	b084      	sub	sp, #16
 800a042:	af00      	add	r7, sp, #0
 800a044:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a04a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	2200      	movs	r2, #0
 800a050:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a052:	68f8      	ldr	r0, [r7, #12]
 800a054:	f7f9 f95f 	bl	8003316 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a058:	bf00      	nop
 800a05a:	3710      	adds	r7, #16
 800a05c:	46bd      	mov	sp, r7
 800a05e:	bd80      	pop	{r7, pc}

0800a060 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a060:	b480      	push	{r7}
 800a062:	b085      	sub	sp, #20
 800a064:	af00      	add	r7, sp, #0
 800a066:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a06e:	b2db      	uxtb	r3, r3
 800a070:	2b21      	cmp	r3, #33	@ 0x21
 800a072:	d13e      	bne.n	800a0f2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	689b      	ldr	r3, [r3, #8]
 800a078:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a07c:	d114      	bne.n	800a0a8 <UART_Transmit_IT+0x48>
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	691b      	ldr	r3, [r3, #16]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d110      	bne.n	800a0a8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	6a1b      	ldr	r3, [r3, #32]
 800a08a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	881b      	ldrh	r3, [r3, #0]
 800a090:	461a      	mov	r2, r3
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a09a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	6a1b      	ldr	r3, [r3, #32]
 800a0a0:	1c9a      	adds	r2, r3, #2
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	621a      	str	r2, [r3, #32]
 800a0a6:	e008      	b.n	800a0ba <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	6a1b      	ldr	r3, [r3, #32]
 800a0ac:	1c59      	adds	r1, r3, #1
 800a0ae:	687a      	ldr	r2, [r7, #4]
 800a0b0:	6211      	str	r1, [r2, #32]
 800a0b2:	781a      	ldrb	r2, [r3, #0]
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a0be:	b29b      	uxth	r3, r3
 800a0c0:	3b01      	subs	r3, #1
 800a0c2:	b29b      	uxth	r3, r3
 800a0c4:	687a      	ldr	r2, [r7, #4]
 800a0c6:	4619      	mov	r1, r3
 800a0c8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d10f      	bne.n	800a0ee <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	68da      	ldr	r2, [r3, #12]
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a0dc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	68da      	ldr	r2, [r3, #12]
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a0ec:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	e000      	b.n	800a0f4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a0f2:	2302      	movs	r3, #2
  }
}
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	3714      	adds	r7, #20
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fe:	4770      	bx	lr

0800a100 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a100:	b580      	push	{r7, lr}
 800a102:	b082      	sub	sp, #8
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	68da      	ldr	r2, [r3, #12]
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a116:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	2220      	movs	r2, #32
 800a11c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a120:	6878      	ldr	r0, [r7, #4]
 800a122:	f7ff fced 	bl	8009b00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a126:	2300      	movs	r3, #0
}
 800a128:	4618      	mov	r0, r3
 800a12a:	3708      	adds	r7, #8
 800a12c:	46bd      	mov	sp, r7
 800a12e:	bd80      	pop	{r7, pc}

0800a130 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b08c      	sub	sp, #48	@ 0x30
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800a138:	2300      	movs	r3, #0
 800a13a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800a13c:	2300      	movs	r3, #0
 800a13e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a146:	b2db      	uxtb	r3, r3
 800a148:	2b22      	cmp	r3, #34	@ 0x22
 800a14a:	f040 80aa 	bne.w	800a2a2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	689b      	ldr	r3, [r3, #8]
 800a152:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a156:	d115      	bne.n	800a184 <UART_Receive_IT+0x54>
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	691b      	ldr	r3, [r3, #16]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d111      	bne.n	800a184 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a164:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	685b      	ldr	r3, [r3, #4]
 800a16c:	b29b      	uxth	r3, r3
 800a16e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a172:	b29a      	uxth	r2, r3
 800a174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a176:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a17c:	1c9a      	adds	r2, r3, #2
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	629a      	str	r2, [r3, #40]	@ 0x28
 800a182:	e024      	b.n	800a1ce <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a188:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	689b      	ldr	r3, [r3, #8]
 800a18e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a192:	d007      	beq.n	800a1a4 <UART_Receive_IT+0x74>
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	689b      	ldr	r3, [r3, #8]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d10a      	bne.n	800a1b2 <UART_Receive_IT+0x82>
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	691b      	ldr	r3, [r3, #16]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d106      	bne.n	800a1b2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	685b      	ldr	r3, [r3, #4]
 800a1aa:	b2da      	uxtb	r2, r3
 800a1ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1ae:	701a      	strb	r2, [r3, #0]
 800a1b0:	e008      	b.n	800a1c4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	685b      	ldr	r3, [r3, #4]
 800a1b8:	b2db      	uxtb	r3, r3
 800a1ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a1be:	b2da      	uxtb	r2, r3
 800a1c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1c2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1c8:	1c5a      	adds	r2, r3, #1
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a1d2:	b29b      	uxth	r3, r3
 800a1d4:	3b01      	subs	r3, #1
 800a1d6:	b29b      	uxth	r3, r3
 800a1d8:	687a      	ldr	r2, [r7, #4]
 800a1da:	4619      	mov	r1, r3
 800a1dc:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d15d      	bne.n	800a29e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	68da      	ldr	r2, [r3, #12]
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	f022 0220 	bic.w	r2, r2, #32
 800a1f0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	68da      	ldr	r2, [r3, #12]
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a200:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	695a      	ldr	r2, [r3, #20]
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	f022 0201 	bic.w	r2, r2, #1
 800a210:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	2220      	movs	r2, #32
 800a216:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2200      	movs	r2, #0
 800a21e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a224:	2b01      	cmp	r3, #1
 800a226:	d135      	bne.n	800a294 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	2200      	movs	r2, #0
 800a22c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	330c      	adds	r3, #12
 800a234:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a236:	697b      	ldr	r3, [r7, #20]
 800a238:	e853 3f00 	ldrex	r3, [r3]
 800a23c:	613b      	str	r3, [r7, #16]
   return(result);
 800a23e:	693b      	ldr	r3, [r7, #16]
 800a240:	f023 0310 	bic.w	r3, r3, #16
 800a244:	627b      	str	r3, [r7, #36]	@ 0x24
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	330c      	adds	r3, #12
 800a24c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a24e:	623a      	str	r2, [r7, #32]
 800a250:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a252:	69f9      	ldr	r1, [r7, #28]
 800a254:	6a3a      	ldr	r2, [r7, #32]
 800a256:	e841 2300 	strex	r3, r2, [r1]
 800a25a:	61bb      	str	r3, [r7, #24]
   return(result);
 800a25c:	69bb      	ldr	r3, [r7, #24]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d1e5      	bne.n	800a22e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	f003 0310 	and.w	r3, r3, #16
 800a26c:	2b10      	cmp	r3, #16
 800a26e:	d10a      	bne.n	800a286 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a270:	2300      	movs	r3, #0
 800a272:	60fb      	str	r3, [r7, #12]
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	60fb      	str	r3, [r7, #12]
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	685b      	ldr	r3, [r3, #4]
 800a282:	60fb      	str	r3, [r7, #12]
 800a284:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a28a:	4619      	mov	r1, r3
 800a28c:	6878      	ldr	r0, [r7, #4]
 800a28e:	f7ff fc41 	bl	8009b14 <HAL_UARTEx_RxEventCallback>
 800a292:	e002      	b.n	800a29a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	f7f9 f830 	bl	80032fa <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a29a:	2300      	movs	r3, #0
 800a29c:	e002      	b.n	800a2a4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a29e:	2300      	movs	r3, #0
 800a2a0:	e000      	b.n	800a2a4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a2a2:	2302      	movs	r3, #2
  }
}
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	3730      	adds	r7, #48	@ 0x30
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	bd80      	pop	{r7, pc}

0800a2ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a2ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a2b0:	b0c0      	sub	sp, #256	@ 0x100
 800a2b2:	af00      	add	r7, sp, #0
 800a2b4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a2b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	691b      	ldr	r3, [r3, #16]
 800a2c0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a2c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2c8:	68d9      	ldr	r1, [r3, #12]
 800a2ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2ce:	681a      	ldr	r2, [r3, #0]
 800a2d0:	ea40 0301 	orr.w	r3, r0, r1
 800a2d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a2d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2da:	689a      	ldr	r2, [r3, #8]
 800a2dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2e0:	691b      	ldr	r3, [r3, #16]
 800a2e2:	431a      	orrs	r2, r3
 800a2e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2e8:	695b      	ldr	r3, [r3, #20]
 800a2ea:	431a      	orrs	r2, r3
 800a2ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2f0:	69db      	ldr	r3, [r3, #28]
 800a2f2:	4313      	orrs	r3, r2
 800a2f4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a2f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	68db      	ldr	r3, [r3, #12]
 800a300:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a304:	f021 010c 	bic.w	r1, r1, #12
 800a308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a30c:	681a      	ldr	r2, [r3, #0]
 800a30e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a312:	430b      	orrs	r3, r1
 800a314:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	695b      	ldr	r3, [r3, #20]
 800a31e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a322:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a326:	6999      	ldr	r1, [r3, #24]
 800a328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a32c:	681a      	ldr	r2, [r3, #0]
 800a32e:	ea40 0301 	orr.w	r3, r0, r1
 800a332:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a338:	681a      	ldr	r2, [r3, #0]
 800a33a:	4b8f      	ldr	r3, [pc, #572]	@ (800a578 <UART_SetConfig+0x2cc>)
 800a33c:	429a      	cmp	r2, r3
 800a33e:	d005      	beq.n	800a34c <UART_SetConfig+0xa0>
 800a340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a344:	681a      	ldr	r2, [r3, #0]
 800a346:	4b8d      	ldr	r3, [pc, #564]	@ (800a57c <UART_SetConfig+0x2d0>)
 800a348:	429a      	cmp	r2, r3
 800a34a:	d104      	bne.n	800a356 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a34c:	f7fc ff50 	bl	80071f0 <HAL_RCC_GetPCLK2Freq>
 800a350:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a354:	e003      	b.n	800a35e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a356:	f7fc ff37 	bl	80071c8 <HAL_RCC_GetPCLK1Freq>
 800a35a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a35e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a362:	69db      	ldr	r3, [r3, #28]
 800a364:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a368:	f040 810c 	bne.w	800a584 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a36c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a370:	2200      	movs	r2, #0
 800a372:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a376:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a37a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a37e:	4622      	mov	r2, r4
 800a380:	462b      	mov	r3, r5
 800a382:	1891      	adds	r1, r2, r2
 800a384:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a386:	415b      	adcs	r3, r3
 800a388:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a38a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a38e:	4621      	mov	r1, r4
 800a390:	eb12 0801 	adds.w	r8, r2, r1
 800a394:	4629      	mov	r1, r5
 800a396:	eb43 0901 	adc.w	r9, r3, r1
 800a39a:	f04f 0200 	mov.w	r2, #0
 800a39e:	f04f 0300 	mov.w	r3, #0
 800a3a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a3a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a3aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a3ae:	4690      	mov	r8, r2
 800a3b0:	4699      	mov	r9, r3
 800a3b2:	4623      	mov	r3, r4
 800a3b4:	eb18 0303 	adds.w	r3, r8, r3
 800a3b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a3bc:	462b      	mov	r3, r5
 800a3be:	eb49 0303 	adc.w	r3, r9, r3
 800a3c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a3c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a3ca:	685b      	ldr	r3, [r3, #4]
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a3d2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a3d6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a3da:	460b      	mov	r3, r1
 800a3dc:	18db      	adds	r3, r3, r3
 800a3de:	653b      	str	r3, [r7, #80]	@ 0x50
 800a3e0:	4613      	mov	r3, r2
 800a3e2:	eb42 0303 	adc.w	r3, r2, r3
 800a3e6:	657b      	str	r3, [r7, #84]	@ 0x54
 800a3e8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a3ec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a3f0:	f7f6 fc52 	bl	8000c98 <__aeabi_uldivmod>
 800a3f4:	4602      	mov	r2, r0
 800a3f6:	460b      	mov	r3, r1
 800a3f8:	4b61      	ldr	r3, [pc, #388]	@ (800a580 <UART_SetConfig+0x2d4>)
 800a3fa:	fba3 2302 	umull	r2, r3, r3, r2
 800a3fe:	095b      	lsrs	r3, r3, #5
 800a400:	011c      	lsls	r4, r3, #4
 800a402:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a406:	2200      	movs	r2, #0
 800a408:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a40c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a410:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a414:	4642      	mov	r2, r8
 800a416:	464b      	mov	r3, r9
 800a418:	1891      	adds	r1, r2, r2
 800a41a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a41c:	415b      	adcs	r3, r3
 800a41e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a420:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a424:	4641      	mov	r1, r8
 800a426:	eb12 0a01 	adds.w	sl, r2, r1
 800a42a:	4649      	mov	r1, r9
 800a42c:	eb43 0b01 	adc.w	fp, r3, r1
 800a430:	f04f 0200 	mov.w	r2, #0
 800a434:	f04f 0300 	mov.w	r3, #0
 800a438:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a43c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a440:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a444:	4692      	mov	sl, r2
 800a446:	469b      	mov	fp, r3
 800a448:	4643      	mov	r3, r8
 800a44a:	eb1a 0303 	adds.w	r3, sl, r3
 800a44e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a452:	464b      	mov	r3, r9
 800a454:	eb4b 0303 	adc.w	r3, fp, r3
 800a458:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a45c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a460:	685b      	ldr	r3, [r3, #4]
 800a462:	2200      	movs	r2, #0
 800a464:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a468:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a46c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a470:	460b      	mov	r3, r1
 800a472:	18db      	adds	r3, r3, r3
 800a474:	643b      	str	r3, [r7, #64]	@ 0x40
 800a476:	4613      	mov	r3, r2
 800a478:	eb42 0303 	adc.w	r3, r2, r3
 800a47c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a47e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a482:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a486:	f7f6 fc07 	bl	8000c98 <__aeabi_uldivmod>
 800a48a:	4602      	mov	r2, r0
 800a48c:	460b      	mov	r3, r1
 800a48e:	4611      	mov	r1, r2
 800a490:	4b3b      	ldr	r3, [pc, #236]	@ (800a580 <UART_SetConfig+0x2d4>)
 800a492:	fba3 2301 	umull	r2, r3, r3, r1
 800a496:	095b      	lsrs	r3, r3, #5
 800a498:	2264      	movs	r2, #100	@ 0x64
 800a49a:	fb02 f303 	mul.w	r3, r2, r3
 800a49e:	1acb      	subs	r3, r1, r3
 800a4a0:	00db      	lsls	r3, r3, #3
 800a4a2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a4a6:	4b36      	ldr	r3, [pc, #216]	@ (800a580 <UART_SetConfig+0x2d4>)
 800a4a8:	fba3 2302 	umull	r2, r3, r3, r2
 800a4ac:	095b      	lsrs	r3, r3, #5
 800a4ae:	005b      	lsls	r3, r3, #1
 800a4b0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a4b4:	441c      	add	r4, r3
 800a4b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a4c0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a4c4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a4c8:	4642      	mov	r2, r8
 800a4ca:	464b      	mov	r3, r9
 800a4cc:	1891      	adds	r1, r2, r2
 800a4ce:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a4d0:	415b      	adcs	r3, r3
 800a4d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a4d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a4d8:	4641      	mov	r1, r8
 800a4da:	1851      	adds	r1, r2, r1
 800a4dc:	6339      	str	r1, [r7, #48]	@ 0x30
 800a4de:	4649      	mov	r1, r9
 800a4e0:	414b      	adcs	r3, r1
 800a4e2:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4e4:	f04f 0200 	mov.w	r2, #0
 800a4e8:	f04f 0300 	mov.w	r3, #0
 800a4ec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a4f0:	4659      	mov	r1, fp
 800a4f2:	00cb      	lsls	r3, r1, #3
 800a4f4:	4651      	mov	r1, sl
 800a4f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a4fa:	4651      	mov	r1, sl
 800a4fc:	00ca      	lsls	r2, r1, #3
 800a4fe:	4610      	mov	r0, r2
 800a500:	4619      	mov	r1, r3
 800a502:	4603      	mov	r3, r0
 800a504:	4642      	mov	r2, r8
 800a506:	189b      	adds	r3, r3, r2
 800a508:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a50c:	464b      	mov	r3, r9
 800a50e:	460a      	mov	r2, r1
 800a510:	eb42 0303 	adc.w	r3, r2, r3
 800a514:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a51c:	685b      	ldr	r3, [r3, #4]
 800a51e:	2200      	movs	r2, #0
 800a520:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a524:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a528:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a52c:	460b      	mov	r3, r1
 800a52e:	18db      	adds	r3, r3, r3
 800a530:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a532:	4613      	mov	r3, r2
 800a534:	eb42 0303 	adc.w	r3, r2, r3
 800a538:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a53a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a53e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a542:	f7f6 fba9 	bl	8000c98 <__aeabi_uldivmod>
 800a546:	4602      	mov	r2, r0
 800a548:	460b      	mov	r3, r1
 800a54a:	4b0d      	ldr	r3, [pc, #52]	@ (800a580 <UART_SetConfig+0x2d4>)
 800a54c:	fba3 1302 	umull	r1, r3, r3, r2
 800a550:	095b      	lsrs	r3, r3, #5
 800a552:	2164      	movs	r1, #100	@ 0x64
 800a554:	fb01 f303 	mul.w	r3, r1, r3
 800a558:	1ad3      	subs	r3, r2, r3
 800a55a:	00db      	lsls	r3, r3, #3
 800a55c:	3332      	adds	r3, #50	@ 0x32
 800a55e:	4a08      	ldr	r2, [pc, #32]	@ (800a580 <UART_SetConfig+0x2d4>)
 800a560:	fba2 2303 	umull	r2, r3, r2, r3
 800a564:	095b      	lsrs	r3, r3, #5
 800a566:	f003 0207 	and.w	r2, r3, #7
 800a56a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	4422      	add	r2, r4
 800a572:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a574:	e106      	b.n	800a784 <UART_SetConfig+0x4d8>
 800a576:	bf00      	nop
 800a578:	40011000 	.word	0x40011000
 800a57c:	40011400 	.word	0x40011400
 800a580:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a584:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a588:	2200      	movs	r2, #0
 800a58a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a58e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a592:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a596:	4642      	mov	r2, r8
 800a598:	464b      	mov	r3, r9
 800a59a:	1891      	adds	r1, r2, r2
 800a59c:	6239      	str	r1, [r7, #32]
 800a59e:	415b      	adcs	r3, r3
 800a5a0:	627b      	str	r3, [r7, #36]	@ 0x24
 800a5a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a5a6:	4641      	mov	r1, r8
 800a5a8:	1854      	adds	r4, r2, r1
 800a5aa:	4649      	mov	r1, r9
 800a5ac:	eb43 0501 	adc.w	r5, r3, r1
 800a5b0:	f04f 0200 	mov.w	r2, #0
 800a5b4:	f04f 0300 	mov.w	r3, #0
 800a5b8:	00eb      	lsls	r3, r5, #3
 800a5ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a5be:	00e2      	lsls	r2, r4, #3
 800a5c0:	4614      	mov	r4, r2
 800a5c2:	461d      	mov	r5, r3
 800a5c4:	4643      	mov	r3, r8
 800a5c6:	18e3      	adds	r3, r4, r3
 800a5c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a5cc:	464b      	mov	r3, r9
 800a5ce:	eb45 0303 	adc.w	r3, r5, r3
 800a5d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a5d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a5da:	685b      	ldr	r3, [r3, #4]
 800a5dc:	2200      	movs	r2, #0
 800a5de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a5e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a5e6:	f04f 0200 	mov.w	r2, #0
 800a5ea:	f04f 0300 	mov.w	r3, #0
 800a5ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a5f2:	4629      	mov	r1, r5
 800a5f4:	008b      	lsls	r3, r1, #2
 800a5f6:	4621      	mov	r1, r4
 800a5f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a5fc:	4621      	mov	r1, r4
 800a5fe:	008a      	lsls	r2, r1, #2
 800a600:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a604:	f7f6 fb48 	bl	8000c98 <__aeabi_uldivmod>
 800a608:	4602      	mov	r2, r0
 800a60a:	460b      	mov	r3, r1
 800a60c:	4b60      	ldr	r3, [pc, #384]	@ (800a790 <UART_SetConfig+0x4e4>)
 800a60e:	fba3 2302 	umull	r2, r3, r3, r2
 800a612:	095b      	lsrs	r3, r3, #5
 800a614:	011c      	lsls	r4, r3, #4
 800a616:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a61a:	2200      	movs	r2, #0
 800a61c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a620:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a624:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a628:	4642      	mov	r2, r8
 800a62a:	464b      	mov	r3, r9
 800a62c:	1891      	adds	r1, r2, r2
 800a62e:	61b9      	str	r1, [r7, #24]
 800a630:	415b      	adcs	r3, r3
 800a632:	61fb      	str	r3, [r7, #28]
 800a634:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a638:	4641      	mov	r1, r8
 800a63a:	1851      	adds	r1, r2, r1
 800a63c:	6139      	str	r1, [r7, #16]
 800a63e:	4649      	mov	r1, r9
 800a640:	414b      	adcs	r3, r1
 800a642:	617b      	str	r3, [r7, #20]
 800a644:	f04f 0200 	mov.w	r2, #0
 800a648:	f04f 0300 	mov.w	r3, #0
 800a64c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a650:	4659      	mov	r1, fp
 800a652:	00cb      	lsls	r3, r1, #3
 800a654:	4651      	mov	r1, sl
 800a656:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a65a:	4651      	mov	r1, sl
 800a65c:	00ca      	lsls	r2, r1, #3
 800a65e:	4610      	mov	r0, r2
 800a660:	4619      	mov	r1, r3
 800a662:	4603      	mov	r3, r0
 800a664:	4642      	mov	r2, r8
 800a666:	189b      	adds	r3, r3, r2
 800a668:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a66c:	464b      	mov	r3, r9
 800a66e:	460a      	mov	r2, r1
 800a670:	eb42 0303 	adc.w	r3, r2, r3
 800a674:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a67c:	685b      	ldr	r3, [r3, #4]
 800a67e:	2200      	movs	r2, #0
 800a680:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a682:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a684:	f04f 0200 	mov.w	r2, #0
 800a688:	f04f 0300 	mov.w	r3, #0
 800a68c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a690:	4649      	mov	r1, r9
 800a692:	008b      	lsls	r3, r1, #2
 800a694:	4641      	mov	r1, r8
 800a696:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a69a:	4641      	mov	r1, r8
 800a69c:	008a      	lsls	r2, r1, #2
 800a69e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a6a2:	f7f6 faf9 	bl	8000c98 <__aeabi_uldivmod>
 800a6a6:	4602      	mov	r2, r0
 800a6a8:	460b      	mov	r3, r1
 800a6aa:	4611      	mov	r1, r2
 800a6ac:	4b38      	ldr	r3, [pc, #224]	@ (800a790 <UART_SetConfig+0x4e4>)
 800a6ae:	fba3 2301 	umull	r2, r3, r3, r1
 800a6b2:	095b      	lsrs	r3, r3, #5
 800a6b4:	2264      	movs	r2, #100	@ 0x64
 800a6b6:	fb02 f303 	mul.w	r3, r2, r3
 800a6ba:	1acb      	subs	r3, r1, r3
 800a6bc:	011b      	lsls	r3, r3, #4
 800a6be:	3332      	adds	r3, #50	@ 0x32
 800a6c0:	4a33      	ldr	r2, [pc, #204]	@ (800a790 <UART_SetConfig+0x4e4>)
 800a6c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a6c6:	095b      	lsrs	r3, r3, #5
 800a6c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a6cc:	441c      	add	r4, r3
 800a6ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	673b      	str	r3, [r7, #112]	@ 0x70
 800a6d6:	677a      	str	r2, [r7, #116]	@ 0x74
 800a6d8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a6dc:	4642      	mov	r2, r8
 800a6de:	464b      	mov	r3, r9
 800a6e0:	1891      	adds	r1, r2, r2
 800a6e2:	60b9      	str	r1, [r7, #8]
 800a6e4:	415b      	adcs	r3, r3
 800a6e6:	60fb      	str	r3, [r7, #12]
 800a6e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a6ec:	4641      	mov	r1, r8
 800a6ee:	1851      	adds	r1, r2, r1
 800a6f0:	6039      	str	r1, [r7, #0]
 800a6f2:	4649      	mov	r1, r9
 800a6f4:	414b      	adcs	r3, r1
 800a6f6:	607b      	str	r3, [r7, #4]
 800a6f8:	f04f 0200 	mov.w	r2, #0
 800a6fc:	f04f 0300 	mov.w	r3, #0
 800a700:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a704:	4659      	mov	r1, fp
 800a706:	00cb      	lsls	r3, r1, #3
 800a708:	4651      	mov	r1, sl
 800a70a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a70e:	4651      	mov	r1, sl
 800a710:	00ca      	lsls	r2, r1, #3
 800a712:	4610      	mov	r0, r2
 800a714:	4619      	mov	r1, r3
 800a716:	4603      	mov	r3, r0
 800a718:	4642      	mov	r2, r8
 800a71a:	189b      	adds	r3, r3, r2
 800a71c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a71e:	464b      	mov	r3, r9
 800a720:	460a      	mov	r2, r1
 800a722:	eb42 0303 	adc.w	r3, r2, r3
 800a726:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a72c:	685b      	ldr	r3, [r3, #4]
 800a72e:	2200      	movs	r2, #0
 800a730:	663b      	str	r3, [r7, #96]	@ 0x60
 800a732:	667a      	str	r2, [r7, #100]	@ 0x64
 800a734:	f04f 0200 	mov.w	r2, #0
 800a738:	f04f 0300 	mov.w	r3, #0
 800a73c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a740:	4649      	mov	r1, r9
 800a742:	008b      	lsls	r3, r1, #2
 800a744:	4641      	mov	r1, r8
 800a746:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a74a:	4641      	mov	r1, r8
 800a74c:	008a      	lsls	r2, r1, #2
 800a74e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a752:	f7f6 faa1 	bl	8000c98 <__aeabi_uldivmod>
 800a756:	4602      	mov	r2, r0
 800a758:	460b      	mov	r3, r1
 800a75a:	4b0d      	ldr	r3, [pc, #52]	@ (800a790 <UART_SetConfig+0x4e4>)
 800a75c:	fba3 1302 	umull	r1, r3, r3, r2
 800a760:	095b      	lsrs	r3, r3, #5
 800a762:	2164      	movs	r1, #100	@ 0x64
 800a764:	fb01 f303 	mul.w	r3, r1, r3
 800a768:	1ad3      	subs	r3, r2, r3
 800a76a:	011b      	lsls	r3, r3, #4
 800a76c:	3332      	adds	r3, #50	@ 0x32
 800a76e:	4a08      	ldr	r2, [pc, #32]	@ (800a790 <UART_SetConfig+0x4e4>)
 800a770:	fba2 2303 	umull	r2, r3, r2, r3
 800a774:	095b      	lsrs	r3, r3, #5
 800a776:	f003 020f 	and.w	r2, r3, #15
 800a77a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	4422      	add	r2, r4
 800a782:	609a      	str	r2, [r3, #8]
}
 800a784:	bf00      	nop
 800a786:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a78a:	46bd      	mov	sp, r7
 800a78c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a790:	51eb851f 	.word	0x51eb851f

0800a794 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a794:	b580      	push	{r7, lr}
 800a796:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800a798:	4904      	ldr	r1, [pc, #16]	@ (800a7ac <MX_FATFS_Init+0x18>)
 800a79a:	4805      	ldr	r0, [pc, #20]	@ (800a7b0 <MX_FATFS_Init+0x1c>)
 800a79c:	f002 fde0 	bl	800d360 <FATFS_LinkDriver>
 800a7a0:	4603      	mov	r3, r0
 800a7a2:	461a      	mov	r2, r3
 800a7a4:	4b03      	ldr	r3, [pc, #12]	@ (800a7b4 <MX_FATFS_Init+0x20>)
 800a7a6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a7a8:	bf00      	nop
 800a7aa:	bd80      	pop	{r7, pc}
 800a7ac:	20000c60 	.word	0x20000c60
 800a7b0:	20000014 	.word	0x20000014
 800a7b4:	20000c5c 	.word	0x20000c5c

0800a7b8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a7b8:	b480      	push	{r7}
 800a7ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a7bc:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a7be:	4618      	mov	r0, r3
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c6:	4770      	bx	lr

0800a7c8 <xchg_spi>:
#define CMD25   (25)
#define CMD55   (55)
#define CMD58   (58)

/* Intercambio SPI */
static BYTE xchg_spi (BYTE dat) {
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b086      	sub	sp, #24
 800a7cc:	af02      	add	r7, sp, #8
 800a7ce:	4603      	mov	r3, r0
 800a7d0:	71fb      	strb	r3, [r7, #7]
    BYTE rx_dat;
    if(HAL_SPI_TransmitReceive(HSPI_SD, &dat, &rx_dat, 1, 100) != HAL_OK) {
 800a7d2:	f107 020f 	add.w	r2, r7, #15
 800a7d6:	1df9      	adds	r1, r7, #7
 800a7d8:	2364      	movs	r3, #100	@ 0x64
 800a7da:	9300      	str	r3, [sp, #0]
 800a7dc:	2301      	movs	r3, #1
 800a7de:	4806      	ldr	r0, [pc, #24]	@ (800a7f8 <xchg_spi+0x30>)
 800a7e0:	f7fc fdd5 	bl	800738e <HAL_SPI_TransmitReceive>
 800a7e4:	4603      	mov	r3, r0
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d001      	beq.n	800a7ee <xchg_spi+0x26>
        return 0xFF;
 800a7ea:	23ff      	movs	r3, #255	@ 0xff
 800a7ec:	e000      	b.n	800a7f0 <xchg_spi+0x28>
    }
    return rx_dat;
 800a7ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	3710      	adds	r7, #16
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	bd80      	pop	{r7, pc}
 800a7f8:	20000944 	.word	0x20000944

0800a7fc <wait_ready>:

/* Esperar tarjeta lista */
static int wait_ready (void) {
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b082      	sub	sp, #8
 800a800:	af00      	add	r7, sp, #0
    BYTE d;
    UINT tmr;
    for (tmr = 5000; tmr; tmr--) {
 800a802:	f241 3388 	movw	r3, #5000	@ 0x1388
 800a806:	607b      	str	r3, [r7, #4]
 800a808:	e00f      	b.n	800a82a <wait_ready+0x2e>
        d = xchg_spi(0xFF);
 800a80a:	20ff      	movs	r0, #255	@ 0xff
 800a80c:	f7ff ffdc 	bl	800a7c8 <xchg_spi>
 800a810:	4603      	mov	r3, r0
 800a812:	70fb      	strb	r3, [r7, #3]
        if (d == 0xFF) return 1;
 800a814:	78fb      	ldrb	r3, [r7, #3]
 800a816:	2bff      	cmp	r3, #255	@ 0xff
 800a818:	d101      	bne.n	800a81e <wait_ready+0x22>
 800a81a:	2301      	movs	r3, #1
 800a81c:	e009      	b.n	800a832 <wait_ready+0x36>
        HAL_Delay(1);
 800a81e:	2001      	movs	r0, #1
 800a820:	f7f9 fd58 	bl	80042d4 <HAL_Delay>
    for (tmr = 5000; tmr; tmr--) {
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	3b01      	subs	r3, #1
 800a828:	607b      	str	r3, [r7, #4]
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d1ec      	bne.n	800a80a <wait_ready+0xe>
    }
    return 0;
 800a830:	2300      	movs	r3, #0
}
 800a832:	4618      	mov	r0, r3
 800a834:	3708      	adds	r7, #8
 800a836:	46bd      	mov	sp, r7
 800a838:	bd80      	pop	{r7, pc}
	...

0800a83c <deselect>:

static void deselect (void) {
 800a83c:	b580      	push	{r7, lr}
 800a83e:	af00      	add	r7, sp, #0
    SD_CS_HIGH();
 800a840:	2201      	movs	r2, #1
 800a842:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800a846:	4804      	ldr	r0, [pc, #16]	@ (800a858 <deselect+0x1c>)
 800a848:	f7fa fbd0 	bl	8004fec <HAL_GPIO_WritePin>
    xchg_spi(0xFF);
 800a84c:	20ff      	movs	r0, #255	@ 0xff
 800a84e:	f7ff ffbb 	bl	800a7c8 <xchg_spi>
}
 800a852:	bf00      	nop
 800a854:	bd80      	pop	{r7, pc}
 800a856:	bf00      	nop
 800a858:	40020400 	.word	0x40020400

0800a85c <select>:

static int select (void) {
 800a85c:	b580      	push	{r7, lr}
 800a85e:	af00      	add	r7, sp, #0
    SD_CS_LOW();
 800a860:	2200      	movs	r2, #0
 800a862:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800a866:	4809      	ldr	r0, [pc, #36]	@ (800a88c <select+0x30>)
 800a868:	f7fa fbc0 	bl	8004fec <HAL_GPIO_WritePin>
    xchg_spi(0xFF);
 800a86c:	20ff      	movs	r0, #255	@ 0xff
 800a86e:	f7ff ffab 	bl	800a7c8 <xchg_spi>
    if (wait_ready()) return 1;
 800a872:	f7ff ffc3 	bl	800a7fc <wait_ready>
 800a876:	4603      	mov	r3, r0
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d001      	beq.n	800a880 <select+0x24>
 800a87c:	2301      	movs	r3, #1
 800a87e:	e002      	b.n	800a886 <select+0x2a>
    deselect();
 800a880:	f7ff ffdc 	bl	800a83c <deselect>
    return 0;
 800a884:	2300      	movs	r3, #0
}
 800a886:	4618      	mov	r0, r3
 800a888:	bd80      	pop	{r7, pc}
 800a88a:	bf00      	nop
 800a88c:	40020400 	.word	0x40020400

0800a890 <rcvr_datablock>:

/* Recibir bloque de datos */
static int rcvr_datablock (BYTE *buff, UINT btr) {
 800a890:	b590      	push	{r4, r7, lr}
 800a892:	b087      	sub	sp, #28
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
 800a898:	6039      	str	r1, [r7, #0]
    BYTE token;
    UINT tmr;
    for (tmr = 2000; tmr; tmr--) {
 800a89a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800a89e:	613b      	str	r3, [r7, #16]
 800a8a0:	e00d      	b.n	800a8be <rcvr_datablock+0x2e>
        token = xchg_spi(0xFF);
 800a8a2:	20ff      	movs	r0, #255	@ 0xff
 800a8a4:	f7ff ff90 	bl	800a7c8 <xchg_spi>
 800a8a8:	4603      	mov	r3, r0
 800a8aa:	75fb      	strb	r3, [r7, #23]
        if (token != 0xFF) break;
 800a8ac:	7dfb      	ldrb	r3, [r7, #23]
 800a8ae:	2bff      	cmp	r3, #255	@ 0xff
 800a8b0:	d109      	bne.n	800a8c6 <rcvr_datablock+0x36>
        HAL_Delay(1);
 800a8b2:	2001      	movs	r0, #1
 800a8b4:	f7f9 fd0e 	bl	80042d4 <HAL_Delay>
    for (tmr = 2000; tmr; tmr--) {
 800a8b8:	693b      	ldr	r3, [r7, #16]
 800a8ba:	3b01      	subs	r3, #1
 800a8bc:	613b      	str	r3, [r7, #16]
 800a8be:	693b      	ldr	r3, [r7, #16]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d1ee      	bne.n	800a8a2 <rcvr_datablock+0x12>
 800a8c4:	e000      	b.n	800a8c8 <rcvr_datablock+0x38>
        if (token != 0xFF) break;
 800a8c6:	bf00      	nop
    }
    if (token != 0xFE) return 0;
 800a8c8:	7dfb      	ldrb	r3, [r7, #23]
 800a8ca:	2bfe      	cmp	r3, #254	@ 0xfe
 800a8cc:	d001      	beq.n	800a8d2 <rcvr_datablock+0x42>
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	e018      	b.n	800a904 <rcvr_datablock+0x74>

    for(UINT i=0; i<btr; i++) buff[i] = xchg_spi(0xFF);
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	60fb      	str	r3, [r7, #12]
 800a8d6:	e00a      	b.n	800a8ee <rcvr_datablock+0x5e>
 800a8d8:	687a      	ldr	r2, [r7, #4]
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	18d4      	adds	r4, r2, r3
 800a8de:	20ff      	movs	r0, #255	@ 0xff
 800a8e0:	f7ff ff72 	bl	800a7c8 <xchg_spi>
 800a8e4:	4603      	mov	r3, r0
 800a8e6:	7023      	strb	r3, [r4, #0]
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	3301      	adds	r3, #1
 800a8ec:	60fb      	str	r3, [r7, #12]
 800a8ee:	68fa      	ldr	r2, [r7, #12]
 800a8f0:	683b      	ldr	r3, [r7, #0]
 800a8f2:	429a      	cmp	r2, r3
 800a8f4:	d3f0      	bcc.n	800a8d8 <rcvr_datablock+0x48>

    xchg_spi(0xFF); /* Descartar CRC */
 800a8f6:	20ff      	movs	r0, #255	@ 0xff
 800a8f8:	f7ff ff66 	bl	800a7c8 <xchg_spi>
    xchg_spi(0xFF);
 800a8fc:	20ff      	movs	r0, #255	@ 0xff
 800a8fe:	f7ff ff63 	bl	800a7c8 <xchg_spi>
    return 1;
 800a902:	2301      	movs	r3, #1
}
 800a904:	4618      	mov	r0, r3
 800a906:	371c      	adds	r7, #28
 800a908:	46bd      	mov	sp, r7
 800a90a:	bd90      	pop	{r4, r7, pc}

0800a90c <xmit_datablock>:

/* Transmitir bloque de datos */
#if _USE_WRITE
static int xmit_datablock (const BYTE *buff, BYTE token) {
 800a90c:	b580      	push	{r7, lr}
 800a90e:	b084      	sub	sp, #16
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
 800a914:	460b      	mov	r3, r1
 800a916:	70fb      	strb	r3, [r7, #3]
    BYTE resp;
    if (!wait_ready()) return 0;
 800a918:	f7ff ff70 	bl	800a7fc <wait_ready>
 800a91c:	4603      	mov	r3, r0
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d101      	bne.n	800a926 <xmit_datablock+0x1a>
 800a922:	2300      	movs	r3, #0
 800a924:	e02a      	b.n	800a97c <xmit_datablock+0x70>

    xchg_spi(token);
 800a926:	78fb      	ldrb	r3, [r7, #3]
 800a928:	4618      	mov	r0, r3
 800a92a:	f7ff ff4d 	bl	800a7c8 <xchg_spi>
    if (token != 0xFD) {
 800a92e:	78fb      	ldrb	r3, [r7, #3]
 800a930:	2bfd      	cmp	r3, #253	@ 0xfd
 800a932:	d022      	beq.n	800a97a <xmit_datablock+0x6e>
        for(UINT i=0; i<512; i++) xchg_spi(buff[i]);
 800a934:	2300      	movs	r3, #0
 800a936:	60fb      	str	r3, [r7, #12]
 800a938:	e009      	b.n	800a94e <xmit_datablock+0x42>
 800a93a:	687a      	ldr	r2, [r7, #4]
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	4413      	add	r3, r2
 800a940:	781b      	ldrb	r3, [r3, #0]
 800a942:	4618      	mov	r0, r3
 800a944:	f7ff ff40 	bl	800a7c8 <xchg_spi>
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	3301      	adds	r3, #1
 800a94c:	60fb      	str	r3, [r7, #12]
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a954:	d3f1      	bcc.n	800a93a <xmit_datablock+0x2e>
        xchg_spi(0xFF);
 800a956:	20ff      	movs	r0, #255	@ 0xff
 800a958:	f7ff ff36 	bl	800a7c8 <xchg_spi>
        xchg_spi(0xFF);
 800a95c:	20ff      	movs	r0, #255	@ 0xff
 800a95e:	f7ff ff33 	bl	800a7c8 <xchg_spi>
        resp = xchg_spi(0xFF);
 800a962:	20ff      	movs	r0, #255	@ 0xff
 800a964:	f7ff ff30 	bl	800a7c8 <xchg_spi>
 800a968:	4603      	mov	r3, r0
 800a96a:	72fb      	strb	r3, [r7, #11]
        if ((resp & 0x1F) != 0x05) return 0;
 800a96c:	7afb      	ldrb	r3, [r7, #11]
 800a96e:	f003 031f 	and.w	r3, r3, #31
 800a972:	2b05      	cmp	r3, #5
 800a974:	d001      	beq.n	800a97a <xmit_datablock+0x6e>
 800a976:	2300      	movs	r3, #0
 800a978:	e000      	b.n	800a97c <xmit_datablock+0x70>
    }
    return 1;
 800a97a:	2301      	movs	r3, #1
}
 800a97c:	4618      	mov	r0, r3
 800a97e:	3710      	adds	r7, #16
 800a980:	46bd      	mov	sp, r7
 800a982:	bd80      	pop	{r7, pc}

0800a984 <send_cmd>:
#endif

/* Enviar comando */
static BYTE send_cmd (BYTE cmd, DWORD arg) {
 800a984:	b580      	push	{r7, lr}
 800a986:	b084      	sub	sp, #16
 800a988:	af00      	add	r7, sp, #0
 800a98a:	4603      	mov	r3, r0
 800a98c:	6039      	str	r1, [r7, #0]
 800a98e:	71fb      	strb	r3, [r7, #7]
    BYTE n, res;

    if (cmd & 0x80) {
 800a990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a994:	2b00      	cmp	r3, #0
 800a996:	da0e      	bge.n	800a9b6 <send_cmd+0x32>
        cmd &= 0x7F;
 800a998:	79fb      	ldrb	r3, [r7, #7]
 800a99a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a99e:	71fb      	strb	r3, [r7, #7]
        res = send_cmd(CMD55, 0);
 800a9a0:	2100      	movs	r1, #0
 800a9a2:	2037      	movs	r0, #55	@ 0x37
 800a9a4:	f7ff ffee 	bl	800a984 <send_cmd>
 800a9a8:	4603      	mov	r3, r0
 800a9aa:	73bb      	strb	r3, [r7, #14]
        if (res > 1) return res;
 800a9ac:	7bbb      	ldrb	r3, [r7, #14]
 800a9ae:	2b01      	cmp	r3, #1
 800a9b0:	d901      	bls.n	800a9b6 <send_cmd+0x32>
 800a9b2:	7bbb      	ldrb	r3, [r7, #14]
 800a9b4:	e04e      	b.n	800aa54 <send_cmd+0xd0>
    }

    deselect();
 800a9b6:	f7ff ff41 	bl	800a83c <deselect>
    if (!select()) return 0xFF;
 800a9ba:	f7ff ff4f 	bl	800a85c <select>
 800a9be:	4603      	mov	r3, r0
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d101      	bne.n	800a9c8 <send_cmd+0x44>
 800a9c4:	23ff      	movs	r3, #255	@ 0xff
 800a9c6:	e045      	b.n	800aa54 <send_cmd+0xd0>

    xchg_spi(0x40 | cmd);
 800a9c8:	79fb      	ldrb	r3, [r7, #7]
 800a9ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a9ce:	b2db      	uxtb	r3, r3
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	f7ff fef9 	bl	800a7c8 <xchg_spi>
    xchg_spi((BYTE)(arg >> 24));
 800a9d6:	683b      	ldr	r3, [r7, #0]
 800a9d8:	0e1b      	lsrs	r3, r3, #24
 800a9da:	b2db      	uxtb	r3, r3
 800a9dc:	4618      	mov	r0, r3
 800a9de:	f7ff fef3 	bl	800a7c8 <xchg_spi>
    xchg_spi((BYTE)(arg >> 16));
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	0c1b      	lsrs	r3, r3, #16
 800a9e6:	b2db      	uxtb	r3, r3
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	f7ff feed 	bl	800a7c8 <xchg_spi>
    xchg_spi((BYTE)(arg >> 8));
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	0a1b      	lsrs	r3, r3, #8
 800a9f2:	b2db      	uxtb	r3, r3
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	f7ff fee7 	bl	800a7c8 <xchg_spi>
    xchg_spi((BYTE)arg);
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	b2db      	uxtb	r3, r3
 800a9fe:	4618      	mov	r0, r3
 800aa00:	f7ff fee2 	bl	800a7c8 <xchg_spi>

    n = 0x01;
 800aa04:	2301      	movs	r3, #1
 800aa06:	73fb      	strb	r3, [r7, #15]
    if (cmd == CMD0) n = 0x95;
 800aa08:	79fb      	ldrb	r3, [r7, #7]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d101      	bne.n	800aa12 <send_cmd+0x8e>
 800aa0e:	2395      	movs	r3, #149	@ 0x95
 800aa10:	73fb      	strb	r3, [r7, #15]
    if (cmd == CMD8) n = 0x87;
 800aa12:	79fb      	ldrb	r3, [r7, #7]
 800aa14:	2b08      	cmp	r3, #8
 800aa16:	d101      	bne.n	800aa1c <send_cmd+0x98>
 800aa18:	2387      	movs	r3, #135	@ 0x87
 800aa1a:	73fb      	strb	r3, [r7, #15]
    xchg_spi(n);
 800aa1c:	7bfb      	ldrb	r3, [r7, #15]
 800aa1e:	4618      	mov	r0, r3
 800aa20:	f7ff fed2 	bl	800a7c8 <xchg_spi>

    if (cmd == CMD12) xchg_spi(0xFF);
 800aa24:	79fb      	ldrb	r3, [r7, #7]
 800aa26:	2b0c      	cmp	r3, #12
 800aa28:	d102      	bne.n	800aa30 <send_cmd+0xac>
 800aa2a:	20ff      	movs	r0, #255	@ 0xff
 800aa2c:	f7ff fecc 	bl	800a7c8 <xchg_spi>

    n = 10;
 800aa30:	230a      	movs	r3, #10
 800aa32:	73fb      	strb	r3, [r7, #15]
    do {
        res = xchg_spi(0xFF);
 800aa34:	20ff      	movs	r0, #255	@ 0xff
 800aa36:	f7ff fec7 	bl	800a7c8 <xchg_spi>
 800aa3a:	4603      	mov	r3, r0
 800aa3c:	73bb      	strb	r3, [r7, #14]
    } while ((res & 0x80) && --n);
 800aa3e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	da05      	bge.n	800aa52 <send_cmd+0xce>
 800aa46:	7bfb      	ldrb	r3, [r7, #15]
 800aa48:	3b01      	subs	r3, #1
 800aa4a:	73fb      	strb	r3, [r7, #15]
 800aa4c:	7bfb      	ldrb	r3, [r7, #15]
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d1f0      	bne.n	800aa34 <send_cmd+0xb0>

    return res;
 800aa52:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa54:	4618      	mov	r0, r3
 800aa56:	3710      	adds	r7, #16
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	bd80      	pop	{r7, pc}

0800aa5c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800aa5c:	b590      	push	{r4, r7, lr}
 800aa5e:	b09f      	sub	sp, #124	@ 0x7c
 800aa60:	af00      	add	r7, sp, #0
 800aa62:	4603      	mov	r3, r0
 800aa64:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	BYTE n, ty, ocr[4];
	char msg[100];

	if (pdrv) return STA_NOINIT;
 800aa66:	79fb      	ldrb	r3, [r7, #7]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d001      	beq.n	800aa70 <USER_initialize+0x14>
 800aa6c:	2301      	movs	r3, #1
 800aa6e:	e0e0      	b.n	800ac32 <USER_initialize+0x1d6>

	Serial_PrintString("\r\n--- SD DEBUG INIT START ---\r\n");
 800aa70:	4872      	ldr	r0, [pc, #456]	@ (800ac3c <USER_initialize+0x1e0>)
 800aa72:	f7f7 fdf7 	bl	8002664 <Serial_PrintString>

	SD_CS_HIGH();
 800aa76:	2201      	movs	r2, #1
 800aa78:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800aa7c:	4870      	ldr	r0, [pc, #448]	@ (800ac40 <USER_initialize+0x1e4>)
 800aa7e:	f7fa fab5 	bl	8004fec <HAL_GPIO_WritePin>
	for (n = 0; n < 10; n++) xchg_spi(0xFF);
 800aa82:	2300      	movs	r3, #0
 800aa84:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800aa88:	e007      	b.n	800aa9a <USER_initialize+0x3e>
 800aa8a:	20ff      	movs	r0, #255	@ 0xff
 800aa8c:	f7ff fe9c 	bl	800a7c8 <xchg_spi>
 800aa90:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800aa94:	3301      	adds	r3, #1
 800aa96:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800aa9a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800aa9e:	2b09      	cmp	r3, #9
 800aaa0:	d9f3      	bls.n	800aa8a <USER_initialize+0x2e>

	ty = 0;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

	Serial_PrintString("Enviando CMD0... ");
 800aaa8:	4866      	ldr	r0, [pc, #408]	@ (800ac44 <USER_initialize+0x1e8>)
 800aaaa:	f7f7 fddb 	bl	8002664 <Serial_PrintString>
	n = send_cmd(CMD0, 0);
 800aaae:	2100      	movs	r1, #0
 800aab0:	2000      	movs	r0, #0
 800aab2:	f7ff ff67 	bl	800a984 <send_cmd>
 800aab6:	4603      	mov	r3, r0
 800aab8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

	sprintf(msg, "Resp: 0x%02X\r\n", n);
 800aabc:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 800aac0:	f107 0308 	add.w	r3, r7, #8
 800aac4:	4960      	ldr	r1, [pc, #384]	@ (800ac48 <USER_initialize+0x1ec>)
 800aac6:	4618      	mov	r0, r3
 800aac8:	f007 ffee 	bl	8012aa8 <siprintf>
	Serial_PrintString(msg);
 800aacc:	f107 0308 	add.w	r3, r7, #8
 800aad0:	4618      	mov	r0, r3
 800aad2:	f7f7 fdc7 	bl	8002664 <Serial_PrintString>

	if (n == 1) {
 800aad6:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800aada:	2b01      	cmp	r3, #1
 800aadc:	f040 808a 	bne.w	800abf4 <USER_initialize+0x198>
		Serial_PrintString("SD entro en IDLE. Enviando CMD8...\r\n");
 800aae0:	485a      	ldr	r0, [pc, #360]	@ (800ac4c <USER_initialize+0x1f0>)
 800aae2:	f7f7 fdbf 	bl	8002664 <Serial_PrintString>
		if (send_cmd(CMD8, 0x1AA) == 1) {
 800aae6:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800aaea:	2008      	movs	r0, #8
 800aaec:	f7ff ff4a 	bl	800a984 <send_cmd>
 800aaf0:	4603      	mov	r3, r0
 800aaf2:	2b01      	cmp	r3, #1
 800aaf4:	d17a      	bne.n	800abec <USER_initialize+0x190>
			Serial_PrintString("CMD8 OK (SD v2). Leyendo OCR...\r\n");
 800aaf6:	4856      	ldr	r0, [pc, #344]	@ (800ac50 <USER_initialize+0x1f4>)
 800aaf8:	f7f7 fdb4 	bl	8002664 <Serial_PrintString>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800aafc:	2300      	movs	r3, #0
 800aafe:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800ab02:	e010      	b.n	800ab26 <USER_initialize+0xca>
 800ab04:	f897 4077 	ldrb.w	r4, [r7, #119]	@ 0x77
 800ab08:	20ff      	movs	r0, #255	@ 0xff
 800ab0a:	f7ff fe5d 	bl	800a7c8 <xchg_spi>
 800ab0e:	4603      	mov	r3, r0
 800ab10:	461a      	mov	r2, r3
 800ab12:	f104 0378 	add.w	r3, r4, #120	@ 0x78
 800ab16:	443b      	add	r3, r7
 800ab18:	f803 2c0c 	strb.w	r2, [r3, #-12]
 800ab1c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800ab20:	3301      	adds	r3, #1
 800ab22:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800ab26:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800ab2a:	2b03      	cmp	r3, #3
 800ab2c:	d9ea      	bls.n	800ab04 <USER_initialize+0xa8>

			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {
 800ab2e:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800ab32:	2b01      	cmp	r3, #1
 800ab34:	d161      	bne.n	800abfa <USER_initialize+0x19e>
 800ab36:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800ab3a:	2baa      	cmp	r3, #170	@ 0xaa
 800ab3c:	d15d      	bne.n	800abfa <USER_initialize+0x19e>
				Serial_PrintString("Voltaje OK. Inicializando (ACMD41)...\r\n");
 800ab3e:	4845      	ldr	r0, [pc, #276]	@ (800ac54 <USER_initialize+0x1f8>)
 800ab40:	f7f7 fd90 	bl	8002664 <Serial_PrintString>
				UINT tmr = 1000;
 800ab44:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800ab48:	673b      	str	r3, [r7, #112]	@ 0x70
				while (tmr-- && send_cmd(ACMD41, 1UL << 30));
 800ab4a:	bf00      	nop
 800ab4c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ab4e:	1e5a      	subs	r2, r3, #1
 800ab50:	673a      	str	r2, [r7, #112]	@ 0x70
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d007      	beq.n	800ab66 <USER_initialize+0x10a>
 800ab56:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800ab5a:	20a9      	movs	r0, #169	@ 0xa9
 800ab5c:	f7ff ff12 	bl	800a984 <send_cmd>
 800ab60:	4603      	mov	r3, r0
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d1f2      	bne.n	800ab4c <USER_initialize+0xf0>

				if (tmr && send_cmd(CMD58, 0) == 0) {
 800ab66:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d03b      	beq.n	800abe4 <USER_initialize+0x188>
 800ab6c:	2100      	movs	r1, #0
 800ab6e:	203a      	movs	r0, #58	@ 0x3a
 800ab70:	f7ff ff08 	bl	800a984 <send_cmd>
 800ab74:	4603      	mov	r3, r0
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d134      	bne.n	800abe4 <USER_initialize+0x188>
					Serial_PrintString("Init OK. Checkeando CCS...\r\n");
 800ab7a:	4837      	ldr	r0, [pc, #220]	@ (800ac58 <USER_initialize+0x1fc>)
 800ab7c:	f7f7 fd72 	bl	8002664 <Serial_PrintString>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800ab80:	2300      	movs	r3, #0
 800ab82:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800ab86:	e010      	b.n	800abaa <USER_initialize+0x14e>
 800ab88:	f897 4077 	ldrb.w	r4, [r7, #119]	@ 0x77
 800ab8c:	20ff      	movs	r0, #255	@ 0xff
 800ab8e:	f7ff fe1b 	bl	800a7c8 <xchg_spi>
 800ab92:	4603      	mov	r3, r0
 800ab94:	461a      	mov	r2, r3
 800ab96:	f104 0378 	add.w	r3, r4, #120	@ 0x78
 800ab9a:	443b      	add	r3, r7
 800ab9c:	f803 2c0c 	strb.w	r2, [r3, #-12]
 800aba0:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800aba4:	3301      	adds	r3, #1
 800aba6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800abaa:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800abae:	2b03      	cmp	r3, #3
 800abb0:	d9ea      	bls.n	800ab88 <USER_initialize+0x12c>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 800abb2:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 800abb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d001      	beq.n	800abc2 <USER_initialize+0x166>
 800abbe:	230c      	movs	r3, #12
 800abc0:	e000      	b.n	800abc4 <USER_initialize+0x168>
 800abc2:	2304      	movs	r3, #4
 800abc4:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
					sprintf(msg, "Tipo detectado: 0x%X\r\n", ty);
 800abc8:	f897 2076 	ldrb.w	r2, [r7, #118]	@ 0x76
 800abcc:	f107 0308 	add.w	r3, r7, #8
 800abd0:	4922      	ldr	r1, [pc, #136]	@ (800ac5c <USER_initialize+0x200>)
 800abd2:	4618      	mov	r0, r3
 800abd4:	f007 ff68 	bl	8012aa8 <siprintf>
					Serial_PrintString(msg);
 800abd8:	f107 0308 	add.w	r3, r7, #8
 800abdc:	4618      	mov	r0, r3
 800abde:	f7f7 fd41 	bl	8002664 <Serial_PrintString>
 800abe2:	e00a      	b.n	800abfa <USER_initialize+0x19e>
				} else {
					Serial_PrintString("Fallo en Init o CMD58\r\n");
 800abe4:	481e      	ldr	r0, [pc, #120]	@ (800ac60 <USER_initialize+0x204>)
 800abe6:	f7f7 fd3d 	bl	8002664 <Serial_PrintString>
 800abea:	e006      	b.n	800abfa <USER_initialize+0x19e>
				}
			}
		} else {
			Serial_PrintString("CMD8 fallo. Probando SD v1 / MMC...\r\n");
 800abec:	481d      	ldr	r0, [pc, #116]	@ (800ac64 <USER_initialize+0x208>)
 800abee:	f7f7 fd39 	bl	8002664 <Serial_PrintString>
 800abf2:	e002      	b.n	800abfa <USER_initialize+0x19e>
		}
	} else {
		Serial_PrintString("ERROR: CMD0 fallo. Tarjeta no responde.\r\n");
 800abf4:	481c      	ldr	r0, [pc, #112]	@ (800ac68 <USER_initialize+0x20c>)
 800abf6:	f7f7 fd35 	bl	8002664 <Serial_PrintString>
	}

	CardType = ty;
 800abfa:	4a1c      	ldr	r2, [pc, #112]	@ (800ac6c <USER_initialize+0x210>)
 800abfc:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 800ac00:	7013      	strb	r3, [r2, #0]
	deselect();
 800ac02:	f7ff fe1b 	bl	800a83c <deselect>

	if (ty) {
 800ac06:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d00b      	beq.n	800ac26 <USER_initialize+0x1ca>
		Stat &= ~STA_NOINIT;
 800ac0e:	4b18      	ldr	r3, [pc, #96]	@ (800ac70 <USER_initialize+0x214>)
 800ac10:	781b      	ldrb	r3, [r3, #0]
 800ac12:	b2db      	uxtb	r3, r3
 800ac14:	f023 0301 	bic.w	r3, r3, #1
 800ac18:	b2da      	uxtb	r2, r3
 800ac1a:	4b15      	ldr	r3, [pc, #84]	@ (800ac70 <USER_initialize+0x214>)
 800ac1c:	701a      	strb	r2, [r3, #0]
		Serial_PrintString("--- SD INIT EXITOSO ---\r\n");
 800ac1e:	4815      	ldr	r0, [pc, #84]	@ (800ac74 <USER_initialize+0x218>)
 800ac20:	f7f7 fd20 	bl	8002664 <Serial_PrintString>
 800ac24:	e002      	b.n	800ac2c <USER_initialize+0x1d0>
	} else {
		Serial_PrintString("--- SD INIT FALLIDO ---\r\n");
 800ac26:	4814      	ldr	r0, [pc, #80]	@ (800ac78 <USER_initialize+0x21c>)
 800ac28:	f7f7 fd1c 	bl	8002664 <Serial_PrintString>
	}

	return Stat;
 800ac2c:	4b10      	ldr	r3, [pc, #64]	@ (800ac70 <USER_initialize+0x214>)
 800ac2e:	781b      	ldrb	r3, [r3, #0]
 800ac30:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800ac32:	4618      	mov	r0, r3
 800ac34:	377c      	adds	r7, #124	@ 0x7c
 800ac36:	46bd      	mov	sp, r7
 800ac38:	bd90      	pop	{r4, r7, pc}
 800ac3a:	bf00      	nop
 800ac3c:	08015b7c 	.word	0x08015b7c
 800ac40:	40020400 	.word	0x40020400
 800ac44:	08015b9c 	.word	0x08015b9c
 800ac48:	08015bb0 	.word	0x08015bb0
 800ac4c:	08015bc0 	.word	0x08015bc0
 800ac50:	08015be8 	.word	0x08015be8
 800ac54:	08015c0c 	.word	0x08015c0c
 800ac58:	08015c34 	.word	0x08015c34
 800ac5c:	08015c54 	.word	0x08015c54
 800ac60:	08015c6c 	.word	0x08015c6c
 800ac64:	08015c84 	.word	0x08015c84
 800ac68:	08015cac 	.word	0x08015cac
 800ac6c:	20000c64 	.word	0x20000c64
 800ac70:	20000011 	.word	0x20000011
 800ac74:	08015cd8 	.word	0x08015cd8
 800ac78:	08015cf4 	.word	0x08015cf4

0800ac7c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800ac7c:	b480      	push	{r7}
 800ac7e:	b083      	sub	sp, #12
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	4603      	mov	r3, r0
 800ac84:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	Stat = STA_NOINIT;
 800ac86:	4b06      	ldr	r3, [pc, #24]	@ (800aca0 <USER_status+0x24>)
 800ac88:	2201      	movs	r2, #1
 800ac8a:	701a      	strb	r2, [r3, #0]
	return Stat;
 800ac8c:	4b04      	ldr	r3, [pc, #16]	@ (800aca0 <USER_status+0x24>)
 800ac8e:	781b      	ldrb	r3, [r3, #0]
 800ac90:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800ac92:	4618      	mov	r0, r3
 800ac94:	370c      	adds	r7, #12
 800ac96:	46bd      	mov	sp, r7
 800ac98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9c:	4770      	bx	lr
 800ac9e:	bf00      	nop
 800aca0:	20000011 	.word	0x20000011

0800aca4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800aca4:	b580      	push	{r7, lr}
 800aca6:	b084      	sub	sp, #16
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	60b9      	str	r1, [r7, #8]
 800acac:	607a      	str	r2, [r7, #4]
 800acae:	603b      	str	r3, [r7, #0]
 800acb0:	4603      	mov	r3, r0
 800acb2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	if (pdrv || !count) return RES_PARERR;
 800acb4:	7bfb      	ldrb	r3, [r7, #15]
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d102      	bne.n	800acc0 <USER_read+0x1c>
 800acba:	683b      	ldr	r3, [r7, #0]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d101      	bne.n	800acc4 <USER_read+0x20>
 800acc0:	2304      	movs	r3, #4
 800acc2:	e04d      	b.n	800ad60 <USER_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 800acc4:	4b28      	ldr	r3, [pc, #160]	@ (800ad68 <USER_read+0xc4>)
 800acc6:	781b      	ldrb	r3, [r3, #0]
 800acc8:	b2db      	uxtb	r3, r3
 800acca:	f003 0301 	and.w	r3, r3, #1
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d001      	beq.n	800acd6 <USER_read+0x32>
 800acd2:	2303      	movs	r3, #3
 800acd4:	e044      	b.n	800ad60 <USER_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;
 800acd6:	4b25      	ldr	r3, [pc, #148]	@ (800ad6c <USER_read+0xc8>)
 800acd8:	781b      	ldrb	r3, [r3, #0]
 800acda:	f003 0308 	and.w	r3, r3, #8
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d102      	bne.n	800ace8 <USER_read+0x44>
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	025b      	lsls	r3, r3, #9
 800ace6:	607b      	str	r3, [r7, #4]

	if (count == 1) {
 800ace8:	683b      	ldr	r3, [r7, #0]
 800acea:	2b01      	cmp	r3, #1
 800acec:	d111      	bne.n	800ad12 <USER_read+0x6e>
		if (send_cmd(CMD17, sector) == 0) {
 800acee:	6879      	ldr	r1, [r7, #4]
 800acf0:	2011      	movs	r0, #17
 800acf2:	f7ff fe47 	bl	800a984 <send_cmd>
 800acf6:	4603      	mov	r3, r0
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d129      	bne.n	800ad50 <USER_read+0xac>
			if (rcvr_datablock(buff, 512)) count = 0;
 800acfc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ad00:	68b8      	ldr	r0, [r7, #8]
 800ad02:	f7ff fdc5 	bl	800a890 <rcvr_datablock>
 800ad06:	4603      	mov	r3, r0
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d021      	beq.n	800ad50 <USER_read+0xac>
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	603b      	str	r3, [r7, #0]
 800ad10:	e01e      	b.n	800ad50 <USER_read+0xac>
		}
	} else {
		if (send_cmd(CMD18, sector) == 0) {
 800ad12:	6879      	ldr	r1, [r7, #4]
 800ad14:	2012      	movs	r0, #18
 800ad16:	f7ff fe35 	bl	800a984 <send_cmd>
 800ad1a:	4603      	mov	r3, r0
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d117      	bne.n	800ad50 <USER_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800ad20:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ad24:	68b8      	ldr	r0, [r7, #8]
 800ad26:	f7ff fdb3 	bl	800a890 <rcvr_datablock>
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d00a      	beq.n	800ad46 <USER_read+0xa2>
				buff += 512;
 800ad30:	68bb      	ldr	r3, [r7, #8]
 800ad32:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800ad36:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	3b01      	subs	r3, #1
 800ad3c:	603b      	str	r3, [r7, #0]
 800ad3e:	683b      	ldr	r3, [r7, #0]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d1ed      	bne.n	800ad20 <USER_read+0x7c>
 800ad44:	e000      	b.n	800ad48 <USER_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800ad46:	bf00      	nop
			send_cmd(CMD12, 0);
 800ad48:	2100      	movs	r1, #0
 800ad4a:	200c      	movs	r0, #12
 800ad4c:	f7ff fe1a 	bl	800a984 <send_cmd>
		}
	}
	deselect();
 800ad50:	f7ff fd74 	bl	800a83c <deselect>

	return count ? RES_ERROR : RES_OK;
 800ad54:	683b      	ldr	r3, [r7, #0]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	bf14      	ite	ne
 800ad5a:	2301      	movne	r3, #1
 800ad5c:	2300      	moveq	r3, #0
 800ad5e:	b2db      	uxtb	r3, r3
  /* USER CODE END READ */
}
 800ad60:	4618      	mov	r0, r3
 800ad62:	3710      	adds	r7, #16
 800ad64:	46bd      	mov	sp, r7
 800ad66:	bd80      	pop	{r7, pc}
 800ad68:	20000011 	.word	0x20000011
 800ad6c:	20000c64 	.word	0x20000c64

0800ad70 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b084      	sub	sp, #16
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	60b9      	str	r1, [r7, #8]
 800ad78:	607a      	str	r2, [r7, #4]
 800ad7a:	603b      	str	r3, [r7, #0]
 800ad7c:	4603      	mov	r3, r0
 800ad7e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
	/* USER CODE HERE */
	if (pdrv || !count) return RES_PARERR;
 800ad80:	7bfb      	ldrb	r3, [r7, #15]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d102      	bne.n	800ad8c <USER_write+0x1c>
 800ad86:	683b      	ldr	r3, [r7, #0]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d101      	bne.n	800ad90 <USER_write+0x20>
 800ad8c:	2304      	movs	r3, #4
 800ad8e:	e063      	b.n	800ae58 <USER_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 800ad90:	4b33      	ldr	r3, [pc, #204]	@ (800ae60 <USER_write+0xf0>)
 800ad92:	781b      	ldrb	r3, [r3, #0]
 800ad94:	b2db      	uxtb	r3, r3
 800ad96:	f003 0301 	and.w	r3, r3, #1
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d001      	beq.n	800ada2 <USER_write+0x32>
 800ad9e:	2303      	movs	r3, #3
 800ada0:	e05a      	b.n	800ae58 <USER_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;
 800ada2:	4b2f      	ldr	r3, [pc, #188]	@ (800ae60 <USER_write+0xf0>)
 800ada4:	781b      	ldrb	r3, [r3, #0]
 800ada6:	b2db      	uxtb	r3, r3
 800ada8:	f003 0304 	and.w	r3, r3, #4
 800adac:	2b00      	cmp	r3, #0
 800adae:	d001      	beq.n	800adb4 <USER_write+0x44>
 800adb0:	2302      	movs	r3, #2
 800adb2:	e051      	b.n	800ae58 <USER_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;
 800adb4:	4b2b      	ldr	r3, [pc, #172]	@ (800ae64 <USER_write+0xf4>)
 800adb6:	781b      	ldrb	r3, [r3, #0]
 800adb8:	f003 0308 	and.w	r3, r3, #8
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d102      	bne.n	800adc6 <USER_write+0x56>
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	025b      	lsls	r3, r3, #9
 800adc4:	607b      	str	r3, [r7, #4]

	if (count == 1) {
 800adc6:	683b      	ldr	r3, [r7, #0]
 800adc8:	2b01      	cmp	r3, #1
 800adca:	d110      	bne.n	800adee <USER_write+0x7e>
		if (send_cmd(CMD24, sector) == 0) {
 800adcc:	6879      	ldr	r1, [r7, #4]
 800adce:	2018      	movs	r0, #24
 800add0:	f7ff fdd8 	bl	800a984 <send_cmd>
 800add4:	4603      	mov	r3, r0
 800add6:	2b00      	cmp	r3, #0
 800add8:	d136      	bne.n	800ae48 <USER_write+0xd8>
			if (xmit_datablock(buff, 0xFE)) count = 0;
 800adda:	21fe      	movs	r1, #254	@ 0xfe
 800addc:	68b8      	ldr	r0, [r7, #8]
 800adde:	f7ff fd95 	bl	800a90c <xmit_datablock>
 800ade2:	4603      	mov	r3, r0
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d02f      	beq.n	800ae48 <USER_write+0xd8>
 800ade8:	2300      	movs	r3, #0
 800adea:	603b      	str	r3, [r7, #0]
 800adec:	e02c      	b.n	800ae48 <USER_write+0xd8>
		}
	} else {
		if (CardType & CT_SDC) send_cmd(ACMD23, count);
 800adee:	4b1d      	ldr	r3, [pc, #116]	@ (800ae64 <USER_write+0xf4>)
 800adf0:	781b      	ldrb	r3, [r3, #0]
 800adf2:	f003 0306 	and.w	r3, r3, #6
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d003      	beq.n	800ae02 <USER_write+0x92>
 800adfa:	6839      	ldr	r1, [r7, #0]
 800adfc:	2097      	movs	r0, #151	@ 0x97
 800adfe:	f7ff fdc1 	bl	800a984 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {
 800ae02:	6879      	ldr	r1, [r7, #4]
 800ae04:	2019      	movs	r0, #25
 800ae06:	f7ff fdbd 	bl	800a984 <send_cmd>
 800ae0a:	4603      	mov	r3, r0
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d11b      	bne.n	800ae48 <USER_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800ae10:	21fc      	movs	r1, #252	@ 0xfc
 800ae12:	68b8      	ldr	r0, [r7, #8]
 800ae14:	f7ff fd7a 	bl	800a90c <xmit_datablock>
 800ae18:	4603      	mov	r3, r0
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d00a      	beq.n	800ae34 <USER_write+0xc4>
				buff += 512;
 800ae1e:	68bb      	ldr	r3, [r7, #8]
 800ae20:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800ae24:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	3b01      	subs	r3, #1
 800ae2a:	603b      	str	r3, [r7, #0]
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d1ee      	bne.n	800ae10 <USER_write+0xa0>
 800ae32:	e000      	b.n	800ae36 <USER_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800ae34:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;
 800ae36:	21fd      	movs	r1, #253	@ 0xfd
 800ae38:	2000      	movs	r0, #0
 800ae3a:	f7ff fd67 	bl	800a90c <xmit_datablock>
 800ae3e:	4603      	mov	r3, r0
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d101      	bne.n	800ae48 <USER_write+0xd8>
 800ae44:	2301      	movs	r3, #1
 800ae46:	603b      	str	r3, [r7, #0]
		}
	}
	deselect();
 800ae48:	f7ff fcf8 	bl	800a83c <deselect>

	return count ? RES_ERROR : RES_OK;
 800ae4c:	683b      	ldr	r3, [r7, #0]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	bf14      	ite	ne
 800ae52:	2301      	movne	r3, #1
 800ae54:	2300      	moveq	r3, #0
 800ae56:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 800ae58:	4618      	mov	r0, r3
 800ae5a:	3710      	adds	r7, #16
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	bd80      	pop	{r7, pc}
 800ae60:	20000011 	.word	0x20000011
 800ae64:	20000c64 	.word	0x20000c64

0800ae68 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b088      	sub	sp, #32
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	4603      	mov	r3, r0
 800ae70:	603a      	str	r2, [r7, #0]
 800ae72:	71fb      	strb	r3, [r7, #7]
 800ae74:	460b      	mov	r3, r1
 800ae76:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	DRESULT res = RES_ERROR;
 800ae78:	2301      	movs	r3, #1
 800ae7a:	77fb      	strb	r3, [r7, #31]
	BYTE n, csd[16];
	DWORD csize;

	if (pdrv) return RES_PARERR;
 800ae7c:	79fb      	ldrb	r3, [r7, #7]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d001      	beq.n	800ae86 <USER_ioctl+0x1e>
 800ae82:	2304      	movs	r3, #4
 800ae84:	e07b      	b.n	800af7e <USER_ioctl+0x116>
	res = RES_ERROR;
 800ae86:	2301      	movs	r3, #1
 800ae88:	77fb      	strb	r3, [r7, #31]
	if (cmd == CTRL_POWER) return RES_OK;
 800ae8a:	79bb      	ldrb	r3, [r7, #6]
 800ae8c:	2b05      	cmp	r3, #5
 800ae8e:	d101      	bne.n	800ae94 <USER_ioctl+0x2c>
 800ae90:	2300      	movs	r3, #0
 800ae92:	e074      	b.n	800af7e <USER_ioctl+0x116>
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 800ae94:	4b3c      	ldr	r3, [pc, #240]	@ (800af88 <USER_ioctl+0x120>)
 800ae96:	781b      	ldrb	r3, [r3, #0]
 800ae98:	b2db      	uxtb	r3, r3
 800ae9a:	f003 0301 	and.w	r3, r3, #1
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d001      	beq.n	800aea6 <USER_ioctl+0x3e>
 800aea2:	2303      	movs	r3, #3
 800aea4:	e06b      	b.n	800af7e <USER_ioctl+0x116>

	switch (cmd) {
 800aea6:	79bb      	ldrb	r3, [r7, #6]
 800aea8:	2b03      	cmp	r3, #3
 800aeaa:	d059      	beq.n	800af60 <USER_ioctl+0xf8>
 800aeac:	2b03      	cmp	r3, #3
 800aeae:	dc5d      	bgt.n	800af6c <USER_ioctl+0x104>
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d002      	beq.n	800aeba <USER_ioctl+0x52>
 800aeb4:	2b01      	cmp	r3, #1
 800aeb6:	d008      	beq.n	800aeca <USER_ioctl+0x62>
 800aeb8:	e058      	b.n	800af6c <USER_ioctl+0x104>
	case CTRL_SYNC:
		if (select()) res = RES_OK;
 800aeba:	f7ff fccf 	bl	800a85c <select>
 800aebe:	4603      	mov	r3, r0
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d056      	beq.n	800af72 <USER_ioctl+0x10a>
 800aec4:	2300      	movs	r3, #0
 800aec6:	77fb      	strb	r3, [r7, #31]
		break;
 800aec8:	e053      	b.n	800af72 <USER_ioctl+0x10a>
	case GET_SECTOR_COUNT:
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800aeca:	2100      	movs	r1, #0
 800aecc:	2009      	movs	r0, #9
 800aece:	f7ff fd59 	bl	800a984 <send_cmd>
 800aed2:	4603      	mov	r3, r0
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d14e      	bne.n	800af76 <USER_ioctl+0x10e>
 800aed8:	f107 0308 	add.w	r3, r7, #8
 800aedc:	2110      	movs	r1, #16
 800aede:	4618      	mov	r0, r3
 800aee0:	f7ff fcd6 	bl	800a890 <rcvr_datablock>
 800aee4:	4603      	mov	r3, r0
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d045      	beq.n	800af76 <USER_ioctl+0x10e>
			if ((csd[0] >> 6) == 1) {
 800aeea:	7a3b      	ldrb	r3, [r7, #8]
 800aeec:	099b      	lsrs	r3, r3, #6
 800aeee:	b2db      	uxtb	r3, r3
 800aef0:	2b01      	cmp	r3, #1
 800aef2:	d10b      	bne.n	800af0c <USER_ioctl+0xa4>
				csize = csd[9] + ((WORD)csd[8] << 8) + 1;
 800aef4:	7c7b      	ldrb	r3, [r7, #17]
 800aef6:	461a      	mov	r2, r3
 800aef8:	7c3b      	ldrb	r3, [r7, #16]
 800aefa:	021b      	lsls	r3, r3, #8
 800aefc:	4413      	add	r3, r2
 800aefe:	3301      	adds	r3, #1
 800af00:	61bb      	str	r3, [r7, #24]
				*(DWORD*)buff = csize << 10;
 800af02:	69bb      	ldr	r3, [r7, #24]
 800af04:	029a      	lsls	r2, r3, #10
 800af06:	683b      	ldr	r3, [r7, #0]
 800af08:	601a      	str	r2, [r3, #0]
 800af0a:	e026      	b.n	800af5a <USER_ioctl+0xf2>
			} else {
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800af0c:	7b7b      	ldrb	r3, [r7, #13]
 800af0e:	f003 030f 	and.w	r3, r3, #15
 800af12:	b2da      	uxtb	r2, r3
 800af14:	7cbb      	ldrb	r3, [r7, #18]
 800af16:	09db      	lsrs	r3, r3, #7
 800af18:	b2db      	uxtb	r3, r3
 800af1a:	4413      	add	r3, r2
 800af1c:	b2da      	uxtb	r2, r3
 800af1e:	7c7b      	ldrb	r3, [r7, #17]
 800af20:	005b      	lsls	r3, r3, #1
 800af22:	b2db      	uxtb	r3, r3
 800af24:	f003 0306 	and.w	r3, r3, #6
 800af28:	b2db      	uxtb	r3, r3
 800af2a:	4413      	add	r3, r2
 800af2c:	b2db      	uxtb	r3, r3
 800af2e:	3302      	adds	r3, #2
 800af30:	77bb      	strb	r3, [r7, #30]
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800af32:	7c3b      	ldrb	r3, [r7, #16]
 800af34:	099b      	lsrs	r3, r3, #6
 800af36:	b2db      	uxtb	r3, r3
 800af38:	461a      	mov	r2, r3
 800af3a:	7bfb      	ldrb	r3, [r7, #15]
 800af3c:	009b      	lsls	r3, r3, #2
 800af3e:	441a      	add	r2, r3
 800af40:	7bbb      	ldrb	r3, [r7, #14]
 800af42:	029b      	lsls	r3, r3, #10
 800af44:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800af48:	4413      	add	r3, r2
 800af4a:	3301      	adds	r3, #1
 800af4c:	61bb      	str	r3, [r7, #24]
				*(DWORD*)buff = csize << (n - 9);
 800af4e:	7fbb      	ldrb	r3, [r7, #30]
 800af50:	3b09      	subs	r3, #9
 800af52:	69ba      	ldr	r2, [r7, #24]
 800af54:	409a      	lsls	r2, r3
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800af5a:	2300      	movs	r3, #0
 800af5c:	77fb      	strb	r3, [r7, #31]
		}
		break;
 800af5e:	e00a      	b.n	800af76 <USER_ioctl+0x10e>
	case GET_BLOCK_SIZE:
		*(DWORD*)buff = 128;
 800af60:	683b      	ldr	r3, [r7, #0]
 800af62:	2280      	movs	r2, #128	@ 0x80
 800af64:	601a      	str	r2, [r3, #0]
		res = RES_OK;
 800af66:	2300      	movs	r3, #0
 800af68:	77fb      	strb	r3, [r7, #31]
		break;
 800af6a:	e005      	b.n	800af78 <USER_ioctl+0x110>
	default:
		res = RES_PARERR;
 800af6c:	2304      	movs	r3, #4
 800af6e:	77fb      	strb	r3, [r7, #31]
 800af70:	e002      	b.n	800af78 <USER_ioctl+0x110>
		break;
 800af72:	bf00      	nop
 800af74:	e000      	b.n	800af78 <USER_ioctl+0x110>
		break;
 800af76:	bf00      	nop
	}
	deselect();
 800af78:	f7ff fc60 	bl	800a83c <deselect>
	return res;
 800af7c:	7ffb      	ldrb	r3, [r7, #31]
  /* USER CODE END IOCTL */
}
 800af7e:	4618      	mov	r0, r3
 800af80:	3720      	adds	r7, #32
 800af82:	46bd      	mov	sp, r7
 800af84:	bd80      	pop	{r7, pc}
 800af86:	bf00      	nop
 800af88:	20000011 	.word	0x20000011

0800af8c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b084      	sub	sp, #16
 800af90:	af00      	add	r7, sp, #0
 800af92:	4603      	mov	r3, r0
 800af94:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800af96:	79fb      	ldrb	r3, [r7, #7]
 800af98:	4a08      	ldr	r2, [pc, #32]	@ (800afbc <disk_status+0x30>)
 800af9a:	009b      	lsls	r3, r3, #2
 800af9c:	4413      	add	r3, r2
 800af9e:	685b      	ldr	r3, [r3, #4]
 800afa0:	685b      	ldr	r3, [r3, #4]
 800afa2:	79fa      	ldrb	r2, [r7, #7]
 800afa4:	4905      	ldr	r1, [pc, #20]	@ (800afbc <disk_status+0x30>)
 800afa6:	440a      	add	r2, r1
 800afa8:	7a12      	ldrb	r2, [r2, #8]
 800afaa:	4610      	mov	r0, r2
 800afac:	4798      	blx	r3
 800afae:	4603      	mov	r3, r0
 800afb0:	73fb      	strb	r3, [r7, #15]
  return stat;
 800afb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800afb4:	4618      	mov	r0, r3
 800afb6:	3710      	adds	r7, #16
 800afb8:	46bd      	mov	sp, r7
 800afba:	bd80      	pop	{r7, pc}
 800afbc:	20000c90 	.word	0x20000c90

0800afc0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800afc0:	b580      	push	{r7, lr}
 800afc2:	b084      	sub	sp, #16
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	4603      	mov	r3, r0
 800afc8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800afca:	2300      	movs	r3, #0
 800afcc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800afce:	79fb      	ldrb	r3, [r7, #7]
 800afd0:	4a0e      	ldr	r2, [pc, #56]	@ (800b00c <disk_initialize+0x4c>)
 800afd2:	5cd3      	ldrb	r3, [r2, r3]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d114      	bne.n	800b002 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800afd8:	79fb      	ldrb	r3, [r7, #7]
 800afda:	4a0c      	ldr	r2, [pc, #48]	@ (800b00c <disk_initialize+0x4c>)
 800afdc:	009b      	lsls	r3, r3, #2
 800afde:	4413      	add	r3, r2
 800afe0:	685b      	ldr	r3, [r3, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	79fa      	ldrb	r2, [r7, #7]
 800afe6:	4909      	ldr	r1, [pc, #36]	@ (800b00c <disk_initialize+0x4c>)
 800afe8:	440a      	add	r2, r1
 800afea:	7a12      	ldrb	r2, [r2, #8]
 800afec:	4610      	mov	r0, r2
 800afee:	4798      	blx	r3
 800aff0:	4603      	mov	r3, r0
 800aff2:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800aff4:	7bfb      	ldrb	r3, [r7, #15]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d103      	bne.n	800b002 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800affa:	79fb      	ldrb	r3, [r7, #7]
 800affc:	4a03      	ldr	r2, [pc, #12]	@ (800b00c <disk_initialize+0x4c>)
 800affe:	2101      	movs	r1, #1
 800b000:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800b002:	7bfb      	ldrb	r3, [r7, #15]
}
 800b004:	4618      	mov	r0, r3
 800b006:	3710      	adds	r7, #16
 800b008:	46bd      	mov	sp, r7
 800b00a:	bd80      	pop	{r7, pc}
 800b00c:	20000c90 	.word	0x20000c90

0800b010 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800b010:	b590      	push	{r4, r7, lr}
 800b012:	b087      	sub	sp, #28
 800b014:	af00      	add	r7, sp, #0
 800b016:	60b9      	str	r1, [r7, #8]
 800b018:	607a      	str	r2, [r7, #4]
 800b01a:	603b      	str	r3, [r7, #0]
 800b01c:	4603      	mov	r3, r0
 800b01e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800b020:	7bfb      	ldrb	r3, [r7, #15]
 800b022:	4a0a      	ldr	r2, [pc, #40]	@ (800b04c <disk_read+0x3c>)
 800b024:	009b      	lsls	r3, r3, #2
 800b026:	4413      	add	r3, r2
 800b028:	685b      	ldr	r3, [r3, #4]
 800b02a:	689c      	ldr	r4, [r3, #8]
 800b02c:	7bfb      	ldrb	r3, [r7, #15]
 800b02e:	4a07      	ldr	r2, [pc, #28]	@ (800b04c <disk_read+0x3c>)
 800b030:	4413      	add	r3, r2
 800b032:	7a18      	ldrb	r0, [r3, #8]
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	687a      	ldr	r2, [r7, #4]
 800b038:	68b9      	ldr	r1, [r7, #8]
 800b03a:	47a0      	blx	r4
 800b03c:	4603      	mov	r3, r0
 800b03e:	75fb      	strb	r3, [r7, #23]
  return res;
 800b040:	7dfb      	ldrb	r3, [r7, #23]
}
 800b042:	4618      	mov	r0, r3
 800b044:	371c      	adds	r7, #28
 800b046:	46bd      	mov	sp, r7
 800b048:	bd90      	pop	{r4, r7, pc}
 800b04a:	bf00      	nop
 800b04c:	20000c90 	.word	0x20000c90

0800b050 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800b050:	b590      	push	{r4, r7, lr}
 800b052:	b087      	sub	sp, #28
 800b054:	af00      	add	r7, sp, #0
 800b056:	60b9      	str	r1, [r7, #8]
 800b058:	607a      	str	r2, [r7, #4]
 800b05a:	603b      	str	r3, [r7, #0]
 800b05c:	4603      	mov	r3, r0
 800b05e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800b060:	7bfb      	ldrb	r3, [r7, #15]
 800b062:	4a0a      	ldr	r2, [pc, #40]	@ (800b08c <disk_write+0x3c>)
 800b064:	009b      	lsls	r3, r3, #2
 800b066:	4413      	add	r3, r2
 800b068:	685b      	ldr	r3, [r3, #4]
 800b06a:	68dc      	ldr	r4, [r3, #12]
 800b06c:	7bfb      	ldrb	r3, [r7, #15]
 800b06e:	4a07      	ldr	r2, [pc, #28]	@ (800b08c <disk_write+0x3c>)
 800b070:	4413      	add	r3, r2
 800b072:	7a18      	ldrb	r0, [r3, #8]
 800b074:	683b      	ldr	r3, [r7, #0]
 800b076:	687a      	ldr	r2, [r7, #4]
 800b078:	68b9      	ldr	r1, [r7, #8]
 800b07a:	47a0      	blx	r4
 800b07c:	4603      	mov	r3, r0
 800b07e:	75fb      	strb	r3, [r7, #23]
  return res;
 800b080:	7dfb      	ldrb	r3, [r7, #23]
}
 800b082:	4618      	mov	r0, r3
 800b084:	371c      	adds	r7, #28
 800b086:	46bd      	mov	sp, r7
 800b088:	bd90      	pop	{r4, r7, pc}
 800b08a:	bf00      	nop
 800b08c:	20000c90 	.word	0x20000c90

0800b090 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800b090:	b580      	push	{r7, lr}
 800b092:	b084      	sub	sp, #16
 800b094:	af00      	add	r7, sp, #0
 800b096:	4603      	mov	r3, r0
 800b098:	603a      	str	r2, [r7, #0]
 800b09a:	71fb      	strb	r3, [r7, #7]
 800b09c:	460b      	mov	r3, r1
 800b09e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800b0a0:	79fb      	ldrb	r3, [r7, #7]
 800b0a2:	4a09      	ldr	r2, [pc, #36]	@ (800b0c8 <disk_ioctl+0x38>)
 800b0a4:	009b      	lsls	r3, r3, #2
 800b0a6:	4413      	add	r3, r2
 800b0a8:	685b      	ldr	r3, [r3, #4]
 800b0aa:	691b      	ldr	r3, [r3, #16]
 800b0ac:	79fa      	ldrb	r2, [r7, #7]
 800b0ae:	4906      	ldr	r1, [pc, #24]	@ (800b0c8 <disk_ioctl+0x38>)
 800b0b0:	440a      	add	r2, r1
 800b0b2:	7a10      	ldrb	r0, [r2, #8]
 800b0b4:	79b9      	ldrb	r1, [r7, #6]
 800b0b6:	683a      	ldr	r2, [r7, #0]
 800b0b8:	4798      	blx	r3
 800b0ba:	4603      	mov	r3, r0
 800b0bc:	73fb      	strb	r3, [r7, #15]
  return res;
 800b0be:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0c0:	4618      	mov	r0, r3
 800b0c2:	3710      	adds	r7, #16
 800b0c4:	46bd      	mov	sp, r7
 800b0c6:	bd80      	pop	{r7, pc}
 800b0c8:	20000c90 	.word	0x20000c90

0800b0cc <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800b0cc:	b480      	push	{r7}
 800b0ce:	b085      	sub	sp, #20
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	3301      	adds	r3, #1
 800b0d8:	781b      	ldrb	r3, [r3, #0]
 800b0da:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800b0dc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b0e0:	021b      	lsls	r3, r3, #8
 800b0e2:	b21a      	sxth	r2, r3
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	781b      	ldrb	r3, [r3, #0]
 800b0e8:	b21b      	sxth	r3, r3
 800b0ea:	4313      	orrs	r3, r2
 800b0ec:	b21b      	sxth	r3, r3
 800b0ee:	81fb      	strh	r3, [r7, #14]
	return rv;
 800b0f0:	89fb      	ldrh	r3, [r7, #14]
}
 800b0f2:	4618      	mov	r0, r3
 800b0f4:	3714      	adds	r7, #20
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fc:	4770      	bx	lr

0800b0fe <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800b0fe:	b480      	push	{r7}
 800b100:	b085      	sub	sp, #20
 800b102:	af00      	add	r7, sp, #0
 800b104:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	3303      	adds	r3, #3
 800b10a:	781b      	ldrb	r3, [r3, #0]
 800b10c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	021b      	lsls	r3, r3, #8
 800b112:	687a      	ldr	r2, [r7, #4]
 800b114:	3202      	adds	r2, #2
 800b116:	7812      	ldrb	r2, [r2, #0]
 800b118:	4313      	orrs	r3, r2
 800b11a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	021b      	lsls	r3, r3, #8
 800b120:	687a      	ldr	r2, [r7, #4]
 800b122:	3201      	adds	r2, #1
 800b124:	7812      	ldrb	r2, [r2, #0]
 800b126:	4313      	orrs	r3, r2
 800b128:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	021b      	lsls	r3, r3, #8
 800b12e:	687a      	ldr	r2, [r7, #4]
 800b130:	7812      	ldrb	r2, [r2, #0]
 800b132:	4313      	orrs	r3, r2
 800b134:	60fb      	str	r3, [r7, #12]
	return rv;
 800b136:	68fb      	ldr	r3, [r7, #12]
}
 800b138:	4618      	mov	r0, r3
 800b13a:	3714      	adds	r7, #20
 800b13c:	46bd      	mov	sp, r7
 800b13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b142:	4770      	bx	lr

0800b144 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800b144:	b480      	push	{r7}
 800b146:	b083      	sub	sp, #12
 800b148:	af00      	add	r7, sp, #0
 800b14a:	6078      	str	r0, [r7, #4]
 800b14c:	460b      	mov	r3, r1
 800b14e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	1c5a      	adds	r2, r3, #1
 800b154:	607a      	str	r2, [r7, #4]
 800b156:	887a      	ldrh	r2, [r7, #2]
 800b158:	b2d2      	uxtb	r2, r2
 800b15a:	701a      	strb	r2, [r3, #0]
 800b15c:	887b      	ldrh	r3, [r7, #2]
 800b15e:	0a1b      	lsrs	r3, r3, #8
 800b160:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	1c5a      	adds	r2, r3, #1
 800b166:	607a      	str	r2, [r7, #4]
 800b168:	887a      	ldrh	r2, [r7, #2]
 800b16a:	b2d2      	uxtb	r2, r2
 800b16c:	701a      	strb	r2, [r3, #0]
}
 800b16e:	bf00      	nop
 800b170:	370c      	adds	r7, #12
 800b172:	46bd      	mov	sp, r7
 800b174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b178:	4770      	bx	lr

0800b17a <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800b17a:	b480      	push	{r7}
 800b17c:	b083      	sub	sp, #12
 800b17e:	af00      	add	r7, sp, #0
 800b180:	6078      	str	r0, [r7, #4]
 800b182:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	1c5a      	adds	r2, r3, #1
 800b188:	607a      	str	r2, [r7, #4]
 800b18a:	683a      	ldr	r2, [r7, #0]
 800b18c:	b2d2      	uxtb	r2, r2
 800b18e:	701a      	strb	r2, [r3, #0]
 800b190:	683b      	ldr	r3, [r7, #0]
 800b192:	0a1b      	lsrs	r3, r3, #8
 800b194:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	1c5a      	adds	r2, r3, #1
 800b19a:	607a      	str	r2, [r7, #4]
 800b19c:	683a      	ldr	r2, [r7, #0]
 800b19e:	b2d2      	uxtb	r2, r2
 800b1a0:	701a      	strb	r2, [r3, #0]
 800b1a2:	683b      	ldr	r3, [r7, #0]
 800b1a4:	0a1b      	lsrs	r3, r3, #8
 800b1a6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	1c5a      	adds	r2, r3, #1
 800b1ac:	607a      	str	r2, [r7, #4]
 800b1ae:	683a      	ldr	r2, [r7, #0]
 800b1b0:	b2d2      	uxtb	r2, r2
 800b1b2:	701a      	strb	r2, [r3, #0]
 800b1b4:	683b      	ldr	r3, [r7, #0]
 800b1b6:	0a1b      	lsrs	r3, r3, #8
 800b1b8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	1c5a      	adds	r2, r3, #1
 800b1be:	607a      	str	r2, [r7, #4]
 800b1c0:	683a      	ldr	r2, [r7, #0]
 800b1c2:	b2d2      	uxtb	r2, r2
 800b1c4:	701a      	strb	r2, [r3, #0]
}
 800b1c6:	bf00      	nop
 800b1c8:	370c      	adds	r7, #12
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d0:	4770      	bx	lr

0800b1d2 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800b1d2:	b480      	push	{r7}
 800b1d4:	b087      	sub	sp, #28
 800b1d6:	af00      	add	r7, sp, #0
 800b1d8:	60f8      	str	r0, [r7, #12]
 800b1da:	60b9      	str	r1, [r7, #8]
 800b1dc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800b1e2:	68bb      	ldr	r3, [r7, #8]
 800b1e4:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d00d      	beq.n	800b208 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800b1ec:	693a      	ldr	r2, [r7, #16]
 800b1ee:	1c53      	adds	r3, r2, #1
 800b1f0:	613b      	str	r3, [r7, #16]
 800b1f2:	697b      	ldr	r3, [r7, #20]
 800b1f4:	1c59      	adds	r1, r3, #1
 800b1f6:	6179      	str	r1, [r7, #20]
 800b1f8:	7812      	ldrb	r2, [r2, #0]
 800b1fa:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	3b01      	subs	r3, #1
 800b200:	607b      	str	r3, [r7, #4]
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	2b00      	cmp	r3, #0
 800b206:	d1f1      	bne.n	800b1ec <mem_cpy+0x1a>
	}
}
 800b208:	bf00      	nop
 800b20a:	371c      	adds	r7, #28
 800b20c:	46bd      	mov	sp, r7
 800b20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b212:	4770      	bx	lr

0800b214 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800b214:	b480      	push	{r7}
 800b216:	b087      	sub	sp, #28
 800b218:	af00      	add	r7, sp, #0
 800b21a:	60f8      	str	r0, [r7, #12]
 800b21c:	60b9      	str	r1, [r7, #8]
 800b21e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800b224:	697b      	ldr	r3, [r7, #20]
 800b226:	1c5a      	adds	r2, r3, #1
 800b228:	617a      	str	r2, [r7, #20]
 800b22a:	68ba      	ldr	r2, [r7, #8]
 800b22c:	b2d2      	uxtb	r2, r2
 800b22e:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	3b01      	subs	r3, #1
 800b234:	607b      	str	r3, [r7, #4]
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d1f3      	bne.n	800b224 <mem_set+0x10>
}
 800b23c:	bf00      	nop
 800b23e:	bf00      	nop
 800b240:	371c      	adds	r7, #28
 800b242:	46bd      	mov	sp, r7
 800b244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b248:	4770      	bx	lr

0800b24a <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800b24a:	b480      	push	{r7}
 800b24c:	b089      	sub	sp, #36	@ 0x24
 800b24e:	af00      	add	r7, sp, #0
 800b250:	60f8      	str	r0, [r7, #12]
 800b252:	60b9      	str	r1, [r7, #8]
 800b254:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	61fb      	str	r3, [r7, #28]
 800b25a:	68bb      	ldr	r3, [r7, #8]
 800b25c:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800b25e:	2300      	movs	r3, #0
 800b260:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800b262:	69fb      	ldr	r3, [r7, #28]
 800b264:	1c5a      	adds	r2, r3, #1
 800b266:	61fa      	str	r2, [r7, #28]
 800b268:	781b      	ldrb	r3, [r3, #0]
 800b26a:	4619      	mov	r1, r3
 800b26c:	69bb      	ldr	r3, [r7, #24]
 800b26e:	1c5a      	adds	r2, r3, #1
 800b270:	61ba      	str	r2, [r7, #24]
 800b272:	781b      	ldrb	r3, [r3, #0]
 800b274:	1acb      	subs	r3, r1, r3
 800b276:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	3b01      	subs	r3, #1
 800b27c:	607b      	str	r3, [r7, #4]
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d002      	beq.n	800b28a <mem_cmp+0x40>
 800b284:	697b      	ldr	r3, [r7, #20]
 800b286:	2b00      	cmp	r3, #0
 800b288:	d0eb      	beq.n	800b262 <mem_cmp+0x18>

	return r;
 800b28a:	697b      	ldr	r3, [r7, #20]
}
 800b28c:	4618      	mov	r0, r3
 800b28e:	3724      	adds	r7, #36	@ 0x24
 800b290:	46bd      	mov	sp, r7
 800b292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b296:	4770      	bx	lr

0800b298 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800b298:	b480      	push	{r7}
 800b29a:	b083      	sub	sp, #12
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	6078      	str	r0, [r7, #4]
 800b2a0:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800b2a2:	e002      	b.n	800b2aa <chk_chr+0x12>
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	3301      	adds	r3, #1
 800b2a8:	607b      	str	r3, [r7, #4]
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	781b      	ldrb	r3, [r3, #0]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d005      	beq.n	800b2be <chk_chr+0x26>
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	781b      	ldrb	r3, [r3, #0]
 800b2b6:	461a      	mov	r2, r3
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	4293      	cmp	r3, r2
 800b2bc:	d1f2      	bne.n	800b2a4 <chk_chr+0xc>
	return *str;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	781b      	ldrb	r3, [r3, #0]
}
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	370c      	adds	r7, #12
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2cc:	4770      	bx	lr

0800b2ce <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800b2ce:	b580      	push	{r7, lr}
 800b2d0:	b082      	sub	sp, #8
 800b2d2:	af00      	add	r7, sp, #0
 800b2d4:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d009      	beq.n	800b2f0 <lock_fs+0x22>
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	68db      	ldr	r3, [r3, #12]
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	f002 f873 	bl	800d3cc <ff_req_grant>
 800b2e6:	4603      	mov	r3, r0
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d001      	beq.n	800b2f0 <lock_fs+0x22>
 800b2ec:	2301      	movs	r3, #1
 800b2ee:	e000      	b.n	800b2f2 <lock_fs+0x24>
 800b2f0:	2300      	movs	r3, #0
}
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	3708      	adds	r7, #8
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	bd80      	pop	{r7, pc}

0800b2fa <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800b2fa:	b580      	push	{r7, lr}
 800b2fc:	b082      	sub	sp, #8
 800b2fe:	af00      	add	r7, sp, #0
 800b300:	6078      	str	r0, [r7, #4]
 800b302:	460b      	mov	r3, r1
 800b304:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d00d      	beq.n	800b328 <unlock_fs+0x2e>
 800b30c:	78fb      	ldrb	r3, [r7, #3]
 800b30e:	2b0c      	cmp	r3, #12
 800b310:	d00a      	beq.n	800b328 <unlock_fs+0x2e>
 800b312:	78fb      	ldrb	r3, [r7, #3]
 800b314:	2b0b      	cmp	r3, #11
 800b316:	d007      	beq.n	800b328 <unlock_fs+0x2e>
 800b318:	78fb      	ldrb	r3, [r7, #3]
 800b31a:	2b0f      	cmp	r3, #15
 800b31c:	d004      	beq.n	800b328 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	68db      	ldr	r3, [r3, #12]
 800b322:	4618      	mov	r0, r3
 800b324:	f002 f867 	bl	800d3f6 <ff_rel_grant>
	}
}
 800b328:	bf00      	nop
 800b32a:	3708      	adds	r7, #8
 800b32c:	46bd      	mov	sp, r7
 800b32e:	bd80      	pop	{r7, pc}

0800b330 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b330:	b480      	push	{r7}
 800b332:	b085      	sub	sp, #20
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
 800b338:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b33a:	2300      	movs	r3, #0
 800b33c:	60bb      	str	r3, [r7, #8]
 800b33e:	68bb      	ldr	r3, [r7, #8]
 800b340:	60fb      	str	r3, [r7, #12]
 800b342:	e029      	b.n	800b398 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800b344:	4a27      	ldr	r2, [pc, #156]	@ (800b3e4 <chk_lock+0xb4>)
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	011b      	lsls	r3, r3, #4
 800b34a:	4413      	add	r3, r2
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d01d      	beq.n	800b38e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b352:	4a24      	ldr	r2, [pc, #144]	@ (800b3e4 <chk_lock+0xb4>)
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	011b      	lsls	r3, r3, #4
 800b358:	4413      	add	r3, r2
 800b35a:	681a      	ldr	r2, [r3, #0]
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	429a      	cmp	r2, r3
 800b362:	d116      	bne.n	800b392 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800b364:	4a1f      	ldr	r2, [pc, #124]	@ (800b3e4 <chk_lock+0xb4>)
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	011b      	lsls	r3, r3, #4
 800b36a:	4413      	add	r3, r2
 800b36c:	3304      	adds	r3, #4
 800b36e:	681a      	ldr	r2, [r3, #0]
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b374:	429a      	cmp	r2, r3
 800b376:	d10c      	bne.n	800b392 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b378:	4a1a      	ldr	r2, [pc, #104]	@ (800b3e4 <chk_lock+0xb4>)
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	011b      	lsls	r3, r3, #4
 800b37e:	4413      	add	r3, r2
 800b380:	3308      	adds	r3, #8
 800b382:	681a      	ldr	r2, [r3, #0]
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800b388:	429a      	cmp	r2, r3
 800b38a:	d102      	bne.n	800b392 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b38c:	e007      	b.n	800b39e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800b38e:	2301      	movs	r3, #1
 800b390:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	3301      	adds	r3, #1
 800b396:	60fb      	str	r3, [r7, #12]
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	2b01      	cmp	r3, #1
 800b39c:	d9d2      	bls.n	800b344 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	2b02      	cmp	r3, #2
 800b3a2:	d109      	bne.n	800b3b8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800b3a4:	68bb      	ldr	r3, [r7, #8]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d102      	bne.n	800b3b0 <chk_lock+0x80>
 800b3aa:	683b      	ldr	r3, [r7, #0]
 800b3ac:	2b02      	cmp	r3, #2
 800b3ae:	d101      	bne.n	800b3b4 <chk_lock+0x84>
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	e010      	b.n	800b3d6 <chk_lock+0xa6>
 800b3b4:	2312      	movs	r3, #18
 800b3b6:	e00e      	b.n	800b3d6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800b3b8:	683b      	ldr	r3, [r7, #0]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d108      	bne.n	800b3d0 <chk_lock+0xa0>
 800b3be:	4a09      	ldr	r2, [pc, #36]	@ (800b3e4 <chk_lock+0xb4>)
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	011b      	lsls	r3, r3, #4
 800b3c4:	4413      	add	r3, r2
 800b3c6:	330c      	adds	r3, #12
 800b3c8:	881b      	ldrh	r3, [r3, #0]
 800b3ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b3ce:	d101      	bne.n	800b3d4 <chk_lock+0xa4>
 800b3d0:	2310      	movs	r3, #16
 800b3d2:	e000      	b.n	800b3d6 <chk_lock+0xa6>
 800b3d4:	2300      	movs	r3, #0
}
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	3714      	adds	r7, #20
 800b3da:	46bd      	mov	sp, r7
 800b3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e0:	4770      	bx	lr
 800b3e2:	bf00      	nop
 800b3e4:	20000c70 	.word	0x20000c70

0800b3e8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800b3e8:	b480      	push	{r7}
 800b3ea:	b083      	sub	sp, #12
 800b3ec:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	607b      	str	r3, [r7, #4]
 800b3f2:	e002      	b.n	800b3fa <enq_lock+0x12>
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	3301      	adds	r3, #1
 800b3f8:	607b      	str	r3, [r7, #4]
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	2b01      	cmp	r3, #1
 800b3fe:	d806      	bhi.n	800b40e <enq_lock+0x26>
 800b400:	4a09      	ldr	r2, [pc, #36]	@ (800b428 <enq_lock+0x40>)
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	011b      	lsls	r3, r3, #4
 800b406:	4413      	add	r3, r2
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d1f2      	bne.n	800b3f4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	2b02      	cmp	r3, #2
 800b412:	bf14      	ite	ne
 800b414:	2301      	movne	r3, #1
 800b416:	2300      	moveq	r3, #0
 800b418:	b2db      	uxtb	r3, r3
}
 800b41a:	4618      	mov	r0, r3
 800b41c:	370c      	adds	r7, #12
 800b41e:	46bd      	mov	sp, r7
 800b420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b424:	4770      	bx	lr
 800b426:	bf00      	nop
 800b428:	20000c70 	.word	0x20000c70

0800b42c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b42c:	b480      	push	{r7}
 800b42e:	b085      	sub	sp, #20
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
 800b434:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b436:	2300      	movs	r3, #0
 800b438:	60fb      	str	r3, [r7, #12]
 800b43a:	e01f      	b.n	800b47c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800b43c:	4a41      	ldr	r2, [pc, #260]	@ (800b544 <inc_lock+0x118>)
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	011b      	lsls	r3, r3, #4
 800b442:	4413      	add	r3, r2
 800b444:	681a      	ldr	r2, [r3, #0]
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	429a      	cmp	r2, r3
 800b44c:	d113      	bne.n	800b476 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800b44e:	4a3d      	ldr	r2, [pc, #244]	@ (800b544 <inc_lock+0x118>)
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	011b      	lsls	r3, r3, #4
 800b454:	4413      	add	r3, r2
 800b456:	3304      	adds	r3, #4
 800b458:	681a      	ldr	r2, [r3, #0]
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800b45e:	429a      	cmp	r2, r3
 800b460:	d109      	bne.n	800b476 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800b462:	4a38      	ldr	r2, [pc, #224]	@ (800b544 <inc_lock+0x118>)
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	011b      	lsls	r3, r3, #4
 800b468:	4413      	add	r3, r2
 800b46a:	3308      	adds	r3, #8
 800b46c:	681a      	ldr	r2, [r3, #0]
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800b472:	429a      	cmp	r2, r3
 800b474:	d006      	beq.n	800b484 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	3301      	adds	r3, #1
 800b47a:	60fb      	str	r3, [r7, #12]
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	2b01      	cmp	r3, #1
 800b480:	d9dc      	bls.n	800b43c <inc_lock+0x10>
 800b482:	e000      	b.n	800b486 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800b484:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	2b02      	cmp	r3, #2
 800b48a:	d132      	bne.n	800b4f2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b48c:	2300      	movs	r3, #0
 800b48e:	60fb      	str	r3, [r7, #12]
 800b490:	e002      	b.n	800b498 <inc_lock+0x6c>
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	3301      	adds	r3, #1
 800b496:	60fb      	str	r3, [r7, #12]
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	2b01      	cmp	r3, #1
 800b49c:	d806      	bhi.n	800b4ac <inc_lock+0x80>
 800b49e:	4a29      	ldr	r2, [pc, #164]	@ (800b544 <inc_lock+0x118>)
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	011b      	lsls	r3, r3, #4
 800b4a4:	4413      	add	r3, r2
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d1f2      	bne.n	800b492 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	2b02      	cmp	r3, #2
 800b4b0:	d101      	bne.n	800b4b6 <inc_lock+0x8a>
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	e040      	b.n	800b538 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	681a      	ldr	r2, [r3, #0]
 800b4ba:	4922      	ldr	r1, [pc, #136]	@ (800b544 <inc_lock+0x118>)
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	011b      	lsls	r3, r3, #4
 800b4c0:	440b      	add	r3, r1
 800b4c2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	689a      	ldr	r2, [r3, #8]
 800b4c8:	491e      	ldr	r1, [pc, #120]	@ (800b544 <inc_lock+0x118>)
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	011b      	lsls	r3, r3, #4
 800b4ce:	440b      	add	r3, r1
 800b4d0:	3304      	adds	r3, #4
 800b4d2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	695a      	ldr	r2, [r3, #20]
 800b4d8:	491a      	ldr	r1, [pc, #104]	@ (800b544 <inc_lock+0x118>)
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	011b      	lsls	r3, r3, #4
 800b4de:	440b      	add	r3, r1
 800b4e0:	3308      	adds	r3, #8
 800b4e2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800b4e4:	4a17      	ldr	r2, [pc, #92]	@ (800b544 <inc_lock+0x118>)
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	011b      	lsls	r3, r3, #4
 800b4ea:	4413      	add	r3, r2
 800b4ec:	330c      	adds	r3, #12
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800b4f2:	683b      	ldr	r3, [r7, #0]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d009      	beq.n	800b50c <inc_lock+0xe0>
 800b4f8:	4a12      	ldr	r2, [pc, #72]	@ (800b544 <inc_lock+0x118>)
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	011b      	lsls	r3, r3, #4
 800b4fe:	4413      	add	r3, r2
 800b500:	330c      	adds	r3, #12
 800b502:	881b      	ldrh	r3, [r3, #0]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d001      	beq.n	800b50c <inc_lock+0xe0>
 800b508:	2300      	movs	r3, #0
 800b50a:	e015      	b.n	800b538 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d108      	bne.n	800b524 <inc_lock+0xf8>
 800b512:	4a0c      	ldr	r2, [pc, #48]	@ (800b544 <inc_lock+0x118>)
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	011b      	lsls	r3, r3, #4
 800b518:	4413      	add	r3, r2
 800b51a:	330c      	adds	r3, #12
 800b51c:	881b      	ldrh	r3, [r3, #0]
 800b51e:	3301      	adds	r3, #1
 800b520:	b29a      	uxth	r2, r3
 800b522:	e001      	b.n	800b528 <inc_lock+0xfc>
 800b524:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b528:	4906      	ldr	r1, [pc, #24]	@ (800b544 <inc_lock+0x118>)
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	011b      	lsls	r3, r3, #4
 800b52e:	440b      	add	r3, r1
 800b530:	330c      	adds	r3, #12
 800b532:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	3301      	adds	r3, #1
}
 800b538:	4618      	mov	r0, r3
 800b53a:	3714      	adds	r7, #20
 800b53c:	46bd      	mov	sp, r7
 800b53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b542:	4770      	bx	lr
 800b544:	20000c70 	.word	0x20000c70

0800b548 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800b548:	b480      	push	{r7}
 800b54a:	b085      	sub	sp, #20
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800b550:	2300      	movs	r3, #0
 800b552:	60fb      	str	r3, [r7, #12]
 800b554:	e010      	b.n	800b578 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800b556:	4a0d      	ldr	r2, [pc, #52]	@ (800b58c <clear_lock+0x44>)
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	011b      	lsls	r3, r3, #4
 800b55c:	4413      	add	r3, r2
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	687a      	ldr	r2, [r7, #4]
 800b562:	429a      	cmp	r2, r3
 800b564:	d105      	bne.n	800b572 <clear_lock+0x2a>
 800b566:	4a09      	ldr	r2, [pc, #36]	@ (800b58c <clear_lock+0x44>)
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	011b      	lsls	r3, r3, #4
 800b56c:	4413      	add	r3, r2
 800b56e:	2200      	movs	r2, #0
 800b570:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	3301      	adds	r3, #1
 800b576:	60fb      	str	r3, [r7, #12]
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	2b01      	cmp	r3, #1
 800b57c:	d9eb      	bls.n	800b556 <clear_lock+0xe>
	}
}
 800b57e:	bf00      	nop
 800b580:	bf00      	nop
 800b582:	3714      	adds	r7, #20
 800b584:	46bd      	mov	sp, r7
 800b586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58a:	4770      	bx	lr
 800b58c:	20000c70 	.word	0x20000c70

0800b590 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800b590:	b580      	push	{r7, lr}
 800b592:	b086      	sub	sp, #24
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800b598:	2300      	movs	r3, #0
 800b59a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	78db      	ldrb	r3, [r3, #3]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d034      	beq.n	800b60e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5a8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	7858      	ldrb	r0, [r3, #1]
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b5b4:	2301      	movs	r3, #1
 800b5b6:	697a      	ldr	r2, [r7, #20]
 800b5b8:	f7ff fd4a 	bl	800b050 <disk_write>
 800b5bc:	4603      	mov	r3, r0
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d002      	beq.n	800b5c8 <sync_window+0x38>
			res = FR_DISK_ERR;
 800b5c2:	2301      	movs	r3, #1
 800b5c4:	73fb      	strb	r3, [r7, #15]
 800b5c6:	e022      	b.n	800b60e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5d2:	697a      	ldr	r2, [r7, #20]
 800b5d4:	1ad2      	subs	r2, r2, r3
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	69db      	ldr	r3, [r3, #28]
 800b5da:	429a      	cmp	r2, r3
 800b5dc:	d217      	bcs.n	800b60e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	789b      	ldrb	r3, [r3, #2]
 800b5e2:	613b      	str	r3, [r7, #16]
 800b5e4:	e010      	b.n	800b608 <sync_window+0x78>
					wsect += fs->fsize;
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	69db      	ldr	r3, [r3, #28]
 800b5ea:	697a      	ldr	r2, [r7, #20]
 800b5ec:	4413      	add	r3, r2
 800b5ee:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	7858      	ldrb	r0, [r3, #1]
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b5fa:	2301      	movs	r3, #1
 800b5fc:	697a      	ldr	r2, [r7, #20]
 800b5fe:	f7ff fd27 	bl	800b050 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b602:	693b      	ldr	r3, [r7, #16]
 800b604:	3b01      	subs	r3, #1
 800b606:	613b      	str	r3, [r7, #16]
 800b608:	693b      	ldr	r3, [r7, #16]
 800b60a:	2b01      	cmp	r3, #1
 800b60c:	d8eb      	bhi.n	800b5e6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800b60e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b610:	4618      	mov	r0, r3
 800b612:	3718      	adds	r7, #24
 800b614:	46bd      	mov	sp, r7
 800b616:	bd80      	pop	{r7, pc}

0800b618 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800b618:	b580      	push	{r7, lr}
 800b61a:	b084      	sub	sp, #16
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	6078      	str	r0, [r7, #4]
 800b620:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800b622:	2300      	movs	r3, #0
 800b624:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b62a:	683a      	ldr	r2, [r7, #0]
 800b62c:	429a      	cmp	r2, r3
 800b62e:	d01b      	beq.n	800b668 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800b630:	6878      	ldr	r0, [r7, #4]
 800b632:	f7ff ffad 	bl	800b590 <sync_window>
 800b636:	4603      	mov	r3, r0
 800b638:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800b63a:	7bfb      	ldrb	r3, [r7, #15]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d113      	bne.n	800b668 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	7858      	ldrb	r0, [r3, #1]
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b64a:	2301      	movs	r3, #1
 800b64c:	683a      	ldr	r2, [r7, #0]
 800b64e:	f7ff fcdf 	bl	800b010 <disk_read>
 800b652:	4603      	mov	r3, r0
 800b654:	2b00      	cmp	r3, #0
 800b656:	d004      	beq.n	800b662 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800b658:	f04f 33ff 	mov.w	r3, #4294967295
 800b65c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800b65e:	2301      	movs	r3, #1
 800b660:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	683a      	ldr	r2, [r7, #0]
 800b666:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800b668:	7bfb      	ldrb	r3, [r7, #15]
}
 800b66a:	4618      	mov	r0, r3
 800b66c:	3710      	adds	r7, #16
 800b66e:	46bd      	mov	sp, r7
 800b670:	bd80      	pop	{r7, pc}
	...

0800b674 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800b674:	b580      	push	{r7, lr}
 800b676:	b084      	sub	sp, #16
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800b67c:	6878      	ldr	r0, [r7, #4]
 800b67e:	f7ff ff87 	bl	800b590 <sync_window>
 800b682:	4603      	mov	r3, r0
 800b684:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800b686:	7bfb      	ldrb	r3, [r7, #15]
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d158      	bne.n	800b73e <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	781b      	ldrb	r3, [r3, #0]
 800b690:	2b03      	cmp	r3, #3
 800b692:	d148      	bne.n	800b726 <sync_fs+0xb2>
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	791b      	ldrb	r3, [r3, #4]
 800b698:	2b01      	cmp	r3, #1
 800b69a:	d144      	bne.n	800b726 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	3334      	adds	r3, #52	@ 0x34
 800b6a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b6a4:	2100      	movs	r1, #0
 800b6a6:	4618      	mov	r0, r3
 800b6a8:	f7ff fdb4 	bl	800b214 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	3334      	adds	r3, #52	@ 0x34
 800b6b0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b6b4:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	f7ff fd43 	bl	800b144 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	3334      	adds	r3, #52	@ 0x34
 800b6c2:	4921      	ldr	r1, [pc, #132]	@ (800b748 <sync_fs+0xd4>)
 800b6c4:	4618      	mov	r0, r3
 800b6c6:	f7ff fd58 	bl	800b17a <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	3334      	adds	r3, #52	@ 0x34
 800b6ce:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800b6d2:	491e      	ldr	r1, [pc, #120]	@ (800b74c <sync_fs+0xd8>)
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	f7ff fd50 	bl	800b17a <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	3334      	adds	r3, #52	@ 0x34
 800b6de:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	695b      	ldr	r3, [r3, #20]
 800b6e6:	4619      	mov	r1, r3
 800b6e8:	4610      	mov	r0, r2
 800b6ea:	f7ff fd46 	bl	800b17a <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	3334      	adds	r3, #52	@ 0x34
 800b6f2:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	691b      	ldr	r3, [r3, #16]
 800b6fa:	4619      	mov	r1, r3
 800b6fc:	4610      	mov	r0, r2
 800b6fe:	f7ff fd3c 	bl	800b17a <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6a1b      	ldr	r3, [r3, #32]
 800b706:	1c5a      	adds	r2, r3, #1
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	7858      	ldrb	r0, [r3, #1]
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b71a:	2301      	movs	r3, #1
 800b71c:	f7ff fc98 	bl	800b050 <disk_write>
			fs->fsi_flag = 0;
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	2200      	movs	r2, #0
 800b724:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	785b      	ldrb	r3, [r3, #1]
 800b72a:	2200      	movs	r2, #0
 800b72c:	2100      	movs	r1, #0
 800b72e:	4618      	mov	r0, r3
 800b730:	f7ff fcae 	bl	800b090 <disk_ioctl>
 800b734:	4603      	mov	r3, r0
 800b736:	2b00      	cmp	r3, #0
 800b738:	d001      	beq.n	800b73e <sync_fs+0xca>
 800b73a:	2301      	movs	r3, #1
 800b73c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800b73e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b740:	4618      	mov	r0, r3
 800b742:	3710      	adds	r7, #16
 800b744:	46bd      	mov	sp, r7
 800b746:	bd80      	pop	{r7, pc}
 800b748:	41615252 	.word	0x41615252
 800b74c:	61417272 	.word	0x61417272

0800b750 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800b750:	b480      	push	{r7}
 800b752:	b083      	sub	sp, #12
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
 800b758:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800b75a:	683b      	ldr	r3, [r7, #0]
 800b75c:	3b02      	subs	r3, #2
 800b75e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	699b      	ldr	r3, [r3, #24]
 800b764:	3b02      	subs	r3, #2
 800b766:	683a      	ldr	r2, [r7, #0]
 800b768:	429a      	cmp	r2, r3
 800b76a:	d301      	bcc.n	800b770 <clust2sect+0x20>
 800b76c:	2300      	movs	r3, #0
 800b76e:	e008      	b.n	800b782 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	895b      	ldrh	r3, [r3, #10]
 800b774:	461a      	mov	r2, r3
 800b776:	683b      	ldr	r3, [r7, #0]
 800b778:	fb03 f202 	mul.w	r2, r3, r2
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b780:	4413      	add	r3, r2
}
 800b782:	4618      	mov	r0, r3
 800b784:	370c      	adds	r7, #12
 800b786:	46bd      	mov	sp, r7
 800b788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b78c:	4770      	bx	lr

0800b78e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800b78e:	b580      	push	{r7, lr}
 800b790:	b086      	sub	sp, #24
 800b792:	af00      	add	r7, sp, #0
 800b794:	6078      	str	r0, [r7, #4]
 800b796:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800b79e:	683b      	ldr	r3, [r7, #0]
 800b7a0:	2b01      	cmp	r3, #1
 800b7a2:	d904      	bls.n	800b7ae <get_fat+0x20>
 800b7a4:	693b      	ldr	r3, [r7, #16]
 800b7a6:	699b      	ldr	r3, [r3, #24]
 800b7a8:	683a      	ldr	r2, [r7, #0]
 800b7aa:	429a      	cmp	r2, r3
 800b7ac:	d302      	bcc.n	800b7b4 <get_fat+0x26>
		val = 1;	/* Internal error */
 800b7ae:	2301      	movs	r3, #1
 800b7b0:	617b      	str	r3, [r7, #20]
 800b7b2:	e08e      	b.n	800b8d2 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800b7b4:	f04f 33ff 	mov.w	r3, #4294967295
 800b7b8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800b7ba:	693b      	ldr	r3, [r7, #16]
 800b7bc:	781b      	ldrb	r3, [r3, #0]
 800b7be:	2b03      	cmp	r3, #3
 800b7c0:	d061      	beq.n	800b886 <get_fat+0xf8>
 800b7c2:	2b03      	cmp	r3, #3
 800b7c4:	dc7b      	bgt.n	800b8be <get_fat+0x130>
 800b7c6:	2b01      	cmp	r3, #1
 800b7c8:	d002      	beq.n	800b7d0 <get_fat+0x42>
 800b7ca:	2b02      	cmp	r3, #2
 800b7cc:	d041      	beq.n	800b852 <get_fat+0xc4>
 800b7ce:	e076      	b.n	800b8be <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800b7d0:	683b      	ldr	r3, [r7, #0]
 800b7d2:	60fb      	str	r3, [r7, #12]
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	085b      	lsrs	r3, r3, #1
 800b7d8:	68fa      	ldr	r2, [r7, #12]
 800b7da:	4413      	add	r3, r2
 800b7dc:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b7de:	693b      	ldr	r3, [r7, #16]
 800b7e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	0a5b      	lsrs	r3, r3, #9
 800b7e6:	4413      	add	r3, r2
 800b7e8:	4619      	mov	r1, r3
 800b7ea:	6938      	ldr	r0, [r7, #16]
 800b7ec:	f7ff ff14 	bl	800b618 <move_window>
 800b7f0:	4603      	mov	r3, r0
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d166      	bne.n	800b8c4 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	1c5a      	adds	r2, r3, #1
 800b7fa:	60fa      	str	r2, [r7, #12]
 800b7fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b800:	693a      	ldr	r2, [r7, #16]
 800b802:	4413      	add	r3, r2
 800b804:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b808:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b80a:	693b      	ldr	r3, [r7, #16]
 800b80c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	0a5b      	lsrs	r3, r3, #9
 800b812:	4413      	add	r3, r2
 800b814:	4619      	mov	r1, r3
 800b816:	6938      	ldr	r0, [r7, #16]
 800b818:	f7ff fefe 	bl	800b618 <move_window>
 800b81c:	4603      	mov	r3, r0
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d152      	bne.n	800b8c8 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b828:	693a      	ldr	r2, [r7, #16]
 800b82a:	4413      	add	r3, r2
 800b82c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b830:	021b      	lsls	r3, r3, #8
 800b832:	68ba      	ldr	r2, [r7, #8]
 800b834:	4313      	orrs	r3, r2
 800b836:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800b838:	683b      	ldr	r3, [r7, #0]
 800b83a:	f003 0301 	and.w	r3, r3, #1
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d002      	beq.n	800b848 <get_fat+0xba>
 800b842:	68bb      	ldr	r3, [r7, #8]
 800b844:	091b      	lsrs	r3, r3, #4
 800b846:	e002      	b.n	800b84e <get_fat+0xc0>
 800b848:	68bb      	ldr	r3, [r7, #8]
 800b84a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b84e:	617b      	str	r3, [r7, #20]
			break;
 800b850:	e03f      	b.n	800b8d2 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b852:	693b      	ldr	r3, [r7, #16]
 800b854:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b856:	683b      	ldr	r3, [r7, #0]
 800b858:	0a1b      	lsrs	r3, r3, #8
 800b85a:	4413      	add	r3, r2
 800b85c:	4619      	mov	r1, r3
 800b85e:	6938      	ldr	r0, [r7, #16]
 800b860:	f7ff feda 	bl	800b618 <move_window>
 800b864:	4603      	mov	r3, r0
 800b866:	2b00      	cmp	r3, #0
 800b868:	d130      	bne.n	800b8cc <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b86a:	693b      	ldr	r3, [r7, #16]
 800b86c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b870:	683b      	ldr	r3, [r7, #0]
 800b872:	005b      	lsls	r3, r3, #1
 800b874:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800b878:	4413      	add	r3, r2
 800b87a:	4618      	mov	r0, r3
 800b87c:	f7ff fc26 	bl	800b0cc <ld_word>
 800b880:	4603      	mov	r3, r0
 800b882:	617b      	str	r3, [r7, #20]
			break;
 800b884:	e025      	b.n	800b8d2 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b886:	693b      	ldr	r3, [r7, #16]
 800b888:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b88a:	683b      	ldr	r3, [r7, #0]
 800b88c:	09db      	lsrs	r3, r3, #7
 800b88e:	4413      	add	r3, r2
 800b890:	4619      	mov	r1, r3
 800b892:	6938      	ldr	r0, [r7, #16]
 800b894:	f7ff fec0 	bl	800b618 <move_window>
 800b898:	4603      	mov	r3, r0
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d118      	bne.n	800b8d0 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b89e:	693b      	ldr	r3, [r7, #16]
 800b8a0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b8a4:	683b      	ldr	r3, [r7, #0]
 800b8a6:	009b      	lsls	r3, r3, #2
 800b8a8:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b8ac:	4413      	add	r3, r2
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	f7ff fc25 	bl	800b0fe <ld_dword>
 800b8b4:	4603      	mov	r3, r0
 800b8b6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800b8ba:	617b      	str	r3, [r7, #20]
			break;
 800b8bc:	e009      	b.n	800b8d2 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800b8be:	2301      	movs	r3, #1
 800b8c0:	617b      	str	r3, [r7, #20]
 800b8c2:	e006      	b.n	800b8d2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b8c4:	bf00      	nop
 800b8c6:	e004      	b.n	800b8d2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b8c8:	bf00      	nop
 800b8ca:	e002      	b.n	800b8d2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b8cc:	bf00      	nop
 800b8ce:	e000      	b.n	800b8d2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b8d0:	bf00      	nop
		}
	}

	return val;
 800b8d2:	697b      	ldr	r3, [r7, #20]
}
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	3718      	adds	r7, #24
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	bd80      	pop	{r7, pc}

0800b8dc <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800b8dc:	b590      	push	{r4, r7, lr}
 800b8de:	b089      	sub	sp, #36	@ 0x24
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	60f8      	str	r0, [r7, #12]
 800b8e4:	60b9      	str	r1, [r7, #8]
 800b8e6:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800b8e8:	2302      	movs	r3, #2
 800b8ea:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b8ec:	68bb      	ldr	r3, [r7, #8]
 800b8ee:	2b01      	cmp	r3, #1
 800b8f0:	f240 80d9 	bls.w	800baa6 <put_fat+0x1ca>
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	699b      	ldr	r3, [r3, #24]
 800b8f8:	68ba      	ldr	r2, [r7, #8]
 800b8fa:	429a      	cmp	r2, r3
 800b8fc:	f080 80d3 	bcs.w	800baa6 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	781b      	ldrb	r3, [r3, #0]
 800b904:	2b03      	cmp	r3, #3
 800b906:	f000 8096 	beq.w	800ba36 <put_fat+0x15a>
 800b90a:	2b03      	cmp	r3, #3
 800b90c:	f300 80cb 	bgt.w	800baa6 <put_fat+0x1ca>
 800b910:	2b01      	cmp	r3, #1
 800b912:	d002      	beq.n	800b91a <put_fat+0x3e>
 800b914:	2b02      	cmp	r3, #2
 800b916:	d06e      	beq.n	800b9f6 <put_fat+0x11a>
 800b918:	e0c5      	b.n	800baa6 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800b91a:	68bb      	ldr	r3, [r7, #8]
 800b91c:	61bb      	str	r3, [r7, #24]
 800b91e:	69bb      	ldr	r3, [r7, #24]
 800b920:	085b      	lsrs	r3, r3, #1
 800b922:	69ba      	ldr	r2, [r7, #24]
 800b924:	4413      	add	r3, r2
 800b926:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b92c:	69bb      	ldr	r3, [r7, #24]
 800b92e:	0a5b      	lsrs	r3, r3, #9
 800b930:	4413      	add	r3, r2
 800b932:	4619      	mov	r1, r3
 800b934:	68f8      	ldr	r0, [r7, #12]
 800b936:	f7ff fe6f 	bl	800b618 <move_window>
 800b93a:	4603      	mov	r3, r0
 800b93c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b93e:	7ffb      	ldrb	r3, [r7, #31]
 800b940:	2b00      	cmp	r3, #0
 800b942:	f040 80a9 	bne.w	800ba98 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b94c:	69bb      	ldr	r3, [r7, #24]
 800b94e:	1c59      	adds	r1, r3, #1
 800b950:	61b9      	str	r1, [r7, #24]
 800b952:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b956:	4413      	add	r3, r2
 800b958:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800b95a:	68bb      	ldr	r3, [r7, #8]
 800b95c:	f003 0301 	and.w	r3, r3, #1
 800b960:	2b00      	cmp	r3, #0
 800b962:	d00d      	beq.n	800b980 <put_fat+0xa4>
 800b964:	697b      	ldr	r3, [r7, #20]
 800b966:	781b      	ldrb	r3, [r3, #0]
 800b968:	b25b      	sxtb	r3, r3
 800b96a:	f003 030f 	and.w	r3, r3, #15
 800b96e:	b25a      	sxtb	r2, r3
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	b25b      	sxtb	r3, r3
 800b974:	011b      	lsls	r3, r3, #4
 800b976:	b25b      	sxtb	r3, r3
 800b978:	4313      	orrs	r3, r2
 800b97a:	b25b      	sxtb	r3, r3
 800b97c:	b2db      	uxtb	r3, r3
 800b97e:	e001      	b.n	800b984 <put_fat+0xa8>
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	b2db      	uxtb	r3, r3
 800b984:	697a      	ldr	r2, [r7, #20]
 800b986:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	2201      	movs	r2, #1
 800b98c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b992:	69bb      	ldr	r3, [r7, #24]
 800b994:	0a5b      	lsrs	r3, r3, #9
 800b996:	4413      	add	r3, r2
 800b998:	4619      	mov	r1, r3
 800b99a:	68f8      	ldr	r0, [r7, #12]
 800b99c:	f7ff fe3c 	bl	800b618 <move_window>
 800b9a0:	4603      	mov	r3, r0
 800b9a2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b9a4:	7ffb      	ldrb	r3, [r7, #31]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d178      	bne.n	800ba9c <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b9b0:	69bb      	ldr	r3, [r7, #24]
 800b9b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b9b6:	4413      	add	r3, r2
 800b9b8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800b9ba:	68bb      	ldr	r3, [r7, #8]
 800b9bc:	f003 0301 	and.w	r3, r3, #1
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d003      	beq.n	800b9cc <put_fat+0xf0>
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	091b      	lsrs	r3, r3, #4
 800b9c8:	b2db      	uxtb	r3, r3
 800b9ca:	e00e      	b.n	800b9ea <put_fat+0x10e>
 800b9cc:	697b      	ldr	r3, [r7, #20]
 800b9ce:	781b      	ldrb	r3, [r3, #0]
 800b9d0:	b25b      	sxtb	r3, r3
 800b9d2:	f023 030f 	bic.w	r3, r3, #15
 800b9d6:	b25a      	sxtb	r2, r3
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	0a1b      	lsrs	r3, r3, #8
 800b9dc:	b25b      	sxtb	r3, r3
 800b9de:	f003 030f 	and.w	r3, r3, #15
 800b9e2:	b25b      	sxtb	r3, r3
 800b9e4:	4313      	orrs	r3, r2
 800b9e6:	b25b      	sxtb	r3, r3
 800b9e8:	b2db      	uxtb	r3, r3
 800b9ea:	697a      	ldr	r2, [r7, #20]
 800b9ec:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	2201      	movs	r2, #1
 800b9f2:	70da      	strb	r2, [r3, #3]
			break;
 800b9f4:	e057      	b.n	800baa6 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b9fa:	68bb      	ldr	r3, [r7, #8]
 800b9fc:	0a1b      	lsrs	r3, r3, #8
 800b9fe:	4413      	add	r3, r2
 800ba00:	4619      	mov	r1, r3
 800ba02:	68f8      	ldr	r0, [r7, #12]
 800ba04:	f7ff fe08 	bl	800b618 <move_window>
 800ba08:	4603      	mov	r3, r0
 800ba0a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ba0c:	7ffb      	ldrb	r3, [r7, #31]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d146      	bne.n	800baa0 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ba18:	68bb      	ldr	r3, [r7, #8]
 800ba1a:	005b      	lsls	r3, r3, #1
 800ba1c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800ba20:	4413      	add	r3, r2
 800ba22:	687a      	ldr	r2, [r7, #4]
 800ba24:	b292      	uxth	r2, r2
 800ba26:	4611      	mov	r1, r2
 800ba28:	4618      	mov	r0, r3
 800ba2a:	f7ff fb8b 	bl	800b144 <st_word>
			fs->wflag = 1;
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	2201      	movs	r2, #1
 800ba32:	70da      	strb	r2, [r3, #3]
			break;
 800ba34:	e037      	b.n	800baa6 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ba3a:	68bb      	ldr	r3, [r7, #8]
 800ba3c:	09db      	lsrs	r3, r3, #7
 800ba3e:	4413      	add	r3, r2
 800ba40:	4619      	mov	r1, r3
 800ba42:	68f8      	ldr	r0, [r7, #12]
 800ba44:	f7ff fde8 	bl	800b618 <move_window>
 800ba48:	4603      	mov	r3, r0
 800ba4a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ba4c:	7ffb      	ldrb	r3, [r7, #31]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d128      	bne.n	800baa4 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ba5e:	68bb      	ldr	r3, [r7, #8]
 800ba60:	009b      	lsls	r3, r3, #2
 800ba62:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800ba66:	4413      	add	r3, r2
 800ba68:	4618      	mov	r0, r3
 800ba6a:	f7ff fb48 	bl	800b0fe <ld_dword>
 800ba6e:	4603      	mov	r3, r0
 800ba70:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800ba74:	4323      	orrs	r3, r4
 800ba76:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ba7e:	68bb      	ldr	r3, [r7, #8]
 800ba80:	009b      	lsls	r3, r3, #2
 800ba82:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800ba86:	4413      	add	r3, r2
 800ba88:	6879      	ldr	r1, [r7, #4]
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	f7ff fb75 	bl	800b17a <st_dword>
			fs->wflag = 1;
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	2201      	movs	r2, #1
 800ba94:	70da      	strb	r2, [r3, #3]
			break;
 800ba96:	e006      	b.n	800baa6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ba98:	bf00      	nop
 800ba9a:	e004      	b.n	800baa6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ba9c:	bf00      	nop
 800ba9e:	e002      	b.n	800baa6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800baa0:	bf00      	nop
 800baa2:	e000      	b.n	800baa6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800baa4:	bf00      	nop
		}
	}
	return res;
 800baa6:	7ffb      	ldrb	r3, [r7, #31]
}
 800baa8:	4618      	mov	r0, r3
 800baaa:	3724      	adds	r7, #36	@ 0x24
 800baac:	46bd      	mov	sp, r7
 800baae:	bd90      	pop	{r4, r7, pc}

0800bab0 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800bab0:	b580      	push	{r7, lr}
 800bab2:	b088      	sub	sp, #32
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	60f8      	str	r0, [r7, #12]
 800bab8:	60b9      	str	r1, [r7, #8]
 800baba:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800babc:	2300      	movs	r3, #0
 800babe:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800bac6:	68bb      	ldr	r3, [r7, #8]
 800bac8:	2b01      	cmp	r3, #1
 800baca:	d904      	bls.n	800bad6 <remove_chain+0x26>
 800bacc:	69bb      	ldr	r3, [r7, #24]
 800bace:	699b      	ldr	r3, [r3, #24]
 800bad0:	68ba      	ldr	r2, [r7, #8]
 800bad2:	429a      	cmp	r2, r3
 800bad4:	d301      	bcc.n	800bada <remove_chain+0x2a>
 800bad6:	2302      	movs	r3, #2
 800bad8:	e04b      	b.n	800bb72 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	2b00      	cmp	r3, #0
 800bade:	d00c      	beq.n	800bafa <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800bae0:	f04f 32ff 	mov.w	r2, #4294967295
 800bae4:	6879      	ldr	r1, [r7, #4]
 800bae6:	69b8      	ldr	r0, [r7, #24]
 800bae8:	f7ff fef8 	bl	800b8dc <put_fat>
 800baec:	4603      	mov	r3, r0
 800baee:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800baf0:	7ffb      	ldrb	r3, [r7, #31]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d001      	beq.n	800bafa <remove_chain+0x4a>
 800baf6:	7ffb      	ldrb	r3, [r7, #31]
 800baf8:	e03b      	b.n	800bb72 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800bafa:	68b9      	ldr	r1, [r7, #8]
 800bafc:	68f8      	ldr	r0, [r7, #12]
 800bafe:	f7ff fe46 	bl	800b78e <get_fat>
 800bb02:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800bb04:	697b      	ldr	r3, [r7, #20]
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d031      	beq.n	800bb6e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800bb0a:	697b      	ldr	r3, [r7, #20]
 800bb0c:	2b01      	cmp	r3, #1
 800bb0e:	d101      	bne.n	800bb14 <remove_chain+0x64>
 800bb10:	2302      	movs	r3, #2
 800bb12:	e02e      	b.n	800bb72 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800bb14:	697b      	ldr	r3, [r7, #20]
 800bb16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb1a:	d101      	bne.n	800bb20 <remove_chain+0x70>
 800bb1c:	2301      	movs	r3, #1
 800bb1e:	e028      	b.n	800bb72 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800bb20:	2200      	movs	r2, #0
 800bb22:	68b9      	ldr	r1, [r7, #8]
 800bb24:	69b8      	ldr	r0, [r7, #24]
 800bb26:	f7ff fed9 	bl	800b8dc <put_fat>
 800bb2a:	4603      	mov	r3, r0
 800bb2c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800bb2e:	7ffb      	ldrb	r3, [r7, #31]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d001      	beq.n	800bb38 <remove_chain+0x88>
 800bb34:	7ffb      	ldrb	r3, [r7, #31]
 800bb36:	e01c      	b.n	800bb72 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800bb38:	69bb      	ldr	r3, [r7, #24]
 800bb3a:	695a      	ldr	r2, [r3, #20]
 800bb3c:	69bb      	ldr	r3, [r7, #24]
 800bb3e:	699b      	ldr	r3, [r3, #24]
 800bb40:	3b02      	subs	r3, #2
 800bb42:	429a      	cmp	r2, r3
 800bb44:	d20b      	bcs.n	800bb5e <remove_chain+0xae>
			fs->free_clst++;
 800bb46:	69bb      	ldr	r3, [r7, #24]
 800bb48:	695b      	ldr	r3, [r3, #20]
 800bb4a:	1c5a      	adds	r2, r3, #1
 800bb4c:	69bb      	ldr	r3, [r7, #24]
 800bb4e:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800bb50:	69bb      	ldr	r3, [r7, #24]
 800bb52:	791b      	ldrb	r3, [r3, #4]
 800bb54:	f043 0301 	orr.w	r3, r3, #1
 800bb58:	b2da      	uxtb	r2, r3
 800bb5a:	69bb      	ldr	r3, [r7, #24]
 800bb5c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800bb5e:	697b      	ldr	r3, [r7, #20]
 800bb60:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800bb62:	69bb      	ldr	r3, [r7, #24]
 800bb64:	699b      	ldr	r3, [r3, #24]
 800bb66:	68ba      	ldr	r2, [r7, #8]
 800bb68:	429a      	cmp	r2, r3
 800bb6a:	d3c6      	bcc.n	800bafa <remove_chain+0x4a>
 800bb6c:	e000      	b.n	800bb70 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800bb6e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800bb70:	2300      	movs	r3, #0
}
 800bb72:	4618      	mov	r0, r3
 800bb74:	3720      	adds	r7, #32
 800bb76:	46bd      	mov	sp, r7
 800bb78:	bd80      	pop	{r7, pc}

0800bb7a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800bb7a:	b580      	push	{r7, lr}
 800bb7c:	b088      	sub	sp, #32
 800bb7e:	af00      	add	r7, sp, #0
 800bb80:	6078      	str	r0, [r7, #4]
 800bb82:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800bb8a:	683b      	ldr	r3, [r7, #0]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d10d      	bne.n	800bbac <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800bb90:	693b      	ldr	r3, [r7, #16]
 800bb92:	691b      	ldr	r3, [r3, #16]
 800bb94:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800bb96:	69bb      	ldr	r3, [r7, #24]
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d004      	beq.n	800bba6 <create_chain+0x2c>
 800bb9c:	693b      	ldr	r3, [r7, #16]
 800bb9e:	699b      	ldr	r3, [r3, #24]
 800bba0:	69ba      	ldr	r2, [r7, #24]
 800bba2:	429a      	cmp	r2, r3
 800bba4:	d31b      	bcc.n	800bbde <create_chain+0x64>
 800bba6:	2301      	movs	r3, #1
 800bba8:	61bb      	str	r3, [r7, #24]
 800bbaa:	e018      	b.n	800bbde <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800bbac:	6839      	ldr	r1, [r7, #0]
 800bbae:	6878      	ldr	r0, [r7, #4]
 800bbb0:	f7ff fded 	bl	800b78e <get_fat>
 800bbb4:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	2b01      	cmp	r3, #1
 800bbba:	d801      	bhi.n	800bbc0 <create_chain+0x46>
 800bbbc:	2301      	movs	r3, #1
 800bbbe:	e070      	b.n	800bca2 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbc6:	d101      	bne.n	800bbcc <create_chain+0x52>
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	e06a      	b.n	800bca2 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800bbcc:	693b      	ldr	r3, [r7, #16]
 800bbce:	699b      	ldr	r3, [r3, #24]
 800bbd0:	68fa      	ldr	r2, [r7, #12]
 800bbd2:	429a      	cmp	r2, r3
 800bbd4:	d201      	bcs.n	800bbda <create_chain+0x60>
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	e063      	b.n	800bca2 <create_chain+0x128>
		scl = clst;
 800bbda:	683b      	ldr	r3, [r7, #0]
 800bbdc:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800bbde:	69bb      	ldr	r3, [r7, #24]
 800bbe0:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800bbe2:	69fb      	ldr	r3, [r7, #28]
 800bbe4:	3301      	adds	r3, #1
 800bbe6:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800bbe8:	693b      	ldr	r3, [r7, #16]
 800bbea:	699b      	ldr	r3, [r3, #24]
 800bbec:	69fa      	ldr	r2, [r7, #28]
 800bbee:	429a      	cmp	r2, r3
 800bbf0:	d307      	bcc.n	800bc02 <create_chain+0x88>
				ncl = 2;
 800bbf2:	2302      	movs	r3, #2
 800bbf4:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800bbf6:	69fa      	ldr	r2, [r7, #28]
 800bbf8:	69bb      	ldr	r3, [r7, #24]
 800bbfa:	429a      	cmp	r2, r3
 800bbfc:	d901      	bls.n	800bc02 <create_chain+0x88>
 800bbfe:	2300      	movs	r3, #0
 800bc00:	e04f      	b.n	800bca2 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800bc02:	69f9      	ldr	r1, [r7, #28]
 800bc04:	6878      	ldr	r0, [r7, #4]
 800bc06:	f7ff fdc2 	bl	800b78e <get_fat>
 800bc0a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d00e      	beq.n	800bc30 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	2b01      	cmp	r3, #1
 800bc16:	d003      	beq.n	800bc20 <create_chain+0xa6>
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc1e:	d101      	bne.n	800bc24 <create_chain+0xaa>
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	e03e      	b.n	800bca2 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800bc24:	69fa      	ldr	r2, [r7, #28]
 800bc26:	69bb      	ldr	r3, [r7, #24]
 800bc28:	429a      	cmp	r2, r3
 800bc2a:	d1da      	bne.n	800bbe2 <create_chain+0x68>
 800bc2c:	2300      	movs	r3, #0
 800bc2e:	e038      	b.n	800bca2 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800bc30:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800bc32:	f04f 32ff 	mov.w	r2, #4294967295
 800bc36:	69f9      	ldr	r1, [r7, #28]
 800bc38:	6938      	ldr	r0, [r7, #16]
 800bc3a:	f7ff fe4f 	bl	800b8dc <put_fat>
 800bc3e:	4603      	mov	r3, r0
 800bc40:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800bc42:	7dfb      	ldrb	r3, [r7, #23]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d109      	bne.n	800bc5c <create_chain+0xe2>
 800bc48:	683b      	ldr	r3, [r7, #0]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d006      	beq.n	800bc5c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800bc4e:	69fa      	ldr	r2, [r7, #28]
 800bc50:	6839      	ldr	r1, [r7, #0]
 800bc52:	6938      	ldr	r0, [r7, #16]
 800bc54:	f7ff fe42 	bl	800b8dc <put_fat>
 800bc58:	4603      	mov	r3, r0
 800bc5a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800bc5c:	7dfb      	ldrb	r3, [r7, #23]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d116      	bne.n	800bc90 <create_chain+0x116>
		fs->last_clst = ncl;
 800bc62:	693b      	ldr	r3, [r7, #16]
 800bc64:	69fa      	ldr	r2, [r7, #28]
 800bc66:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800bc68:	693b      	ldr	r3, [r7, #16]
 800bc6a:	695a      	ldr	r2, [r3, #20]
 800bc6c:	693b      	ldr	r3, [r7, #16]
 800bc6e:	699b      	ldr	r3, [r3, #24]
 800bc70:	3b02      	subs	r3, #2
 800bc72:	429a      	cmp	r2, r3
 800bc74:	d804      	bhi.n	800bc80 <create_chain+0x106>
 800bc76:	693b      	ldr	r3, [r7, #16]
 800bc78:	695b      	ldr	r3, [r3, #20]
 800bc7a:	1e5a      	subs	r2, r3, #1
 800bc7c:	693b      	ldr	r3, [r7, #16]
 800bc7e:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800bc80:	693b      	ldr	r3, [r7, #16]
 800bc82:	791b      	ldrb	r3, [r3, #4]
 800bc84:	f043 0301 	orr.w	r3, r3, #1
 800bc88:	b2da      	uxtb	r2, r3
 800bc8a:	693b      	ldr	r3, [r7, #16]
 800bc8c:	711a      	strb	r2, [r3, #4]
 800bc8e:	e007      	b.n	800bca0 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800bc90:	7dfb      	ldrb	r3, [r7, #23]
 800bc92:	2b01      	cmp	r3, #1
 800bc94:	d102      	bne.n	800bc9c <create_chain+0x122>
 800bc96:	f04f 33ff 	mov.w	r3, #4294967295
 800bc9a:	e000      	b.n	800bc9e <create_chain+0x124>
 800bc9c:	2301      	movs	r3, #1
 800bc9e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800bca0:	69fb      	ldr	r3, [r7, #28]
}
 800bca2:	4618      	mov	r0, r3
 800bca4:	3720      	adds	r7, #32
 800bca6:	46bd      	mov	sp, r7
 800bca8:	bd80      	pop	{r7, pc}

0800bcaa <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800bcaa:	b480      	push	{r7}
 800bcac:	b087      	sub	sp, #28
 800bcae:	af00      	add	r7, sp, #0
 800bcb0:	6078      	str	r0, [r7, #4]
 800bcb2:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcbe:	3304      	adds	r3, #4
 800bcc0:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800bcc2:	683b      	ldr	r3, [r7, #0]
 800bcc4:	0a5b      	lsrs	r3, r3, #9
 800bcc6:	68fa      	ldr	r2, [r7, #12]
 800bcc8:	8952      	ldrh	r2, [r2, #10]
 800bcca:	fbb3 f3f2 	udiv	r3, r3, r2
 800bcce:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800bcd0:	693b      	ldr	r3, [r7, #16]
 800bcd2:	1d1a      	adds	r2, r3, #4
 800bcd4:	613a      	str	r2, [r7, #16]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800bcda:	68bb      	ldr	r3, [r7, #8]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d101      	bne.n	800bce4 <clmt_clust+0x3a>
 800bce0:	2300      	movs	r3, #0
 800bce2:	e010      	b.n	800bd06 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800bce4:	697a      	ldr	r2, [r7, #20]
 800bce6:	68bb      	ldr	r3, [r7, #8]
 800bce8:	429a      	cmp	r2, r3
 800bcea:	d307      	bcc.n	800bcfc <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800bcec:	697a      	ldr	r2, [r7, #20]
 800bcee:	68bb      	ldr	r3, [r7, #8]
 800bcf0:	1ad3      	subs	r3, r2, r3
 800bcf2:	617b      	str	r3, [r7, #20]
 800bcf4:	693b      	ldr	r3, [r7, #16]
 800bcf6:	3304      	adds	r3, #4
 800bcf8:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800bcfa:	e7e9      	b.n	800bcd0 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800bcfc:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800bcfe:	693b      	ldr	r3, [r7, #16]
 800bd00:	681a      	ldr	r2, [r3, #0]
 800bd02:	697b      	ldr	r3, [r7, #20]
 800bd04:	4413      	add	r3, r2
}
 800bd06:	4618      	mov	r0, r3
 800bd08:	371c      	adds	r7, #28
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd10:	4770      	bx	lr

0800bd12 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800bd12:	b580      	push	{r7, lr}
 800bd14:	b086      	sub	sp, #24
 800bd16:	af00      	add	r7, sp, #0
 800bd18:	6078      	str	r0, [r7, #4]
 800bd1a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bd28:	d204      	bcs.n	800bd34 <dir_sdi+0x22>
 800bd2a:	683b      	ldr	r3, [r7, #0]
 800bd2c:	f003 031f 	and.w	r3, r3, #31
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d001      	beq.n	800bd38 <dir_sdi+0x26>
		return FR_INT_ERR;
 800bd34:	2302      	movs	r3, #2
 800bd36:	e063      	b.n	800be00 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	683a      	ldr	r2, [r7, #0]
 800bd3c:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	689b      	ldr	r3, [r3, #8]
 800bd42:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800bd44:	697b      	ldr	r3, [r7, #20]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d106      	bne.n	800bd58 <dir_sdi+0x46>
 800bd4a:	693b      	ldr	r3, [r7, #16]
 800bd4c:	781b      	ldrb	r3, [r3, #0]
 800bd4e:	2b02      	cmp	r3, #2
 800bd50:	d902      	bls.n	800bd58 <dir_sdi+0x46>
		clst = fs->dirbase;
 800bd52:	693b      	ldr	r3, [r7, #16]
 800bd54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd56:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800bd58:	697b      	ldr	r3, [r7, #20]
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d10c      	bne.n	800bd78 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800bd5e:	683b      	ldr	r3, [r7, #0]
 800bd60:	095b      	lsrs	r3, r3, #5
 800bd62:	693a      	ldr	r2, [r7, #16]
 800bd64:	8912      	ldrh	r2, [r2, #8]
 800bd66:	4293      	cmp	r3, r2
 800bd68:	d301      	bcc.n	800bd6e <dir_sdi+0x5c>
 800bd6a:	2302      	movs	r3, #2
 800bd6c:	e048      	b.n	800be00 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800bd6e:	693b      	ldr	r3, [r7, #16]
 800bd70:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	61da      	str	r2, [r3, #28]
 800bd76:	e029      	b.n	800bdcc <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800bd78:	693b      	ldr	r3, [r7, #16]
 800bd7a:	895b      	ldrh	r3, [r3, #10]
 800bd7c:	025b      	lsls	r3, r3, #9
 800bd7e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800bd80:	e019      	b.n	800bdb6 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	6979      	ldr	r1, [r7, #20]
 800bd86:	4618      	mov	r0, r3
 800bd88:	f7ff fd01 	bl	800b78e <get_fat>
 800bd8c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800bd8e:	697b      	ldr	r3, [r7, #20]
 800bd90:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd94:	d101      	bne.n	800bd9a <dir_sdi+0x88>
 800bd96:	2301      	movs	r3, #1
 800bd98:	e032      	b.n	800be00 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800bd9a:	697b      	ldr	r3, [r7, #20]
 800bd9c:	2b01      	cmp	r3, #1
 800bd9e:	d904      	bls.n	800bdaa <dir_sdi+0x98>
 800bda0:	693b      	ldr	r3, [r7, #16]
 800bda2:	699b      	ldr	r3, [r3, #24]
 800bda4:	697a      	ldr	r2, [r7, #20]
 800bda6:	429a      	cmp	r2, r3
 800bda8:	d301      	bcc.n	800bdae <dir_sdi+0x9c>
 800bdaa:	2302      	movs	r3, #2
 800bdac:	e028      	b.n	800be00 <dir_sdi+0xee>
			ofs -= csz;
 800bdae:	683a      	ldr	r2, [r7, #0]
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	1ad3      	subs	r3, r2, r3
 800bdb4:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800bdb6:	683a      	ldr	r2, [r7, #0]
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	429a      	cmp	r2, r3
 800bdbc:	d2e1      	bcs.n	800bd82 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800bdbe:	6979      	ldr	r1, [r7, #20]
 800bdc0:	6938      	ldr	r0, [r7, #16]
 800bdc2:	f7ff fcc5 	bl	800b750 <clust2sect>
 800bdc6:	4602      	mov	r2, r0
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	697a      	ldr	r2, [r7, #20]
 800bdd0:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	69db      	ldr	r3, [r3, #28]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d101      	bne.n	800bdde <dir_sdi+0xcc>
 800bdda:	2302      	movs	r3, #2
 800bddc:	e010      	b.n	800be00 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	69da      	ldr	r2, [r3, #28]
 800bde2:	683b      	ldr	r3, [r7, #0]
 800bde4:	0a5b      	lsrs	r3, r3, #9
 800bde6:	441a      	add	r2, r3
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800bdec:	693b      	ldr	r3, [r7, #16]
 800bdee:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800bdf2:	683b      	ldr	r3, [r7, #0]
 800bdf4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bdf8:	441a      	add	r2, r3
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800bdfe:	2300      	movs	r3, #0
}
 800be00:	4618      	mov	r0, r3
 800be02:	3718      	adds	r7, #24
 800be04:	46bd      	mov	sp, r7
 800be06:	bd80      	pop	{r7, pc}

0800be08 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800be08:	b580      	push	{r7, lr}
 800be0a:	b086      	sub	sp, #24
 800be0c:	af00      	add	r7, sp, #0
 800be0e:	6078      	str	r0, [r7, #4]
 800be10:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	695b      	ldr	r3, [r3, #20]
 800be1c:	3320      	adds	r3, #32
 800be1e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	69db      	ldr	r3, [r3, #28]
 800be24:	2b00      	cmp	r3, #0
 800be26:	d003      	beq.n	800be30 <dir_next+0x28>
 800be28:	68bb      	ldr	r3, [r7, #8]
 800be2a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800be2e:	d301      	bcc.n	800be34 <dir_next+0x2c>
 800be30:	2304      	movs	r3, #4
 800be32:	e0aa      	b.n	800bf8a <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800be34:	68bb      	ldr	r3, [r7, #8]
 800be36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	f040 8098 	bne.w	800bf70 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	69db      	ldr	r3, [r3, #28]
 800be44:	1c5a      	adds	r2, r3, #1
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	699b      	ldr	r3, [r3, #24]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d10b      	bne.n	800be6a <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800be52:	68bb      	ldr	r3, [r7, #8]
 800be54:	095b      	lsrs	r3, r3, #5
 800be56:	68fa      	ldr	r2, [r7, #12]
 800be58:	8912      	ldrh	r2, [r2, #8]
 800be5a:	4293      	cmp	r3, r2
 800be5c:	f0c0 8088 	bcc.w	800bf70 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	2200      	movs	r2, #0
 800be64:	61da      	str	r2, [r3, #28]
 800be66:	2304      	movs	r3, #4
 800be68:	e08f      	b.n	800bf8a <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800be6a:	68bb      	ldr	r3, [r7, #8]
 800be6c:	0a5b      	lsrs	r3, r3, #9
 800be6e:	68fa      	ldr	r2, [r7, #12]
 800be70:	8952      	ldrh	r2, [r2, #10]
 800be72:	3a01      	subs	r2, #1
 800be74:	4013      	ands	r3, r2
 800be76:	2b00      	cmp	r3, #0
 800be78:	d17a      	bne.n	800bf70 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800be7a:	687a      	ldr	r2, [r7, #4]
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	699b      	ldr	r3, [r3, #24]
 800be80:	4619      	mov	r1, r3
 800be82:	4610      	mov	r0, r2
 800be84:	f7ff fc83 	bl	800b78e <get_fat>
 800be88:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800be8a:	697b      	ldr	r3, [r7, #20]
 800be8c:	2b01      	cmp	r3, #1
 800be8e:	d801      	bhi.n	800be94 <dir_next+0x8c>
 800be90:	2302      	movs	r3, #2
 800be92:	e07a      	b.n	800bf8a <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800be94:	697b      	ldr	r3, [r7, #20]
 800be96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be9a:	d101      	bne.n	800bea0 <dir_next+0x98>
 800be9c:	2301      	movs	r3, #1
 800be9e:	e074      	b.n	800bf8a <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	699b      	ldr	r3, [r3, #24]
 800bea4:	697a      	ldr	r2, [r7, #20]
 800bea6:	429a      	cmp	r2, r3
 800bea8:	d358      	bcc.n	800bf5c <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800beaa:	683b      	ldr	r3, [r7, #0]
 800beac:	2b00      	cmp	r3, #0
 800beae:	d104      	bne.n	800beba <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	2200      	movs	r2, #0
 800beb4:	61da      	str	r2, [r3, #28]
 800beb6:	2304      	movs	r3, #4
 800beb8:	e067      	b.n	800bf8a <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800beba:	687a      	ldr	r2, [r7, #4]
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	699b      	ldr	r3, [r3, #24]
 800bec0:	4619      	mov	r1, r3
 800bec2:	4610      	mov	r0, r2
 800bec4:	f7ff fe59 	bl	800bb7a <create_chain>
 800bec8:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800beca:	697b      	ldr	r3, [r7, #20]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d101      	bne.n	800bed4 <dir_next+0xcc>
 800bed0:	2307      	movs	r3, #7
 800bed2:	e05a      	b.n	800bf8a <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800bed4:	697b      	ldr	r3, [r7, #20]
 800bed6:	2b01      	cmp	r3, #1
 800bed8:	d101      	bne.n	800bede <dir_next+0xd6>
 800beda:	2302      	movs	r3, #2
 800bedc:	e055      	b.n	800bf8a <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800bede:	697b      	ldr	r3, [r7, #20]
 800bee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bee4:	d101      	bne.n	800beea <dir_next+0xe2>
 800bee6:	2301      	movs	r3, #1
 800bee8:	e04f      	b.n	800bf8a <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800beea:	68f8      	ldr	r0, [r7, #12]
 800beec:	f7ff fb50 	bl	800b590 <sync_window>
 800bef0:	4603      	mov	r3, r0
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d001      	beq.n	800befa <dir_next+0xf2>
 800bef6:	2301      	movs	r3, #1
 800bef8:	e047      	b.n	800bf8a <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	3334      	adds	r3, #52	@ 0x34
 800befe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bf02:	2100      	movs	r1, #0
 800bf04:	4618      	mov	r0, r3
 800bf06:	f7ff f985 	bl	800b214 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800bf0a:	2300      	movs	r3, #0
 800bf0c:	613b      	str	r3, [r7, #16]
 800bf0e:	6979      	ldr	r1, [r7, #20]
 800bf10:	68f8      	ldr	r0, [r7, #12]
 800bf12:	f7ff fc1d 	bl	800b750 <clust2sect>
 800bf16:	4602      	mov	r2, r0
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	631a      	str	r2, [r3, #48]	@ 0x30
 800bf1c:	e012      	b.n	800bf44 <dir_next+0x13c>
						fs->wflag = 1;
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	2201      	movs	r2, #1
 800bf22:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800bf24:	68f8      	ldr	r0, [r7, #12]
 800bf26:	f7ff fb33 	bl	800b590 <sync_window>
 800bf2a:	4603      	mov	r3, r0
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d001      	beq.n	800bf34 <dir_next+0x12c>
 800bf30:	2301      	movs	r3, #1
 800bf32:	e02a      	b.n	800bf8a <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800bf34:	693b      	ldr	r3, [r7, #16]
 800bf36:	3301      	adds	r3, #1
 800bf38:	613b      	str	r3, [r7, #16]
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf3e:	1c5a      	adds	r2, r3, #1
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	631a      	str	r2, [r3, #48]	@ 0x30
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	895b      	ldrh	r3, [r3, #10]
 800bf48:	461a      	mov	r2, r3
 800bf4a:	693b      	ldr	r3, [r7, #16]
 800bf4c:	4293      	cmp	r3, r2
 800bf4e:	d3e6      	bcc.n	800bf1e <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bf54:	693b      	ldr	r3, [r7, #16]
 800bf56:	1ad2      	subs	r2, r2, r3
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	697a      	ldr	r2, [r7, #20]
 800bf60:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800bf62:	6979      	ldr	r1, [r7, #20]
 800bf64:	68f8      	ldr	r0, [r7, #12]
 800bf66:	f7ff fbf3 	bl	800b750 <clust2sect>
 800bf6a:	4602      	mov	r2, r0
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	68ba      	ldr	r2, [r7, #8]
 800bf74:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800bf7c:	68bb      	ldr	r3, [r7, #8]
 800bf7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bf82:	441a      	add	r2, r3
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800bf88:	2300      	movs	r3, #0
}
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	3718      	adds	r7, #24
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	bd80      	pop	{r7, pc}

0800bf92 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800bf92:	b580      	push	{r7, lr}
 800bf94:	b086      	sub	sp, #24
 800bf96:	af00      	add	r7, sp, #0
 800bf98:	6078      	str	r0, [r7, #4]
 800bf9a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800bfa2:	2100      	movs	r1, #0
 800bfa4:	6878      	ldr	r0, [r7, #4]
 800bfa6:	f7ff feb4 	bl	800bd12 <dir_sdi>
 800bfaa:	4603      	mov	r3, r0
 800bfac:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800bfae:	7dfb      	ldrb	r3, [r7, #23]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d12b      	bne.n	800c00c <dir_alloc+0x7a>
		n = 0;
 800bfb4:	2300      	movs	r3, #0
 800bfb6:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	69db      	ldr	r3, [r3, #28]
 800bfbc:	4619      	mov	r1, r3
 800bfbe:	68f8      	ldr	r0, [r7, #12]
 800bfc0:	f7ff fb2a 	bl	800b618 <move_window>
 800bfc4:	4603      	mov	r3, r0
 800bfc6:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800bfc8:	7dfb      	ldrb	r3, [r7, #23]
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d11d      	bne.n	800c00a <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	6a1b      	ldr	r3, [r3, #32]
 800bfd2:	781b      	ldrb	r3, [r3, #0]
 800bfd4:	2be5      	cmp	r3, #229	@ 0xe5
 800bfd6:	d004      	beq.n	800bfe2 <dir_alloc+0x50>
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	6a1b      	ldr	r3, [r3, #32]
 800bfdc:	781b      	ldrb	r3, [r3, #0]
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d107      	bne.n	800bff2 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800bfe2:	693b      	ldr	r3, [r7, #16]
 800bfe4:	3301      	adds	r3, #1
 800bfe6:	613b      	str	r3, [r7, #16]
 800bfe8:	693a      	ldr	r2, [r7, #16]
 800bfea:	683b      	ldr	r3, [r7, #0]
 800bfec:	429a      	cmp	r2, r3
 800bfee:	d102      	bne.n	800bff6 <dir_alloc+0x64>
 800bff0:	e00c      	b.n	800c00c <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800bff2:	2300      	movs	r3, #0
 800bff4:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800bff6:	2101      	movs	r1, #1
 800bff8:	6878      	ldr	r0, [r7, #4]
 800bffa:	f7ff ff05 	bl	800be08 <dir_next>
 800bffe:	4603      	mov	r3, r0
 800c000:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800c002:	7dfb      	ldrb	r3, [r7, #23]
 800c004:	2b00      	cmp	r3, #0
 800c006:	d0d7      	beq.n	800bfb8 <dir_alloc+0x26>
 800c008:	e000      	b.n	800c00c <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800c00a:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800c00c:	7dfb      	ldrb	r3, [r7, #23]
 800c00e:	2b04      	cmp	r3, #4
 800c010:	d101      	bne.n	800c016 <dir_alloc+0x84>
 800c012:	2307      	movs	r3, #7
 800c014:	75fb      	strb	r3, [r7, #23]
	return res;
 800c016:	7dfb      	ldrb	r3, [r7, #23]
}
 800c018:	4618      	mov	r0, r3
 800c01a:	3718      	adds	r7, #24
 800c01c:	46bd      	mov	sp, r7
 800c01e:	bd80      	pop	{r7, pc}

0800c020 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800c020:	b580      	push	{r7, lr}
 800c022:	b084      	sub	sp, #16
 800c024:	af00      	add	r7, sp, #0
 800c026:	6078      	str	r0, [r7, #4]
 800c028:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800c02a:	683b      	ldr	r3, [r7, #0]
 800c02c:	331a      	adds	r3, #26
 800c02e:	4618      	mov	r0, r3
 800c030:	f7ff f84c 	bl	800b0cc <ld_word>
 800c034:	4603      	mov	r3, r0
 800c036:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	781b      	ldrb	r3, [r3, #0]
 800c03c:	2b03      	cmp	r3, #3
 800c03e:	d109      	bne.n	800c054 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800c040:	683b      	ldr	r3, [r7, #0]
 800c042:	3314      	adds	r3, #20
 800c044:	4618      	mov	r0, r3
 800c046:	f7ff f841 	bl	800b0cc <ld_word>
 800c04a:	4603      	mov	r3, r0
 800c04c:	041b      	lsls	r3, r3, #16
 800c04e:	68fa      	ldr	r2, [r7, #12]
 800c050:	4313      	orrs	r3, r2
 800c052:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800c054:	68fb      	ldr	r3, [r7, #12]
}
 800c056:	4618      	mov	r0, r3
 800c058:	3710      	adds	r7, #16
 800c05a:	46bd      	mov	sp, r7
 800c05c:	bd80      	pop	{r7, pc}

0800c05e <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800c05e:	b580      	push	{r7, lr}
 800c060:	b084      	sub	sp, #16
 800c062:	af00      	add	r7, sp, #0
 800c064:	60f8      	str	r0, [r7, #12]
 800c066:	60b9      	str	r1, [r7, #8]
 800c068:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800c06a:	68bb      	ldr	r3, [r7, #8]
 800c06c:	331a      	adds	r3, #26
 800c06e:	687a      	ldr	r2, [r7, #4]
 800c070:	b292      	uxth	r2, r2
 800c072:	4611      	mov	r1, r2
 800c074:	4618      	mov	r0, r3
 800c076:	f7ff f865 	bl	800b144 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	781b      	ldrb	r3, [r3, #0]
 800c07e:	2b03      	cmp	r3, #3
 800c080:	d109      	bne.n	800c096 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800c082:	68bb      	ldr	r3, [r7, #8]
 800c084:	f103 0214 	add.w	r2, r3, #20
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	0c1b      	lsrs	r3, r3, #16
 800c08c:	b29b      	uxth	r3, r3
 800c08e:	4619      	mov	r1, r3
 800c090:	4610      	mov	r0, r2
 800c092:	f7ff f857 	bl	800b144 <st_word>
	}
}
 800c096:	bf00      	nop
 800c098:	3710      	adds	r7, #16
 800c09a:	46bd      	mov	sp, r7
 800c09c:	bd80      	pop	{r7, pc}

0800c09e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800c09e:	b580      	push	{r7, lr}
 800c0a0:	b086      	sub	sp, #24
 800c0a2:	af00      	add	r7, sp, #0
 800c0a4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800c0ac:	2100      	movs	r1, #0
 800c0ae:	6878      	ldr	r0, [r7, #4]
 800c0b0:	f7ff fe2f 	bl	800bd12 <dir_sdi>
 800c0b4:	4603      	mov	r3, r0
 800c0b6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800c0b8:	7dfb      	ldrb	r3, [r7, #23]
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d001      	beq.n	800c0c2 <dir_find+0x24>
 800c0be:	7dfb      	ldrb	r3, [r7, #23]
 800c0c0:	e03e      	b.n	800c140 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	69db      	ldr	r3, [r3, #28]
 800c0c6:	4619      	mov	r1, r3
 800c0c8:	6938      	ldr	r0, [r7, #16]
 800c0ca:	f7ff faa5 	bl	800b618 <move_window>
 800c0ce:	4603      	mov	r3, r0
 800c0d0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800c0d2:	7dfb      	ldrb	r3, [r7, #23]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d12f      	bne.n	800c138 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	6a1b      	ldr	r3, [r3, #32]
 800c0dc:	781b      	ldrb	r3, [r3, #0]
 800c0de:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800c0e0:	7bfb      	ldrb	r3, [r7, #15]
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d102      	bne.n	800c0ec <dir_find+0x4e>
 800c0e6:	2304      	movs	r3, #4
 800c0e8:	75fb      	strb	r3, [r7, #23]
 800c0ea:	e028      	b.n	800c13e <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	6a1b      	ldr	r3, [r3, #32]
 800c0f0:	330b      	adds	r3, #11
 800c0f2:	781b      	ldrb	r3, [r3, #0]
 800c0f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c0f8:	b2da      	uxtb	r2, r3
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	6a1b      	ldr	r3, [r3, #32]
 800c102:	330b      	adds	r3, #11
 800c104:	781b      	ldrb	r3, [r3, #0]
 800c106:	f003 0308 	and.w	r3, r3, #8
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d10a      	bne.n	800c124 <dir_find+0x86>
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	6a18      	ldr	r0, [r3, #32]
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	3324      	adds	r3, #36	@ 0x24
 800c116:	220b      	movs	r2, #11
 800c118:	4619      	mov	r1, r3
 800c11a:	f7ff f896 	bl	800b24a <mem_cmp>
 800c11e:	4603      	mov	r3, r0
 800c120:	2b00      	cmp	r3, #0
 800c122:	d00b      	beq.n	800c13c <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800c124:	2100      	movs	r1, #0
 800c126:	6878      	ldr	r0, [r7, #4]
 800c128:	f7ff fe6e 	bl	800be08 <dir_next>
 800c12c:	4603      	mov	r3, r0
 800c12e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800c130:	7dfb      	ldrb	r3, [r7, #23]
 800c132:	2b00      	cmp	r3, #0
 800c134:	d0c5      	beq.n	800c0c2 <dir_find+0x24>
 800c136:	e002      	b.n	800c13e <dir_find+0xa0>
		if (res != FR_OK) break;
 800c138:	bf00      	nop
 800c13a:	e000      	b.n	800c13e <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800c13c:	bf00      	nop

	return res;
 800c13e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c140:	4618      	mov	r0, r3
 800c142:	3718      	adds	r7, #24
 800c144:	46bd      	mov	sp, r7
 800c146:	bd80      	pop	{r7, pc}

0800c148 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b084      	sub	sp, #16
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800c156:	2101      	movs	r1, #1
 800c158:	6878      	ldr	r0, [r7, #4]
 800c15a:	f7ff ff1a 	bl	800bf92 <dir_alloc>
 800c15e:	4603      	mov	r3, r0
 800c160:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800c162:	7bfb      	ldrb	r3, [r7, #15]
 800c164:	2b00      	cmp	r3, #0
 800c166:	d11c      	bne.n	800c1a2 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	69db      	ldr	r3, [r3, #28]
 800c16c:	4619      	mov	r1, r3
 800c16e:	68b8      	ldr	r0, [r7, #8]
 800c170:	f7ff fa52 	bl	800b618 <move_window>
 800c174:	4603      	mov	r3, r0
 800c176:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c178:	7bfb      	ldrb	r3, [r7, #15]
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d111      	bne.n	800c1a2 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	6a1b      	ldr	r3, [r3, #32]
 800c182:	2220      	movs	r2, #32
 800c184:	2100      	movs	r1, #0
 800c186:	4618      	mov	r0, r3
 800c188:	f7ff f844 	bl	800b214 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	6a18      	ldr	r0, [r3, #32]
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	3324      	adds	r3, #36	@ 0x24
 800c194:	220b      	movs	r2, #11
 800c196:	4619      	mov	r1, r3
 800c198:	f7ff f81b 	bl	800b1d2 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800c19c:	68bb      	ldr	r3, [r7, #8]
 800c19e:	2201      	movs	r2, #1
 800c1a0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800c1a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1a4:	4618      	mov	r0, r3
 800c1a6:	3710      	adds	r7, #16
 800c1a8:	46bd      	mov	sp, r7
 800c1aa:	bd80      	pop	{r7, pc}

0800c1ac <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800c1ac:	b580      	push	{r7, lr}
 800c1ae:	b088      	sub	sp, #32
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	6078      	str	r0, [r7, #4]
 800c1b4:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800c1b6:	683b      	ldr	r3, [r7, #0]
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	60fb      	str	r3, [r7, #12]
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	3324      	adds	r3, #36	@ 0x24
 800c1c0:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800c1c2:	220b      	movs	r2, #11
 800c1c4:	2120      	movs	r1, #32
 800c1c6:	68b8      	ldr	r0, [r7, #8]
 800c1c8:	f7ff f824 	bl	800b214 <mem_set>
	si = i = 0; ni = 8;
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	613b      	str	r3, [r7, #16]
 800c1d0:	693b      	ldr	r3, [r7, #16]
 800c1d2:	61fb      	str	r3, [r7, #28]
 800c1d4:	2308      	movs	r3, #8
 800c1d6:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800c1d8:	69fb      	ldr	r3, [r7, #28]
 800c1da:	1c5a      	adds	r2, r3, #1
 800c1dc:	61fa      	str	r2, [r7, #28]
 800c1de:	68fa      	ldr	r2, [r7, #12]
 800c1e0:	4413      	add	r3, r2
 800c1e2:	781b      	ldrb	r3, [r3, #0]
 800c1e4:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800c1e6:	7efb      	ldrb	r3, [r7, #27]
 800c1e8:	2b20      	cmp	r3, #32
 800c1ea:	d94e      	bls.n	800c28a <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800c1ec:	7efb      	ldrb	r3, [r7, #27]
 800c1ee:	2b2f      	cmp	r3, #47	@ 0x2f
 800c1f0:	d006      	beq.n	800c200 <create_name+0x54>
 800c1f2:	7efb      	ldrb	r3, [r7, #27]
 800c1f4:	2b5c      	cmp	r3, #92	@ 0x5c
 800c1f6:	d110      	bne.n	800c21a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800c1f8:	e002      	b.n	800c200 <create_name+0x54>
 800c1fa:	69fb      	ldr	r3, [r7, #28]
 800c1fc:	3301      	adds	r3, #1
 800c1fe:	61fb      	str	r3, [r7, #28]
 800c200:	68fa      	ldr	r2, [r7, #12]
 800c202:	69fb      	ldr	r3, [r7, #28]
 800c204:	4413      	add	r3, r2
 800c206:	781b      	ldrb	r3, [r3, #0]
 800c208:	2b2f      	cmp	r3, #47	@ 0x2f
 800c20a:	d0f6      	beq.n	800c1fa <create_name+0x4e>
 800c20c:	68fa      	ldr	r2, [r7, #12]
 800c20e:	69fb      	ldr	r3, [r7, #28]
 800c210:	4413      	add	r3, r2
 800c212:	781b      	ldrb	r3, [r3, #0]
 800c214:	2b5c      	cmp	r3, #92	@ 0x5c
 800c216:	d0f0      	beq.n	800c1fa <create_name+0x4e>
			break;
 800c218:	e038      	b.n	800c28c <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800c21a:	7efb      	ldrb	r3, [r7, #27]
 800c21c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c21e:	d003      	beq.n	800c228 <create_name+0x7c>
 800c220:	693a      	ldr	r2, [r7, #16]
 800c222:	697b      	ldr	r3, [r7, #20]
 800c224:	429a      	cmp	r2, r3
 800c226:	d30c      	bcc.n	800c242 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800c228:	697b      	ldr	r3, [r7, #20]
 800c22a:	2b0b      	cmp	r3, #11
 800c22c:	d002      	beq.n	800c234 <create_name+0x88>
 800c22e:	7efb      	ldrb	r3, [r7, #27]
 800c230:	2b2e      	cmp	r3, #46	@ 0x2e
 800c232:	d001      	beq.n	800c238 <create_name+0x8c>
 800c234:	2306      	movs	r3, #6
 800c236:	e044      	b.n	800c2c2 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800c238:	2308      	movs	r3, #8
 800c23a:	613b      	str	r3, [r7, #16]
 800c23c:	230b      	movs	r3, #11
 800c23e:	617b      	str	r3, [r7, #20]
			continue;
 800c240:	e022      	b.n	800c288 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800c242:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800c246:	2b00      	cmp	r3, #0
 800c248:	da04      	bge.n	800c254 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800c24a:	7efb      	ldrb	r3, [r7, #27]
 800c24c:	3b80      	subs	r3, #128	@ 0x80
 800c24e:	4a1f      	ldr	r2, [pc, #124]	@ (800c2cc <create_name+0x120>)
 800c250:	5cd3      	ldrb	r3, [r2, r3]
 800c252:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800c254:	7efb      	ldrb	r3, [r7, #27]
 800c256:	4619      	mov	r1, r3
 800c258:	481d      	ldr	r0, [pc, #116]	@ (800c2d0 <create_name+0x124>)
 800c25a:	f7ff f81d 	bl	800b298 <chk_chr>
 800c25e:	4603      	mov	r3, r0
 800c260:	2b00      	cmp	r3, #0
 800c262:	d001      	beq.n	800c268 <create_name+0xbc>
 800c264:	2306      	movs	r3, #6
 800c266:	e02c      	b.n	800c2c2 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800c268:	7efb      	ldrb	r3, [r7, #27]
 800c26a:	2b60      	cmp	r3, #96	@ 0x60
 800c26c:	d905      	bls.n	800c27a <create_name+0xce>
 800c26e:	7efb      	ldrb	r3, [r7, #27]
 800c270:	2b7a      	cmp	r3, #122	@ 0x7a
 800c272:	d802      	bhi.n	800c27a <create_name+0xce>
 800c274:	7efb      	ldrb	r3, [r7, #27]
 800c276:	3b20      	subs	r3, #32
 800c278:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800c27a:	693b      	ldr	r3, [r7, #16]
 800c27c:	1c5a      	adds	r2, r3, #1
 800c27e:	613a      	str	r2, [r7, #16]
 800c280:	68ba      	ldr	r2, [r7, #8]
 800c282:	4413      	add	r3, r2
 800c284:	7efa      	ldrb	r2, [r7, #27]
 800c286:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800c288:	e7a6      	b.n	800c1d8 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800c28a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800c28c:	68fa      	ldr	r2, [r7, #12]
 800c28e:	69fb      	ldr	r3, [r7, #28]
 800c290:	441a      	add	r2, r3
 800c292:	683b      	ldr	r3, [r7, #0]
 800c294:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800c296:	693b      	ldr	r3, [r7, #16]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d101      	bne.n	800c2a0 <create_name+0xf4>
 800c29c:	2306      	movs	r3, #6
 800c29e:	e010      	b.n	800c2c2 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c2a0:	68bb      	ldr	r3, [r7, #8]
 800c2a2:	781b      	ldrb	r3, [r3, #0]
 800c2a4:	2be5      	cmp	r3, #229	@ 0xe5
 800c2a6:	d102      	bne.n	800c2ae <create_name+0x102>
 800c2a8:	68bb      	ldr	r3, [r7, #8]
 800c2aa:	2205      	movs	r2, #5
 800c2ac:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800c2ae:	7efb      	ldrb	r3, [r7, #27]
 800c2b0:	2b20      	cmp	r3, #32
 800c2b2:	d801      	bhi.n	800c2b8 <create_name+0x10c>
 800c2b4:	2204      	movs	r2, #4
 800c2b6:	e000      	b.n	800c2ba <create_name+0x10e>
 800c2b8:	2200      	movs	r2, #0
 800c2ba:	68bb      	ldr	r3, [r7, #8]
 800c2bc:	330b      	adds	r3, #11
 800c2be:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800c2c0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800c2c2:	4618      	mov	r0, r3
 800c2c4:	3720      	adds	r7, #32
 800c2c6:	46bd      	mov	sp, r7
 800c2c8:	bd80      	pop	{r7, pc}
 800c2ca:	bf00      	nop
 800c2cc:	08015fb4 	.word	0x08015fb4
 800c2d0:	08015d10 	.word	0x08015d10

0800c2d4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800c2d4:	b580      	push	{r7, lr}
 800c2d6:	b086      	sub	sp, #24
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
 800c2dc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800c2e2:	693b      	ldr	r3, [r7, #16]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800c2e8:	e002      	b.n	800c2f0 <follow_path+0x1c>
 800c2ea:	683b      	ldr	r3, [r7, #0]
 800c2ec:	3301      	adds	r3, #1
 800c2ee:	603b      	str	r3, [r7, #0]
 800c2f0:	683b      	ldr	r3, [r7, #0]
 800c2f2:	781b      	ldrb	r3, [r3, #0]
 800c2f4:	2b2f      	cmp	r3, #47	@ 0x2f
 800c2f6:	d0f8      	beq.n	800c2ea <follow_path+0x16>
 800c2f8:	683b      	ldr	r3, [r7, #0]
 800c2fa:	781b      	ldrb	r3, [r3, #0]
 800c2fc:	2b5c      	cmp	r3, #92	@ 0x5c
 800c2fe:	d0f4      	beq.n	800c2ea <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800c300:	693b      	ldr	r3, [r7, #16]
 800c302:	2200      	movs	r2, #0
 800c304:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800c306:	683b      	ldr	r3, [r7, #0]
 800c308:	781b      	ldrb	r3, [r3, #0]
 800c30a:	2b1f      	cmp	r3, #31
 800c30c:	d80a      	bhi.n	800c324 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	2280      	movs	r2, #128	@ 0x80
 800c312:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800c316:	2100      	movs	r1, #0
 800c318:	6878      	ldr	r0, [r7, #4]
 800c31a:	f7ff fcfa 	bl	800bd12 <dir_sdi>
 800c31e:	4603      	mov	r3, r0
 800c320:	75fb      	strb	r3, [r7, #23]
 800c322:	e043      	b.n	800c3ac <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c324:	463b      	mov	r3, r7
 800c326:	4619      	mov	r1, r3
 800c328:	6878      	ldr	r0, [r7, #4]
 800c32a:	f7ff ff3f 	bl	800c1ac <create_name>
 800c32e:	4603      	mov	r3, r0
 800c330:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c332:	7dfb      	ldrb	r3, [r7, #23]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d134      	bne.n	800c3a2 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800c338:	6878      	ldr	r0, [r7, #4]
 800c33a:	f7ff feb0 	bl	800c09e <dir_find>
 800c33e:	4603      	mov	r3, r0
 800c340:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800c348:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800c34a:	7dfb      	ldrb	r3, [r7, #23]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d00a      	beq.n	800c366 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800c350:	7dfb      	ldrb	r3, [r7, #23]
 800c352:	2b04      	cmp	r3, #4
 800c354:	d127      	bne.n	800c3a6 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c356:	7afb      	ldrb	r3, [r7, #11]
 800c358:	f003 0304 	and.w	r3, r3, #4
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d122      	bne.n	800c3a6 <follow_path+0xd2>
 800c360:	2305      	movs	r3, #5
 800c362:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800c364:	e01f      	b.n	800c3a6 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c366:	7afb      	ldrb	r3, [r7, #11]
 800c368:	f003 0304 	and.w	r3, r3, #4
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d11c      	bne.n	800c3aa <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800c370:	693b      	ldr	r3, [r7, #16]
 800c372:	799b      	ldrb	r3, [r3, #6]
 800c374:	f003 0310 	and.w	r3, r3, #16
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d102      	bne.n	800c382 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800c37c:	2305      	movs	r3, #5
 800c37e:	75fb      	strb	r3, [r7, #23]
 800c380:	e014      	b.n	800c3ac <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	695b      	ldr	r3, [r3, #20]
 800c38c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c390:	4413      	add	r3, r2
 800c392:	4619      	mov	r1, r3
 800c394:	68f8      	ldr	r0, [r7, #12]
 800c396:	f7ff fe43 	bl	800c020 <ld_clust>
 800c39a:	4602      	mov	r2, r0
 800c39c:	693b      	ldr	r3, [r7, #16]
 800c39e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c3a0:	e7c0      	b.n	800c324 <follow_path+0x50>
			if (res != FR_OK) break;
 800c3a2:	bf00      	nop
 800c3a4:	e002      	b.n	800c3ac <follow_path+0xd8>
				break;
 800c3a6:	bf00      	nop
 800c3a8:	e000      	b.n	800c3ac <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c3aa:	bf00      	nop
			}
		}
	}

	return res;
 800c3ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3ae:	4618      	mov	r0, r3
 800c3b0:	3718      	adds	r7, #24
 800c3b2:	46bd      	mov	sp, r7
 800c3b4:	bd80      	pop	{r7, pc}

0800c3b6 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800c3b6:	b480      	push	{r7}
 800c3b8:	b087      	sub	sp, #28
 800c3ba:	af00      	add	r7, sp, #0
 800c3bc:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800c3be:	f04f 33ff 	mov.w	r3, #4294967295
 800c3c2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d031      	beq.n	800c430 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	617b      	str	r3, [r7, #20]
 800c3d2:	e002      	b.n	800c3da <get_ldnumber+0x24>
 800c3d4:	697b      	ldr	r3, [r7, #20]
 800c3d6:	3301      	adds	r3, #1
 800c3d8:	617b      	str	r3, [r7, #20]
 800c3da:	697b      	ldr	r3, [r7, #20]
 800c3dc:	781b      	ldrb	r3, [r3, #0]
 800c3de:	2b20      	cmp	r3, #32
 800c3e0:	d903      	bls.n	800c3ea <get_ldnumber+0x34>
 800c3e2:	697b      	ldr	r3, [r7, #20]
 800c3e4:	781b      	ldrb	r3, [r3, #0]
 800c3e6:	2b3a      	cmp	r3, #58	@ 0x3a
 800c3e8:	d1f4      	bne.n	800c3d4 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800c3ea:	697b      	ldr	r3, [r7, #20]
 800c3ec:	781b      	ldrb	r3, [r3, #0]
 800c3ee:	2b3a      	cmp	r3, #58	@ 0x3a
 800c3f0:	d11c      	bne.n	800c42c <get_ldnumber+0x76>
			tp = *path;
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	1c5a      	adds	r2, r3, #1
 800c3fc:	60fa      	str	r2, [r7, #12]
 800c3fe:	781b      	ldrb	r3, [r3, #0]
 800c400:	3b30      	subs	r3, #48	@ 0x30
 800c402:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800c404:	68bb      	ldr	r3, [r7, #8]
 800c406:	2b09      	cmp	r3, #9
 800c408:	d80e      	bhi.n	800c428 <get_ldnumber+0x72>
 800c40a:	68fa      	ldr	r2, [r7, #12]
 800c40c:	697b      	ldr	r3, [r7, #20]
 800c40e:	429a      	cmp	r2, r3
 800c410:	d10a      	bne.n	800c428 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800c412:	68bb      	ldr	r3, [r7, #8]
 800c414:	2b00      	cmp	r3, #0
 800c416:	d107      	bne.n	800c428 <get_ldnumber+0x72>
					vol = (int)i;
 800c418:	68bb      	ldr	r3, [r7, #8]
 800c41a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800c41c:	697b      	ldr	r3, [r7, #20]
 800c41e:	3301      	adds	r3, #1
 800c420:	617b      	str	r3, [r7, #20]
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	697a      	ldr	r2, [r7, #20]
 800c426:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800c428:	693b      	ldr	r3, [r7, #16]
 800c42a:	e002      	b.n	800c432 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800c42c:	2300      	movs	r3, #0
 800c42e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800c430:	693b      	ldr	r3, [r7, #16]
}
 800c432:	4618      	mov	r0, r3
 800c434:	371c      	adds	r7, #28
 800c436:	46bd      	mov	sp, r7
 800c438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c43c:	4770      	bx	lr
	...

0800c440 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800c440:	b580      	push	{r7, lr}
 800c442:	b082      	sub	sp, #8
 800c444:	af00      	add	r7, sp, #0
 800c446:	6078      	str	r0, [r7, #4]
 800c448:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	2200      	movs	r2, #0
 800c44e:	70da      	strb	r2, [r3, #3]
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	f04f 32ff 	mov.w	r2, #4294967295
 800c456:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800c458:	6839      	ldr	r1, [r7, #0]
 800c45a:	6878      	ldr	r0, [r7, #4]
 800c45c:	f7ff f8dc 	bl	800b618 <move_window>
 800c460:	4603      	mov	r3, r0
 800c462:	2b00      	cmp	r3, #0
 800c464:	d001      	beq.n	800c46a <check_fs+0x2a>
 800c466:	2304      	movs	r3, #4
 800c468:	e038      	b.n	800c4dc <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	3334      	adds	r3, #52	@ 0x34
 800c46e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c472:	4618      	mov	r0, r3
 800c474:	f7fe fe2a 	bl	800b0cc <ld_word>
 800c478:	4603      	mov	r3, r0
 800c47a:	461a      	mov	r2, r3
 800c47c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c480:	429a      	cmp	r2, r3
 800c482:	d001      	beq.n	800c488 <check_fs+0x48>
 800c484:	2303      	movs	r3, #3
 800c486:	e029      	b.n	800c4dc <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c48e:	2be9      	cmp	r3, #233	@ 0xe9
 800c490:	d009      	beq.n	800c4a6 <check_fs+0x66>
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c498:	2beb      	cmp	r3, #235	@ 0xeb
 800c49a:	d11e      	bne.n	800c4da <check_fs+0x9a>
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800c4a2:	2b90      	cmp	r3, #144	@ 0x90
 800c4a4:	d119      	bne.n	800c4da <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	3334      	adds	r3, #52	@ 0x34
 800c4aa:	3336      	adds	r3, #54	@ 0x36
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	f7fe fe26 	bl	800b0fe <ld_dword>
 800c4b2:	4603      	mov	r3, r0
 800c4b4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c4b8:	4a0a      	ldr	r2, [pc, #40]	@ (800c4e4 <check_fs+0xa4>)
 800c4ba:	4293      	cmp	r3, r2
 800c4bc:	d101      	bne.n	800c4c2 <check_fs+0x82>
 800c4be:	2300      	movs	r3, #0
 800c4c0:	e00c      	b.n	800c4dc <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	3334      	adds	r3, #52	@ 0x34
 800c4c6:	3352      	adds	r3, #82	@ 0x52
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	f7fe fe18 	bl	800b0fe <ld_dword>
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	4a05      	ldr	r2, [pc, #20]	@ (800c4e8 <check_fs+0xa8>)
 800c4d2:	4293      	cmp	r3, r2
 800c4d4:	d101      	bne.n	800c4da <check_fs+0x9a>
 800c4d6:	2300      	movs	r3, #0
 800c4d8:	e000      	b.n	800c4dc <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800c4da:	2302      	movs	r3, #2
}
 800c4dc:	4618      	mov	r0, r3
 800c4de:	3708      	adds	r7, #8
 800c4e0:	46bd      	mov	sp, r7
 800c4e2:	bd80      	pop	{r7, pc}
 800c4e4:	00544146 	.word	0x00544146
 800c4e8:	33544146 	.word	0x33544146

0800c4ec <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800c4ec:	b580      	push	{r7, lr}
 800c4ee:	b096      	sub	sp, #88	@ 0x58
 800c4f0:	af00      	add	r7, sp, #0
 800c4f2:	60f8      	str	r0, [r7, #12]
 800c4f4:	60b9      	str	r1, [r7, #8]
 800c4f6:	4613      	mov	r3, r2
 800c4f8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800c4fa:	68bb      	ldr	r3, [r7, #8]
 800c4fc:	2200      	movs	r2, #0
 800c4fe:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800c500:	68f8      	ldr	r0, [r7, #12]
 800c502:	f7ff ff58 	bl	800c3b6 <get_ldnumber>
 800c506:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800c508:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	da01      	bge.n	800c512 <find_volume+0x26>
 800c50e:	230b      	movs	r3, #11
 800c510:	e235      	b.n	800c97e <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800c512:	4aa5      	ldr	r2, [pc, #660]	@ (800c7a8 <find_volume+0x2bc>)
 800c514:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c516:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c51a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800c51c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d101      	bne.n	800c526 <find_volume+0x3a>
 800c522:	230c      	movs	r3, #12
 800c524:	e22b      	b.n	800c97e <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800c526:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c528:	f7fe fed1 	bl	800b2ce <lock_fs>
 800c52c:	4603      	mov	r3, r0
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d101      	bne.n	800c536 <find_volume+0x4a>
 800c532:	230f      	movs	r3, #15
 800c534:	e223      	b.n	800c97e <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800c536:	68bb      	ldr	r3, [r7, #8]
 800c538:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c53a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800c53c:	79fb      	ldrb	r3, [r7, #7]
 800c53e:	f023 0301 	bic.w	r3, r3, #1
 800c542:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800c544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c546:	781b      	ldrb	r3, [r3, #0]
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d01a      	beq.n	800c582 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800c54c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c54e:	785b      	ldrb	r3, [r3, #1]
 800c550:	4618      	mov	r0, r3
 800c552:	f7fe fd1b 	bl	800af8c <disk_status>
 800c556:	4603      	mov	r3, r0
 800c558:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800c55c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c560:	f003 0301 	and.w	r3, r3, #1
 800c564:	2b00      	cmp	r3, #0
 800c566:	d10c      	bne.n	800c582 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800c568:	79fb      	ldrb	r3, [r7, #7]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d007      	beq.n	800c57e <find_volume+0x92>
 800c56e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c572:	f003 0304 	and.w	r3, r3, #4
 800c576:	2b00      	cmp	r3, #0
 800c578:	d001      	beq.n	800c57e <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800c57a:	230a      	movs	r3, #10
 800c57c:	e1ff      	b.n	800c97e <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800c57e:	2300      	movs	r3, #0
 800c580:	e1fd      	b.n	800c97e <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800c582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c584:	2200      	movs	r2, #0
 800c586:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800c588:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c58a:	b2da      	uxtb	r2, r3
 800c58c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c58e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800c590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c592:	785b      	ldrb	r3, [r3, #1]
 800c594:	4618      	mov	r0, r3
 800c596:	f7fe fd13 	bl	800afc0 <disk_initialize>
 800c59a:	4603      	mov	r3, r0
 800c59c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800c5a0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c5a4:	f003 0301 	and.w	r3, r3, #1
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d001      	beq.n	800c5b0 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800c5ac:	2303      	movs	r3, #3
 800c5ae:	e1e6      	b.n	800c97e <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800c5b0:	79fb      	ldrb	r3, [r7, #7]
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d007      	beq.n	800c5c6 <find_volume+0xda>
 800c5b6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c5ba:	f003 0304 	and.w	r3, r3, #4
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d001      	beq.n	800c5c6 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800c5c2:	230a      	movs	r3, #10
 800c5c4:	e1db      	b.n	800c97e <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800c5ca:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c5cc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c5ce:	f7ff ff37 	bl	800c440 <check_fs>
 800c5d2:	4603      	mov	r3, r0
 800c5d4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800c5d8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c5dc:	2b02      	cmp	r3, #2
 800c5de:	d149      	bne.n	800c674 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	643b      	str	r3, [r7, #64]	@ 0x40
 800c5e4:	e01e      	b.n	800c624 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800c5e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5e8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c5ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5ee:	011b      	lsls	r3, r3, #4
 800c5f0:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800c5f4:	4413      	add	r3, r2
 800c5f6:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c5f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5fa:	3304      	adds	r3, #4
 800c5fc:	781b      	ldrb	r3, [r3, #0]
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d006      	beq.n	800c610 <find_volume+0x124>
 800c602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c604:	3308      	adds	r3, #8
 800c606:	4618      	mov	r0, r3
 800c608:	f7fe fd79 	bl	800b0fe <ld_dword>
 800c60c:	4602      	mov	r2, r0
 800c60e:	e000      	b.n	800c612 <find_volume+0x126>
 800c610:	2200      	movs	r2, #0
 800c612:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c614:	009b      	lsls	r3, r3, #2
 800c616:	3358      	adds	r3, #88	@ 0x58
 800c618:	443b      	add	r3, r7
 800c61a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c61e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c620:	3301      	adds	r3, #1
 800c622:	643b      	str	r3, [r7, #64]	@ 0x40
 800c624:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c626:	2b03      	cmp	r3, #3
 800c628:	d9dd      	bls.n	800c5e6 <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800c62a:	2300      	movs	r3, #0
 800c62c:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800c62e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c630:	2b00      	cmp	r3, #0
 800c632:	d002      	beq.n	800c63a <find_volume+0x14e>
 800c634:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c636:	3b01      	subs	r3, #1
 800c638:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800c63a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c63c:	009b      	lsls	r3, r3, #2
 800c63e:	3358      	adds	r3, #88	@ 0x58
 800c640:	443b      	add	r3, r7
 800c642:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800c646:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c648:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d005      	beq.n	800c65a <find_volume+0x16e>
 800c64e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c650:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c652:	f7ff fef5 	bl	800c440 <check_fs>
 800c656:	4603      	mov	r3, r0
 800c658:	e000      	b.n	800c65c <find_volume+0x170>
 800c65a:	2303      	movs	r3, #3
 800c65c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c660:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c664:	2b01      	cmp	r3, #1
 800c666:	d905      	bls.n	800c674 <find_volume+0x188>
 800c668:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c66a:	3301      	adds	r3, #1
 800c66c:	643b      	str	r3, [r7, #64]	@ 0x40
 800c66e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c670:	2b03      	cmp	r3, #3
 800c672:	d9e2      	bls.n	800c63a <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c674:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c678:	2b04      	cmp	r3, #4
 800c67a:	d101      	bne.n	800c680 <find_volume+0x194>
 800c67c:	2301      	movs	r3, #1
 800c67e:	e17e      	b.n	800c97e <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c680:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c684:	2b01      	cmp	r3, #1
 800c686:	d901      	bls.n	800c68c <find_volume+0x1a0>
 800c688:	230d      	movs	r3, #13
 800c68a:	e178      	b.n	800c97e <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c68c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c68e:	3334      	adds	r3, #52	@ 0x34
 800c690:	330b      	adds	r3, #11
 800c692:	4618      	mov	r0, r3
 800c694:	f7fe fd1a 	bl	800b0cc <ld_word>
 800c698:	4603      	mov	r3, r0
 800c69a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c69e:	d001      	beq.n	800c6a4 <find_volume+0x1b8>
 800c6a0:	230d      	movs	r3, #13
 800c6a2:	e16c      	b.n	800c97e <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800c6a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6a6:	3334      	adds	r3, #52	@ 0x34
 800c6a8:	3316      	adds	r3, #22
 800c6aa:	4618      	mov	r0, r3
 800c6ac:	f7fe fd0e 	bl	800b0cc <ld_word>
 800c6b0:	4603      	mov	r3, r0
 800c6b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800c6b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d106      	bne.n	800c6c8 <find_volume+0x1dc>
 800c6ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6bc:	3334      	adds	r3, #52	@ 0x34
 800c6be:	3324      	adds	r3, #36	@ 0x24
 800c6c0:	4618      	mov	r0, r3
 800c6c2:	f7fe fd1c 	bl	800b0fe <ld_dword>
 800c6c6:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800c6c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c6cc:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800c6ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6d0:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800c6d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6d6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800c6d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6da:	789b      	ldrb	r3, [r3, #2]
 800c6dc:	2b01      	cmp	r3, #1
 800c6de:	d005      	beq.n	800c6ec <find_volume+0x200>
 800c6e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6e2:	789b      	ldrb	r3, [r3, #2]
 800c6e4:	2b02      	cmp	r3, #2
 800c6e6:	d001      	beq.n	800c6ec <find_volume+0x200>
 800c6e8:	230d      	movs	r3, #13
 800c6ea:	e148      	b.n	800c97e <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800c6ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6ee:	789b      	ldrb	r3, [r3, #2]
 800c6f0:	461a      	mov	r2, r3
 800c6f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c6f4:	fb02 f303 	mul.w	r3, r2, r3
 800c6f8:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800c6fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c700:	461a      	mov	r2, r3
 800c702:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c704:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800c706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c708:	895b      	ldrh	r3, [r3, #10]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d008      	beq.n	800c720 <find_volume+0x234>
 800c70e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c710:	895b      	ldrh	r3, [r3, #10]
 800c712:	461a      	mov	r2, r3
 800c714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c716:	895b      	ldrh	r3, [r3, #10]
 800c718:	3b01      	subs	r3, #1
 800c71a:	4013      	ands	r3, r2
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d001      	beq.n	800c724 <find_volume+0x238>
 800c720:	230d      	movs	r3, #13
 800c722:	e12c      	b.n	800c97e <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c726:	3334      	adds	r3, #52	@ 0x34
 800c728:	3311      	adds	r3, #17
 800c72a:	4618      	mov	r0, r3
 800c72c:	f7fe fcce 	bl	800b0cc <ld_word>
 800c730:	4603      	mov	r3, r0
 800c732:	461a      	mov	r2, r3
 800c734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c736:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800c738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c73a:	891b      	ldrh	r3, [r3, #8]
 800c73c:	f003 030f 	and.w	r3, r3, #15
 800c740:	b29b      	uxth	r3, r3
 800c742:	2b00      	cmp	r3, #0
 800c744:	d001      	beq.n	800c74a <find_volume+0x25e>
 800c746:	230d      	movs	r3, #13
 800c748:	e119      	b.n	800c97e <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800c74a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c74c:	3334      	adds	r3, #52	@ 0x34
 800c74e:	3313      	adds	r3, #19
 800c750:	4618      	mov	r0, r3
 800c752:	f7fe fcbb 	bl	800b0cc <ld_word>
 800c756:	4603      	mov	r3, r0
 800c758:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800c75a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d106      	bne.n	800c76e <find_volume+0x282>
 800c760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c762:	3334      	adds	r3, #52	@ 0x34
 800c764:	3320      	adds	r3, #32
 800c766:	4618      	mov	r0, r3
 800c768:	f7fe fcc9 	bl	800b0fe <ld_dword>
 800c76c:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800c76e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c770:	3334      	adds	r3, #52	@ 0x34
 800c772:	330e      	adds	r3, #14
 800c774:	4618      	mov	r0, r3
 800c776:	f7fe fca9 	bl	800b0cc <ld_word>
 800c77a:	4603      	mov	r3, r0
 800c77c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800c77e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c780:	2b00      	cmp	r3, #0
 800c782:	d101      	bne.n	800c788 <find_volume+0x29c>
 800c784:	230d      	movs	r3, #13
 800c786:	e0fa      	b.n	800c97e <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800c788:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c78a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c78c:	4413      	add	r3, r2
 800c78e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c790:	8912      	ldrh	r2, [r2, #8]
 800c792:	0912      	lsrs	r2, r2, #4
 800c794:	b292      	uxth	r2, r2
 800c796:	4413      	add	r3, r2
 800c798:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800c79a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c79c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c79e:	429a      	cmp	r2, r3
 800c7a0:	d204      	bcs.n	800c7ac <find_volume+0x2c0>
 800c7a2:	230d      	movs	r3, #13
 800c7a4:	e0eb      	b.n	800c97e <find_volume+0x492>
 800c7a6:	bf00      	nop
 800c7a8:	20000c68 	.word	0x20000c68
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800c7ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c7ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7b0:	1ad3      	subs	r3, r2, r3
 800c7b2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c7b4:	8952      	ldrh	r2, [r2, #10]
 800c7b6:	fbb3 f3f2 	udiv	r3, r3, r2
 800c7ba:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c7bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d101      	bne.n	800c7c6 <find_volume+0x2da>
 800c7c2:	230d      	movs	r3, #13
 800c7c4:	e0db      	b.n	800c97e <find_volume+0x492>
		fmt = FS_FAT32;
 800c7c6:	2303      	movs	r3, #3
 800c7c8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800c7cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7ce:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800c7d2:	4293      	cmp	r3, r2
 800c7d4:	d802      	bhi.n	800c7dc <find_volume+0x2f0>
 800c7d6:	2302      	movs	r3, #2
 800c7d8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c7dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7de:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800c7e2:	4293      	cmp	r3, r2
 800c7e4:	d802      	bhi.n	800c7ec <find_volume+0x300>
 800c7e6:	2301      	movs	r3, #1
 800c7e8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c7ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7ee:	1c9a      	adds	r2, r3, #2
 800c7f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7f2:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800c7f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7f6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c7f8:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c7fa:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c7fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c7fe:	441a      	add	r2, r3
 800c800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c802:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800c804:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c808:	441a      	add	r2, r3
 800c80a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c80c:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800c80e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c812:	2b03      	cmp	r3, #3
 800c814:	d11e      	bne.n	800c854 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800c816:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c818:	3334      	adds	r3, #52	@ 0x34
 800c81a:	332a      	adds	r3, #42	@ 0x2a
 800c81c:	4618      	mov	r0, r3
 800c81e:	f7fe fc55 	bl	800b0cc <ld_word>
 800c822:	4603      	mov	r3, r0
 800c824:	2b00      	cmp	r3, #0
 800c826:	d001      	beq.n	800c82c <find_volume+0x340>
 800c828:	230d      	movs	r3, #13
 800c82a:	e0a8      	b.n	800c97e <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c82c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c82e:	891b      	ldrh	r3, [r3, #8]
 800c830:	2b00      	cmp	r3, #0
 800c832:	d001      	beq.n	800c838 <find_volume+0x34c>
 800c834:	230d      	movs	r3, #13
 800c836:	e0a2      	b.n	800c97e <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800c838:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c83a:	3334      	adds	r3, #52	@ 0x34
 800c83c:	332c      	adds	r3, #44	@ 0x2c
 800c83e:	4618      	mov	r0, r3
 800c840:	f7fe fc5d 	bl	800b0fe <ld_dword>
 800c844:	4602      	mov	r2, r0
 800c846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c848:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800c84a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c84c:	699b      	ldr	r3, [r3, #24]
 800c84e:	009b      	lsls	r3, r3, #2
 800c850:	647b      	str	r3, [r7, #68]	@ 0x44
 800c852:	e01f      	b.n	800c894 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800c854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c856:	891b      	ldrh	r3, [r3, #8]
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d101      	bne.n	800c860 <find_volume+0x374>
 800c85c:	230d      	movs	r3, #13
 800c85e:	e08e      	b.n	800c97e <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c862:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c864:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c866:	441a      	add	r2, r3
 800c868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c86a:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c86c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c870:	2b02      	cmp	r3, #2
 800c872:	d103      	bne.n	800c87c <find_volume+0x390>
 800c874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c876:	699b      	ldr	r3, [r3, #24]
 800c878:	005b      	lsls	r3, r3, #1
 800c87a:	e00a      	b.n	800c892 <find_volume+0x3a6>
 800c87c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c87e:	699a      	ldr	r2, [r3, #24]
 800c880:	4613      	mov	r3, r2
 800c882:	005b      	lsls	r3, r3, #1
 800c884:	4413      	add	r3, r2
 800c886:	085a      	lsrs	r2, r3, #1
 800c888:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c88a:	699b      	ldr	r3, [r3, #24]
 800c88c:	f003 0301 	and.w	r3, r3, #1
 800c890:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800c892:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c896:	69da      	ldr	r2, [r3, #28]
 800c898:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c89a:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800c89e:	0a5b      	lsrs	r3, r3, #9
 800c8a0:	429a      	cmp	r2, r3
 800c8a2:	d201      	bcs.n	800c8a8 <find_volume+0x3bc>
 800c8a4:	230d      	movs	r3, #13
 800c8a6:	e06a      	b.n	800c97e <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c8a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8aa:	f04f 32ff 	mov.w	r2, #4294967295
 800c8ae:	615a      	str	r2, [r3, #20]
 800c8b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8b2:	695a      	ldr	r2, [r3, #20]
 800c8b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8b6:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800c8b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8ba:	2280      	movs	r2, #128	@ 0x80
 800c8bc:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800c8be:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c8c2:	2b03      	cmp	r3, #3
 800c8c4:	d149      	bne.n	800c95a <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c8c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8c8:	3334      	adds	r3, #52	@ 0x34
 800c8ca:	3330      	adds	r3, #48	@ 0x30
 800c8cc:	4618      	mov	r0, r3
 800c8ce:	f7fe fbfd 	bl	800b0cc <ld_word>
 800c8d2:	4603      	mov	r3, r0
 800c8d4:	2b01      	cmp	r3, #1
 800c8d6:	d140      	bne.n	800c95a <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800c8d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c8da:	3301      	adds	r3, #1
 800c8dc:	4619      	mov	r1, r3
 800c8de:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c8e0:	f7fe fe9a 	bl	800b618 <move_window>
 800c8e4:	4603      	mov	r3, r0
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d137      	bne.n	800c95a <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800c8ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800c8f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8f2:	3334      	adds	r3, #52	@ 0x34
 800c8f4:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c8f8:	4618      	mov	r0, r3
 800c8fa:	f7fe fbe7 	bl	800b0cc <ld_word>
 800c8fe:	4603      	mov	r3, r0
 800c900:	461a      	mov	r2, r3
 800c902:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c906:	429a      	cmp	r2, r3
 800c908:	d127      	bne.n	800c95a <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800c90a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c90c:	3334      	adds	r3, #52	@ 0x34
 800c90e:	4618      	mov	r0, r3
 800c910:	f7fe fbf5 	bl	800b0fe <ld_dword>
 800c914:	4603      	mov	r3, r0
 800c916:	4a1c      	ldr	r2, [pc, #112]	@ (800c988 <find_volume+0x49c>)
 800c918:	4293      	cmp	r3, r2
 800c91a:	d11e      	bne.n	800c95a <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800c91c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c91e:	3334      	adds	r3, #52	@ 0x34
 800c920:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800c924:	4618      	mov	r0, r3
 800c926:	f7fe fbea 	bl	800b0fe <ld_dword>
 800c92a:	4603      	mov	r3, r0
 800c92c:	4a17      	ldr	r2, [pc, #92]	@ (800c98c <find_volume+0x4a0>)
 800c92e:	4293      	cmp	r3, r2
 800c930:	d113      	bne.n	800c95a <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800c932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c934:	3334      	adds	r3, #52	@ 0x34
 800c936:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800c93a:	4618      	mov	r0, r3
 800c93c:	f7fe fbdf 	bl	800b0fe <ld_dword>
 800c940:	4602      	mov	r2, r0
 800c942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c944:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800c946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c948:	3334      	adds	r3, #52	@ 0x34
 800c94a:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800c94e:	4618      	mov	r0, r3
 800c950:	f7fe fbd5 	bl	800b0fe <ld_dword>
 800c954:	4602      	mov	r2, r0
 800c956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c958:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800c95a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c95c:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800c960:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800c962:	4b0b      	ldr	r3, [pc, #44]	@ (800c990 <find_volume+0x4a4>)
 800c964:	881b      	ldrh	r3, [r3, #0]
 800c966:	3301      	adds	r3, #1
 800c968:	b29a      	uxth	r2, r3
 800c96a:	4b09      	ldr	r3, [pc, #36]	@ (800c990 <find_volume+0x4a4>)
 800c96c:	801a      	strh	r2, [r3, #0]
 800c96e:	4b08      	ldr	r3, [pc, #32]	@ (800c990 <find_volume+0x4a4>)
 800c970:	881a      	ldrh	r2, [r3, #0]
 800c972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c974:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800c976:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c978:	f7fe fde6 	bl	800b548 <clear_lock>
#endif
	return FR_OK;
 800c97c:	2300      	movs	r3, #0
}
 800c97e:	4618      	mov	r0, r3
 800c980:	3758      	adds	r7, #88	@ 0x58
 800c982:	46bd      	mov	sp, r7
 800c984:	bd80      	pop	{r7, pc}
 800c986:	bf00      	nop
 800c988:	41615252 	.word	0x41615252
 800c98c:	61417272 	.word	0x61417272
 800c990:	20000c6c 	.word	0x20000c6c

0800c994 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800c994:	b580      	push	{r7, lr}
 800c996:	b084      	sub	sp, #16
 800c998:	af00      	add	r7, sp, #0
 800c99a:	6078      	str	r0, [r7, #4]
 800c99c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800c99e:	2309      	movs	r3, #9
 800c9a0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d02e      	beq.n	800ca06 <validate+0x72>
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d02a      	beq.n	800ca06 <validate+0x72>
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	781b      	ldrb	r3, [r3, #0]
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d025      	beq.n	800ca06 <validate+0x72>
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	889a      	ldrh	r2, [r3, #4]
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	88db      	ldrh	r3, [r3, #6]
 800c9c4:	429a      	cmp	r2, r3
 800c9c6:	d11e      	bne.n	800ca06 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	f7fe fc7e 	bl	800b2ce <lock_fs>
 800c9d2:	4603      	mov	r3, r0
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d014      	beq.n	800ca02 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	785b      	ldrb	r3, [r3, #1]
 800c9de:	4618      	mov	r0, r3
 800c9e0:	f7fe fad4 	bl	800af8c <disk_status>
 800c9e4:	4603      	mov	r3, r0
 800c9e6:	f003 0301 	and.w	r3, r3, #1
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d102      	bne.n	800c9f4 <validate+0x60>
				res = FR_OK;
 800c9ee:	2300      	movs	r3, #0
 800c9f0:	73fb      	strb	r3, [r7, #15]
 800c9f2:	e008      	b.n	800ca06 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	2100      	movs	r1, #0
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	f7fe fc7d 	bl	800b2fa <unlock_fs>
 800ca00:	e001      	b.n	800ca06 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800ca02:	230f      	movs	r3, #15
 800ca04:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800ca06:	7bfb      	ldrb	r3, [r7, #15]
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d102      	bne.n	800ca12 <validate+0x7e>
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	e000      	b.n	800ca14 <validate+0x80>
 800ca12:	2300      	movs	r3, #0
 800ca14:	683a      	ldr	r2, [r7, #0]
 800ca16:	6013      	str	r3, [r2, #0]
	return res;
 800ca18:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca1a:	4618      	mov	r0, r3
 800ca1c:	3710      	adds	r7, #16
 800ca1e:	46bd      	mov	sp, r7
 800ca20:	bd80      	pop	{r7, pc}
	...

0800ca24 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b088      	sub	sp, #32
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	60f8      	str	r0, [r7, #12]
 800ca2c:	60b9      	str	r1, [r7, #8]
 800ca2e:	4613      	mov	r3, r2
 800ca30:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800ca32:	68bb      	ldr	r3, [r7, #8]
 800ca34:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800ca36:	f107 0310 	add.w	r3, r7, #16
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	f7ff fcbb 	bl	800c3b6 <get_ldnumber>
 800ca40:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800ca42:	69fb      	ldr	r3, [r7, #28]
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	da01      	bge.n	800ca4c <f_mount+0x28>
 800ca48:	230b      	movs	r3, #11
 800ca4a:	e048      	b.n	800cade <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800ca4c:	4a26      	ldr	r2, [pc, #152]	@ (800cae8 <f_mount+0xc4>)
 800ca4e:	69fb      	ldr	r3, [r7, #28]
 800ca50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ca54:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800ca56:	69bb      	ldr	r3, [r7, #24]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d00f      	beq.n	800ca7c <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800ca5c:	69b8      	ldr	r0, [r7, #24]
 800ca5e:	f7fe fd73 	bl	800b548 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800ca62:	69bb      	ldr	r3, [r7, #24]
 800ca64:	68db      	ldr	r3, [r3, #12]
 800ca66:	4618      	mov	r0, r3
 800ca68:	f000 fca4 	bl	800d3b4 <ff_del_syncobj>
 800ca6c:	4603      	mov	r3, r0
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d101      	bne.n	800ca76 <f_mount+0x52>
 800ca72:	2302      	movs	r3, #2
 800ca74:	e033      	b.n	800cade <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800ca76:	69bb      	ldr	r3, [r7, #24]
 800ca78:	2200      	movs	r2, #0
 800ca7a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d00f      	beq.n	800caa2 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	2200      	movs	r2, #0
 800ca86:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800ca88:	69fb      	ldr	r3, [r7, #28]
 800ca8a:	b2da      	uxtb	r2, r3
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	330c      	adds	r3, #12
 800ca90:	4619      	mov	r1, r3
 800ca92:	4610      	mov	r0, r2
 800ca94:	f000 fc73 	bl	800d37e <ff_cre_syncobj>
 800ca98:	4603      	mov	r3, r0
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d101      	bne.n	800caa2 <f_mount+0x7e>
 800ca9e:	2302      	movs	r3, #2
 800caa0:	e01d      	b.n	800cade <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800caa2:	68fa      	ldr	r2, [r7, #12]
 800caa4:	4910      	ldr	r1, [pc, #64]	@ (800cae8 <f_mount+0xc4>)
 800caa6:	69fb      	ldr	r3, [r7, #28]
 800caa8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d002      	beq.n	800cab8 <f_mount+0x94>
 800cab2:	79fb      	ldrb	r3, [r7, #7]
 800cab4:	2b01      	cmp	r3, #1
 800cab6:	d001      	beq.n	800cabc <f_mount+0x98>
 800cab8:	2300      	movs	r3, #0
 800caba:	e010      	b.n	800cade <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800cabc:	f107 010c 	add.w	r1, r7, #12
 800cac0:	f107 0308 	add.w	r3, r7, #8
 800cac4:	2200      	movs	r2, #0
 800cac6:	4618      	mov	r0, r3
 800cac8:	f7ff fd10 	bl	800c4ec <find_volume>
 800cacc:	4603      	mov	r3, r0
 800cace:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	7dfa      	ldrb	r2, [r7, #23]
 800cad4:	4611      	mov	r1, r2
 800cad6:	4618      	mov	r0, r3
 800cad8:	f7fe fc0f 	bl	800b2fa <unlock_fs>
 800cadc:	7dfb      	ldrb	r3, [r7, #23]
}
 800cade:	4618      	mov	r0, r3
 800cae0:	3720      	adds	r7, #32
 800cae2:	46bd      	mov	sp, r7
 800cae4:	bd80      	pop	{r7, pc}
 800cae6:	bf00      	nop
 800cae8:	20000c68 	.word	0x20000c68

0800caec <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800caec:	b580      	push	{r7, lr}
 800caee:	b098      	sub	sp, #96	@ 0x60
 800caf0:	af00      	add	r7, sp, #0
 800caf2:	60f8      	str	r0, [r7, #12]
 800caf4:	60b9      	str	r1, [r7, #8]
 800caf6:	4613      	mov	r3, r2
 800caf8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d101      	bne.n	800cb04 <f_open+0x18>
 800cb00:	2309      	movs	r3, #9
 800cb02:	e1b0      	b.n	800ce66 <f_open+0x37a>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800cb04:	79fb      	ldrb	r3, [r7, #7]
 800cb06:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cb0a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800cb0c:	79fa      	ldrb	r2, [r7, #7]
 800cb0e:	f107 0110 	add.w	r1, r7, #16
 800cb12:	f107 0308 	add.w	r3, r7, #8
 800cb16:	4618      	mov	r0, r3
 800cb18:	f7ff fce8 	bl	800c4ec <find_volume>
 800cb1c:	4603      	mov	r3, r0
 800cb1e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800cb22:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	f040 818d 	bne.w	800ce46 <f_open+0x35a>
		dj.obj.fs = fs;
 800cb2c:	693b      	ldr	r3, [r7, #16]
 800cb2e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800cb30:	68ba      	ldr	r2, [r7, #8]
 800cb32:	f107 0314 	add.w	r3, r7, #20
 800cb36:	4611      	mov	r1, r2
 800cb38:	4618      	mov	r0, r3
 800cb3a:	f7ff fbcb 	bl	800c2d4 <follow_path>
 800cb3e:	4603      	mov	r3, r0
 800cb40:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800cb44:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d118      	bne.n	800cb7e <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800cb4c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800cb50:	b25b      	sxtb	r3, r3
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	da03      	bge.n	800cb5e <f_open+0x72>
				res = FR_INVALID_NAME;
 800cb56:	2306      	movs	r3, #6
 800cb58:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800cb5c:	e00f      	b.n	800cb7e <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800cb5e:	79fb      	ldrb	r3, [r7, #7]
 800cb60:	2b01      	cmp	r3, #1
 800cb62:	bf8c      	ite	hi
 800cb64:	2301      	movhi	r3, #1
 800cb66:	2300      	movls	r3, #0
 800cb68:	b2db      	uxtb	r3, r3
 800cb6a:	461a      	mov	r2, r3
 800cb6c:	f107 0314 	add.w	r3, r7, #20
 800cb70:	4611      	mov	r1, r2
 800cb72:	4618      	mov	r0, r3
 800cb74:	f7fe fbdc 	bl	800b330 <chk_lock>
 800cb78:	4603      	mov	r3, r0
 800cb7a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800cb7e:	79fb      	ldrb	r3, [r7, #7]
 800cb80:	f003 031c 	and.w	r3, r3, #28
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d07f      	beq.n	800cc88 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800cb88:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d017      	beq.n	800cbc0 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800cb90:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cb94:	2b04      	cmp	r3, #4
 800cb96:	d10e      	bne.n	800cbb6 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800cb98:	f7fe fc26 	bl	800b3e8 <enq_lock>
 800cb9c:	4603      	mov	r3, r0
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d006      	beq.n	800cbb0 <f_open+0xc4>
 800cba2:	f107 0314 	add.w	r3, r7, #20
 800cba6:	4618      	mov	r0, r3
 800cba8:	f7ff face 	bl	800c148 <dir_register>
 800cbac:	4603      	mov	r3, r0
 800cbae:	e000      	b.n	800cbb2 <f_open+0xc6>
 800cbb0:	2312      	movs	r3, #18
 800cbb2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800cbb6:	79fb      	ldrb	r3, [r7, #7]
 800cbb8:	f043 0308 	orr.w	r3, r3, #8
 800cbbc:	71fb      	strb	r3, [r7, #7]
 800cbbe:	e010      	b.n	800cbe2 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800cbc0:	7ebb      	ldrb	r3, [r7, #26]
 800cbc2:	f003 0311 	and.w	r3, r3, #17
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d003      	beq.n	800cbd2 <f_open+0xe6>
					res = FR_DENIED;
 800cbca:	2307      	movs	r3, #7
 800cbcc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800cbd0:	e007      	b.n	800cbe2 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800cbd2:	79fb      	ldrb	r3, [r7, #7]
 800cbd4:	f003 0304 	and.w	r3, r3, #4
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d002      	beq.n	800cbe2 <f_open+0xf6>
 800cbdc:	2308      	movs	r3, #8
 800cbde:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800cbe2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d168      	bne.n	800ccbc <f_open+0x1d0>
 800cbea:	79fb      	ldrb	r3, [r7, #7]
 800cbec:	f003 0308 	and.w	r3, r3, #8
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d063      	beq.n	800ccbc <f_open+0x1d0>
				dw = GET_FATTIME();
 800cbf4:	f7fd fde0 	bl	800a7b8 <get_fattime>
 800cbf8:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800cbfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbfc:	330e      	adds	r3, #14
 800cbfe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cc00:	4618      	mov	r0, r3
 800cc02:	f7fe faba 	bl	800b17a <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800cc06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc08:	3316      	adds	r3, #22
 800cc0a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cc0c:	4618      	mov	r0, r3
 800cc0e:	f7fe fab4 	bl	800b17a <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800cc12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc14:	330b      	adds	r3, #11
 800cc16:	2220      	movs	r2, #32
 800cc18:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800cc1a:	693b      	ldr	r3, [r7, #16]
 800cc1c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cc1e:	4611      	mov	r1, r2
 800cc20:	4618      	mov	r0, r3
 800cc22:	f7ff f9fd 	bl	800c020 <ld_clust>
 800cc26:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800cc28:	693b      	ldr	r3, [r7, #16]
 800cc2a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	4618      	mov	r0, r3
 800cc30:	f7ff fa15 	bl	800c05e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800cc34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc36:	331c      	adds	r3, #28
 800cc38:	2100      	movs	r1, #0
 800cc3a:	4618      	mov	r0, r3
 800cc3c:	f7fe fa9d 	bl	800b17a <st_dword>
					fs->wflag = 1;
 800cc40:	693b      	ldr	r3, [r7, #16]
 800cc42:	2201      	movs	r2, #1
 800cc44:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800cc46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d037      	beq.n	800ccbc <f_open+0x1d0>
						dw = fs->winsect;
 800cc4c:	693b      	ldr	r3, [r7, #16]
 800cc4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc50:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800cc52:	f107 0314 	add.w	r3, r7, #20
 800cc56:	2200      	movs	r2, #0
 800cc58:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800cc5a:	4618      	mov	r0, r3
 800cc5c:	f7fe ff28 	bl	800bab0 <remove_chain>
 800cc60:	4603      	mov	r3, r0
 800cc62:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800cc66:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d126      	bne.n	800ccbc <f_open+0x1d0>
							res = move_window(fs, dw);
 800cc6e:	693b      	ldr	r3, [r7, #16]
 800cc70:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cc72:	4618      	mov	r0, r3
 800cc74:	f7fe fcd0 	bl	800b618 <move_window>
 800cc78:	4603      	mov	r3, r0
 800cc7a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800cc7e:	693b      	ldr	r3, [r7, #16]
 800cc80:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cc82:	3a01      	subs	r2, #1
 800cc84:	611a      	str	r2, [r3, #16]
 800cc86:	e019      	b.n	800ccbc <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800cc88:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d115      	bne.n	800ccbc <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800cc90:	7ebb      	ldrb	r3, [r7, #26]
 800cc92:	f003 0310 	and.w	r3, r3, #16
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d003      	beq.n	800cca2 <f_open+0x1b6>
					res = FR_NO_FILE;
 800cc9a:	2304      	movs	r3, #4
 800cc9c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800cca0:	e00c      	b.n	800ccbc <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800cca2:	79fb      	ldrb	r3, [r7, #7]
 800cca4:	f003 0302 	and.w	r3, r3, #2
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d007      	beq.n	800ccbc <f_open+0x1d0>
 800ccac:	7ebb      	ldrb	r3, [r7, #26]
 800ccae:	f003 0301 	and.w	r3, r3, #1
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d002      	beq.n	800ccbc <f_open+0x1d0>
						res = FR_DENIED;
 800ccb6:	2307      	movs	r3, #7
 800ccb8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800ccbc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d126      	bne.n	800cd12 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800ccc4:	79fb      	ldrb	r3, [r7, #7]
 800ccc6:	f003 0308 	and.w	r3, r3, #8
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d003      	beq.n	800ccd6 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800ccce:	79fb      	ldrb	r3, [r7, #7]
 800ccd0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ccd4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800ccd6:	693b      	ldr	r3, [r7, #16]
 800ccd8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800ccde:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800cce4:	79fb      	ldrb	r3, [r7, #7]
 800cce6:	2b01      	cmp	r3, #1
 800cce8:	bf8c      	ite	hi
 800ccea:	2301      	movhi	r3, #1
 800ccec:	2300      	movls	r3, #0
 800ccee:	b2db      	uxtb	r3, r3
 800ccf0:	461a      	mov	r2, r3
 800ccf2:	f107 0314 	add.w	r3, r7, #20
 800ccf6:	4611      	mov	r1, r2
 800ccf8:	4618      	mov	r0, r3
 800ccfa:	f7fe fb97 	bl	800b42c <inc_lock>
 800ccfe:	4602      	mov	r2, r0
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	691b      	ldr	r3, [r3, #16]
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d102      	bne.n	800cd12 <f_open+0x226>
 800cd0c:	2302      	movs	r3, #2
 800cd0e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800cd12:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	f040 8095 	bne.w	800ce46 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800cd1c:	693b      	ldr	r3, [r7, #16]
 800cd1e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cd20:	4611      	mov	r1, r2
 800cd22:	4618      	mov	r0, r3
 800cd24:	f7ff f97c 	bl	800c020 <ld_clust>
 800cd28:	4602      	mov	r2, r0
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800cd2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd30:	331c      	adds	r3, #28
 800cd32:	4618      	mov	r0, r3
 800cd34:	f7fe f9e3 	bl	800b0fe <ld_dword>
 800cd38:	4602      	mov	r2, r0
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	2200      	movs	r2, #0
 800cd42:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800cd44:	693a      	ldr	r2, [r7, #16]
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800cd4a:	693b      	ldr	r3, [r7, #16]
 800cd4c:	88da      	ldrh	r2, [r3, #6]
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	79fa      	ldrb	r2, [r7, #7]
 800cd56:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	2200      	movs	r2, #0
 800cd5c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	2200      	movs	r2, #0
 800cd62:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	2200      	movs	r2, #0
 800cd68:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	3330      	adds	r3, #48	@ 0x30
 800cd6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cd72:	2100      	movs	r1, #0
 800cd74:	4618      	mov	r0, r3
 800cd76:	f7fe fa4d 	bl	800b214 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800cd7a:	79fb      	ldrb	r3, [r7, #7]
 800cd7c:	f003 0320 	and.w	r3, r3, #32
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d060      	beq.n	800ce46 <f_open+0x35a>
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	68db      	ldr	r3, [r3, #12]
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d05c      	beq.n	800ce46 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	68da      	ldr	r2, [r3, #12]
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800cd94:	693b      	ldr	r3, [r7, #16]
 800cd96:	895b      	ldrh	r3, [r3, #10]
 800cd98:	025b      	lsls	r3, r3, #9
 800cd9a:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	689b      	ldr	r3, [r3, #8]
 800cda0:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	68db      	ldr	r3, [r3, #12]
 800cda6:	657b      	str	r3, [r7, #84]	@ 0x54
 800cda8:	e016      	b.n	800cdd8 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800cdae:	4618      	mov	r0, r3
 800cdb0:	f7fe fced 	bl	800b78e <get_fat>
 800cdb4:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800cdb6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cdb8:	2b01      	cmp	r3, #1
 800cdba:	d802      	bhi.n	800cdc2 <f_open+0x2d6>
 800cdbc:	2302      	movs	r3, #2
 800cdbe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800cdc2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cdc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdc8:	d102      	bne.n	800cdd0 <f_open+0x2e4>
 800cdca:	2301      	movs	r3, #1
 800cdcc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800cdd0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cdd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cdd4:	1ad3      	subs	r3, r2, r3
 800cdd6:	657b      	str	r3, [r7, #84]	@ 0x54
 800cdd8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d103      	bne.n	800cde8 <f_open+0x2fc>
 800cde0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cde2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cde4:	429a      	cmp	r2, r3
 800cde6:	d8e0      	bhi.n	800cdaa <f_open+0x2be>
				}
				fp->clust = clst;
 800cde8:	68fb      	ldr	r3, [r7, #12]
 800cdea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cdec:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800cdee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d127      	bne.n	800ce46 <f_open+0x35a>
 800cdf6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cdf8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d022      	beq.n	800ce46 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800ce00:	693b      	ldr	r3, [r7, #16]
 800ce02:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ce04:	4618      	mov	r0, r3
 800ce06:	f7fe fca3 	bl	800b750 <clust2sect>
 800ce0a:	6478      	str	r0, [r7, #68]	@ 0x44
 800ce0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d103      	bne.n	800ce1a <f_open+0x32e>
						res = FR_INT_ERR;
 800ce12:	2302      	movs	r3, #2
 800ce14:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800ce18:	e015      	b.n	800ce46 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800ce1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ce1c:	0a5a      	lsrs	r2, r3, #9
 800ce1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ce20:	441a      	add	r2, r3
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800ce26:	693b      	ldr	r3, [r7, #16]
 800ce28:	7858      	ldrb	r0, [r3, #1]
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	6a1a      	ldr	r2, [r3, #32]
 800ce34:	2301      	movs	r3, #1
 800ce36:	f7fe f8eb 	bl	800b010 <disk_read>
 800ce3a:	4603      	mov	r3, r0
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d002      	beq.n	800ce46 <f_open+0x35a>
 800ce40:	2301      	movs	r3, #1
 800ce42:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800ce46:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	d002      	beq.n	800ce54 <f_open+0x368>
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	2200      	movs	r2, #0
 800ce52:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ce54:	693b      	ldr	r3, [r7, #16]
 800ce56:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800ce5a:	4611      	mov	r1, r2
 800ce5c:	4618      	mov	r0, r3
 800ce5e:	f7fe fa4c 	bl	800b2fa <unlock_fs>
 800ce62:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800ce66:	4618      	mov	r0, r3
 800ce68:	3760      	adds	r7, #96	@ 0x60
 800ce6a:	46bd      	mov	sp, r7
 800ce6c:	bd80      	pop	{r7, pc}

0800ce6e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800ce6e:	b580      	push	{r7, lr}
 800ce70:	b08c      	sub	sp, #48	@ 0x30
 800ce72:	af00      	add	r7, sp, #0
 800ce74:	60f8      	str	r0, [r7, #12]
 800ce76:	60b9      	str	r1, [r7, #8]
 800ce78:	607a      	str	r2, [r7, #4]
 800ce7a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800ce7c:	68bb      	ldr	r3, [r7, #8]
 800ce7e:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800ce80:	683b      	ldr	r3, [r7, #0]
 800ce82:	2200      	movs	r2, #0
 800ce84:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	f107 0210 	add.w	r2, r7, #16
 800ce8c:	4611      	mov	r1, r2
 800ce8e:	4618      	mov	r0, r3
 800ce90:	f7ff fd80 	bl	800c994 <validate>
 800ce94:	4603      	mov	r3, r0
 800ce96:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ce9a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d107      	bne.n	800ceb2 <f_write+0x44>
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	7d5b      	ldrb	r3, [r3, #21]
 800cea6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800ceaa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d009      	beq.n	800cec6 <f_write+0x58>
 800ceb2:	693b      	ldr	r3, [r7, #16]
 800ceb4:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800ceb8:	4611      	mov	r1, r2
 800ceba:	4618      	mov	r0, r3
 800cebc:	f7fe fa1d 	bl	800b2fa <unlock_fs>
 800cec0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cec4:	e173      	b.n	800d1ae <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	7d1b      	ldrb	r3, [r3, #20]
 800ceca:	f003 0302 	and.w	r3, r3, #2
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d106      	bne.n	800cee0 <f_write+0x72>
 800ced2:	693b      	ldr	r3, [r7, #16]
 800ced4:	2107      	movs	r1, #7
 800ced6:	4618      	mov	r0, r3
 800ced8:	f7fe fa0f 	bl	800b2fa <unlock_fs>
 800cedc:	2307      	movs	r3, #7
 800cede:	e166      	b.n	800d1ae <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	699a      	ldr	r2, [r3, #24]
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	441a      	add	r2, r3
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	699b      	ldr	r3, [r3, #24]
 800ceec:	429a      	cmp	r2, r3
 800ceee:	f080 814b 	bcs.w	800d188 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	699b      	ldr	r3, [r3, #24]
 800cef6:	43db      	mvns	r3, r3
 800cef8:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800cefa:	e145      	b.n	800d188 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	699b      	ldr	r3, [r3, #24]
 800cf00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	f040 8101 	bne.w	800d10c <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	699b      	ldr	r3, [r3, #24]
 800cf0e:	0a5b      	lsrs	r3, r3, #9
 800cf10:	693a      	ldr	r2, [r7, #16]
 800cf12:	8952      	ldrh	r2, [r2, #10]
 800cf14:	3a01      	subs	r2, #1
 800cf16:	4013      	ands	r3, r2
 800cf18:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800cf1a:	69bb      	ldr	r3, [r7, #24]
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d14d      	bne.n	800cfbc <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	699b      	ldr	r3, [r3, #24]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d10c      	bne.n	800cf42 <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	689b      	ldr	r3, [r3, #8]
 800cf2c:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800cf2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d11a      	bne.n	800cf6a <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	2100      	movs	r1, #0
 800cf38:	4618      	mov	r0, r3
 800cf3a:	f7fe fe1e 	bl	800bb7a <create_chain>
 800cf3e:	62b8      	str	r0, [r7, #40]	@ 0x28
 800cf40:	e013      	b.n	800cf6a <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d007      	beq.n	800cf5a <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	699b      	ldr	r3, [r3, #24]
 800cf4e:	4619      	mov	r1, r3
 800cf50:	68f8      	ldr	r0, [r7, #12]
 800cf52:	f7fe feaa 	bl	800bcaa <clmt_clust>
 800cf56:	62b8      	str	r0, [r7, #40]	@ 0x28
 800cf58:	e007      	b.n	800cf6a <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800cf5a:	68fa      	ldr	r2, [r7, #12]
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	69db      	ldr	r3, [r3, #28]
 800cf60:	4619      	mov	r1, r3
 800cf62:	4610      	mov	r0, r2
 800cf64:	f7fe fe09 	bl	800bb7a <create_chain>
 800cf68:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800cf6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	f000 8110 	beq.w	800d192 <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800cf72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf74:	2b01      	cmp	r3, #1
 800cf76:	d109      	bne.n	800cf8c <f_write+0x11e>
 800cf78:	68fb      	ldr	r3, [r7, #12]
 800cf7a:	2202      	movs	r2, #2
 800cf7c:	755a      	strb	r2, [r3, #21]
 800cf7e:	693b      	ldr	r3, [r7, #16]
 800cf80:	2102      	movs	r1, #2
 800cf82:	4618      	mov	r0, r3
 800cf84:	f7fe f9b9 	bl	800b2fa <unlock_fs>
 800cf88:	2302      	movs	r3, #2
 800cf8a:	e110      	b.n	800d1ae <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800cf8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf92:	d109      	bne.n	800cfa8 <f_write+0x13a>
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	2201      	movs	r2, #1
 800cf98:	755a      	strb	r2, [r3, #21]
 800cf9a:	693b      	ldr	r3, [r7, #16]
 800cf9c:	2101      	movs	r1, #1
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	f7fe f9ab 	bl	800b2fa <unlock_fs>
 800cfa4:	2301      	movs	r3, #1
 800cfa6:	e102      	b.n	800d1ae <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cfac:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	689b      	ldr	r3, [r3, #8]
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d102      	bne.n	800cfbc <f_write+0x14e>
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cfba:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	7d1b      	ldrb	r3, [r3, #20]
 800cfc0:	b25b      	sxtb	r3, r3
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	da1d      	bge.n	800d002 <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cfc6:	693b      	ldr	r3, [r7, #16]
 800cfc8:	7858      	ldrb	r0, [r3, #1]
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	6a1a      	ldr	r2, [r3, #32]
 800cfd4:	2301      	movs	r3, #1
 800cfd6:	f7fe f83b 	bl	800b050 <disk_write>
 800cfda:	4603      	mov	r3, r0
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d009      	beq.n	800cff4 <f_write+0x186>
 800cfe0:	68fb      	ldr	r3, [r7, #12]
 800cfe2:	2201      	movs	r2, #1
 800cfe4:	755a      	strb	r2, [r3, #21]
 800cfe6:	693b      	ldr	r3, [r7, #16]
 800cfe8:	2101      	movs	r1, #1
 800cfea:	4618      	mov	r0, r3
 800cfec:	f7fe f985 	bl	800b2fa <unlock_fs>
 800cff0:	2301      	movs	r3, #1
 800cff2:	e0dc      	b.n	800d1ae <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	7d1b      	ldrb	r3, [r3, #20]
 800cff8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cffc:	b2da      	uxtb	r2, r3
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d002:	693a      	ldr	r2, [r7, #16]
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	69db      	ldr	r3, [r3, #28]
 800d008:	4619      	mov	r1, r3
 800d00a:	4610      	mov	r0, r2
 800d00c:	f7fe fba0 	bl	800b750 <clust2sect>
 800d010:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d012:	697b      	ldr	r3, [r7, #20]
 800d014:	2b00      	cmp	r3, #0
 800d016:	d109      	bne.n	800d02c <f_write+0x1be>
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	2202      	movs	r2, #2
 800d01c:	755a      	strb	r2, [r3, #21]
 800d01e:	693b      	ldr	r3, [r7, #16]
 800d020:	2102      	movs	r1, #2
 800d022:	4618      	mov	r0, r3
 800d024:	f7fe f969 	bl	800b2fa <unlock_fs>
 800d028:	2302      	movs	r3, #2
 800d02a:	e0c0      	b.n	800d1ae <f_write+0x340>
			sect += csect;
 800d02c:	697a      	ldr	r2, [r7, #20]
 800d02e:	69bb      	ldr	r3, [r7, #24]
 800d030:	4413      	add	r3, r2
 800d032:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	0a5b      	lsrs	r3, r3, #9
 800d038:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800d03a:	6a3b      	ldr	r3, [r7, #32]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d041      	beq.n	800d0c4 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d040:	69ba      	ldr	r2, [r7, #24]
 800d042:	6a3b      	ldr	r3, [r7, #32]
 800d044:	4413      	add	r3, r2
 800d046:	693a      	ldr	r2, [r7, #16]
 800d048:	8952      	ldrh	r2, [r2, #10]
 800d04a:	4293      	cmp	r3, r2
 800d04c:	d905      	bls.n	800d05a <f_write+0x1ec>
					cc = fs->csize - csect;
 800d04e:	693b      	ldr	r3, [r7, #16]
 800d050:	895b      	ldrh	r3, [r3, #10]
 800d052:	461a      	mov	r2, r3
 800d054:	69bb      	ldr	r3, [r7, #24]
 800d056:	1ad3      	subs	r3, r2, r3
 800d058:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d05a:	693b      	ldr	r3, [r7, #16]
 800d05c:	7858      	ldrb	r0, [r3, #1]
 800d05e:	6a3b      	ldr	r3, [r7, #32]
 800d060:	697a      	ldr	r2, [r7, #20]
 800d062:	69f9      	ldr	r1, [r7, #28]
 800d064:	f7fd fff4 	bl	800b050 <disk_write>
 800d068:	4603      	mov	r3, r0
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d009      	beq.n	800d082 <f_write+0x214>
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	2201      	movs	r2, #1
 800d072:	755a      	strb	r2, [r3, #21]
 800d074:	693b      	ldr	r3, [r7, #16]
 800d076:	2101      	movs	r1, #1
 800d078:	4618      	mov	r0, r3
 800d07a:	f7fe f93e 	bl	800b2fa <unlock_fs>
 800d07e:	2301      	movs	r3, #1
 800d080:	e095      	b.n	800d1ae <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	6a1a      	ldr	r2, [r3, #32]
 800d086:	697b      	ldr	r3, [r7, #20]
 800d088:	1ad3      	subs	r3, r2, r3
 800d08a:	6a3a      	ldr	r2, [r7, #32]
 800d08c:	429a      	cmp	r2, r3
 800d08e:	d915      	bls.n	800d0bc <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	6a1a      	ldr	r2, [r3, #32]
 800d09a:	697b      	ldr	r3, [r7, #20]
 800d09c:	1ad3      	subs	r3, r2, r3
 800d09e:	025b      	lsls	r3, r3, #9
 800d0a0:	69fa      	ldr	r2, [r7, #28]
 800d0a2:	4413      	add	r3, r2
 800d0a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d0a8:	4619      	mov	r1, r3
 800d0aa:	f7fe f892 	bl	800b1d2 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	7d1b      	ldrb	r3, [r3, #20]
 800d0b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d0b6:	b2da      	uxtb	r2, r3
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800d0bc:	6a3b      	ldr	r3, [r7, #32]
 800d0be:	025b      	lsls	r3, r3, #9
 800d0c0:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800d0c2:	e044      	b.n	800d14e <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	6a1b      	ldr	r3, [r3, #32]
 800d0c8:	697a      	ldr	r2, [r7, #20]
 800d0ca:	429a      	cmp	r2, r3
 800d0cc:	d01b      	beq.n	800d106 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	699a      	ldr	r2, [r3, #24]
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d0d6:	429a      	cmp	r2, r3
 800d0d8:	d215      	bcs.n	800d106 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800d0da:	693b      	ldr	r3, [r7, #16]
 800d0dc:	7858      	ldrb	r0, [r3, #1]
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d0e4:	2301      	movs	r3, #1
 800d0e6:	697a      	ldr	r2, [r7, #20]
 800d0e8:	f7fd ff92 	bl	800b010 <disk_read>
 800d0ec:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d009      	beq.n	800d106 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	2201      	movs	r2, #1
 800d0f6:	755a      	strb	r2, [r3, #21]
 800d0f8:	693b      	ldr	r3, [r7, #16]
 800d0fa:	2101      	movs	r1, #1
 800d0fc:	4618      	mov	r0, r3
 800d0fe:	f7fe f8fc 	bl	800b2fa <unlock_fs>
 800d102:	2301      	movs	r3, #1
 800d104:	e053      	b.n	800d1ae <f_write+0x340>
			}
#endif
			fp->sect = sect;
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	697a      	ldr	r2, [r7, #20]
 800d10a:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	699b      	ldr	r3, [r3, #24]
 800d110:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d114:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800d118:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800d11a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	429a      	cmp	r2, r3
 800d120:	d901      	bls.n	800d126 <f_write+0x2b8>
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	699b      	ldr	r3, [r3, #24]
 800d130:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d134:	4413      	add	r3, r2
 800d136:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d138:	69f9      	ldr	r1, [r7, #28]
 800d13a:	4618      	mov	r0, r3
 800d13c:	f7fe f849 	bl	800b1d2 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	7d1b      	ldrb	r3, [r3, #20]
 800d144:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d148:	b2da      	uxtb	r2, r3
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800d14e:	69fa      	ldr	r2, [r7, #28]
 800d150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d152:	4413      	add	r3, r2
 800d154:	61fb      	str	r3, [r7, #28]
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	699a      	ldr	r2, [r3, #24]
 800d15a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d15c:	441a      	add	r2, r3
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	619a      	str	r2, [r3, #24]
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	68da      	ldr	r2, [r3, #12]
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	699b      	ldr	r3, [r3, #24]
 800d16a:	429a      	cmp	r2, r3
 800d16c:	bf38      	it	cc
 800d16e:	461a      	movcc	r2, r3
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	60da      	str	r2, [r3, #12]
 800d174:	683b      	ldr	r3, [r7, #0]
 800d176:	681a      	ldr	r2, [r3, #0]
 800d178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d17a:	441a      	add	r2, r3
 800d17c:	683b      	ldr	r3, [r7, #0]
 800d17e:	601a      	str	r2, [r3, #0]
 800d180:	687a      	ldr	r2, [r7, #4]
 800d182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d184:	1ad3      	subs	r3, r2, r3
 800d186:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	f47f aeb6 	bne.w	800cefc <f_write+0x8e>
 800d190:	e000      	b.n	800d194 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d192:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	7d1b      	ldrb	r3, [r3, #20]
 800d198:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d19c:	b2da      	uxtb	r2, r3
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800d1a2:	693b      	ldr	r3, [r7, #16]
 800d1a4:	2100      	movs	r1, #0
 800d1a6:	4618      	mov	r0, r3
 800d1a8:	f7fe f8a7 	bl	800b2fa <unlock_fs>
 800d1ac:	2300      	movs	r3, #0
}
 800d1ae:	4618      	mov	r0, r3
 800d1b0:	3730      	adds	r7, #48	@ 0x30
 800d1b2:	46bd      	mov	sp, r7
 800d1b4:	bd80      	pop	{r7, pc}

0800d1b6 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800d1b6:	b580      	push	{r7, lr}
 800d1b8:	b086      	sub	sp, #24
 800d1ba:	af00      	add	r7, sp, #0
 800d1bc:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	f107 0208 	add.w	r2, r7, #8
 800d1c4:	4611      	mov	r1, r2
 800d1c6:	4618      	mov	r0, r3
 800d1c8:	f7ff fbe4 	bl	800c994 <validate>
 800d1cc:	4603      	mov	r3, r0
 800d1ce:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d1d0:	7dfb      	ldrb	r3, [r7, #23]
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d16d      	bne.n	800d2b2 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	7d1b      	ldrb	r3, [r3, #20]
 800d1da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d067      	beq.n	800d2b2 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	7d1b      	ldrb	r3, [r3, #20]
 800d1e6:	b25b      	sxtb	r3, r3
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	da1a      	bge.n	800d222 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800d1ec:	68bb      	ldr	r3, [r7, #8]
 800d1ee:	7858      	ldrb	r0, [r3, #1]
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	6a1a      	ldr	r2, [r3, #32]
 800d1fa:	2301      	movs	r3, #1
 800d1fc:	f7fd ff28 	bl	800b050 <disk_write>
 800d200:	4603      	mov	r3, r0
 800d202:	2b00      	cmp	r3, #0
 800d204:	d006      	beq.n	800d214 <f_sync+0x5e>
 800d206:	68bb      	ldr	r3, [r7, #8]
 800d208:	2101      	movs	r1, #1
 800d20a:	4618      	mov	r0, r3
 800d20c:	f7fe f875 	bl	800b2fa <unlock_fs>
 800d210:	2301      	movs	r3, #1
 800d212:	e055      	b.n	800d2c0 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	7d1b      	ldrb	r3, [r3, #20]
 800d218:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d21c:	b2da      	uxtb	r2, r3
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800d222:	f7fd fac9 	bl	800a7b8 <get_fattime>
 800d226:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800d228:	68ba      	ldr	r2, [r7, #8]
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d22e:	4619      	mov	r1, r3
 800d230:	4610      	mov	r0, r2
 800d232:	f7fe f9f1 	bl	800b618 <move_window>
 800d236:	4603      	mov	r3, r0
 800d238:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800d23a:	7dfb      	ldrb	r3, [r7, #23]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d138      	bne.n	800d2b2 <f_sync+0xfc>
					dir = fp->dir_ptr;
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d244:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	330b      	adds	r3, #11
 800d24a:	781a      	ldrb	r2, [r3, #0]
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	330b      	adds	r3, #11
 800d250:	f042 0220 	orr.w	r2, r2, #32
 800d254:	b2d2      	uxtb	r2, r2
 800d256:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	6818      	ldr	r0, [r3, #0]
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	689b      	ldr	r3, [r3, #8]
 800d260:	461a      	mov	r2, r3
 800d262:	68f9      	ldr	r1, [r7, #12]
 800d264:	f7fe fefb 	bl	800c05e <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	f103 021c 	add.w	r2, r3, #28
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	68db      	ldr	r3, [r3, #12]
 800d272:	4619      	mov	r1, r3
 800d274:	4610      	mov	r0, r2
 800d276:	f7fd ff80 	bl	800b17a <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	3316      	adds	r3, #22
 800d27e:	6939      	ldr	r1, [r7, #16]
 800d280:	4618      	mov	r0, r3
 800d282:	f7fd ff7a 	bl	800b17a <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	3312      	adds	r3, #18
 800d28a:	2100      	movs	r1, #0
 800d28c:	4618      	mov	r0, r3
 800d28e:	f7fd ff59 	bl	800b144 <st_word>
					fs->wflag = 1;
 800d292:	68bb      	ldr	r3, [r7, #8]
 800d294:	2201      	movs	r2, #1
 800d296:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800d298:	68bb      	ldr	r3, [r7, #8]
 800d29a:	4618      	mov	r0, r3
 800d29c:	f7fe f9ea 	bl	800b674 <sync_fs>
 800d2a0:	4603      	mov	r3, r0
 800d2a2:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	7d1b      	ldrb	r3, [r3, #20]
 800d2a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d2ac:	b2da      	uxtb	r2, r3
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800d2b2:	68bb      	ldr	r3, [r7, #8]
 800d2b4:	7dfa      	ldrb	r2, [r7, #23]
 800d2b6:	4611      	mov	r1, r2
 800d2b8:	4618      	mov	r0, r3
 800d2ba:	f7fe f81e 	bl	800b2fa <unlock_fs>
 800d2be:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2c0:	4618      	mov	r0, r3
 800d2c2:	3718      	adds	r7, #24
 800d2c4:	46bd      	mov	sp, r7
 800d2c6:	bd80      	pop	{r7, pc}

0800d2c8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d2c8:	b480      	push	{r7}
 800d2ca:	b087      	sub	sp, #28
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	60f8      	str	r0, [r7, #12]
 800d2d0:	60b9      	str	r1, [r7, #8]
 800d2d2:	4613      	mov	r3, r2
 800d2d4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d2d6:	2301      	movs	r3, #1
 800d2d8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d2da:	2300      	movs	r3, #0
 800d2dc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d2de:	4b1f      	ldr	r3, [pc, #124]	@ (800d35c <FATFS_LinkDriverEx+0x94>)
 800d2e0:	7a5b      	ldrb	r3, [r3, #9]
 800d2e2:	b2db      	uxtb	r3, r3
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d131      	bne.n	800d34c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d2e8:	4b1c      	ldr	r3, [pc, #112]	@ (800d35c <FATFS_LinkDriverEx+0x94>)
 800d2ea:	7a5b      	ldrb	r3, [r3, #9]
 800d2ec:	b2db      	uxtb	r3, r3
 800d2ee:	461a      	mov	r2, r3
 800d2f0:	4b1a      	ldr	r3, [pc, #104]	@ (800d35c <FATFS_LinkDriverEx+0x94>)
 800d2f2:	2100      	movs	r1, #0
 800d2f4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d2f6:	4b19      	ldr	r3, [pc, #100]	@ (800d35c <FATFS_LinkDriverEx+0x94>)
 800d2f8:	7a5b      	ldrb	r3, [r3, #9]
 800d2fa:	b2db      	uxtb	r3, r3
 800d2fc:	4a17      	ldr	r2, [pc, #92]	@ (800d35c <FATFS_LinkDriverEx+0x94>)
 800d2fe:	009b      	lsls	r3, r3, #2
 800d300:	4413      	add	r3, r2
 800d302:	68fa      	ldr	r2, [r7, #12]
 800d304:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d306:	4b15      	ldr	r3, [pc, #84]	@ (800d35c <FATFS_LinkDriverEx+0x94>)
 800d308:	7a5b      	ldrb	r3, [r3, #9]
 800d30a:	b2db      	uxtb	r3, r3
 800d30c:	461a      	mov	r2, r3
 800d30e:	4b13      	ldr	r3, [pc, #76]	@ (800d35c <FATFS_LinkDriverEx+0x94>)
 800d310:	4413      	add	r3, r2
 800d312:	79fa      	ldrb	r2, [r7, #7]
 800d314:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d316:	4b11      	ldr	r3, [pc, #68]	@ (800d35c <FATFS_LinkDriverEx+0x94>)
 800d318:	7a5b      	ldrb	r3, [r3, #9]
 800d31a:	b2db      	uxtb	r3, r3
 800d31c:	1c5a      	adds	r2, r3, #1
 800d31e:	b2d1      	uxtb	r1, r2
 800d320:	4a0e      	ldr	r2, [pc, #56]	@ (800d35c <FATFS_LinkDriverEx+0x94>)
 800d322:	7251      	strb	r1, [r2, #9]
 800d324:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d326:	7dbb      	ldrb	r3, [r7, #22]
 800d328:	3330      	adds	r3, #48	@ 0x30
 800d32a:	b2da      	uxtb	r2, r3
 800d32c:	68bb      	ldr	r3, [r7, #8]
 800d32e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d330:	68bb      	ldr	r3, [r7, #8]
 800d332:	3301      	adds	r3, #1
 800d334:	223a      	movs	r2, #58	@ 0x3a
 800d336:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d338:	68bb      	ldr	r3, [r7, #8]
 800d33a:	3302      	adds	r3, #2
 800d33c:	222f      	movs	r2, #47	@ 0x2f
 800d33e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d340:	68bb      	ldr	r3, [r7, #8]
 800d342:	3303      	adds	r3, #3
 800d344:	2200      	movs	r2, #0
 800d346:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d348:	2300      	movs	r3, #0
 800d34a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d34c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d34e:	4618      	mov	r0, r3
 800d350:	371c      	adds	r7, #28
 800d352:	46bd      	mov	sp, r7
 800d354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d358:	4770      	bx	lr
 800d35a:	bf00      	nop
 800d35c:	20000c90 	.word	0x20000c90

0800d360 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d360:	b580      	push	{r7, lr}
 800d362:	b082      	sub	sp, #8
 800d364:	af00      	add	r7, sp, #0
 800d366:	6078      	str	r0, [r7, #4]
 800d368:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d36a:	2200      	movs	r2, #0
 800d36c:	6839      	ldr	r1, [r7, #0]
 800d36e:	6878      	ldr	r0, [r7, #4]
 800d370:	f7ff ffaa 	bl	800d2c8 <FATFS_LinkDriverEx>
 800d374:	4603      	mov	r3, r0
}
 800d376:	4618      	mov	r0, r3
 800d378:	3708      	adds	r7, #8
 800d37a:	46bd      	mov	sp, r7
 800d37c:	bd80      	pop	{r7, pc}

0800d37e <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800d37e:	b580      	push	{r7, lr}
 800d380:	b084      	sub	sp, #16
 800d382:	af00      	add	r7, sp, #0
 800d384:	4603      	mov	r3, r0
 800d386:	6039      	str	r1, [r7, #0]
 800d388:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 800d38a:	2200      	movs	r2, #0
 800d38c:	2101      	movs	r1, #1
 800d38e:	2001      	movs	r0, #1
 800d390:	f000 f977 	bl	800d682 <osSemaphoreNew>
 800d394:	4602      	mov	r2, r0
 800d396:	683b      	ldr	r3, [r7, #0]
 800d398:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 800d39a:	683b      	ldr	r3, [r7, #0]
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	bf14      	ite	ne
 800d3a2:	2301      	movne	r3, #1
 800d3a4:	2300      	moveq	r3, #0
 800d3a6:	b2db      	uxtb	r3, r3
 800d3a8:	60fb      	str	r3, [r7, #12]

    return ret;
 800d3aa:	68fb      	ldr	r3, [r7, #12]
}
 800d3ac:	4618      	mov	r0, r3
 800d3ae:	3710      	adds	r7, #16
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	bd80      	pop	{r7, pc}

0800d3b4 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800d3b4:	b580      	push	{r7, lr}
 800d3b6:	b082      	sub	sp, #8
 800d3b8:	af00      	add	r7, sp, #0
 800d3ba:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800d3bc:	6878      	ldr	r0, [r7, #4]
 800d3be:	f000 fa7f 	bl	800d8c0 <osSemaphoreDelete>
#endif
    return 1;
 800d3c2:	2301      	movs	r3, #1
}
 800d3c4:	4618      	mov	r0, r3
 800d3c6:	3708      	adds	r7, #8
 800d3c8:	46bd      	mov	sp, r7
 800d3ca:	bd80      	pop	{r7, pc}

0800d3cc <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800d3cc:	b580      	push	{r7, lr}
 800d3ce:	b084      	sub	sp, #16
 800d3d0:	af00      	add	r7, sp, #0
 800d3d2:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 800d3d8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800d3dc:	6878      	ldr	r0, [r7, #4]
 800d3de:	f000 f9d9 	bl	800d794 <osSemaphoreAcquire>
 800d3e2:	4603      	mov	r3, r0
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d101      	bne.n	800d3ec <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 800d3e8:	2301      	movs	r3, #1
 800d3ea:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800d3ec:	68fb      	ldr	r3, [r7, #12]
}
 800d3ee:	4618      	mov	r0, r3
 800d3f0:	3710      	adds	r7, #16
 800d3f2:	46bd      	mov	sp, r7
 800d3f4:	bd80      	pop	{r7, pc}

0800d3f6 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800d3f6:	b580      	push	{r7, lr}
 800d3f8:	b082      	sub	sp, #8
 800d3fa:	af00      	add	r7, sp, #0
 800d3fc:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800d3fe:	6878      	ldr	r0, [r7, #4]
 800d400:	f000 fa1a 	bl	800d838 <osSemaphoreRelease>
#endif
}
 800d404:	bf00      	nop
 800d406:	3708      	adds	r7, #8
 800d408:	46bd      	mov	sp, r7
 800d40a:	bd80      	pop	{r7, pc}

0800d40c <__NVIC_SetPriority>:
{
 800d40c:	b480      	push	{r7}
 800d40e:	b083      	sub	sp, #12
 800d410:	af00      	add	r7, sp, #0
 800d412:	4603      	mov	r3, r0
 800d414:	6039      	str	r1, [r7, #0]
 800d416:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	db0a      	blt.n	800d436 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d420:	683b      	ldr	r3, [r7, #0]
 800d422:	b2da      	uxtb	r2, r3
 800d424:	490c      	ldr	r1, [pc, #48]	@ (800d458 <__NVIC_SetPriority+0x4c>)
 800d426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d42a:	0112      	lsls	r2, r2, #4
 800d42c:	b2d2      	uxtb	r2, r2
 800d42e:	440b      	add	r3, r1
 800d430:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800d434:	e00a      	b.n	800d44c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d436:	683b      	ldr	r3, [r7, #0]
 800d438:	b2da      	uxtb	r2, r3
 800d43a:	4908      	ldr	r1, [pc, #32]	@ (800d45c <__NVIC_SetPriority+0x50>)
 800d43c:	79fb      	ldrb	r3, [r7, #7]
 800d43e:	f003 030f 	and.w	r3, r3, #15
 800d442:	3b04      	subs	r3, #4
 800d444:	0112      	lsls	r2, r2, #4
 800d446:	b2d2      	uxtb	r2, r2
 800d448:	440b      	add	r3, r1
 800d44a:	761a      	strb	r2, [r3, #24]
}
 800d44c:	bf00      	nop
 800d44e:	370c      	adds	r7, #12
 800d450:	46bd      	mov	sp, r7
 800d452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d456:	4770      	bx	lr
 800d458:	e000e100 	.word	0xe000e100
 800d45c:	e000ed00 	.word	0xe000ed00

0800d460 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800d460:	b580      	push	{r7, lr}
 800d462:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800d464:	4b05      	ldr	r3, [pc, #20]	@ (800d47c <SysTick_Handler+0x1c>)
 800d466:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800d468:	f002 faec 	bl	800fa44 <xTaskGetSchedulerState>
 800d46c:	4603      	mov	r3, r0
 800d46e:	2b01      	cmp	r3, #1
 800d470:	d001      	beq.n	800d476 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800d472:	f003 f9e1 	bl	8010838 <xPortSysTickHandler>
  }
}
 800d476:	bf00      	nop
 800d478:	bd80      	pop	{r7, pc}
 800d47a:	bf00      	nop
 800d47c:	e000e010 	.word	0xe000e010

0800d480 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800d480:	b580      	push	{r7, lr}
 800d482:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800d484:	2100      	movs	r1, #0
 800d486:	f06f 0004 	mvn.w	r0, #4
 800d48a:	f7ff ffbf 	bl	800d40c <__NVIC_SetPriority>
#endif
}
 800d48e:	bf00      	nop
 800d490:	bd80      	pop	{r7, pc}
	...

0800d494 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800d494:	b480      	push	{r7}
 800d496:	b083      	sub	sp, #12
 800d498:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d49a:	f3ef 8305 	mrs	r3, IPSR
 800d49e:	603b      	str	r3, [r7, #0]
  return(result);
 800d4a0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d003      	beq.n	800d4ae <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800d4a6:	f06f 0305 	mvn.w	r3, #5
 800d4aa:	607b      	str	r3, [r7, #4]
 800d4ac:	e00c      	b.n	800d4c8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800d4ae:	4b0a      	ldr	r3, [pc, #40]	@ (800d4d8 <osKernelInitialize+0x44>)
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d105      	bne.n	800d4c2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800d4b6:	4b08      	ldr	r3, [pc, #32]	@ (800d4d8 <osKernelInitialize+0x44>)
 800d4b8:	2201      	movs	r2, #1
 800d4ba:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800d4bc:	2300      	movs	r3, #0
 800d4be:	607b      	str	r3, [r7, #4]
 800d4c0:	e002      	b.n	800d4c8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800d4c2:	f04f 33ff 	mov.w	r3, #4294967295
 800d4c6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d4c8:	687b      	ldr	r3, [r7, #4]
}
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	370c      	adds	r7, #12
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d4:	4770      	bx	lr
 800d4d6:	bf00      	nop
 800d4d8:	20000c9c 	.word	0x20000c9c

0800d4dc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800d4dc:	b580      	push	{r7, lr}
 800d4de:	b082      	sub	sp, #8
 800d4e0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d4e2:	f3ef 8305 	mrs	r3, IPSR
 800d4e6:	603b      	str	r3, [r7, #0]
  return(result);
 800d4e8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d003      	beq.n	800d4f6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800d4ee:	f06f 0305 	mvn.w	r3, #5
 800d4f2:	607b      	str	r3, [r7, #4]
 800d4f4:	e010      	b.n	800d518 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800d4f6:	4b0b      	ldr	r3, [pc, #44]	@ (800d524 <osKernelStart+0x48>)
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	2b01      	cmp	r3, #1
 800d4fc:	d109      	bne.n	800d512 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800d4fe:	f7ff ffbf 	bl	800d480 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800d502:	4b08      	ldr	r3, [pc, #32]	@ (800d524 <osKernelStart+0x48>)
 800d504:	2202      	movs	r2, #2
 800d506:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800d508:	f001 fe38 	bl	800f17c <vTaskStartScheduler>
      stat = osOK;
 800d50c:	2300      	movs	r3, #0
 800d50e:	607b      	str	r3, [r7, #4]
 800d510:	e002      	b.n	800d518 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800d512:	f04f 33ff 	mov.w	r3, #4294967295
 800d516:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d518:	687b      	ldr	r3, [r7, #4]
}
 800d51a:	4618      	mov	r0, r3
 800d51c:	3708      	adds	r7, #8
 800d51e:	46bd      	mov	sp, r7
 800d520:	bd80      	pop	{r7, pc}
 800d522:	bf00      	nop
 800d524:	20000c9c 	.word	0x20000c9c

0800d528 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800d528:	b580      	push	{r7, lr}
 800d52a:	b08e      	sub	sp, #56	@ 0x38
 800d52c:	af04      	add	r7, sp, #16
 800d52e:	60f8      	str	r0, [r7, #12]
 800d530:	60b9      	str	r1, [r7, #8]
 800d532:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800d534:	2300      	movs	r3, #0
 800d536:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d538:	f3ef 8305 	mrs	r3, IPSR
 800d53c:	617b      	str	r3, [r7, #20]
  return(result);
 800d53e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800d540:	2b00      	cmp	r3, #0
 800d542:	d17e      	bne.n	800d642 <osThreadNew+0x11a>
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	2b00      	cmp	r3, #0
 800d548:	d07b      	beq.n	800d642 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800d54a:	2380      	movs	r3, #128	@ 0x80
 800d54c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800d54e:	2318      	movs	r3, #24
 800d550:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800d552:	2300      	movs	r3, #0
 800d554:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800d556:	f04f 33ff 	mov.w	r3, #4294967295
 800d55a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d045      	beq.n	800d5ee <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	2b00      	cmp	r3, #0
 800d568:	d002      	beq.n	800d570 <osThreadNew+0x48>
        name = attr->name;
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	699b      	ldr	r3, [r3, #24]
 800d574:	2b00      	cmp	r3, #0
 800d576:	d002      	beq.n	800d57e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	699b      	ldr	r3, [r3, #24]
 800d57c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800d57e:	69fb      	ldr	r3, [r7, #28]
 800d580:	2b00      	cmp	r3, #0
 800d582:	d008      	beq.n	800d596 <osThreadNew+0x6e>
 800d584:	69fb      	ldr	r3, [r7, #28]
 800d586:	2b38      	cmp	r3, #56	@ 0x38
 800d588:	d805      	bhi.n	800d596 <osThreadNew+0x6e>
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	685b      	ldr	r3, [r3, #4]
 800d58e:	f003 0301 	and.w	r3, r3, #1
 800d592:	2b00      	cmp	r3, #0
 800d594:	d001      	beq.n	800d59a <osThreadNew+0x72>
        return (NULL);
 800d596:	2300      	movs	r3, #0
 800d598:	e054      	b.n	800d644 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	695b      	ldr	r3, [r3, #20]
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d003      	beq.n	800d5aa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	695b      	ldr	r3, [r3, #20]
 800d5a6:	089b      	lsrs	r3, r3, #2
 800d5a8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	689b      	ldr	r3, [r3, #8]
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d00e      	beq.n	800d5d0 <osThreadNew+0xa8>
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	68db      	ldr	r3, [r3, #12]
 800d5b6:	2ba7      	cmp	r3, #167	@ 0xa7
 800d5b8:	d90a      	bls.n	800d5d0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d006      	beq.n	800d5d0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	695b      	ldr	r3, [r3, #20]
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d002      	beq.n	800d5d0 <osThreadNew+0xa8>
        mem = 1;
 800d5ca:	2301      	movs	r3, #1
 800d5cc:	61bb      	str	r3, [r7, #24]
 800d5ce:	e010      	b.n	800d5f2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	689b      	ldr	r3, [r3, #8]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d10c      	bne.n	800d5f2 <osThreadNew+0xca>
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	68db      	ldr	r3, [r3, #12]
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d108      	bne.n	800d5f2 <osThreadNew+0xca>
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	691b      	ldr	r3, [r3, #16]
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d104      	bne.n	800d5f2 <osThreadNew+0xca>
          mem = 0;
 800d5e8:	2300      	movs	r3, #0
 800d5ea:	61bb      	str	r3, [r7, #24]
 800d5ec:	e001      	b.n	800d5f2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800d5ee:	2300      	movs	r3, #0
 800d5f0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800d5f2:	69bb      	ldr	r3, [r7, #24]
 800d5f4:	2b01      	cmp	r3, #1
 800d5f6:	d110      	bne.n	800d61a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800d5fc:	687a      	ldr	r2, [r7, #4]
 800d5fe:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d600:	9202      	str	r2, [sp, #8]
 800d602:	9301      	str	r3, [sp, #4]
 800d604:	69fb      	ldr	r3, [r7, #28]
 800d606:	9300      	str	r3, [sp, #0]
 800d608:	68bb      	ldr	r3, [r7, #8]
 800d60a:	6a3a      	ldr	r2, [r7, #32]
 800d60c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d60e:	68f8      	ldr	r0, [r7, #12]
 800d610:	f001 fbc0 	bl	800ed94 <xTaskCreateStatic>
 800d614:	4603      	mov	r3, r0
 800d616:	613b      	str	r3, [r7, #16]
 800d618:	e013      	b.n	800d642 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800d61a:	69bb      	ldr	r3, [r7, #24]
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	d110      	bne.n	800d642 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800d620:	6a3b      	ldr	r3, [r7, #32]
 800d622:	b29a      	uxth	r2, r3
 800d624:	f107 0310 	add.w	r3, r7, #16
 800d628:	9301      	str	r3, [sp, #4]
 800d62a:	69fb      	ldr	r3, [r7, #28]
 800d62c:	9300      	str	r3, [sp, #0]
 800d62e:	68bb      	ldr	r3, [r7, #8]
 800d630:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d632:	68f8      	ldr	r0, [r7, #12]
 800d634:	f001 fc0e 	bl	800ee54 <xTaskCreate>
 800d638:	4603      	mov	r3, r0
 800d63a:	2b01      	cmp	r3, #1
 800d63c:	d001      	beq.n	800d642 <osThreadNew+0x11a>
            hTask = NULL;
 800d63e:	2300      	movs	r3, #0
 800d640:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800d642:	693b      	ldr	r3, [r7, #16]
}
 800d644:	4618      	mov	r0, r3
 800d646:	3728      	adds	r7, #40	@ 0x28
 800d648:	46bd      	mov	sp, r7
 800d64a:	bd80      	pop	{r7, pc}

0800d64c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800d64c:	b580      	push	{r7, lr}
 800d64e:	b084      	sub	sp, #16
 800d650:	af00      	add	r7, sp, #0
 800d652:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d654:	f3ef 8305 	mrs	r3, IPSR
 800d658:	60bb      	str	r3, [r7, #8]
  return(result);
 800d65a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d003      	beq.n	800d668 <osDelay+0x1c>
    stat = osErrorISR;
 800d660:	f06f 0305 	mvn.w	r3, #5
 800d664:	60fb      	str	r3, [r7, #12]
 800d666:	e007      	b.n	800d678 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800d668:	2300      	movs	r3, #0
 800d66a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d002      	beq.n	800d678 <osDelay+0x2c>
      vTaskDelay(ticks);
 800d672:	6878      	ldr	r0, [r7, #4]
 800d674:	f001 fd4c 	bl	800f110 <vTaskDelay>
    }
  }

  return (stat);
 800d678:	68fb      	ldr	r3, [r7, #12]
}
 800d67a:	4618      	mov	r0, r3
 800d67c:	3710      	adds	r7, #16
 800d67e:	46bd      	mov	sp, r7
 800d680:	bd80      	pop	{r7, pc}

0800d682 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800d682:	b580      	push	{r7, lr}
 800d684:	b08a      	sub	sp, #40	@ 0x28
 800d686:	af02      	add	r7, sp, #8
 800d688:	60f8      	str	r0, [r7, #12]
 800d68a:	60b9      	str	r1, [r7, #8]
 800d68c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800d68e:	2300      	movs	r3, #0
 800d690:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d692:	f3ef 8305 	mrs	r3, IPSR
 800d696:	613b      	str	r3, [r7, #16]
  return(result);
 800d698:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d175      	bne.n	800d78a <osSemaphoreNew+0x108>
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d072      	beq.n	800d78a <osSemaphoreNew+0x108>
 800d6a4:	68ba      	ldr	r2, [r7, #8]
 800d6a6:	68fb      	ldr	r3, [r7, #12]
 800d6a8:	429a      	cmp	r2, r3
 800d6aa:	d86e      	bhi.n	800d78a <osSemaphoreNew+0x108>
    mem = -1;
 800d6ac:	f04f 33ff 	mov.w	r3, #4294967295
 800d6b0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d015      	beq.n	800d6e4 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	689b      	ldr	r3, [r3, #8]
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d006      	beq.n	800d6ce <osSemaphoreNew+0x4c>
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	68db      	ldr	r3, [r3, #12]
 800d6c4:	2b4f      	cmp	r3, #79	@ 0x4f
 800d6c6:	d902      	bls.n	800d6ce <osSemaphoreNew+0x4c>
        mem = 1;
 800d6c8:	2301      	movs	r3, #1
 800d6ca:	61bb      	str	r3, [r7, #24]
 800d6cc:	e00c      	b.n	800d6e8 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	689b      	ldr	r3, [r3, #8]
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d108      	bne.n	800d6e8 <osSemaphoreNew+0x66>
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	68db      	ldr	r3, [r3, #12]
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d104      	bne.n	800d6e8 <osSemaphoreNew+0x66>
          mem = 0;
 800d6de:	2300      	movs	r3, #0
 800d6e0:	61bb      	str	r3, [r7, #24]
 800d6e2:	e001      	b.n	800d6e8 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800d6e4:	2300      	movs	r3, #0
 800d6e6:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800d6e8:	69bb      	ldr	r3, [r7, #24]
 800d6ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6ee:	d04c      	beq.n	800d78a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	2b01      	cmp	r3, #1
 800d6f4:	d128      	bne.n	800d748 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800d6f6:	69bb      	ldr	r3, [r7, #24]
 800d6f8:	2b01      	cmp	r3, #1
 800d6fa:	d10a      	bne.n	800d712 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	689b      	ldr	r3, [r3, #8]
 800d700:	2203      	movs	r2, #3
 800d702:	9200      	str	r2, [sp, #0]
 800d704:	2200      	movs	r2, #0
 800d706:	2100      	movs	r1, #0
 800d708:	2001      	movs	r0, #1
 800d70a:	f000 fb81 	bl	800de10 <xQueueGenericCreateStatic>
 800d70e:	61f8      	str	r0, [r7, #28]
 800d710:	e005      	b.n	800d71e <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800d712:	2203      	movs	r2, #3
 800d714:	2100      	movs	r1, #0
 800d716:	2001      	movs	r0, #1
 800d718:	f000 fbf7 	bl	800df0a <xQueueGenericCreate>
 800d71c:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800d71e:	69fb      	ldr	r3, [r7, #28]
 800d720:	2b00      	cmp	r3, #0
 800d722:	d022      	beq.n	800d76a <osSemaphoreNew+0xe8>
 800d724:	68bb      	ldr	r3, [r7, #8]
 800d726:	2b00      	cmp	r3, #0
 800d728:	d01f      	beq.n	800d76a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800d72a:	2300      	movs	r3, #0
 800d72c:	2200      	movs	r2, #0
 800d72e:	2100      	movs	r1, #0
 800d730:	69f8      	ldr	r0, [r7, #28]
 800d732:	f000 fcb7 	bl	800e0a4 <xQueueGenericSend>
 800d736:	4603      	mov	r3, r0
 800d738:	2b01      	cmp	r3, #1
 800d73a:	d016      	beq.n	800d76a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800d73c:	69f8      	ldr	r0, [r7, #28]
 800d73e:	f001 f955 	bl	800e9ec <vQueueDelete>
            hSemaphore = NULL;
 800d742:	2300      	movs	r3, #0
 800d744:	61fb      	str	r3, [r7, #28]
 800d746:	e010      	b.n	800d76a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800d748:	69bb      	ldr	r3, [r7, #24]
 800d74a:	2b01      	cmp	r3, #1
 800d74c:	d108      	bne.n	800d760 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	689b      	ldr	r3, [r3, #8]
 800d752:	461a      	mov	r2, r3
 800d754:	68b9      	ldr	r1, [r7, #8]
 800d756:	68f8      	ldr	r0, [r7, #12]
 800d758:	f000 fc35 	bl	800dfc6 <xQueueCreateCountingSemaphoreStatic>
 800d75c:	61f8      	str	r0, [r7, #28]
 800d75e:	e004      	b.n	800d76a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800d760:	68b9      	ldr	r1, [r7, #8]
 800d762:	68f8      	ldr	r0, [r7, #12]
 800d764:	f000 fc68 	bl	800e038 <xQueueCreateCountingSemaphore>
 800d768:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800d76a:	69fb      	ldr	r3, [r7, #28]
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d00c      	beq.n	800d78a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	2b00      	cmp	r3, #0
 800d774:	d003      	beq.n	800d77e <osSemaphoreNew+0xfc>
          name = attr->name;
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	617b      	str	r3, [r7, #20]
 800d77c:	e001      	b.n	800d782 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800d77e:	2300      	movs	r3, #0
 800d780:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800d782:	6979      	ldr	r1, [r7, #20]
 800d784:	69f8      	ldr	r0, [r7, #28]
 800d786:	f001 fa7d 	bl	800ec84 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800d78a:	69fb      	ldr	r3, [r7, #28]
}
 800d78c:	4618      	mov	r0, r3
 800d78e:	3720      	adds	r7, #32
 800d790:	46bd      	mov	sp, r7
 800d792:	bd80      	pop	{r7, pc}

0800d794 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800d794:	b580      	push	{r7, lr}
 800d796:	b086      	sub	sp, #24
 800d798:	af00      	add	r7, sp, #0
 800d79a:	6078      	str	r0, [r7, #4]
 800d79c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800d7a2:	2300      	movs	r3, #0
 800d7a4:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800d7a6:	693b      	ldr	r3, [r7, #16]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d103      	bne.n	800d7b4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800d7ac:	f06f 0303 	mvn.w	r3, #3
 800d7b0:	617b      	str	r3, [r7, #20]
 800d7b2:	e039      	b.n	800d828 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d7b4:	f3ef 8305 	mrs	r3, IPSR
 800d7b8:	60fb      	str	r3, [r7, #12]
  return(result);
 800d7ba:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d022      	beq.n	800d806 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800d7c0:	683b      	ldr	r3, [r7, #0]
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d003      	beq.n	800d7ce <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800d7c6:	f06f 0303 	mvn.w	r3, #3
 800d7ca:	617b      	str	r3, [r7, #20]
 800d7cc:	e02c      	b.n	800d828 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800d7ce:	2300      	movs	r3, #0
 800d7d0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800d7d2:	f107 0308 	add.w	r3, r7, #8
 800d7d6:	461a      	mov	r2, r3
 800d7d8:	2100      	movs	r1, #0
 800d7da:	6938      	ldr	r0, [r7, #16]
 800d7dc:	f001 f884 	bl	800e8e8 <xQueueReceiveFromISR>
 800d7e0:	4603      	mov	r3, r0
 800d7e2:	2b01      	cmp	r3, #1
 800d7e4:	d003      	beq.n	800d7ee <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800d7e6:	f06f 0302 	mvn.w	r3, #2
 800d7ea:	617b      	str	r3, [r7, #20]
 800d7ec:	e01c      	b.n	800d828 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800d7ee:	68bb      	ldr	r3, [r7, #8]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d019      	beq.n	800d828 <osSemaphoreAcquire+0x94>
 800d7f4:	4b0f      	ldr	r3, [pc, #60]	@ (800d834 <osSemaphoreAcquire+0xa0>)
 800d7f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d7fa:	601a      	str	r2, [r3, #0]
 800d7fc:	f3bf 8f4f 	dsb	sy
 800d800:	f3bf 8f6f 	isb	sy
 800d804:	e010      	b.n	800d828 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800d806:	6839      	ldr	r1, [r7, #0]
 800d808:	6938      	ldr	r0, [r7, #16]
 800d80a:	f000 ff5d 	bl	800e6c8 <xQueueSemaphoreTake>
 800d80e:	4603      	mov	r3, r0
 800d810:	2b01      	cmp	r3, #1
 800d812:	d009      	beq.n	800d828 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800d814:	683b      	ldr	r3, [r7, #0]
 800d816:	2b00      	cmp	r3, #0
 800d818:	d003      	beq.n	800d822 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800d81a:	f06f 0301 	mvn.w	r3, #1
 800d81e:	617b      	str	r3, [r7, #20]
 800d820:	e002      	b.n	800d828 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800d822:	f06f 0302 	mvn.w	r3, #2
 800d826:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800d828:	697b      	ldr	r3, [r7, #20]
}
 800d82a:	4618      	mov	r0, r3
 800d82c:	3718      	adds	r7, #24
 800d82e:	46bd      	mov	sp, r7
 800d830:	bd80      	pop	{r7, pc}
 800d832:	bf00      	nop
 800d834:	e000ed04 	.word	0xe000ed04

0800d838 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800d838:	b580      	push	{r7, lr}
 800d83a:	b086      	sub	sp, #24
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800d844:	2300      	movs	r3, #0
 800d846:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800d848:	693b      	ldr	r3, [r7, #16]
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d103      	bne.n	800d856 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800d84e:	f06f 0303 	mvn.w	r3, #3
 800d852:	617b      	str	r3, [r7, #20]
 800d854:	e02c      	b.n	800d8b0 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d856:	f3ef 8305 	mrs	r3, IPSR
 800d85a:	60fb      	str	r3, [r7, #12]
  return(result);
 800d85c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d01a      	beq.n	800d898 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800d862:	2300      	movs	r3, #0
 800d864:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800d866:	f107 0308 	add.w	r3, r7, #8
 800d86a:	4619      	mov	r1, r3
 800d86c:	6938      	ldr	r0, [r7, #16]
 800d86e:	f000 fdb9 	bl	800e3e4 <xQueueGiveFromISR>
 800d872:	4603      	mov	r3, r0
 800d874:	2b01      	cmp	r3, #1
 800d876:	d003      	beq.n	800d880 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800d878:	f06f 0302 	mvn.w	r3, #2
 800d87c:	617b      	str	r3, [r7, #20]
 800d87e:	e017      	b.n	800d8b0 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800d880:	68bb      	ldr	r3, [r7, #8]
 800d882:	2b00      	cmp	r3, #0
 800d884:	d014      	beq.n	800d8b0 <osSemaphoreRelease+0x78>
 800d886:	4b0d      	ldr	r3, [pc, #52]	@ (800d8bc <osSemaphoreRelease+0x84>)
 800d888:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d88c:	601a      	str	r2, [r3, #0]
 800d88e:	f3bf 8f4f 	dsb	sy
 800d892:	f3bf 8f6f 	isb	sy
 800d896:	e00b      	b.n	800d8b0 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800d898:	2300      	movs	r3, #0
 800d89a:	2200      	movs	r2, #0
 800d89c:	2100      	movs	r1, #0
 800d89e:	6938      	ldr	r0, [r7, #16]
 800d8a0:	f000 fc00 	bl	800e0a4 <xQueueGenericSend>
 800d8a4:	4603      	mov	r3, r0
 800d8a6:	2b01      	cmp	r3, #1
 800d8a8:	d002      	beq.n	800d8b0 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800d8aa:	f06f 0302 	mvn.w	r3, #2
 800d8ae:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800d8b0:	697b      	ldr	r3, [r7, #20]
}
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	3718      	adds	r7, #24
 800d8b6:	46bd      	mov	sp, r7
 800d8b8:	bd80      	pop	{r7, pc}
 800d8ba:	bf00      	nop
 800d8bc:	e000ed04 	.word	0xe000ed04

0800d8c0 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 800d8c0:	b580      	push	{r7, lr}
 800d8c2:	b086      	sub	sp, #24
 800d8c4:	af00      	add	r7, sp, #0
 800d8c6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d8cc:	f3ef 8305 	mrs	r3, IPSR
 800d8d0:	60fb      	str	r3, [r7, #12]
  return(result);
 800d8d2:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d003      	beq.n	800d8e0 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 800d8d8:	f06f 0305 	mvn.w	r3, #5
 800d8dc:	617b      	str	r3, [r7, #20]
 800d8de:	e00e      	b.n	800d8fe <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 800d8e0:	693b      	ldr	r3, [r7, #16]
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d103      	bne.n	800d8ee <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 800d8e6:	f06f 0303 	mvn.w	r3, #3
 800d8ea:	617b      	str	r3, [r7, #20]
 800d8ec:	e007      	b.n	800d8fe <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 800d8ee:	6938      	ldr	r0, [r7, #16]
 800d8f0:	f001 f9f2 	bl	800ecd8 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 800d8f4:	2300      	movs	r3, #0
 800d8f6:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 800d8f8:	6938      	ldr	r0, [r7, #16]
 800d8fa:	f001 f877 	bl	800e9ec <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 800d8fe:	697b      	ldr	r3, [r7, #20]
}
 800d900:	4618      	mov	r0, r3
 800d902:	3718      	adds	r7, #24
 800d904:	46bd      	mov	sp, r7
 800d906:	bd80      	pop	{r7, pc}

0800d908 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800d908:	b580      	push	{r7, lr}
 800d90a:	b08a      	sub	sp, #40	@ 0x28
 800d90c:	af02      	add	r7, sp, #8
 800d90e:	60f8      	str	r0, [r7, #12]
 800d910:	60b9      	str	r1, [r7, #8]
 800d912:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800d914:	2300      	movs	r3, #0
 800d916:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d918:	f3ef 8305 	mrs	r3, IPSR
 800d91c:	613b      	str	r3, [r7, #16]
  return(result);
 800d91e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800d920:	2b00      	cmp	r3, #0
 800d922:	d15f      	bne.n	800d9e4 <osMessageQueueNew+0xdc>
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	2b00      	cmp	r3, #0
 800d928:	d05c      	beq.n	800d9e4 <osMessageQueueNew+0xdc>
 800d92a:	68bb      	ldr	r3, [r7, #8]
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d059      	beq.n	800d9e4 <osMessageQueueNew+0xdc>
    mem = -1;
 800d930:	f04f 33ff 	mov.w	r3, #4294967295
 800d934:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d029      	beq.n	800d990 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	689b      	ldr	r3, [r3, #8]
 800d940:	2b00      	cmp	r3, #0
 800d942:	d012      	beq.n	800d96a <osMessageQueueNew+0x62>
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	68db      	ldr	r3, [r3, #12]
 800d948:	2b4f      	cmp	r3, #79	@ 0x4f
 800d94a:	d90e      	bls.n	800d96a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800d950:	2b00      	cmp	r3, #0
 800d952:	d00a      	beq.n	800d96a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	695a      	ldr	r2, [r3, #20]
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	68b9      	ldr	r1, [r7, #8]
 800d95c:	fb01 f303 	mul.w	r3, r1, r3
 800d960:	429a      	cmp	r2, r3
 800d962:	d302      	bcc.n	800d96a <osMessageQueueNew+0x62>
        mem = 1;
 800d964:	2301      	movs	r3, #1
 800d966:	61bb      	str	r3, [r7, #24]
 800d968:	e014      	b.n	800d994 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	689b      	ldr	r3, [r3, #8]
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d110      	bne.n	800d994 <osMessageQueueNew+0x8c>
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	68db      	ldr	r3, [r3, #12]
 800d976:	2b00      	cmp	r3, #0
 800d978:	d10c      	bne.n	800d994 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d108      	bne.n	800d994 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	695b      	ldr	r3, [r3, #20]
 800d986:	2b00      	cmp	r3, #0
 800d988:	d104      	bne.n	800d994 <osMessageQueueNew+0x8c>
          mem = 0;
 800d98a:	2300      	movs	r3, #0
 800d98c:	61bb      	str	r3, [r7, #24]
 800d98e:	e001      	b.n	800d994 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800d990:	2300      	movs	r3, #0
 800d992:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800d994:	69bb      	ldr	r3, [r7, #24]
 800d996:	2b01      	cmp	r3, #1
 800d998:	d10b      	bne.n	800d9b2 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	691a      	ldr	r2, [r3, #16]
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	689b      	ldr	r3, [r3, #8]
 800d9a2:	2100      	movs	r1, #0
 800d9a4:	9100      	str	r1, [sp, #0]
 800d9a6:	68b9      	ldr	r1, [r7, #8]
 800d9a8:	68f8      	ldr	r0, [r7, #12]
 800d9aa:	f000 fa31 	bl	800de10 <xQueueGenericCreateStatic>
 800d9ae:	61f8      	str	r0, [r7, #28]
 800d9b0:	e008      	b.n	800d9c4 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800d9b2:	69bb      	ldr	r3, [r7, #24]
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d105      	bne.n	800d9c4 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800d9b8:	2200      	movs	r2, #0
 800d9ba:	68b9      	ldr	r1, [r7, #8]
 800d9bc:	68f8      	ldr	r0, [r7, #12]
 800d9be:	f000 faa4 	bl	800df0a <xQueueGenericCreate>
 800d9c2:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800d9c4:	69fb      	ldr	r3, [r7, #28]
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d00c      	beq.n	800d9e4 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d003      	beq.n	800d9d8 <osMessageQueueNew+0xd0>
        name = attr->name;
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	617b      	str	r3, [r7, #20]
 800d9d6:	e001      	b.n	800d9dc <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800d9d8:	2300      	movs	r3, #0
 800d9da:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800d9dc:	6979      	ldr	r1, [r7, #20]
 800d9de:	69f8      	ldr	r0, [r7, #28]
 800d9e0:	f001 f950 	bl	800ec84 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800d9e4:	69fb      	ldr	r3, [r7, #28]
}
 800d9e6:	4618      	mov	r0, r3
 800d9e8:	3720      	adds	r7, #32
 800d9ea:	46bd      	mov	sp, r7
 800d9ec:	bd80      	pop	{r7, pc}
	...

0800d9f0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800d9f0:	b580      	push	{r7, lr}
 800d9f2:	b088      	sub	sp, #32
 800d9f4:	af00      	add	r7, sp, #0
 800d9f6:	60f8      	str	r0, [r7, #12]
 800d9f8:	60b9      	str	r1, [r7, #8]
 800d9fa:	603b      	str	r3, [r7, #0]
 800d9fc:	4613      	mov	r3, r2
 800d9fe:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800da04:	2300      	movs	r3, #0
 800da06:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800da08:	f3ef 8305 	mrs	r3, IPSR
 800da0c:	617b      	str	r3, [r7, #20]
  return(result);
 800da0e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800da10:	2b00      	cmp	r3, #0
 800da12:	d028      	beq.n	800da66 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800da14:	69bb      	ldr	r3, [r7, #24]
 800da16:	2b00      	cmp	r3, #0
 800da18:	d005      	beq.n	800da26 <osMessageQueuePut+0x36>
 800da1a:	68bb      	ldr	r3, [r7, #8]
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d002      	beq.n	800da26 <osMessageQueuePut+0x36>
 800da20:	683b      	ldr	r3, [r7, #0]
 800da22:	2b00      	cmp	r3, #0
 800da24:	d003      	beq.n	800da2e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800da26:	f06f 0303 	mvn.w	r3, #3
 800da2a:	61fb      	str	r3, [r7, #28]
 800da2c:	e038      	b.n	800daa0 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800da2e:	2300      	movs	r3, #0
 800da30:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800da32:	f107 0210 	add.w	r2, r7, #16
 800da36:	2300      	movs	r3, #0
 800da38:	68b9      	ldr	r1, [r7, #8]
 800da3a:	69b8      	ldr	r0, [r7, #24]
 800da3c:	f000 fc34 	bl	800e2a8 <xQueueGenericSendFromISR>
 800da40:	4603      	mov	r3, r0
 800da42:	2b01      	cmp	r3, #1
 800da44:	d003      	beq.n	800da4e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800da46:	f06f 0302 	mvn.w	r3, #2
 800da4a:	61fb      	str	r3, [r7, #28]
 800da4c:	e028      	b.n	800daa0 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800da4e:	693b      	ldr	r3, [r7, #16]
 800da50:	2b00      	cmp	r3, #0
 800da52:	d025      	beq.n	800daa0 <osMessageQueuePut+0xb0>
 800da54:	4b15      	ldr	r3, [pc, #84]	@ (800daac <osMessageQueuePut+0xbc>)
 800da56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da5a:	601a      	str	r2, [r3, #0]
 800da5c:	f3bf 8f4f 	dsb	sy
 800da60:	f3bf 8f6f 	isb	sy
 800da64:	e01c      	b.n	800daa0 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800da66:	69bb      	ldr	r3, [r7, #24]
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d002      	beq.n	800da72 <osMessageQueuePut+0x82>
 800da6c:	68bb      	ldr	r3, [r7, #8]
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d103      	bne.n	800da7a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800da72:	f06f 0303 	mvn.w	r3, #3
 800da76:	61fb      	str	r3, [r7, #28]
 800da78:	e012      	b.n	800daa0 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800da7a:	2300      	movs	r3, #0
 800da7c:	683a      	ldr	r2, [r7, #0]
 800da7e:	68b9      	ldr	r1, [r7, #8]
 800da80:	69b8      	ldr	r0, [r7, #24]
 800da82:	f000 fb0f 	bl	800e0a4 <xQueueGenericSend>
 800da86:	4603      	mov	r3, r0
 800da88:	2b01      	cmp	r3, #1
 800da8a:	d009      	beq.n	800daa0 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800da8c:	683b      	ldr	r3, [r7, #0]
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d003      	beq.n	800da9a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800da92:	f06f 0301 	mvn.w	r3, #1
 800da96:	61fb      	str	r3, [r7, #28]
 800da98:	e002      	b.n	800daa0 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800da9a:	f06f 0302 	mvn.w	r3, #2
 800da9e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800daa0:	69fb      	ldr	r3, [r7, #28]
}
 800daa2:	4618      	mov	r0, r3
 800daa4:	3720      	adds	r7, #32
 800daa6:	46bd      	mov	sp, r7
 800daa8:	bd80      	pop	{r7, pc}
 800daaa:	bf00      	nop
 800daac:	e000ed04 	.word	0xe000ed04

0800dab0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800dab0:	b580      	push	{r7, lr}
 800dab2:	b088      	sub	sp, #32
 800dab4:	af00      	add	r7, sp, #0
 800dab6:	60f8      	str	r0, [r7, #12]
 800dab8:	60b9      	str	r1, [r7, #8]
 800daba:	607a      	str	r2, [r7, #4]
 800dabc:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800dac2:	2300      	movs	r3, #0
 800dac4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dac6:	f3ef 8305 	mrs	r3, IPSR
 800daca:	617b      	str	r3, [r7, #20]
  return(result);
 800dacc:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d028      	beq.n	800db24 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800dad2:	69bb      	ldr	r3, [r7, #24]
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d005      	beq.n	800dae4 <osMessageQueueGet+0x34>
 800dad8:	68bb      	ldr	r3, [r7, #8]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d002      	beq.n	800dae4 <osMessageQueueGet+0x34>
 800dade:	683b      	ldr	r3, [r7, #0]
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d003      	beq.n	800daec <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800dae4:	f06f 0303 	mvn.w	r3, #3
 800dae8:	61fb      	str	r3, [r7, #28]
 800daea:	e037      	b.n	800db5c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800daec:	2300      	movs	r3, #0
 800daee:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800daf0:	f107 0310 	add.w	r3, r7, #16
 800daf4:	461a      	mov	r2, r3
 800daf6:	68b9      	ldr	r1, [r7, #8]
 800daf8:	69b8      	ldr	r0, [r7, #24]
 800dafa:	f000 fef5 	bl	800e8e8 <xQueueReceiveFromISR>
 800dafe:	4603      	mov	r3, r0
 800db00:	2b01      	cmp	r3, #1
 800db02:	d003      	beq.n	800db0c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800db04:	f06f 0302 	mvn.w	r3, #2
 800db08:	61fb      	str	r3, [r7, #28]
 800db0a:	e027      	b.n	800db5c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800db0c:	693b      	ldr	r3, [r7, #16]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d024      	beq.n	800db5c <osMessageQueueGet+0xac>
 800db12:	4b15      	ldr	r3, [pc, #84]	@ (800db68 <osMessageQueueGet+0xb8>)
 800db14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800db18:	601a      	str	r2, [r3, #0]
 800db1a:	f3bf 8f4f 	dsb	sy
 800db1e:	f3bf 8f6f 	isb	sy
 800db22:	e01b      	b.n	800db5c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800db24:	69bb      	ldr	r3, [r7, #24]
 800db26:	2b00      	cmp	r3, #0
 800db28:	d002      	beq.n	800db30 <osMessageQueueGet+0x80>
 800db2a:	68bb      	ldr	r3, [r7, #8]
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d103      	bne.n	800db38 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800db30:	f06f 0303 	mvn.w	r3, #3
 800db34:	61fb      	str	r3, [r7, #28]
 800db36:	e011      	b.n	800db5c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800db38:	683a      	ldr	r2, [r7, #0]
 800db3a:	68b9      	ldr	r1, [r7, #8]
 800db3c:	69b8      	ldr	r0, [r7, #24]
 800db3e:	f000 fce1 	bl	800e504 <xQueueReceive>
 800db42:	4603      	mov	r3, r0
 800db44:	2b01      	cmp	r3, #1
 800db46:	d009      	beq.n	800db5c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800db48:	683b      	ldr	r3, [r7, #0]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d003      	beq.n	800db56 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800db4e:	f06f 0301 	mvn.w	r3, #1
 800db52:	61fb      	str	r3, [r7, #28]
 800db54:	e002      	b.n	800db5c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800db56:	f06f 0302 	mvn.w	r3, #2
 800db5a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800db5c:	69fb      	ldr	r3, [r7, #28]
}
 800db5e:	4618      	mov	r0, r3
 800db60:	3720      	adds	r7, #32
 800db62:	46bd      	mov	sp, r7
 800db64:	bd80      	pop	{r7, pc}
 800db66:	bf00      	nop
 800db68:	e000ed04 	.word	0xe000ed04

0800db6c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800db6c:	b480      	push	{r7}
 800db6e:	b085      	sub	sp, #20
 800db70:	af00      	add	r7, sp, #0
 800db72:	60f8      	str	r0, [r7, #12]
 800db74:	60b9      	str	r1, [r7, #8]
 800db76:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	4a07      	ldr	r2, [pc, #28]	@ (800db98 <vApplicationGetIdleTaskMemory+0x2c>)
 800db7c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800db7e:	68bb      	ldr	r3, [r7, #8]
 800db80:	4a06      	ldr	r2, [pc, #24]	@ (800db9c <vApplicationGetIdleTaskMemory+0x30>)
 800db82:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	2280      	movs	r2, #128	@ 0x80
 800db88:	601a      	str	r2, [r3, #0]
}
 800db8a:	bf00      	nop
 800db8c:	3714      	adds	r7, #20
 800db8e:	46bd      	mov	sp, r7
 800db90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db94:	4770      	bx	lr
 800db96:	bf00      	nop
 800db98:	20000ca0 	.word	0x20000ca0
 800db9c:	20000d48 	.word	0x20000d48

0800dba0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800dba0:	b480      	push	{r7}
 800dba2:	b085      	sub	sp, #20
 800dba4:	af00      	add	r7, sp, #0
 800dba6:	60f8      	str	r0, [r7, #12]
 800dba8:	60b9      	str	r1, [r7, #8]
 800dbaa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	4a07      	ldr	r2, [pc, #28]	@ (800dbcc <vApplicationGetTimerTaskMemory+0x2c>)
 800dbb0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800dbb2:	68bb      	ldr	r3, [r7, #8]
 800dbb4:	4a06      	ldr	r2, [pc, #24]	@ (800dbd0 <vApplicationGetTimerTaskMemory+0x30>)
 800dbb6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800dbbe:	601a      	str	r2, [r3, #0]
}
 800dbc0:	bf00      	nop
 800dbc2:	3714      	adds	r7, #20
 800dbc4:	46bd      	mov	sp, r7
 800dbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbca:	4770      	bx	lr
 800dbcc:	20000f48 	.word	0x20000f48
 800dbd0:	20000ff0 	.word	0x20000ff0

0800dbd4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800dbd4:	b480      	push	{r7}
 800dbd6:	b083      	sub	sp, #12
 800dbd8:	af00      	add	r7, sp, #0
 800dbda:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	f103 0208 	add.w	r2, r3, #8
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	f04f 32ff 	mov.w	r2, #4294967295
 800dbec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	f103 0208 	add.w	r2, r3, #8
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	f103 0208 	add.w	r2, r3, #8
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	2200      	movs	r2, #0
 800dc06:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800dc08:	bf00      	nop
 800dc0a:	370c      	adds	r7, #12
 800dc0c:	46bd      	mov	sp, r7
 800dc0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc12:	4770      	bx	lr

0800dc14 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800dc14:	b480      	push	{r7}
 800dc16:	b083      	sub	sp, #12
 800dc18:	af00      	add	r7, sp, #0
 800dc1a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	2200      	movs	r2, #0
 800dc20:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800dc22:	bf00      	nop
 800dc24:	370c      	adds	r7, #12
 800dc26:	46bd      	mov	sp, r7
 800dc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc2c:	4770      	bx	lr

0800dc2e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800dc2e:	b480      	push	{r7}
 800dc30:	b085      	sub	sp, #20
 800dc32:	af00      	add	r7, sp, #0
 800dc34:	6078      	str	r0, [r7, #4]
 800dc36:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	685b      	ldr	r3, [r3, #4]
 800dc3c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800dc3e:	683b      	ldr	r3, [r7, #0]
 800dc40:	68fa      	ldr	r2, [r7, #12]
 800dc42:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	689a      	ldr	r2, [r3, #8]
 800dc48:	683b      	ldr	r3, [r7, #0]
 800dc4a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	689b      	ldr	r3, [r3, #8]
 800dc50:	683a      	ldr	r2, [r7, #0]
 800dc52:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800dc54:	68fb      	ldr	r3, [r7, #12]
 800dc56:	683a      	ldr	r2, [r7, #0]
 800dc58:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800dc5a:	683b      	ldr	r3, [r7, #0]
 800dc5c:	687a      	ldr	r2, [r7, #4]
 800dc5e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	1c5a      	adds	r2, r3, #1
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	601a      	str	r2, [r3, #0]
}
 800dc6a:	bf00      	nop
 800dc6c:	3714      	adds	r7, #20
 800dc6e:	46bd      	mov	sp, r7
 800dc70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc74:	4770      	bx	lr

0800dc76 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800dc76:	b480      	push	{r7}
 800dc78:	b085      	sub	sp, #20
 800dc7a:	af00      	add	r7, sp, #0
 800dc7c:	6078      	str	r0, [r7, #4]
 800dc7e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800dc80:	683b      	ldr	r3, [r7, #0]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800dc86:	68bb      	ldr	r3, [r7, #8]
 800dc88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc8c:	d103      	bne.n	800dc96 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	691b      	ldr	r3, [r3, #16]
 800dc92:	60fb      	str	r3, [r7, #12]
 800dc94:	e00c      	b.n	800dcb0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	3308      	adds	r3, #8
 800dc9a:	60fb      	str	r3, [r7, #12]
 800dc9c:	e002      	b.n	800dca4 <vListInsert+0x2e>
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	685b      	ldr	r3, [r3, #4]
 800dca2:	60fb      	str	r3, [r7, #12]
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	685b      	ldr	r3, [r3, #4]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	68ba      	ldr	r2, [r7, #8]
 800dcac:	429a      	cmp	r2, r3
 800dcae:	d2f6      	bcs.n	800dc9e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	685a      	ldr	r2, [r3, #4]
 800dcb4:	683b      	ldr	r3, [r7, #0]
 800dcb6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800dcb8:	683b      	ldr	r3, [r7, #0]
 800dcba:	685b      	ldr	r3, [r3, #4]
 800dcbc:	683a      	ldr	r2, [r7, #0]
 800dcbe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800dcc0:	683b      	ldr	r3, [r7, #0]
 800dcc2:	68fa      	ldr	r2, [r7, #12]
 800dcc4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	683a      	ldr	r2, [r7, #0]
 800dcca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800dccc:	683b      	ldr	r3, [r7, #0]
 800dcce:	687a      	ldr	r2, [r7, #4]
 800dcd0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	1c5a      	adds	r2, r3, #1
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	601a      	str	r2, [r3, #0]
}
 800dcdc:	bf00      	nop
 800dcde:	3714      	adds	r7, #20
 800dce0:	46bd      	mov	sp, r7
 800dce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dce6:	4770      	bx	lr

0800dce8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800dce8:	b480      	push	{r7}
 800dcea:	b085      	sub	sp, #20
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	691b      	ldr	r3, [r3, #16]
 800dcf4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	685b      	ldr	r3, [r3, #4]
 800dcfa:	687a      	ldr	r2, [r7, #4]
 800dcfc:	6892      	ldr	r2, [r2, #8]
 800dcfe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	689b      	ldr	r3, [r3, #8]
 800dd04:	687a      	ldr	r2, [r7, #4]
 800dd06:	6852      	ldr	r2, [r2, #4]
 800dd08:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	685b      	ldr	r3, [r3, #4]
 800dd0e:	687a      	ldr	r2, [r7, #4]
 800dd10:	429a      	cmp	r2, r3
 800dd12:	d103      	bne.n	800dd1c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	689a      	ldr	r2, [r3, #8]
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	2200      	movs	r2, #0
 800dd20:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	1e5a      	subs	r2, r3, #1
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	681b      	ldr	r3, [r3, #0]
}
 800dd30:	4618      	mov	r0, r3
 800dd32:	3714      	adds	r7, #20
 800dd34:	46bd      	mov	sp, r7
 800dd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd3a:	4770      	bx	lr

0800dd3c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800dd3c:	b580      	push	{r7, lr}
 800dd3e:	b084      	sub	sp, #16
 800dd40:	af00      	add	r7, sp, #0
 800dd42:	6078      	str	r0, [r7, #4]
 800dd44:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d10b      	bne.n	800dd68 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800dd50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd54:	f383 8811 	msr	BASEPRI, r3
 800dd58:	f3bf 8f6f 	isb	sy
 800dd5c:	f3bf 8f4f 	dsb	sy
 800dd60:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800dd62:	bf00      	nop
 800dd64:	bf00      	nop
 800dd66:	e7fd      	b.n	800dd64 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800dd68:	f002 fcd6 	bl	8010718 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	681a      	ldr	r2, [r3, #0]
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd74:	68f9      	ldr	r1, [r7, #12]
 800dd76:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800dd78:	fb01 f303 	mul.w	r3, r1, r3
 800dd7c:	441a      	add	r2, r3
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	2200      	movs	r2, #0
 800dd86:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	681a      	ldr	r2, [r3, #0]
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	681a      	ldr	r2, [r3, #0]
 800dd94:	68fb      	ldr	r3, [r7, #12]
 800dd96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd98:	3b01      	subs	r3, #1
 800dd9a:	68f9      	ldr	r1, [r7, #12]
 800dd9c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800dd9e:	fb01 f303 	mul.w	r3, r1, r3
 800dda2:	441a      	add	r2, r3
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	22ff      	movs	r2, #255	@ 0xff
 800ddac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	22ff      	movs	r2, #255	@ 0xff
 800ddb4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800ddb8:	683b      	ldr	r3, [r7, #0]
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d114      	bne.n	800dde8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ddbe:	68fb      	ldr	r3, [r7, #12]
 800ddc0:	691b      	ldr	r3, [r3, #16]
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d01a      	beq.n	800ddfc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	3310      	adds	r3, #16
 800ddca:	4618      	mov	r0, r3
 800ddcc:	f001 fc74 	bl	800f6b8 <xTaskRemoveFromEventList>
 800ddd0:	4603      	mov	r3, r0
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d012      	beq.n	800ddfc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ddd6:	4b0d      	ldr	r3, [pc, #52]	@ (800de0c <xQueueGenericReset+0xd0>)
 800ddd8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dddc:	601a      	str	r2, [r3, #0]
 800ddde:	f3bf 8f4f 	dsb	sy
 800dde2:	f3bf 8f6f 	isb	sy
 800dde6:	e009      	b.n	800ddfc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800dde8:	68fb      	ldr	r3, [r7, #12]
 800ddea:	3310      	adds	r3, #16
 800ddec:	4618      	mov	r0, r3
 800ddee:	f7ff fef1 	bl	800dbd4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	3324      	adds	r3, #36	@ 0x24
 800ddf6:	4618      	mov	r0, r3
 800ddf8:	f7ff feec 	bl	800dbd4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ddfc:	f002 fcbe 	bl	801077c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800de00:	2301      	movs	r3, #1
}
 800de02:	4618      	mov	r0, r3
 800de04:	3710      	adds	r7, #16
 800de06:	46bd      	mov	sp, r7
 800de08:	bd80      	pop	{r7, pc}
 800de0a:	bf00      	nop
 800de0c:	e000ed04 	.word	0xe000ed04

0800de10 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800de10:	b580      	push	{r7, lr}
 800de12:	b08e      	sub	sp, #56	@ 0x38
 800de14:	af02      	add	r7, sp, #8
 800de16:	60f8      	str	r0, [r7, #12]
 800de18:	60b9      	str	r1, [r7, #8]
 800de1a:	607a      	str	r2, [r7, #4]
 800de1c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800de1e:	68fb      	ldr	r3, [r7, #12]
 800de20:	2b00      	cmp	r3, #0
 800de22:	d10b      	bne.n	800de3c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800de24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de28:	f383 8811 	msr	BASEPRI, r3
 800de2c:	f3bf 8f6f 	isb	sy
 800de30:	f3bf 8f4f 	dsb	sy
 800de34:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800de36:	bf00      	nop
 800de38:	bf00      	nop
 800de3a:	e7fd      	b.n	800de38 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800de3c:	683b      	ldr	r3, [r7, #0]
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d10b      	bne.n	800de5a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800de42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de46:	f383 8811 	msr	BASEPRI, r3
 800de4a:	f3bf 8f6f 	isb	sy
 800de4e:	f3bf 8f4f 	dsb	sy
 800de52:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800de54:	bf00      	nop
 800de56:	bf00      	nop
 800de58:	e7fd      	b.n	800de56 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d002      	beq.n	800de66 <xQueueGenericCreateStatic+0x56>
 800de60:	68bb      	ldr	r3, [r7, #8]
 800de62:	2b00      	cmp	r3, #0
 800de64:	d001      	beq.n	800de6a <xQueueGenericCreateStatic+0x5a>
 800de66:	2301      	movs	r3, #1
 800de68:	e000      	b.n	800de6c <xQueueGenericCreateStatic+0x5c>
 800de6a:	2300      	movs	r3, #0
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d10b      	bne.n	800de88 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800de70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de74:	f383 8811 	msr	BASEPRI, r3
 800de78:	f3bf 8f6f 	isb	sy
 800de7c:	f3bf 8f4f 	dsb	sy
 800de80:	623b      	str	r3, [r7, #32]
}
 800de82:	bf00      	nop
 800de84:	bf00      	nop
 800de86:	e7fd      	b.n	800de84 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d102      	bne.n	800de94 <xQueueGenericCreateStatic+0x84>
 800de8e:	68bb      	ldr	r3, [r7, #8]
 800de90:	2b00      	cmp	r3, #0
 800de92:	d101      	bne.n	800de98 <xQueueGenericCreateStatic+0x88>
 800de94:	2301      	movs	r3, #1
 800de96:	e000      	b.n	800de9a <xQueueGenericCreateStatic+0x8a>
 800de98:	2300      	movs	r3, #0
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d10b      	bne.n	800deb6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800de9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dea2:	f383 8811 	msr	BASEPRI, r3
 800dea6:	f3bf 8f6f 	isb	sy
 800deaa:	f3bf 8f4f 	dsb	sy
 800deae:	61fb      	str	r3, [r7, #28]
}
 800deb0:	bf00      	nop
 800deb2:	bf00      	nop
 800deb4:	e7fd      	b.n	800deb2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800deb6:	2350      	movs	r3, #80	@ 0x50
 800deb8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800deba:	697b      	ldr	r3, [r7, #20]
 800debc:	2b50      	cmp	r3, #80	@ 0x50
 800debe:	d00b      	beq.n	800ded8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800dec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dec4:	f383 8811 	msr	BASEPRI, r3
 800dec8:	f3bf 8f6f 	isb	sy
 800decc:	f3bf 8f4f 	dsb	sy
 800ded0:	61bb      	str	r3, [r7, #24]
}
 800ded2:	bf00      	nop
 800ded4:	bf00      	nop
 800ded6:	e7fd      	b.n	800ded4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ded8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800deda:	683b      	ldr	r3, [r7, #0]
 800dedc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800dede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d00d      	beq.n	800df00 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800dee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dee6:	2201      	movs	r2, #1
 800dee8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800deec:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800def0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800def2:	9300      	str	r3, [sp, #0]
 800def4:	4613      	mov	r3, r2
 800def6:	687a      	ldr	r2, [r7, #4]
 800def8:	68b9      	ldr	r1, [r7, #8]
 800defa:	68f8      	ldr	r0, [r7, #12]
 800defc:	f000 f840 	bl	800df80 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800df00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800df02:	4618      	mov	r0, r3
 800df04:	3730      	adds	r7, #48	@ 0x30
 800df06:	46bd      	mov	sp, r7
 800df08:	bd80      	pop	{r7, pc}

0800df0a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800df0a:	b580      	push	{r7, lr}
 800df0c:	b08a      	sub	sp, #40	@ 0x28
 800df0e:	af02      	add	r7, sp, #8
 800df10:	60f8      	str	r0, [r7, #12]
 800df12:	60b9      	str	r1, [r7, #8]
 800df14:	4613      	mov	r3, r2
 800df16:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d10b      	bne.n	800df36 <xQueueGenericCreate+0x2c>
	__asm volatile
 800df1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df22:	f383 8811 	msr	BASEPRI, r3
 800df26:	f3bf 8f6f 	isb	sy
 800df2a:	f3bf 8f4f 	dsb	sy
 800df2e:	613b      	str	r3, [r7, #16]
}
 800df30:	bf00      	nop
 800df32:	bf00      	nop
 800df34:	e7fd      	b.n	800df32 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	68ba      	ldr	r2, [r7, #8]
 800df3a:	fb02 f303 	mul.w	r3, r2, r3
 800df3e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800df40:	69fb      	ldr	r3, [r7, #28]
 800df42:	3350      	adds	r3, #80	@ 0x50
 800df44:	4618      	mov	r0, r3
 800df46:	f002 fd09 	bl	801095c <pvPortMalloc>
 800df4a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800df4c:	69bb      	ldr	r3, [r7, #24]
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d011      	beq.n	800df76 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800df52:	69bb      	ldr	r3, [r7, #24]
 800df54:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800df56:	697b      	ldr	r3, [r7, #20]
 800df58:	3350      	adds	r3, #80	@ 0x50
 800df5a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800df5c:	69bb      	ldr	r3, [r7, #24]
 800df5e:	2200      	movs	r2, #0
 800df60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800df64:	79fa      	ldrb	r2, [r7, #7]
 800df66:	69bb      	ldr	r3, [r7, #24]
 800df68:	9300      	str	r3, [sp, #0]
 800df6a:	4613      	mov	r3, r2
 800df6c:	697a      	ldr	r2, [r7, #20]
 800df6e:	68b9      	ldr	r1, [r7, #8]
 800df70:	68f8      	ldr	r0, [r7, #12]
 800df72:	f000 f805 	bl	800df80 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800df76:	69bb      	ldr	r3, [r7, #24]
	}
 800df78:	4618      	mov	r0, r3
 800df7a:	3720      	adds	r7, #32
 800df7c:	46bd      	mov	sp, r7
 800df7e:	bd80      	pop	{r7, pc}

0800df80 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800df80:	b580      	push	{r7, lr}
 800df82:	b084      	sub	sp, #16
 800df84:	af00      	add	r7, sp, #0
 800df86:	60f8      	str	r0, [r7, #12]
 800df88:	60b9      	str	r1, [r7, #8]
 800df8a:	607a      	str	r2, [r7, #4]
 800df8c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800df8e:	68bb      	ldr	r3, [r7, #8]
 800df90:	2b00      	cmp	r3, #0
 800df92:	d103      	bne.n	800df9c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800df94:	69bb      	ldr	r3, [r7, #24]
 800df96:	69ba      	ldr	r2, [r7, #24]
 800df98:	601a      	str	r2, [r3, #0]
 800df9a:	e002      	b.n	800dfa2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800df9c:	69bb      	ldr	r3, [r7, #24]
 800df9e:	687a      	ldr	r2, [r7, #4]
 800dfa0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800dfa2:	69bb      	ldr	r3, [r7, #24]
 800dfa4:	68fa      	ldr	r2, [r7, #12]
 800dfa6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800dfa8:	69bb      	ldr	r3, [r7, #24]
 800dfaa:	68ba      	ldr	r2, [r7, #8]
 800dfac:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800dfae:	2101      	movs	r1, #1
 800dfb0:	69b8      	ldr	r0, [r7, #24]
 800dfb2:	f7ff fec3 	bl	800dd3c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800dfb6:	69bb      	ldr	r3, [r7, #24]
 800dfb8:	78fa      	ldrb	r2, [r7, #3]
 800dfba:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800dfbe:	bf00      	nop
 800dfc0:	3710      	adds	r7, #16
 800dfc2:	46bd      	mov	sp, r7
 800dfc4:	bd80      	pop	{r7, pc}

0800dfc6 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800dfc6:	b580      	push	{r7, lr}
 800dfc8:	b08a      	sub	sp, #40	@ 0x28
 800dfca:	af02      	add	r7, sp, #8
 800dfcc:	60f8      	str	r0, [r7, #12]
 800dfce:	60b9      	str	r1, [r7, #8]
 800dfd0:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d10b      	bne.n	800dff0 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800dfd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfdc:	f383 8811 	msr	BASEPRI, r3
 800dfe0:	f3bf 8f6f 	isb	sy
 800dfe4:	f3bf 8f4f 	dsb	sy
 800dfe8:	61bb      	str	r3, [r7, #24]
}
 800dfea:	bf00      	nop
 800dfec:	bf00      	nop
 800dfee:	e7fd      	b.n	800dfec <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800dff0:	68ba      	ldr	r2, [r7, #8]
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	429a      	cmp	r2, r3
 800dff6:	d90b      	bls.n	800e010 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800dff8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dffc:	f383 8811 	msr	BASEPRI, r3
 800e000:	f3bf 8f6f 	isb	sy
 800e004:	f3bf 8f4f 	dsb	sy
 800e008:	617b      	str	r3, [r7, #20]
}
 800e00a:	bf00      	nop
 800e00c:	bf00      	nop
 800e00e:	e7fd      	b.n	800e00c <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800e010:	2302      	movs	r3, #2
 800e012:	9300      	str	r3, [sp, #0]
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	2200      	movs	r2, #0
 800e018:	2100      	movs	r1, #0
 800e01a:	68f8      	ldr	r0, [r7, #12]
 800e01c:	f7ff fef8 	bl	800de10 <xQueueGenericCreateStatic>
 800e020:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800e022:	69fb      	ldr	r3, [r7, #28]
 800e024:	2b00      	cmp	r3, #0
 800e026:	d002      	beq.n	800e02e <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800e028:	69fb      	ldr	r3, [r7, #28]
 800e02a:	68ba      	ldr	r2, [r7, #8]
 800e02c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800e02e:	69fb      	ldr	r3, [r7, #28]
	}
 800e030:	4618      	mov	r0, r3
 800e032:	3720      	adds	r7, #32
 800e034:	46bd      	mov	sp, r7
 800e036:	bd80      	pop	{r7, pc}

0800e038 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800e038:	b580      	push	{r7, lr}
 800e03a:	b086      	sub	sp, #24
 800e03c:	af00      	add	r7, sp, #0
 800e03e:	6078      	str	r0, [r7, #4]
 800e040:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	2b00      	cmp	r3, #0
 800e046:	d10b      	bne.n	800e060 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800e048:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e04c:	f383 8811 	msr	BASEPRI, r3
 800e050:	f3bf 8f6f 	isb	sy
 800e054:	f3bf 8f4f 	dsb	sy
 800e058:	613b      	str	r3, [r7, #16]
}
 800e05a:	bf00      	nop
 800e05c:	bf00      	nop
 800e05e:	e7fd      	b.n	800e05c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800e060:	683a      	ldr	r2, [r7, #0]
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	429a      	cmp	r2, r3
 800e066:	d90b      	bls.n	800e080 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800e068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e06c:	f383 8811 	msr	BASEPRI, r3
 800e070:	f3bf 8f6f 	isb	sy
 800e074:	f3bf 8f4f 	dsb	sy
 800e078:	60fb      	str	r3, [r7, #12]
}
 800e07a:	bf00      	nop
 800e07c:	bf00      	nop
 800e07e:	e7fd      	b.n	800e07c <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800e080:	2202      	movs	r2, #2
 800e082:	2100      	movs	r1, #0
 800e084:	6878      	ldr	r0, [r7, #4]
 800e086:	f7ff ff40 	bl	800df0a <xQueueGenericCreate>
 800e08a:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800e08c:	697b      	ldr	r3, [r7, #20]
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d002      	beq.n	800e098 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800e092:	697b      	ldr	r3, [r7, #20]
 800e094:	683a      	ldr	r2, [r7, #0]
 800e096:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800e098:	697b      	ldr	r3, [r7, #20]
	}
 800e09a:	4618      	mov	r0, r3
 800e09c:	3718      	adds	r7, #24
 800e09e:	46bd      	mov	sp, r7
 800e0a0:	bd80      	pop	{r7, pc}
	...

0800e0a4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800e0a4:	b580      	push	{r7, lr}
 800e0a6:	b08e      	sub	sp, #56	@ 0x38
 800e0a8:	af00      	add	r7, sp, #0
 800e0aa:	60f8      	str	r0, [r7, #12]
 800e0ac:	60b9      	str	r1, [r7, #8]
 800e0ae:	607a      	str	r2, [r7, #4]
 800e0b0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800e0b2:	2300      	movs	r3, #0
 800e0b4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800e0ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d10b      	bne.n	800e0d8 <xQueueGenericSend+0x34>
	__asm volatile
 800e0c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e0c4:	f383 8811 	msr	BASEPRI, r3
 800e0c8:	f3bf 8f6f 	isb	sy
 800e0cc:	f3bf 8f4f 	dsb	sy
 800e0d0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800e0d2:	bf00      	nop
 800e0d4:	bf00      	nop
 800e0d6:	e7fd      	b.n	800e0d4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e0d8:	68bb      	ldr	r3, [r7, #8]
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d103      	bne.n	800e0e6 <xQueueGenericSend+0x42>
 800e0de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	d101      	bne.n	800e0ea <xQueueGenericSend+0x46>
 800e0e6:	2301      	movs	r3, #1
 800e0e8:	e000      	b.n	800e0ec <xQueueGenericSend+0x48>
 800e0ea:	2300      	movs	r3, #0
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d10b      	bne.n	800e108 <xQueueGenericSend+0x64>
	__asm volatile
 800e0f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e0f4:	f383 8811 	msr	BASEPRI, r3
 800e0f8:	f3bf 8f6f 	isb	sy
 800e0fc:	f3bf 8f4f 	dsb	sy
 800e100:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800e102:	bf00      	nop
 800e104:	bf00      	nop
 800e106:	e7fd      	b.n	800e104 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e108:	683b      	ldr	r3, [r7, #0]
 800e10a:	2b02      	cmp	r3, #2
 800e10c:	d103      	bne.n	800e116 <xQueueGenericSend+0x72>
 800e10e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e110:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e112:	2b01      	cmp	r3, #1
 800e114:	d101      	bne.n	800e11a <xQueueGenericSend+0x76>
 800e116:	2301      	movs	r3, #1
 800e118:	e000      	b.n	800e11c <xQueueGenericSend+0x78>
 800e11a:	2300      	movs	r3, #0
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d10b      	bne.n	800e138 <xQueueGenericSend+0x94>
	__asm volatile
 800e120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e124:	f383 8811 	msr	BASEPRI, r3
 800e128:	f3bf 8f6f 	isb	sy
 800e12c:	f3bf 8f4f 	dsb	sy
 800e130:	623b      	str	r3, [r7, #32]
}
 800e132:	bf00      	nop
 800e134:	bf00      	nop
 800e136:	e7fd      	b.n	800e134 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e138:	f001 fc84 	bl	800fa44 <xTaskGetSchedulerState>
 800e13c:	4603      	mov	r3, r0
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d102      	bne.n	800e148 <xQueueGenericSend+0xa4>
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	2b00      	cmp	r3, #0
 800e146:	d101      	bne.n	800e14c <xQueueGenericSend+0xa8>
 800e148:	2301      	movs	r3, #1
 800e14a:	e000      	b.n	800e14e <xQueueGenericSend+0xaa>
 800e14c:	2300      	movs	r3, #0
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d10b      	bne.n	800e16a <xQueueGenericSend+0xc6>
	__asm volatile
 800e152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e156:	f383 8811 	msr	BASEPRI, r3
 800e15a:	f3bf 8f6f 	isb	sy
 800e15e:	f3bf 8f4f 	dsb	sy
 800e162:	61fb      	str	r3, [r7, #28]
}
 800e164:	bf00      	nop
 800e166:	bf00      	nop
 800e168:	e7fd      	b.n	800e166 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e16a:	f002 fad5 	bl	8010718 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e16e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e170:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e174:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e176:	429a      	cmp	r2, r3
 800e178:	d302      	bcc.n	800e180 <xQueueGenericSend+0xdc>
 800e17a:	683b      	ldr	r3, [r7, #0]
 800e17c:	2b02      	cmp	r3, #2
 800e17e:	d129      	bne.n	800e1d4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e180:	683a      	ldr	r2, [r7, #0]
 800e182:	68b9      	ldr	r1, [r7, #8]
 800e184:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e186:	f000 fc6d 	bl	800ea64 <prvCopyDataToQueue>
 800e18a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e18c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e18e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e190:	2b00      	cmp	r3, #0
 800e192:	d010      	beq.n	800e1b6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e196:	3324      	adds	r3, #36	@ 0x24
 800e198:	4618      	mov	r0, r3
 800e19a:	f001 fa8d 	bl	800f6b8 <xTaskRemoveFromEventList>
 800e19e:	4603      	mov	r3, r0
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d013      	beq.n	800e1cc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800e1a4:	4b3f      	ldr	r3, [pc, #252]	@ (800e2a4 <xQueueGenericSend+0x200>)
 800e1a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e1aa:	601a      	str	r2, [r3, #0]
 800e1ac:	f3bf 8f4f 	dsb	sy
 800e1b0:	f3bf 8f6f 	isb	sy
 800e1b4:	e00a      	b.n	800e1cc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800e1b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d007      	beq.n	800e1cc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800e1bc:	4b39      	ldr	r3, [pc, #228]	@ (800e2a4 <xQueueGenericSend+0x200>)
 800e1be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e1c2:	601a      	str	r2, [r3, #0]
 800e1c4:	f3bf 8f4f 	dsb	sy
 800e1c8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800e1cc:	f002 fad6 	bl	801077c <vPortExitCritical>
				return pdPASS;
 800e1d0:	2301      	movs	r3, #1
 800e1d2:	e063      	b.n	800e29c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d103      	bne.n	800e1e2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e1da:	f002 facf 	bl	801077c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800e1de:	2300      	movs	r3, #0
 800e1e0:	e05c      	b.n	800e29c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e1e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d106      	bne.n	800e1f6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e1e8:	f107 0314 	add.w	r3, r7, #20
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	f001 fac7 	bl	800f780 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e1f2:	2301      	movs	r3, #1
 800e1f4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e1f6:	f002 fac1 	bl	801077c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e1fa:	f001 f82f 	bl	800f25c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e1fe:	f002 fa8b 	bl	8010718 <vPortEnterCritical>
 800e202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e204:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e208:	b25b      	sxtb	r3, r3
 800e20a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e20e:	d103      	bne.n	800e218 <xQueueGenericSend+0x174>
 800e210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e212:	2200      	movs	r2, #0
 800e214:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e21a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e21e:	b25b      	sxtb	r3, r3
 800e220:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e224:	d103      	bne.n	800e22e <xQueueGenericSend+0x18a>
 800e226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e228:	2200      	movs	r2, #0
 800e22a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e22e:	f002 faa5 	bl	801077c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e232:	1d3a      	adds	r2, r7, #4
 800e234:	f107 0314 	add.w	r3, r7, #20
 800e238:	4611      	mov	r1, r2
 800e23a:	4618      	mov	r0, r3
 800e23c:	f001 fab6 	bl	800f7ac <xTaskCheckForTimeOut>
 800e240:	4603      	mov	r3, r0
 800e242:	2b00      	cmp	r3, #0
 800e244:	d124      	bne.n	800e290 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800e246:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e248:	f000 fd04 	bl	800ec54 <prvIsQueueFull>
 800e24c:	4603      	mov	r3, r0
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d018      	beq.n	800e284 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800e252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e254:	3310      	adds	r3, #16
 800e256:	687a      	ldr	r2, [r7, #4]
 800e258:	4611      	mov	r1, r2
 800e25a:	4618      	mov	r0, r3
 800e25c:	f001 f9da 	bl	800f614 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800e260:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e262:	f000 fc8f 	bl	800eb84 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800e266:	f001 f807 	bl	800f278 <xTaskResumeAll>
 800e26a:	4603      	mov	r3, r0
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	f47f af7c 	bne.w	800e16a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800e272:	4b0c      	ldr	r3, [pc, #48]	@ (800e2a4 <xQueueGenericSend+0x200>)
 800e274:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e278:	601a      	str	r2, [r3, #0]
 800e27a:	f3bf 8f4f 	dsb	sy
 800e27e:	f3bf 8f6f 	isb	sy
 800e282:	e772      	b.n	800e16a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800e284:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e286:	f000 fc7d 	bl	800eb84 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e28a:	f000 fff5 	bl	800f278 <xTaskResumeAll>
 800e28e:	e76c      	b.n	800e16a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800e290:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e292:	f000 fc77 	bl	800eb84 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e296:	f000 ffef 	bl	800f278 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800e29a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800e29c:	4618      	mov	r0, r3
 800e29e:	3738      	adds	r7, #56	@ 0x38
 800e2a0:	46bd      	mov	sp, r7
 800e2a2:	bd80      	pop	{r7, pc}
 800e2a4:	e000ed04 	.word	0xe000ed04

0800e2a8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800e2a8:	b580      	push	{r7, lr}
 800e2aa:	b090      	sub	sp, #64	@ 0x40
 800e2ac:	af00      	add	r7, sp, #0
 800e2ae:	60f8      	str	r0, [r7, #12]
 800e2b0:	60b9      	str	r1, [r7, #8]
 800e2b2:	607a      	str	r2, [r7, #4]
 800e2b4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800e2ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d10b      	bne.n	800e2d8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800e2c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2c4:	f383 8811 	msr	BASEPRI, r3
 800e2c8:	f3bf 8f6f 	isb	sy
 800e2cc:	f3bf 8f4f 	dsb	sy
 800e2d0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800e2d2:	bf00      	nop
 800e2d4:	bf00      	nop
 800e2d6:	e7fd      	b.n	800e2d4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e2d8:	68bb      	ldr	r3, [r7, #8]
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d103      	bne.n	800e2e6 <xQueueGenericSendFromISR+0x3e>
 800e2de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d101      	bne.n	800e2ea <xQueueGenericSendFromISR+0x42>
 800e2e6:	2301      	movs	r3, #1
 800e2e8:	e000      	b.n	800e2ec <xQueueGenericSendFromISR+0x44>
 800e2ea:	2300      	movs	r3, #0
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d10b      	bne.n	800e308 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800e2f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2f4:	f383 8811 	msr	BASEPRI, r3
 800e2f8:	f3bf 8f6f 	isb	sy
 800e2fc:	f3bf 8f4f 	dsb	sy
 800e300:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800e302:	bf00      	nop
 800e304:	bf00      	nop
 800e306:	e7fd      	b.n	800e304 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e308:	683b      	ldr	r3, [r7, #0]
 800e30a:	2b02      	cmp	r3, #2
 800e30c:	d103      	bne.n	800e316 <xQueueGenericSendFromISR+0x6e>
 800e30e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e310:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e312:	2b01      	cmp	r3, #1
 800e314:	d101      	bne.n	800e31a <xQueueGenericSendFromISR+0x72>
 800e316:	2301      	movs	r3, #1
 800e318:	e000      	b.n	800e31c <xQueueGenericSendFromISR+0x74>
 800e31a:	2300      	movs	r3, #0
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d10b      	bne.n	800e338 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800e320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e324:	f383 8811 	msr	BASEPRI, r3
 800e328:	f3bf 8f6f 	isb	sy
 800e32c:	f3bf 8f4f 	dsb	sy
 800e330:	623b      	str	r3, [r7, #32]
}
 800e332:	bf00      	nop
 800e334:	bf00      	nop
 800e336:	e7fd      	b.n	800e334 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e338:	f002 face 	bl	80108d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800e33c:	f3ef 8211 	mrs	r2, BASEPRI
 800e340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e344:	f383 8811 	msr	BASEPRI, r3
 800e348:	f3bf 8f6f 	isb	sy
 800e34c:	f3bf 8f4f 	dsb	sy
 800e350:	61fa      	str	r2, [r7, #28]
 800e352:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800e354:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e356:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e35a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e35c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e35e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e360:	429a      	cmp	r2, r3
 800e362:	d302      	bcc.n	800e36a <xQueueGenericSendFromISR+0xc2>
 800e364:	683b      	ldr	r3, [r7, #0]
 800e366:	2b02      	cmp	r3, #2
 800e368:	d12f      	bne.n	800e3ca <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e36a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e36c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e370:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e378:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e37a:	683a      	ldr	r2, [r7, #0]
 800e37c:	68b9      	ldr	r1, [r7, #8]
 800e37e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e380:	f000 fb70 	bl	800ea64 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e384:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800e388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e38c:	d112      	bne.n	800e3b4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e38e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e392:	2b00      	cmp	r3, #0
 800e394:	d016      	beq.n	800e3c4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e398:	3324      	adds	r3, #36	@ 0x24
 800e39a:	4618      	mov	r0, r3
 800e39c:	f001 f98c 	bl	800f6b8 <xTaskRemoveFromEventList>
 800e3a0:	4603      	mov	r3, r0
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d00e      	beq.n	800e3c4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d00b      	beq.n	800e3c4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	2201      	movs	r2, #1
 800e3b0:	601a      	str	r2, [r3, #0]
 800e3b2:	e007      	b.n	800e3c4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e3b4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800e3b8:	3301      	adds	r3, #1
 800e3ba:	b2db      	uxtb	r3, r3
 800e3bc:	b25a      	sxtb	r2, r3
 800e3be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800e3c4:	2301      	movs	r3, #1
 800e3c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800e3c8:	e001      	b.n	800e3ce <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e3ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e3d0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800e3d2:	697b      	ldr	r3, [r7, #20]
 800e3d4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800e3d8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e3da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800e3dc:	4618      	mov	r0, r3
 800e3de:	3740      	adds	r7, #64	@ 0x40
 800e3e0:	46bd      	mov	sp, r7
 800e3e2:	bd80      	pop	{r7, pc}

0800e3e4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800e3e4:	b580      	push	{r7, lr}
 800e3e6:	b08e      	sub	sp, #56	@ 0x38
 800e3e8:	af00      	add	r7, sp, #0
 800e3ea:	6078      	str	r0, [r7, #4]
 800e3ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800e3f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	d10b      	bne.n	800e410 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800e3f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e3fc:	f383 8811 	msr	BASEPRI, r3
 800e400:	f3bf 8f6f 	isb	sy
 800e404:	f3bf 8f4f 	dsb	sy
 800e408:	623b      	str	r3, [r7, #32]
}
 800e40a:	bf00      	nop
 800e40c:	bf00      	nop
 800e40e:	e7fd      	b.n	800e40c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800e410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e414:	2b00      	cmp	r3, #0
 800e416:	d00b      	beq.n	800e430 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800e418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e41c:	f383 8811 	msr	BASEPRI, r3
 800e420:	f3bf 8f6f 	isb	sy
 800e424:	f3bf 8f4f 	dsb	sy
 800e428:	61fb      	str	r3, [r7, #28]
}
 800e42a:	bf00      	nop
 800e42c:	bf00      	nop
 800e42e:	e7fd      	b.n	800e42c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800e430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	2b00      	cmp	r3, #0
 800e436:	d103      	bne.n	800e440 <xQueueGiveFromISR+0x5c>
 800e438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e43a:	689b      	ldr	r3, [r3, #8]
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d101      	bne.n	800e444 <xQueueGiveFromISR+0x60>
 800e440:	2301      	movs	r3, #1
 800e442:	e000      	b.n	800e446 <xQueueGiveFromISR+0x62>
 800e444:	2300      	movs	r3, #0
 800e446:	2b00      	cmp	r3, #0
 800e448:	d10b      	bne.n	800e462 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800e44a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e44e:	f383 8811 	msr	BASEPRI, r3
 800e452:	f3bf 8f6f 	isb	sy
 800e456:	f3bf 8f4f 	dsb	sy
 800e45a:	61bb      	str	r3, [r7, #24]
}
 800e45c:	bf00      	nop
 800e45e:	bf00      	nop
 800e460:	e7fd      	b.n	800e45e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e462:	f002 fa39 	bl	80108d8 <vPortValidateInterruptPriority>
	__asm volatile
 800e466:	f3ef 8211 	mrs	r2, BASEPRI
 800e46a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e46e:	f383 8811 	msr	BASEPRI, r3
 800e472:	f3bf 8f6f 	isb	sy
 800e476:	f3bf 8f4f 	dsb	sy
 800e47a:	617a      	str	r2, [r7, #20]
 800e47c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800e47e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e480:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e486:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800e488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e48a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e48c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e48e:	429a      	cmp	r2, r3
 800e490:	d22b      	bcs.n	800e4ea <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e494:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e498:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e49c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e49e:	1c5a      	adds	r2, r3, #1
 800e4a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4a2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e4a4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800e4a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4ac:	d112      	bne.n	800e4d4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e4ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d016      	beq.n	800e4e4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e4b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4b8:	3324      	adds	r3, #36	@ 0x24
 800e4ba:	4618      	mov	r0, r3
 800e4bc:	f001 f8fc 	bl	800f6b8 <xTaskRemoveFromEventList>
 800e4c0:	4603      	mov	r3, r0
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d00e      	beq.n	800e4e4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e4c6:	683b      	ldr	r3, [r7, #0]
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d00b      	beq.n	800e4e4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e4cc:	683b      	ldr	r3, [r7, #0]
 800e4ce:	2201      	movs	r2, #1
 800e4d0:	601a      	str	r2, [r3, #0]
 800e4d2:	e007      	b.n	800e4e4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e4d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e4d8:	3301      	adds	r3, #1
 800e4da:	b2db      	uxtb	r3, r3
 800e4dc:	b25a      	sxtb	r2, r3
 800e4de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800e4e4:	2301      	movs	r3, #1
 800e4e6:	637b      	str	r3, [r7, #52]	@ 0x34
 800e4e8:	e001      	b.n	800e4ee <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800e4ea:	2300      	movs	r3, #0
 800e4ec:	637b      	str	r3, [r7, #52]	@ 0x34
 800e4ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4f0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	f383 8811 	msr	BASEPRI, r3
}
 800e4f8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e4fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800e4fc:	4618      	mov	r0, r3
 800e4fe:	3738      	adds	r7, #56	@ 0x38
 800e500:	46bd      	mov	sp, r7
 800e502:	bd80      	pop	{r7, pc}

0800e504 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800e504:	b580      	push	{r7, lr}
 800e506:	b08c      	sub	sp, #48	@ 0x30
 800e508:	af00      	add	r7, sp, #0
 800e50a:	60f8      	str	r0, [r7, #12]
 800e50c:	60b9      	str	r1, [r7, #8]
 800e50e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800e510:	2300      	movs	r3, #0
 800e512:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	d10b      	bne.n	800e536 <xQueueReceive+0x32>
	__asm volatile
 800e51e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e522:	f383 8811 	msr	BASEPRI, r3
 800e526:	f3bf 8f6f 	isb	sy
 800e52a:	f3bf 8f4f 	dsb	sy
 800e52e:	623b      	str	r3, [r7, #32]
}
 800e530:	bf00      	nop
 800e532:	bf00      	nop
 800e534:	e7fd      	b.n	800e532 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e536:	68bb      	ldr	r3, [r7, #8]
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d103      	bne.n	800e544 <xQueueReceive+0x40>
 800e53c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e53e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e540:	2b00      	cmp	r3, #0
 800e542:	d101      	bne.n	800e548 <xQueueReceive+0x44>
 800e544:	2301      	movs	r3, #1
 800e546:	e000      	b.n	800e54a <xQueueReceive+0x46>
 800e548:	2300      	movs	r3, #0
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d10b      	bne.n	800e566 <xQueueReceive+0x62>
	__asm volatile
 800e54e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e552:	f383 8811 	msr	BASEPRI, r3
 800e556:	f3bf 8f6f 	isb	sy
 800e55a:	f3bf 8f4f 	dsb	sy
 800e55e:	61fb      	str	r3, [r7, #28]
}
 800e560:	bf00      	nop
 800e562:	bf00      	nop
 800e564:	e7fd      	b.n	800e562 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e566:	f001 fa6d 	bl	800fa44 <xTaskGetSchedulerState>
 800e56a:	4603      	mov	r3, r0
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d102      	bne.n	800e576 <xQueueReceive+0x72>
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	2b00      	cmp	r3, #0
 800e574:	d101      	bne.n	800e57a <xQueueReceive+0x76>
 800e576:	2301      	movs	r3, #1
 800e578:	e000      	b.n	800e57c <xQueueReceive+0x78>
 800e57a:	2300      	movs	r3, #0
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d10b      	bne.n	800e598 <xQueueReceive+0x94>
	__asm volatile
 800e580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e584:	f383 8811 	msr	BASEPRI, r3
 800e588:	f3bf 8f6f 	isb	sy
 800e58c:	f3bf 8f4f 	dsb	sy
 800e590:	61bb      	str	r3, [r7, #24]
}
 800e592:	bf00      	nop
 800e594:	bf00      	nop
 800e596:	e7fd      	b.n	800e594 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e598:	f002 f8be 	bl	8010718 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e59c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e59e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e5a0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e5a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	d01f      	beq.n	800e5e8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e5a8:	68b9      	ldr	r1, [r7, #8]
 800e5aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e5ac:	f000 fac4 	bl	800eb38 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e5b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5b2:	1e5a      	subs	r2, r3, #1
 800e5b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5b6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e5b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5ba:	691b      	ldr	r3, [r3, #16]
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d00f      	beq.n	800e5e0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e5c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5c2:	3310      	adds	r3, #16
 800e5c4:	4618      	mov	r0, r3
 800e5c6:	f001 f877 	bl	800f6b8 <xTaskRemoveFromEventList>
 800e5ca:	4603      	mov	r3, r0
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d007      	beq.n	800e5e0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e5d0:	4b3c      	ldr	r3, [pc, #240]	@ (800e6c4 <xQueueReceive+0x1c0>)
 800e5d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e5d6:	601a      	str	r2, [r3, #0]
 800e5d8:	f3bf 8f4f 	dsb	sy
 800e5dc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e5e0:	f002 f8cc 	bl	801077c <vPortExitCritical>
				return pdPASS;
 800e5e4:	2301      	movs	r3, #1
 800e5e6:	e069      	b.n	800e6bc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d103      	bne.n	800e5f6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e5ee:	f002 f8c5 	bl	801077c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e5f2:	2300      	movs	r3, #0
 800e5f4:	e062      	b.n	800e6bc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e5f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d106      	bne.n	800e60a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e5fc:	f107 0310 	add.w	r3, r7, #16
 800e600:	4618      	mov	r0, r3
 800e602:	f001 f8bd 	bl	800f780 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e606:	2301      	movs	r3, #1
 800e608:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e60a:	f002 f8b7 	bl	801077c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e60e:	f000 fe25 	bl	800f25c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e612:	f002 f881 	bl	8010718 <vPortEnterCritical>
 800e616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e618:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e61c:	b25b      	sxtb	r3, r3
 800e61e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e622:	d103      	bne.n	800e62c <xQueueReceive+0x128>
 800e624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e626:	2200      	movs	r2, #0
 800e628:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e62c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e62e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e632:	b25b      	sxtb	r3, r3
 800e634:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e638:	d103      	bne.n	800e642 <xQueueReceive+0x13e>
 800e63a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e63c:	2200      	movs	r2, #0
 800e63e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e642:	f002 f89b 	bl	801077c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e646:	1d3a      	adds	r2, r7, #4
 800e648:	f107 0310 	add.w	r3, r7, #16
 800e64c:	4611      	mov	r1, r2
 800e64e:	4618      	mov	r0, r3
 800e650:	f001 f8ac 	bl	800f7ac <xTaskCheckForTimeOut>
 800e654:	4603      	mov	r3, r0
 800e656:	2b00      	cmp	r3, #0
 800e658:	d123      	bne.n	800e6a2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e65a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e65c:	f000 fae4 	bl	800ec28 <prvIsQueueEmpty>
 800e660:	4603      	mov	r3, r0
 800e662:	2b00      	cmp	r3, #0
 800e664:	d017      	beq.n	800e696 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e668:	3324      	adds	r3, #36	@ 0x24
 800e66a:	687a      	ldr	r2, [r7, #4]
 800e66c:	4611      	mov	r1, r2
 800e66e:	4618      	mov	r0, r3
 800e670:	f000 ffd0 	bl	800f614 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e674:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e676:	f000 fa85 	bl	800eb84 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e67a:	f000 fdfd 	bl	800f278 <xTaskResumeAll>
 800e67e:	4603      	mov	r3, r0
 800e680:	2b00      	cmp	r3, #0
 800e682:	d189      	bne.n	800e598 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800e684:	4b0f      	ldr	r3, [pc, #60]	@ (800e6c4 <xQueueReceive+0x1c0>)
 800e686:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e68a:	601a      	str	r2, [r3, #0]
 800e68c:	f3bf 8f4f 	dsb	sy
 800e690:	f3bf 8f6f 	isb	sy
 800e694:	e780      	b.n	800e598 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800e696:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e698:	f000 fa74 	bl	800eb84 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e69c:	f000 fdec 	bl	800f278 <xTaskResumeAll>
 800e6a0:	e77a      	b.n	800e598 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800e6a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e6a4:	f000 fa6e 	bl	800eb84 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e6a8:	f000 fde6 	bl	800f278 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e6ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e6ae:	f000 fabb 	bl	800ec28 <prvIsQueueEmpty>
 800e6b2:	4603      	mov	r3, r0
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	f43f af6f 	beq.w	800e598 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e6ba:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e6bc:	4618      	mov	r0, r3
 800e6be:	3730      	adds	r7, #48	@ 0x30
 800e6c0:	46bd      	mov	sp, r7
 800e6c2:	bd80      	pop	{r7, pc}
 800e6c4:	e000ed04 	.word	0xe000ed04

0800e6c8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800e6c8:	b580      	push	{r7, lr}
 800e6ca:	b08e      	sub	sp, #56	@ 0x38
 800e6cc:	af00      	add	r7, sp, #0
 800e6ce:	6078      	str	r0, [r7, #4]
 800e6d0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800e6da:	2300      	movs	r3, #0
 800e6dc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e6de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d10b      	bne.n	800e6fc <xQueueSemaphoreTake+0x34>
	__asm volatile
 800e6e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6e8:	f383 8811 	msr	BASEPRI, r3
 800e6ec:	f3bf 8f6f 	isb	sy
 800e6f0:	f3bf 8f4f 	dsb	sy
 800e6f4:	623b      	str	r3, [r7, #32]
}
 800e6f6:	bf00      	nop
 800e6f8:	bf00      	nop
 800e6fa:	e7fd      	b.n	800e6f8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800e6fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e700:	2b00      	cmp	r3, #0
 800e702:	d00b      	beq.n	800e71c <xQueueSemaphoreTake+0x54>
	__asm volatile
 800e704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e708:	f383 8811 	msr	BASEPRI, r3
 800e70c:	f3bf 8f6f 	isb	sy
 800e710:	f3bf 8f4f 	dsb	sy
 800e714:	61fb      	str	r3, [r7, #28]
}
 800e716:	bf00      	nop
 800e718:	bf00      	nop
 800e71a:	e7fd      	b.n	800e718 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e71c:	f001 f992 	bl	800fa44 <xTaskGetSchedulerState>
 800e720:	4603      	mov	r3, r0
 800e722:	2b00      	cmp	r3, #0
 800e724:	d102      	bne.n	800e72c <xQueueSemaphoreTake+0x64>
 800e726:	683b      	ldr	r3, [r7, #0]
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d101      	bne.n	800e730 <xQueueSemaphoreTake+0x68>
 800e72c:	2301      	movs	r3, #1
 800e72e:	e000      	b.n	800e732 <xQueueSemaphoreTake+0x6a>
 800e730:	2300      	movs	r3, #0
 800e732:	2b00      	cmp	r3, #0
 800e734:	d10b      	bne.n	800e74e <xQueueSemaphoreTake+0x86>
	__asm volatile
 800e736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e73a:	f383 8811 	msr	BASEPRI, r3
 800e73e:	f3bf 8f6f 	isb	sy
 800e742:	f3bf 8f4f 	dsb	sy
 800e746:	61bb      	str	r3, [r7, #24]
}
 800e748:	bf00      	nop
 800e74a:	bf00      	nop
 800e74c:	e7fd      	b.n	800e74a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e74e:	f001 ffe3 	bl	8010718 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800e752:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e754:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e756:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800e758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	d024      	beq.n	800e7a8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800e75e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e760:	1e5a      	subs	r2, r3, #1
 800e762:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e764:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d104      	bne.n	800e778 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800e76e:	f001 fae3 	bl	800fd38 <pvTaskIncrementMutexHeldCount>
 800e772:	4602      	mov	r2, r0
 800e774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e776:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e77a:	691b      	ldr	r3, [r3, #16]
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d00f      	beq.n	800e7a0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e782:	3310      	adds	r3, #16
 800e784:	4618      	mov	r0, r3
 800e786:	f000 ff97 	bl	800f6b8 <xTaskRemoveFromEventList>
 800e78a:	4603      	mov	r3, r0
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d007      	beq.n	800e7a0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e790:	4b54      	ldr	r3, [pc, #336]	@ (800e8e4 <xQueueSemaphoreTake+0x21c>)
 800e792:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e796:	601a      	str	r2, [r3, #0]
 800e798:	f3bf 8f4f 	dsb	sy
 800e79c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e7a0:	f001 ffec 	bl	801077c <vPortExitCritical>
				return pdPASS;
 800e7a4:	2301      	movs	r3, #1
 800e7a6:	e098      	b.n	800e8da <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e7a8:	683b      	ldr	r3, [r7, #0]
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d112      	bne.n	800e7d4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800e7ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d00b      	beq.n	800e7cc <xQueueSemaphoreTake+0x104>
	__asm volatile
 800e7b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7b8:	f383 8811 	msr	BASEPRI, r3
 800e7bc:	f3bf 8f6f 	isb	sy
 800e7c0:	f3bf 8f4f 	dsb	sy
 800e7c4:	617b      	str	r3, [r7, #20]
}
 800e7c6:	bf00      	nop
 800e7c8:	bf00      	nop
 800e7ca:	e7fd      	b.n	800e7c8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800e7cc:	f001 ffd6 	bl	801077c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e7d0:	2300      	movs	r3, #0
 800e7d2:	e082      	b.n	800e8da <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e7d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d106      	bne.n	800e7e8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e7da:	f107 030c 	add.w	r3, r7, #12
 800e7de:	4618      	mov	r0, r3
 800e7e0:	f000 ffce 	bl	800f780 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e7e4:	2301      	movs	r3, #1
 800e7e6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e7e8:	f001 ffc8 	bl	801077c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e7ec:	f000 fd36 	bl	800f25c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e7f0:	f001 ff92 	bl	8010718 <vPortEnterCritical>
 800e7f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e7fa:	b25b      	sxtb	r3, r3
 800e7fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e800:	d103      	bne.n	800e80a <xQueueSemaphoreTake+0x142>
 800e802:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e804:	2200      	movs	r2, #0
 800e806:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e80a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e80c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e810:	b25b      	sxtb	r3, r3
 800e812:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e816:	d103      	bne.n	800e820 <xQueueSemaphoreTake+0x158>
 800e818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e81a:	2200      	movs	r2, #0
 800e81c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e820:	f001 ffac 	bl	801077c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e824:	463a      	mov	r2, r7
 800e826:	f107 030c 	add.w	r3, r7, #12
 800e82a:	4611      	mov	r1, r2
 800e82c:	4618      	mov	r0, r3
 800e82e:	f000 ffbd 	bl	800f7ac <xTaskCheckForTimeOut>
 800e832:	4603      	mov	r3, r0
 800e834:	2b00      	cmp	r3, #0
 800e836:	d132      	bne.n	800e89e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e838:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e83a:	f000 f9f5 	bl	800ec28 <prvIsQueueEmpty>
 800e83e:	4603      	mov	r3, r0
 800e840:	2b00      	cmp	r3, #0
 800e842:	d026      	beq.n	800e892 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d109      	bne.n	800e860 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800e84c:	f001 ff64 	bl	8010718 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e852:	689b      	ldr	r3, [r3, #8]
 800e854:	4618      	mov	r0, r3
 800e856:	f001 f913 	bl	800fa80 <xTaskPriorityInherit>
 800e85a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800e85c:	f001 ff8e 	bl	801077c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e862:	3324      	adds	r3, #36	@ 0x24
 800e864:	683a      	ldr	r2, [r7, #0]
 800e866:	4611      	mov	r1, r2
 800e868:	4618      	mov	r0, r3
 800e86a:	f000 fed3 	bl	800f614 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e86e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e870:	f000 f988 	bl	800eb84 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e874:	f000 fd00 	bl	800f278 <xTaskResumeAll>
 800e878:	4603      	mov	r3, r0
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	f47f af67 	bne.w	800e74e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800e880:	4b18      	ldr	r3, [pc, #96]	@ (800e8e4 <xQueueSemaphoreTake+0x21c>)
 800e882:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e886:	601a      	str	r2, [r3, #0]
 800e888:	f3bf 8f4f 	dsb	sy
 800e88c:	f3bf 8f6f 	isb	sy
 800e890:	e75d      	b.n	800e74e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800e892:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e894:	f000 f976 	bl	800eb84 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e898:	f000 fcee 	bl	800f278 <xTaskResumeAll>
 800e89c:	e757      	b.n	800e74e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800e89e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e8a0:	f000 f970 	bl	800eb84 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e8a4:	f000 fce8 	bl	800f278 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e8a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e8aa:	f000 f9bd 	bl	800ec28 <prvIsQueueEmpty>
 800e8ae:	4603      	mov	r3, r0
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	f43f af4c 	beq.w	800e74e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800e8b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d00d      	beq.n	800e8d8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800e8bc:	f001 ff2c 	bl	8010718 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800e8c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e8c2:	f000 f8b7 	bl	800ea34 <prvGetDisinheritPriorityAfterTimeout>
 800e8c6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800e8c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8ca:	689b      	ldr	r3, [r3, #8]
 800e8cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e8ce:	4618      	mov	r0, r3
 800e8d0:	f001 f9ae 	bl	800fc30 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800e8d4:	f001 ff52 	bl	801077c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e8d8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e8da:	4618      	mov	r0, r3
 800e8dc:	3738      	adds	r7, #56	@ 0x38
 800e8de:	46bd      	mov	sp, r7
 800e8e0:	bd80      	pop	{r7, pc}
 800e8e2:	bf00      	nop
 800e8e4:	e000ed04 	.word	0xe000ed04

0800e8e8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800e8e8:	b580      	push	{r7, lr}
 800e8ea:	b08e      	sub	sp, #56	@ 0x38
 800e8ec:	af00      	add	r7, sp, #0
 800e8ee:	60f8      	str	r0, [r7, #12]
 800e8f0:	60b9      	str	r1, [r7, #8]
 800e8f2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800e8f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e8fa:	2b00      	cmp	r3, #0
 800e8fc:	d10b      	bne.n	800e916 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800e8fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e902:	f383 8811 	msr	BASEPRI, r3
 800e906:	f3bf 8f6f 	isb	sy
 800e90a:	f3bf 8f4f 	dsb	sy
 800e90e:	623b      	str	r3, [r7, #32]
}
 800e910:	bf00      	nop
 800e912:	bf00      	nop
 800e914:	e7fd      	b.n	800e912 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e916:	68bb      	ldr	r3, [r7, #8]
 800e918:	2b00      	cmp	r3, #0
 800e91a:	d103      	bne.n	800e924 <xQueueReceiveFromISR+0x3c>
 800e91c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e91e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e920:	2b00      	cmp	r3, #0
 800e922:	d101      	bne.n	800e928 <xQueueReceiveFromISR+0x40>
 800e924:	2301      	movs	r3, #1
 800e926:	e000      	b.n	800e92a <xQueueReceiveFromISR+0x42>
 800e928:	2300      	movs	r3, #0
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d10b      	bne.n	800e946 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800e92e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e932:	f383 8811 	msr	BASEPRI, r3
 800e936:	f3bf 8f6f 	isb	sy
 800e93a:	f3bf 8f4f 	dsb	sy
 800e93e:	61fb      	str	r3, [r7, #28]
}
 800e940:	bf00      	nop
 800e942:	bf00      	nop
 800e944:	e7fd      	b.n	800e942 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e946:	f001 ffc7 	bl	80108d8 <vPortValidateInterruptPriority>
	__asm volatile
 800e94a:	f3ef 8211 	mrs	r2, BASEPRI
 800e94e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e952:	f383 8811 	msr	BASEPRI, r3
 800e956:	f3bf 8f6f 	isb	sy
 800e95a:	f3bf 8f4f 	dsb	sy
 800e95e:	61ba      	str	r2, [r7, #24]
 800e960:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800e962:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e964:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e968:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e96a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e96c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d02f      	beq.n	800e9d2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800e972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e974:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e978:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e97c:	68b9      	ldr	r1, [r7, #8]
 800e97e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e980:	f000 f8da 	bl	800eb38 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e986:	1e5a      	subs	r2, r3, #1
 800e988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e98a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800e98c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800e990:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e994:	d112      	bne.n	800e9bc <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e998:	691b      	ldr	r3, [r3, #16]
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d016      	beq.n	800e9cc <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e99e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9a0:	3310      	adds	r3, #16
 800e9a2:	4618      	mov	r0, r3
 800e9a4:	f000 fe88 	bl	800f6b8 <xTaskRemoveFromEventList>
 800e9a8:	4603      	mov	r3, r0
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d00e      	beq.n	800e9cc <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d00b      	beq.n	800e9cc <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	2201      	movs	r2, #1
 800e9b8:	601a      	str	r2, [r3, #0]
 800e9ba:	e007      	b.n	800e9cc <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800e9bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e9c0:	3301      	adds	r3, #1
 800e9c2:	b2db      	uxtb	r3, r3
 800e9c4:	b25a      	sxtb	r2, r3
 800e9c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800e9cc:	2301      	movs	r3, #1
 800e9ce:	637b      	str	r3, [r7, #52]	@ 0x34
 800e9d0:	e001      	b.n	800e9d6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800e9d2:	2300      	movs	r3, #0
 800e9d4:	637b      	str	r3, [r7, #52]	@ 0x34
 800e9d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9d8:	613b      	str	r3, [r7, #16]
	__asm volatile
 800e9da:	693b      	ldr	r3, [r7, #16]
 800e9dc:	f383 8811 	msr	BASEPRI, r3
}
 800e9e0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e9e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800e9e4:	4618      	mov	r0, r3
 800e9e6:	3738      	adds	r7, #56	@ 0x38
 800e9e8:	46bd      	mov	sp, r7
 800e9ea:	bd80      	pop	{r7, pc}

0800e9ec <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800e9ec:	b580      	push	{r7, lr}
 800e9ee:	b084      	sub	sp, #16
 800e9f0:	af00      	add	r7, sp, #0
 800e9f2:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e9f8:	68fb      	ldr	r3, [r7, #12]
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	d10b      	bne.n	800ea16 <vQueueDelete+0x2a>
	__asm volatile
 800e9fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea02:	f383 8811 	msr	BASEPRI, r3
 800ea06:	f3bf 8f6f 	isb	sy
 800ea0a:	f3bf 8f4f 	dsb	sy
 800ea0e:	60bb      	str	r3, [r7, #8]
}
 800ea10:	bf00      	nop
 800ea12:	bf00      	nop
 800ea14:	e7fd      	b.n	800ea12 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800ea16:	68f8      	ldr	r0, [r7, #12]
 800ea18:	f000 f95e 	bl	800ecd8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800ea1c:	68fb      	ldr	r3, [r7, #12]
 800ea1e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800ea22:	2b00      	cmp	r3, #0
 800ea24:	d102      	bne.n	800ea2c <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800ea26:	68f8      	ldr	r0, [r7, #12]
 800ea28:	f002 f866 	bl	8010af8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800ea2c:	bf00      	nop
 800ea2e:	3710      	adds	r7, #16
 800ea30:	46bd      	mov	sp, r7
 800ea32:	bd80      	pop	{r7, pc}

0800ea34 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800ea34:	b480      	push	{r7}
 800ea36:	b085      	sub	sp, #20
 800ea38:	af00      	add	r7, sp, #0
 800ea3a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d006      	beq.n	800ea52 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ea48:	681b      	ldr	r3, [r3, #0]
 800ea4a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800ea4e:	60fb      	str	r3, [r7, #12]
 800ea50:	e001      	b.n	800ea56 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800ea52:	2300      	movs	r3, #0
 800ea54:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800ea56:	68fb      	ldr	r3, [r7, #12]
	}
 800ea58:	4618      	mov	r0, r3
 800ea5a:	3714      	adds	r7, #20
 800ea5c:	46bd      	mov	sp, r7
 800ea5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea62:	4770      	bx	lr

0800ea64 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ea64:	b580      	push	{r7, lr}
 800ea66:	b086      	sub	sp, #24
 800ea68:	af00      	add	r7, sp, #0
 800ea6a:	60f8      	str	r0, [r7, #12]
 800ea6c:	60b9      	str	r1, [r7, #8]
 800ea6e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ea70:	2300      	movs	r3, #0
 800ea72:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea78:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d10d      	bne.n	800ea9e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ea82:	68fb      	ldr	r3, [r7, #12]
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d14d      	bne.n	800eb26 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	689b      	ldr	r3, [r3, #8]
 800ea8e:	4618      	mov	r0, r3
 800ea90:	f001 f85e 	bl	800fb50 <xTaskPriorityDisinherit>
 800ea94:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ea96:	68fb      	ldr	r3, [r7, #12]
 800ea98:	2200      	movs	r2, #0
 800ea9a:	609a      	str	r2, [r3, #8]
 800ea9c:	e043      	b.n	800eb26 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d119      	bne.n	800ead8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	6858      	ldr	r0, [r3, #4]
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eaac:	461a      	mov	r2, r3
 800eaae:	68b9      	ldr	r1, [r7, #8]
 800eab0:	f004 fa6f 	bl	8012f92 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	685a      	ldr	r2, [r3, #4]
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eabc:	441a      	add	r2, r3
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	685a      	ldr	r2, [r3, #4]
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	689b      	ldr	r3, [r3, #8]
 800eaca:	429a      	cmp	r2, r3
 800eacc:	d32b      	bcc.n	800eb26 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	681a      	ldr	r2, [r3, #0]
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	605a      	str	r2, [r3, #4]
 800ead6:	e026      	b.n	800eb26 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	68d8      	ldr	r0, [r3, #12]
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eae0:	461a      	mov	r2, r3
 800eae2:	68b9      	ldr	r1, [r7, #8]
 800eae4:	f004 fa55 	bl	8012f92 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800eae8:	68fb      	ldr	r3, [r7, #12]
 800eaea:	68da      	ldr	r2, [r3, #12]
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eaf0:	425b      	negs	r3, r3
 800eaf2:	441a      	add	r2, r3
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	68da      	ldr	r2, [r3, #12]
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	429a      	cmp	r2, r3
 800eb02:	d207      	bcs.n	800eb14 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	689a      	ldr	r2, [r3, #8]
 800eb08:	68fb      	ldr	r3, [r7, #12]
 800eb0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb0c:	425b      	negs	r3, r3
 800eb0e:	441a      	add	r2, r3
 800eb10:	68fb      	ldr	r3, [r7, #12]
 800eb12:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	2b02      	cmp	r3, #2
 800eb18:	d105      	bne.n	800eb26 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800eb1a:	693b      	ldr	r3, [r7, #16]
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	d002      	beq.n	800eb26 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800eb20:	693b      	ldr	r3, [r7, #16]
 800eb22:	3b01      	subs	r3, #1
 800eb24:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800eb26:	693b      	ldr	r3, [r7, #16]
 800eb28:	1c5a      	adds	r2, r3, #1
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800eb2e:	697b      	ldr	r3, [r7, #20]
}
 800eb30:	4618      	mov	r0, r3
 800eb32:	3718      	adds	r7, #24
 800eb34:	46bd      	mov	sp, r7
 800eb36:	bd80      	pop	{r7, pc}

0800eb38 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800eb38:	b580      	push	{r7, lr}
 800eb3a:	b082      	sub	sp, #8
 800eb3c:	af00      	add	r7, sp, #0
 800eb3e:	6078      	str	r0, [r7, #4]
 800eb40:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d018      	beq.n	800eb7c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	68da      	ldr	r2, [r3, #12]
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb52:	441a      	add	r2, r3
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	68da      	ldr	r2, [r3, #12]
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	689b      	ldr	r3, [r3, #8]
 800eb60:	429a      	cmp	r2, r3
 800eb62:	d303      	bcc.n	800eb6c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	681a      	ldr	r2, [r3, #0]
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	68d9      	ldr	r1, [r3, #12]
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb74:	461a      	mov	r2, r3
 800eb76:	6838      	ldr	r0, [r7, #0]
 800eb78:	f004 fa0b 	bl	8012f92 <memcpy>
	}
}
 800eb7c:	bf00      	nop
 800eb7e:	3708      	adds	r7, #8
 800eb80:	46bd      	mov	sp, r7
 800eb82:	bd80      	pop	{r7, pc}

0800eb84 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800eb84:	b580      	push	{r7, lr}
 800eb86:	b084      	sub	sp, #16
 800eb88:	af00      	add	r7, sp, #0
 800eb8a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800eb8c:	f001 fdc4 	bl	8010718 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800eb96:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800eb98:	e011      	b.n	800ebbe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d012      	beq.n	800ebc8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	3324      	adds	r3, #36	@ 0x24
 800eba6:	4618      	mov	r0, r3
 800eba8:	f000 fd86 	bl	800f6b8 <xTaskRemoveFromEventList>
 800ebac:	4603      	mov	r3, r0
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d001      	beq.n	800ebb6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ebb2:	f000 fe5f 	bl	800f874 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ebb6:	7bfb      	ldrb	r3, [r7, #15]
 800ebb8:	3b01      	subs	r3, #1
 800ebba:	b2db      	uxtb	r3, r3
 800ebbc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ebbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	dce9      	bgt.n	800eb9a <prvUnlockQueue+0x16>
 800ebc6:	e000      	b.n	800ebca <prvUnlockQueue+0x46>
					break;
 800ebc8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	22ff      	movs	r2, #255	@ 0xff
 800ebce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800ebd2:	f001 fdd3 	bl	801077c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ebd6:	f001 fd9f 	bl	8010718 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ebe0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ebe2:	e011      	b.n	800ec08 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	691b      	ldr	r3, [r3, #16]
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d012      	beq.n	800ec12 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	3310      	adds	r3, #16
 800ebf0:	4618      	mov	r0, r3
 800ebf2:	f000 fd61 	bl	800f6b8 <xTaskRemoveFromEventList>
 800ebf6:	4603      	mov	r3, r0
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	d001      	beq.n	800ec00 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ebfc:	f000 fe3a 	bl	800f874 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ec00:	7bbb      	ldrb	r3, [r7, #14]
 800ec02:	3b01      	subs	r3, #1
 800ec04:	b2db      	uxtb	r3, r3
 800ec06:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ec08:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	dce9      	bgt.n	800ebe4 <prvUnlockQueue+0x60>
 800ec10:	e000      	b.n	800ec14 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ec12:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	22ff      	movs	r2, #255	@ 0xff
 800ec18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800ec1c:	f001 fdae 	bl	801077c <vPortExitCritical>
}
 800ec20:	bf00      	nop
 800ec22:	3710      	adds	r7, #16
 800ec24:	46bd      	mov	sp, r7
 800ec26:	bd80      	pop	{r7, pc}

0800ec28 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ec28:	b580      	push	{r7, lr}
 800ec2a:	b084      	sub	sp, #16
 800ec2c:	af00      	add	r7, sp, #0
 800ec2e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ec30:	f001 fd72 	bl	8010718 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d102      	bne.n	800ec42 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ec3c:	2301      	movs	r3, #1
 800ec3e:	60fb      	str	r3, [r7, #12]
 800ec40:	e001      	b.n	800ec46 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ec42:	2300      	movs	r3, #0
 800ec44:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ec46:	f001 fd99 	bl	801077c <vPortExitCritical>

	return xReturn;
 800ec4a:	68fb      	ldr	r3, [r7, #12]
}
 800ec4c:	4618      	mov	r0, r3
 800ec4e:	3710      	adds	r7, #16
 800ec50:	46bd      	mov	sp, r7
 800ec52:	bd80      	pop	{r7, pc}

0800ec54 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ec54:	b580      	push	{r7, lr}
 800ec56:	b084      	sub	sp, #16
 800ec58:	af00      	add	r7, sp, #0
 800ec5a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ec5c:	f001 fd5c 	bl	8010718 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ec68:	429a      	cmp	r2, r3
 800ec6a:	d102      	bne.n	800ec72 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ec6c:	2301      	movs	r3, #1
 800ec6e:	60fb      	str	r3, [r7, #12]
 800ec70:	e001      	b.n	800ec76 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ec72:	2300      	movs	r3, #0
 800ec74:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ec76:	f001 fd81 	bl	801077c <vPortExitCritical>

	return xReturn;
 800ec7a:	68fb      	ldr	r3, [r7, #12]
}
 800ec7c:	4618      	mov	r0, r3
 800ec7e:	3710      	adds	r7, #16
 800ec80:	46bd      	mov	sp, r7
 800ec82:	bd80      	pop	{r7, pc}

0800ec84 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ec84:	b480      	push	{r7}
 800ec86:	b085      	sub	sp, #20
 800ec88:	af00      	add	r7, sp, #0
 800ec8a:	6078      	str	r0, [r7, #4]
 800ec8c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ec8e:	2300      	movs	r3, #0
 800ec90:	60fb      	str	r3, [r7, #12]
 800ec92:	e014      	b.n	800ecbe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ec94:	4a0f      	ldr	r2, [pc, #60]	@ (800ecd4 <vQueueAddToRegistry+0x50>)
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d10b      	bne.n	800ecb8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800eca0:	490c      	ldr	r1, [pc, #48]	@ (800ecd4 <vQueueAddToRegistry+0x50>)
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	683a      	ldr	r2, [r7, #0]
 800eca6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ecaa:	4a0a      	ldr	r2, [pc, #40]	@ (800ecd4 <vQueueAddToRegistry+0x50>)
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	00db      	lsls	r3, r3, #3
 800ecb0:	4413      	add	r3, r2
 800ecb2:	687a      	ldr	r2, [r7, #4]
 800ecb4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ecb6:	e006      	b.n	800ecc6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	3301      	adds	r3, #1
 800ecbc:	60fb      	str	r3, [r7, #12]
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	2b07      	cmp	r3, #7
 800ecc2:	d9e7      	bls.n	800ec94 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ecc4:	bf00      	nop
 800ecc6:	bf00      	nop
 800ecc8:	3714      	adds	r7, #20
 800ecca:	46bd      	mov	sp, r7
 800eccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecd0:	4770      	bx	lr
 800ecd2:	bf00      	nop
 800ecd4:	200013f0 	.word	0x200013f0

0800ecd8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800ecd8:	b480      	push	{r7}
 800ecda:	b085      	sub	sp, #20
 800ecdc:	af00      	add	r7, sp, #0
 800ecde:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ece0:	2300      	movs	r3, #0
 800ece2:	60fb      	str	r3, [r7, #12]
 800ece4:	e016      	b.n	800ed14 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800ece6:	4a10      	ldr	r2, [pc, #64]	@ (800ed28 <vQueueUnregisterQueue+0x50>)
 800ece8:	68fb      	ldr	r3, [r7, #12]
 800ecea:	00db      	lsls	r3, r3, #3
 800ecec:	4413      	add	r3, r2
 800ecee:	685b      	ldr	r3, [r3, #4]
 800ecf0:	687a      	ldr	r2, [r7, #4]
 800ecf2:	429a      	cmp	r2, r3
 800ecf4:	d10b      	bne.n	800ed0e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800ecf6:	4a0c      	ldr	r2, [pc, #48]	@ (800ed28 <vQueueUnregisterQueue+0x50>)
 800ecf8:	68fb      	ldr	r3, [r7, #12]
 800ecfa:	2100      	movs	r1, #0
 800ecfc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800ed00:	4a09      	ldr	r2, [pc, #36]	@ (800ed28 <vQueueUnregisterQueue+0x50>)
 800ed02:	68fb      	ldr	r3, [r7, #12]
 800ed04:	00db      	lsls	r3, r3, #3
 800ed06:	4413      	add	r3, r2
 800ed08:	2200      	movs	r2, #0
 800ed0a:	605a      	str	r2, [r3, #4]
				break;
 800ed0c:	e006      	b.n	800ed1c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	3301      	adds	r3, #1
 800ed12:	60fb      	str	r3, [r7, #12]
 800ed14:	68fb      	ldr	r3, [r7, #12]
 800ed16:	2b07      	cmp	r3, #7
 800ed18:	d9e5      	bls.n	800ece6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800ed1a:	bf00      	nop
 800ed1c:	bf00      	nop
 800ed1e:	3714      	adds	r7, #20
 800ed20:	46bd      	mov	sp, r7
 800ed22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed26:	4770      	bx	lr
 800ed28:	200013f0 	.word	0x200013f0

0800ed2c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ed2c:	b580      	push	{r7, lr}
 800ed2e:	b086      	sub	sp, #24
 800ed30:	af00      	add	r7, sp, #0
 800ed32:	60f8      	str	r0, [r7, #12]
 800ed34:	60b9      	str	r1, [r7, #8]
 800ed36:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ed3c:	f001 fcec 	bl	8010718 <vPortEnterCritical>
 800ed40:	697b      	ldr	r3, [r7, #20]
 800ed42:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ed46:	b25b      	sxtb	r3, r3
 800ed48:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed4c:	d103      	bne.n	800ed56 <vQueueWaitForMessageRestricted+0x2a>
 800ed4e:	697b      	ldr	r3, [r7, #20]
 800ed50:	2200      	movs	r2, #0
 800ed52:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ed56:	697b      	ldr	r3, [r7, #20]
 800ed58:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ed5c:	b25b      	sxtb	r3, r3
 800ed5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed62:	d103      	bne.n	800ed6c <vQueueWaitForMessageRestricted+0x40>
 800ed64:	697b      	ldr	r3, [r7, #20]
 800ed66:	2200      	movs	r2, #0
 800ed68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ed6c:	f001 fd06 	bl	801077c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ed70:	697b      	ldr	r3, [r7, #20]
 800ed72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d106      	bne.n	800ed86 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ed78:	697b      	ldr	r3, [r7, #20]
 800ed7a:	3324      	adds	r3, #36	@ 0x24
 800ed7c:	687a      	ldr	r2, [r7, #4]
 800ed7e:	68b9      	ldr	r1, [r7, #8]
 800ed80:	4618      	mov	r0, r3
 800ed82:	f000 fc6d 	bl	800f660 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ed86:	6978      	ldr	r0, [r7, #20]
 800ed88:	f7ff fefc 	bl	800eb84 <prvUnlockQueue>
	}
 800ed8c:	bf00      	nop
 800ed8e:	3718      	adds	r7, #24
 800ed90:	46bd      	mov	sp, r7
 800ed92:	bd80      	pop	{r7, pc}

0800ed94 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ed94:	b580      	push	{r7, lr}
 800ed96:	b08e      	sub	sp, #56	@ 0x38
 800ed98:	af04      	add	r7, sp, #16
 800ed9a:	60f8      	str	r0, [r7, #12]
 800ed9c:	60b9      	str	r1, [r7, #8]
 800ed9e:	607a      	str	r2, [r7, #4]
 800eda0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800eda2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d10b      	bne.n	800edc0 <xTaskCreateStatic+0x2c>
	__asm volatile
 800eda8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edac:	f383 8811 	msr	BASEPRI, r3
 800edb0:	f3bf 8f6f 	isb	sy
 800edb4:	f3bf 8f4f 	dsb	sy
 800edb8:	623b      	str	r3, [r7, #32]
}
 800edba:	bf00      	nop
 800edbc:	bf00      	nop
 800edbe:	e7fd      	b.n	800edbc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800edc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	d10b      	bne.n	800edde <xTaskCreateStatic+0x4a>
	__asm volatile
 800edc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edca:	f383 8811 	msr	BASEPRI, r3
 800edce:	f3bf 8f6f 	isb	sy
 800edd2:	f3bf 8f4f 	dsb	sy
 800edd6:	61fb      	str	r3, [r7, #28]
}
 800edd8:	bf00      	nop
 800edda:	bf00      	nop
 800eddc:	e7fd      	b.n	800edda <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800edde:	23a8      	movs	r3, #168	@ 0xa8
 800ede0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ede2:	693b      	ldr	r3, [r7, #16]
 800ede4:	2ba8      	cmp	r3, #168	@ 0xa8
 800ede6:	d00b      	beq.n	800ee00 <xTaskCreateStatic+0x6c>
	__asm volatile
 800ede8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edec:	f383 8811 	msr	BASEPRI, r3
 800edf0:	f3bf 8f6f 	isb	sy
 800edf4:	f3bf 8f4f 	dsb	sy
 800edf8:	61bb      	str	r3, [r7, #24]
}
 800edfa:	bf00      	nop
 800edfc:	bf00      	nop
 800edfe:	e7fd      	b.n	800edfc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ee00:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ee02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	d01e      	beq.n	800ee46 <xTaskCreateStatic+0xb2>
 800ee08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d01b      	beq.n	800ee46 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ee0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee10:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ee12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee14:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ee16:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ee18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee1a:	2202      	movs	r2, #2
 800ee1c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ee20:	2300      	movs	r3, #0
 800ee22:	9303      	str	r3, [sp, #12]
 800ee24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee26:	9302      	str	r3, [sp, #8]
 800ee28:	f107 0314 	add.w	r3, r7, #20
 800ee2c:	9301      	str	r3, [sp, #4]
 800ee2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee30:	9300      	str	r3, [sp, #0]
 800ee32:	683b      	ldr	r3, [r7, #0]
 800ee34:	687a      	ldr	r2, [r7, #4]
 800ee36:	68b9      	ldr	r1, [r7, #8]
 800ee38:	68f8      	ldr	r0, [r7, #12]
 800ee3a:	f000 f851 	bl	800eee0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ee3e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ee40:	f000 f8f6 	bl	800f030 <prvAddNewTaskToReadyList>
 800ee44:	e001      	b.n	800ee4a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800ee46:	2300      	movs	r3, #0
 800ee48:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ee4a:	697b      	ldr	r3, [r7, #20]
	}
 800ee4c:	4618      	mov	r0, r3
 800ee4e:	3728      	adds	r7, #40	@ 0x28
 800ee50:	46bd      	mov	sp, r7
 800ee52:	bd80      	pop	{r7, pc}

0800ee54 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ee54:	b580      	push	{r7, lr}
 800ee56:	b08c      	sub	sp, #48	@ 0x30
 800ee58:	af04      	add	r7, sp, #16
 800ee5a:	60f8      	str	r0, [r7, #12]
 800ee5c:	60b9      	str	r1, [r7, #8]
 800ee5e:	603b      	str	r3, [r7, #0]
 800ee60:	4613      	mov	r3, r2
 800ee62:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ee64:	88fb      	ldrh	r3, [r7, #6]
 800ee66:	009b      	lsls	r3, r3, #2
 800ee68:	4618      	mov	r0, r3
 800ee6a:	f001 fd77 	bl	801095c <pvPortMalloc>
 800ee6e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ee70:	697b      	ldr	r3, [r7, #20]
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d00e      	beq.n	800ee94 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ee76:	20a8      	movs	r0, #168	@ 0xa8
 800ee78:	f001 fd70 	bl	801095c <pvPortMalloc>
 800ee7c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ee7e:	69fb      	ldr	r3, [r7, #28]
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d003      	beq.n	800ee8c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ee84:	69fb      	ldr	r3, [r7, #28]
 800ee86:	697a      	ldr	r2, [r7, #20]
 800ee88:	631a      	str	r2, [r3, #48]	@ 0x30
 800ee8a:	e005      	b.n	800ee98 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ee8c:	6978      	ldr	r0, [r7, #20]
 800ee8e:	f001 fe33 	bl	8010af8 <vPortFree>
 800ee92:	e001      	b.n	800ee98 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ee94:	2300      	movs	r3, #0
 800ee96:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ee98:	69fb      	ldr	r3, [r7, #28]
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d017      	beq.n	800eece <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ee9e:	69fb      	ldr	r3, [r7, #28]
 800eea0:	2200      	movs	r2, #0
 800eea2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800eea6:	88fa      	ldrh	r2, [r7, #6]
 800eea8:	2300      	movs	r3, #0
 800eeaa:	9303      	str	r3, [sp, #12]
 800eeac:	69fb      	ldr	r3, [r7, #28]
 800eeae:	9302      	str	r3, [sp, #8]
 800eeb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eeb2:	9301      	str	r3, [sp, #4]
 800eeb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eeb6:	9300      	str	r3, [sp, #0]
 800eeb8:	683b      	ldr	r3, [r7, #0]
 800eeba:	68b9      	ldr	r1, [r7, #8]
 800eebc:	68f8      	ldr	r0, [r7, #12]
 800eebe:	f000 f80f 	bl	800eee0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800eec2:	69f8      	ldr	r0, [r7, #28]
 800eec4:	f000 f8b4 	bl	800f030 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800eec8:	2301      	movs	r3, #1
 800eeca:	61bb      	str	r3, [r7, #24]
 800eecc:	e002      	b.n	800eed4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800eece:	f04f 33ff 	mov.w	r3, #4294967295
 800eed2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800eed4:	69bb      	ldr	r3, [r7, #24]
	}
 800eed6:	4618      	mov	r0, r3
 800eed8:	3720      	adds	r7, #32
 800eeda:	46bd      	mov	sp, r7
 800eedc:	bd80      	pop	{r7, pc}
	...

0800eee0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800eee0:	b580      	push	{r7, lr}
 800eee2:	b088      	sub	sp, #32
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	60f8      	str	r0, [r7, #12]
 800eee8:	60b9      	str	r1, [r7, #8]
 800eeea:	607a      	str	r2, [r7, #4]
 800eeec:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800eeee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eef0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	009b      	lsls	r3, r3, #2
 800eef6:	461a      	mov	r2, r3
 800eef8:	21a5      	movs	r1, #165	@ 0xa5
 800eefa:	f003 fecf 	bl	8012c9c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800eefe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ef08:	3b01      	subs	r3, #1
 800ef0a:	009b      	lsls	r3, r3, #2
 800ef0c:	4413      	add	r3, r2
 800ef0e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ef10:	69bb      	ldr	r3, [r7, #24]
 800ef12:	f023 0307 	bic.w	r3, r3, #7
 800ef16:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ef18:	69bb      	ldr	r3, [r7, #24]
 800ef1a:	f003 0307 	and.w	r3, r3, #7
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d00b      	beq.n	800ef3a <prvInitialiseNewTask+0x5a>
	__asm volatile
 800ef22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef26:	f383 8811 	msr	BASEPRI, r3
 800ef2a:	f3bf 8f6f 	isb	sy
 800ef2e:	f3bf 8f4f 	dsb	sy
 800ef32:	617b      	str	r3, [r7, #20]
}
 800ef34:	bf00      	nop
 800ef36:	bf00      	nop
 800ef38:	e7fd      	b.n	800ef36 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ef3a:	68bb      	ldr	r3, [r7, #8]
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d01f      	beq.n	800ef80 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ef40:	2300      	movs	r3, #0
 800ef42:	61fb      	str	r3, [r7, #28]
 800ef44:	e012      	b.n	800ef6c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ef46:	68ba      	ldr	r2, [r7, #8]
 800ef48:	69fb      	ldr	r3, [r7, #28]
 800ef4a:	4413      	add	r3, r2
 800ef4c:	7819      	ldrb	r1, [r3, #0]
 800ef4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef50:	69fb      	ldr	r3, [r7, #28]
 800ef52:	4413      	add	r3, r2
 800ef54:	3334      	adds	r3, #52	@ 0x34
 800ef56:	460a      	mov	r2, r1
 800ef58:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ef5a:	68ba      	ldr	r2, [r7, #8]
 800ef5c:	69fb      	ldr	r3, [r7, #28]
 800ef5e:	4413      	add	r3, r2
 800ef60:	781b      	ldrb	r3, [r3, #0]
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d006      	beq.n	800ef74 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ef66:	69fb      	ldr	r3, [r7, #28]
 800ef68:	3301      	adds	r3, #1
 800ef6a:	61fb      	str	r3, [r7, #28]
 800ef6c:	69fb      	ldr	r3, [r7, #28]
 800ef6e:	2b0f      	cmp	r3, #15
 800ef70:	d9e9      	bls.n	800ef46 <prvInitialiseNewTask+0x66>
 800ef72:	e000      	b.n	800ef76 <prvInitialiseNewTask+0x96>
			{
				break;
 800ef74:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ef76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef78:	2200      	movs	r2, #0
 800ef7a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ef7e:	e003      	b.n	800ef88 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ef80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef82:	2200      	movs	r2, #0
 800ef84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ef88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef8a:	2b37      	cmp	r3, #55	@ 0x37
 800ef8c:	d901      	bls.n	800ef92 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ef8e:	2337      	movs	r3, #55	@ 0x37
 800ef90:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ef92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ef96:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ef98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ef9c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ef9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efa0:	2200      	movs	r2, #0
 800efa2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800efa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efa6:	3304      	adds	r3, #4
 800efa8:	4618      	mov	r0, r3
 800efaa:	f7fe fe33 	bl	800dc14 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800efae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efb0:	3318      	adds	r3, #24
 800efb2:	4618      	mov	r0, r3
 800efb4:	f7fe fe2e 	bl	800dc14 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800efb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800efbc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800efbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efc0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800efc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efc6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800efc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800efcc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800efce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efd0:	2200      	movs	r2, #0
 800efd2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800efd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efd8:	2200      	movs	r2, #0
 800efda:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800efde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efe0:	3354      	adds	r3, #84	@ 0x54
 800efe2:	224c      	movs	r2, #76	@ 0x4c
 800efe4:	2100      	movs	r1, #0
 800efe6:	4618      	mov	r0, r3
 800efe8:	f003 fe58 	bl	8012c9c <memset>
 800efec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efee:	4a0d      	ldr	r2, [pc, #52]	@ (800f024 <prvInitialiseNewTask+0x144>)
 800eff0:	659a      	str	r2, [r3, #88]	@ 0x58
 800eff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eff4:	4a0c      	ldr	r2, [pc, #48]	@ (800f028 <prvInitialiseNewTask+0x148>)
 800eff6:	65da      	str	r2, [r3, #92]	@ 0x5c
 800eff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800effa:	4a0c      	ldr	r2, [pc, #48]	@ (800f02c <prvInitialiseNewTask+0x14c>)
 800effc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800effe:	683a      	ldr	r2, [r7, #0]
 800f000:	68f9      	ldr	r1, [r7, #12]
 800f002:	69b8      	ldr	r0, [r7, #24]
 800f004:	f001 fa5a 	bl	80104bc <pxPortInitialiseStack>
 800f008:	4602      	mov	r2, r0
 800f00a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f00c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800f00e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f010:	2b00      	cmp	r3, #0
 800f012:	d002      	beq.n	800f01a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800f014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f016:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f018:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f01a:	bf00      	nop
 800f01c:	3720      	adds	r7, #32
 800f01e:	46bd      	mov	sp, r7
 800f020:	bd80      	pop	{r7, pc}
 800f022:	bf00      	nop
 800f024:	200104ec 	.word	0x200104ec
 800f028:	20010554 	.word	0x20010554
 800f02c:	200105bc 	.word	0x200105bc

0800f030 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800f030:	b580      	push	{r7, lr}
 800f032:	b082      	sub	sp, #8
 800f034:	af00      	add	r7, sp, #0
 800f036:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800f038:	f001 fb6e 	bl	8010718 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800f03c:	4b2d      	ldr	r3, [pc, #180]	@ (800f0f4 <prvAddNewTaskToReadyList+0xc4>)
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	3301      	adds	r3, #1
 800f042:	4a2c      	ldr	r2, [pc, #176]	@ (800f0f4 <prvAddNewTaskToReadyList+0xc4>)
 800f044:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800f046:	4b2c      	ldr	r3, [pc, #176]	@ (800f0f8 <prvAddNewTaskToReadyList+0xc8>)
 800f048:	681b      	ldr	r3, [r3, #0]
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d109      	bne.n	800f062 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800f04e:	4a2a      	ldr	r2, [pc, #168]	@ (800f0f8 <prvAddNewTaskToReadyList+0xc8>)
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800f054:	4b27      	ldr	r3, [pc, #156]	@ (800f0f4 <prvAddNewTaskToReadyList+0xc4>)
 800f056:	681b      	ldr	r3, [r3, #0]
 800f058:	2b01      	cmp	r3, #1
 800f05a:	d110      	bne.n	800f07e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800f05c:	f000 fc2e 	bl	800f8bc <prvInitialiseTaskLists>
 800f060:	e00d      	b.n	800f07e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800f062:	4b26      	ldr	r3, [pc, #152]	@ (800f0fc <prvAddNewTaskToReadyList+0xcc>)
 800f064:	681b      	ldr	r3, [r3, #0]
 800f066:	2b00      	cmp	r3, #0
 800f068:	d109      	bne.n	800f07e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800f06a:	4b23      	ldr	r3, [pc, #140]	@ (800f0f8 <prvAddNewTaskToReadyList+0xc8>)
 800f06c:	681b      	ldr	r3, [r3, #0]
 800f06e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f074:	429a      	cmp	r2, r3
 800f076:	d802      	bhi.n	800f07e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800f078:	4a1f      	ldr	r2, [pc, #124]	@ (800f0f8 <prvAddNewTaskToReadyList+0xc8>)
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800f07e:	4b20      	ldr	r3, [pc, #128]	@ (800f100 <prvAddNewTaskToReadyList+0xd0>)
 800f080:	681b      	ldr	r3, [r3, #0]
 800f082:	3301      	adds	r3, #1
 800f084:	4a1e      	ldr	r2, [pc, #120]	@ (800f100 <prvAddNewTaskToReadyList+0xd0>)
 800f086:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800f088:	4b1d      	ldr	r3, [pc, #116]	@ (800f100 <prvAddNewTaskToReadyList+0xd0>)
 800f08a:	681a      	ldr	r2, [r3, #0]
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f094:	4b1b      	ldr	r3, [pc, #108]	@ (800f104 <prvAddNewTaskToReadyList+0xd4>)
 800f096:	681b      	ldr	r3, [r3, #0]
 800f098:	429a      	cmp	r2, r3
 800f09a:	d903      	bls.n	800f0a4 <prvAddNewTaskToReadyList+0x74>
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0a0:	4a18      	ldr	r2, [pc, #96]	@ (800f104 <prvAddNewTaskToReadyList+0xd4>)
 800f0a2:	6013      	str	r3, [r2, #0]
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f0a8:	4613      	mov	r3, r2
 800f0aa:	009b      	lsls	r3, r3, #2
 800f0ac:	4413      	add	r3, r2
 800f0ae:	009b      	lsls	r3, r3, #2
 800f0b0:	4a15      	ldr	r2, [pc, #84]	@ (800f108 <prvAddNewTaskToReadyList+0xd8>)
 800f0b2:	441a      	add	r2, r3
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	3304      	adds	r3, #4
 800f0b8:	4619      	mov	r1, r3
 800f0ba:	4610      	mov	r0, r2
 800f0bc:	f7fe fdb7 	bl	800dc2e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800f0c0:	f001 fb5c 	bl	801077c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800f0c4:	4b0d      	ldr	r3, [pc, #52]	@ (800f0fc <prvAddNewTaskToReadyList+0xcc>)
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d00e      	beq.n	800f0ea <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800f0cc:	4b0a      	ldr	r3, [pc, #40]	@ (800f0f8 <prvAddNewTaskToReadyList+0xc8>)
 800f0ce:	681b      	ldr	r3, [r3, #0]
 800f0d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0d6:	429a      	cmp	r2, r3
 800f0d8:	d207      	bcs.n	800f0ea <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800f0da:	4b0c      	ldr	r3, [pc, #48]	@ (800f10c <prvAddNewTaskToReadyList+0xdc>)
 800f0dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f0e0:	601a      	str	r2, [r3, #0]
 800f0e2:	f3bf 8f4f 	dsb	sy
 800f0e6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f0ea:	bf00      	nop
 800f0ec:	3708      	adds	r7, #8
 800f0ee:	46bd      	mov	sp, r7
 800f0f0:	bd80      	pop	{r7, pc}
 800f0f2:	bf00      	nop
 800f0f4:	20001904 	.word	0x20001904
 800f0f8:	20001430 	.word	0x20001430
 800f0fc:	20001910 	.word	0x20001910
 800f100:	20001920 	.word	0x20001920
 800f104:	2000190c 	.word	0x2000190c
 800f108:	20001434 	.word	0x20001434
 800f10c:	e000ed04 	.word	0xe000ed04

0800f110 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800f110:	b580      	push	{r7, lr}
 800f112:	b084      	sub	sp, #16
 800f114:	af00      	add	r7, sp, #0
 800f116:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800f118:	2300      	movs	r3, #0
 800f11a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d018      	beq.n	800f154 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800f122:	4b14      	ldr	r3, [pc, #80]	@ (800f174 <vTaskDelay+0x64>)
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	2b00      	cmp	r3, #0
 800f128:	d00b      	beq.n	800f142 <vTaskDelay+0x32>
	__asm volatile
 800f12a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f12e:	f383 8811 	msr	BASEPRI, r3
 800f132:	f3bf 8f6f 	isb	sy
 800f136:	f3bf 8f4f 	dsb	sy
 800f13a:	60bb      	str	r3, [r7, #8]
}
 800f13c:	bf00      	nop
 800f13e:	bf00      	nop
 800f140:	e7fd      	b.n	800f13e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800f142:	f000 f88b 	bl	800f25c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800f146:	2100      	movs	r1, #0
 800f148:	6878      	ldr	r0, [r7, #4]
 800f14a:	f000 fe09 	bl	800fd60 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800f14e:	f000 f893 	bl	800f278 <xTaskResumeAll>
 800f152:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800f154:	68fb      	ldr	r3, [r7, #12]
 800f156:	2b00      	cmp	r3, #0
 800f158:	d107      	bne.n	800f16a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800f15a:	4b07      	ldr	r3, [pc, #28]	@ (800f178 <vTaskDelay+0x68>)
 800f15c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f160:	601a      	str	r2, [r3, #0]
 800f162:	f3bf 8f4f 	dsb	sy
 800f166:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f16a:	bf00      	nop
 800f16c:	3710      	adds	r7, #16
 800f16e:	46bd      	mov	sp, r7
 800f170:	bd80      	pop	{r7, pc}
 800f172:	bf00      	nop
 800f174:	2000192c 	.word	0x2000192c
 800f178:	e000ed04 	.word	0xe000ed04

0800f17c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800f17c:	b580      	push	{r7, lr}
 800f17e:	b08a      	sub	sp, #40	@ 0x28
 800f180:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800f182:	2300      	movs	r3, #0
 800f184:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800f186:	2300      	movs	r3, #0
 800f188:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800f18a:	463a      	mov	r2, r7
 800f18c:	1d39      	adds	r1, r7, #4
 800f18e:	f107 0308 	add.w	r3, r7, #8
 800f192:	4618      	mov	r0, r3
 800f194:	f7fe fcea 	bl	800db6c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800f198:	6839      	ldr	r1, [r7, #0]
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	68ba      	ldr	r2, [r7, #8]
 800f19e:	9202      	str	r2, [sp, #8]
 800f1a0:	9301      	str	r3, [sp, #4]
 800f1a2:	2300      	movs	r3, #0
 800f1a4:	9300      	str	r3, [sp, #0]
 800f1a6:	2300      	movs	r3, #0
 800f1a8:	460a      	mov	r2, r1
 800f1aa:	4924      	ldr	r1, [pc, #144]	@ (800f23c <vTaskStartScheduler+0xc0>)
 800f1ac:	4824      	ldr	r0, [pc, #144]	@ (800f240 <vTaskStartScheduler+0xc4>)
 800f1ae:	f7ff fdf1 	bl	800ed94 <xTaskCreateStatic>
 800f1b2:	4603      	mov	r3, r0
 800f1b4:	4a23      	ldr	r2, [pc, #140]	@ (800f244 <vTaskStartScheduler+0xc8>)
 800f1b6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800f1b8:	4b22      	ldr	r3, [pc, #136]	@ (800f244 <vTaskStartScheduler+0xc8>)
 800f1ba:	681b      	ldr	r3, [r3, #0]
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d002      	beq.n	800f1c6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800f1c0:	2301      	movs	r3, #1
 800f1c2:	617b      	str	r3, [r7, #20]
 800f1c4:	e001      	b.n	800f1ca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800f1c6:	2300      	movs	r3, #0
 800f1c8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800f1ca:	697b      	ldr	r3, [r7, #20]
 800f1cc:	2b01      	cmp	r3, #1
 800f1ce:	d102      	bne.n	800f1d6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800f1d0:	f000 fe1a 	bl	800fe08 <xTimerCreateTimerTask>
 800f1d4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800f1d6:	697b      	ldr	r3, [r7, #20]
 800f1d8:	2b01      	cmp	r3, #1
 800f1da:	d11b      	bne.n	800f214 <vTaskStartScheduler+0x98>
	__asm volatile
 800f1dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1e0:	f383 8811 	msr	BASEPRI, r3
 800f1e4:	f3bf 8f6f 	isb	sy
 800f1e8:	f3bf 8f4f 	dsb	sy
 800f1ec:	613b      	str	r3, [r7, #16]
}
 800f1ee:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800f1f0:	4b15      	ldr	r3, [pc, #84]	@ (800f248 <vTaskStartScheduler+0xcc>)
 800f1f2:	681b      	ldr	r3, [r3, #0]
 800f1f4:	3354      	adds	r3, #84	@ 0x54
 800f1f6:	4a15      	ldr	r2, [pc, #84]	@ (800f24c <vTaskStartScheduler+0xd0>)
 800f1f8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800f1fa:	4b15      	ldr	r3, [pc, #84]	@ (800f250 <vTaskStartScheduler+0xd4>)
 800f1fc:	f04f 32ff 	mov.w	r2, #4294967295
 800f200:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800f202:	4b14      	ldr	r3, [pc, #80]	@ (800f254 <vTaskStartScheduler+0xd8>)
 800f204:	2201      	movs	r2, #1
 800f206:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800f208:	4b13      	ldr	r3, [pc, #76]	@ (800f258 <vTaskStartScheduler+0xdc>)
 800f20a:	2200      	movs	r2, #0
 800f20c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800f20e:	f001 f9df 	bl	80105d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800f212:	e00f      	b.n	800f234 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800f214:	697b      	ldr	r3, [r7, #20]
 800f216:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f21a:	d10b      	bne.n	800f234 <vTaskStartScheduler+0xb8>
	__asm volatile
 800f21c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f220:	f383 8811 	msr	BASEPRI, r3
 800f224:	f3bf 8f6f 	isb	sy
 800f228:	f3bf 8f4f 	dsb	sy
 800f22c:	60fb      	str	r3, [r7, #12]
}
 800f22e:	bf00      	nop
 800f230:	bf00      	nop
 800f232:	e7fd      	b.n	800f230 <vTaskStartScheduler+0xb4>
}
 800f234:	bf00      	nop
 800f236:	3718      	adds	r7, #24
 800f238:	46bd      	mov	sp, r7
 800f23a:	bd80      	pop	{r7, pc}
 800f23c:	08015d54 	.word	0x08015d54
 800f240:	0800f88d 	.word	0x0800f88d
 800f244:	20001928 	.word	0x20001928
 800f248:	20001430 	.word	0x20001430
 800f24c:	200001a4 	.word	0x200001a4
 800f250:	20001924 	.word	0x20001924
 800f254:	20001910 	.word	0x20001910
 800f258:	20001908 	.word	0x20001908

0800f25c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800f25c:	b480      	push	{r7}
 800f25e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800f260:	4b04      	ldr	r3, [pc, #16]	@ (800f274 <vTaskSuspendAll+0x18>)
 800f262:	681b      	ldr	r3, [r3, #0]
 800f264:	3301      	adds	r3, #1
 800f266:	4a03      	ldr	r2, [pc, #12]	@ (800f274 <vTaskSuspendAll+0x18>)
 800f268:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800f26a:	bf00      	nop
 800f26c:	46bd      	mov	sp, r7
 800f26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f272:	4770      	bx	lr
 800f274:	2000192c 	.word	0x2000192c

0800f278 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800f278:	b580      	push	{r7, lr}
 800f27a:	b084      	sub	sp, #16
 800f27c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800f27e:	2300      	movs	r3, #0
 800f280:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800f282:	2300      	movs	r3, #0
 800f284:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800f286:	4b42      	ldr	r3, [pc, #264]	@ (800f390 <xTaskResumeAll+0x118>)
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d10b      	bne.n	800f2a6 <xTaskResumeAll+0x2e>
	__asm volatile
 800f28e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f292:	f383 8811 	msr	BASEPRI, r3
 800f296:	f3bf 8f6f 	isb	sy
 800f29a:	f3bf 8f4f 	dsb	sy
 800f29e:	603b      	str	r3, [r7, #0]
}
 800f2a0:	bf00      	nop
 800f2a2:	bf00      	nop
 800f2a4:	e7fd      	b.n	800f2a2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800f2a6:	f001 fa37 	bl	8010718 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800f2aa:	4b39      	ldr	r3, [pc, #228]	@ (800f390 <xTaskResumeAll+0x118>)
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	3b01      	subs	r3, #1
 800f2b0:	4a37      	ldr	r2, [pc, #220]	@ (800f390 <xTaskResumeAll+0x118>)
 800f2b2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f2b4:	4b36      	ldr	r3, [pc, #216]	@ (800f390 <xTaskResumeAll+0x118>)
 800f2b6:	681b      	ldr	r3, [r3, #0]
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d162      	bne.n	800f382 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800f2bc:	4b35      	ldr	r3, [pc, #212]	@ (800f394 <xTaskResumeAll+0x11c>)
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d05e      	beq.n	800f382 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f2c4:	e02f      	b.n	800f326 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f2c6:	4b34      	ldr	r3, [pc, #208]	@ (800f398 <xTaskResumeAll+0x120>)
 800f2c8:	68db      	ldr	r3, [r3, #12]
 800f2ca:	68db      	ldr	r3, [r3, #12]
 800f2cc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	3318      	adds	r3, #24
 800f2d2:	4618      	mov	r0, r3
 800f2d4:	f7fe fd08 	bl	800dce8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	3304      	adds	r3, #4
 800f2dc:	4618      	mov	r0, r3
 800f2de:	f7fe fd03 	bl	800dce8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f2e6:	4b2d      	ldr	r3, [pc, #180]	@ (800f39c <xTaskResumeAll+0x124>)
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	429a      	cmp	r2, r3
 800f2ec:	d903      	bls.n	800f2f6 <xTaskResumeAll+0x7e>
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f2f2:	4a2a      	ldr	r2, [pc, #168]	@ (800f39c <xTaskResumeAll+0x124>)
 800f2f4:	6013      	str	r3, [r2, #0]
 800f2f6:	68fb      	ldr	r3, [r7, #12]
 800f2f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f2fa:	4613      	mov	r3, r2
 800f2fc:	009b      	lsls	r3, r3, #2
 800f2fe:	4413      	add	r3, r2
 800f300:	009b      	lsls	r3, r3, #2
 800f302:	4a27      	ldr	r2, [pc, #156]	@ (800f3a0 <xTaskResumeAll+0x128>)
 800f304:	441a      	add	r2, r3
 800f306:	68fb      	ldr	r3, [r7, #12]
 800f308:	3304      	adds	r3, #4
 800f30a:	4619      	mov	r1, r3
 800f30c:	4610      	mov	r0, r2
 800f30e:	f7fe fc8e 	bl	800dc2e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f312:	68fb      	ldr	r3, [r7, #12]
 800f314:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f316:	4b23      	ldr	r3, [pc, #140]	@ (800f3a4 <xTaskResumeAll+0x12c>)
 800f318:	681b      	ldr	r3, [r3, #0]
 800f31a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f31c:	429a      	cmp	r2, r3
 800f31e:	d302      	bcc.n	800f326 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800f320:	4b21      	ldr	r3, [pc, #132]	@ (800f3a8 <xTaskResumeAll+0x130>)
 800f322:	2201      	movs	r2, #1
 800f324:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f326:	4b1c      	ldr	r3, [pc, #112]	@ (800f398 <xTaskResumeAll+0x120>)
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d1cb      	bne.n	800f2c6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800f32e:	68fb      	ldr	r3, [r7, #12]
 800f330:	2b00      	cmp	r3, #0
 800f332:	d001      	beq.n	800f338 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800f334:	f000 fb66 	bl	800fa04 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800f338:	4b1c      	ldr	r3, [pc, #112]	@ (800f3ac <xTaskResumeAll+0x134>)
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	2b00      	cmp	r3, #0
 800f342:	d010      	beq.n	800f366 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800f344:	f000 f846 	bl	800f3d4 <xTaskIncrementTick>
 800f348:	4603      	mov	r3, r0
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	d002      	beq.n	800f354 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800f34e:	4b16      	ldr	r3, [pc, #88]	@ (800f3a8 <xTaskResumeAll+0x130>)
 800f350:	2201      	movs	r2, #1
 800f352:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	3b01      	subs	r3, #1
 800f358:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d1f1      	bne.n	800f344 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800f360:	4b12      	ldr	r3, [pc, #72]	@ (800f3ac <xTaskResumeAll+0x134>)
 800f362:	2200      	movs	r2, #0
 800f364:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800f366:	4b10      	ldr	r3, [pc, #64]	@ (800f3a8 <xTaskResumeAll+0x130>)
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	d009      	beq.n	800f382 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800f36e:	2301      	movs	r3, #1
 800f370:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800f372:	4b0f      	ldr	r3, [pc, #60]	@ (800f3b0 <xTaskResumeAll+0x138>)
 800f374:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f378:	601a      	str	r2, [r3, #0]
 800f37a:	f3bf 8f4f 	dsb	sy
 800f37e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f382:	f001 f9fb 	bl	801077c <vPortExitCritical>

	return xAlreadyYielded;
 800f386:	68bb      	ldr	r3, [r7, #8]
}
 800f388:	4618      	mov	r0, r3
 800f38a:	3710      	adds	r7, #16
 800f38c:	46bd      	mov	sp, r7
 800f38e:	bd80      	pop	{r7, pc}
 800f390:	2000192c 	.word	0x2000192c
 800f394:	20001904 	.word	0x20001904
 800f398:	200018c4 	.word	0x200018c4
 800f39c:	2000190c 	.word	0x2000190c
 800f3a0:	20001434 	.word	0x20001434
 800f3a4:	20001430 	.word	0x20001430
 800f3a8:	20001918 	.word	0x20001918
 800f3ac:	20001914 	.word	0x20001914
 800f3b0:	e000ed04 	.word	0xe000ed04

0800f3b4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800f3b4:	b480      	push	{r7}
 800f3b6:	b083      	sub	sp, #12
 800f3b8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800f3ba:	4b05      	ldr	r3, [pc, #20]	@ (800f3d0 <xTaskGetTickCount+0x1c>)
 800f3bc:	681b      	ldr	r3, [r3, #0]
 800f3be:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800f3c0:	687b      	ldr	r3, [r7, #4]
}
 800f3c2:	4618      	mov	r0, r3
 800f3c4:	370c      	adds	r7, #12
 800f3c6:	46bd      	mov	sp, r7
 800f3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3cc:	4770      	bx	lr
 800f3ce:	bf00      	nop
 800f3d0:	20001908 	.word	0x20001908

0800f3d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800f3d4:	b580      	push	{r7, lr}
 800f3d6:	b086      	sub	sp, #24
 800f3d8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800f3da:	2300      	movs	r3, #0
 800f3dc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f3de:	4b4f      	ldr	r3, [pc, #316]	@ (800f51c <xTaskIncrementTick+0x148>)
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	2b00      	cmp	r3, #0
 800f3e4:	f040 8090 	bne.w	800f508 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800f3e8:	4b4d      	ldr	r3, [pc, #308]	@ (800f520 <xTaskIncrementTick+0x14c>)
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	3301      	adds	r3, #1
 800f3ee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800f3f0:	4a4b      	ldr	r2, [pc, #300]	@ (800f520 <xTaskIncrementTick+0x14c>)
 800f3f2:	693b      	ldr	r3, [r7, #16]
 800f3f4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800f3f6:	693b      	ldr	r3, [r7, #16]
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d121      	bne.n	800f440 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800f3fc:	4b49      	ldr	r3, [pc, #292]	@ (800f524 <xTaskIncrementTick+0x150>)
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	2b00      	cmp	r3, #0
 800f404:	d00b      	beq.n	800f41e <xTaskIncrementTick+0x4a>
	__asm volatile
 800f406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f40a:	f383 8811 	msr	BASEPRI, r3
 800f40e:	f3bf 8f6f 	isb	sy
 800f412:	f3bf 8f4f 	dsb	sy
 800f416:	603b      	str	r3, [r7, #0]
}
 800f418:	bf00      	nop
 800f41a:	bf00      	nop
 800f41c:	e7fd      	b.n	800f41a <xTaskIncrementTick+0x46>
 800f41e:	4b41      	ldr	r3, [pc, #260]	@ (800f524 <xTaskIncrementTick+0x150>)
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	60fb      	str	r3, [r7, #12]
 800f424:	4b40      	ldr	r3, [pc, #256]	@ (800f528 <xTaskIncrementTick+0x154>)
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	4a3e      	ldr	r2, [pc, #248]	@ (800f524 <xTaskIncrementTick+0x150>)
 800f42a:	6013      	str	r3, [r2, #0]
 800f42c:	4a3e      	ldr	r2, [pc, #248]	@ (800f528 <xTaskIncrementTick+0x154>)
 800f42e:	68fb      	ldr	r3, [r7, #12]
 800f430:	6013      	str	r3, [r2, #0]
 800f432:	4b3e      	ldr	r3, [pc, #248]	@ (800f52c <xTaskIncrementTick+0x158>)
 800f434:	681b      	ldr	r3, [r3, #0]
 800f436:	3301      	adds	r3, #1
 800f438:	4a3c      	ldr	r2, [pc, #240]	@ (800f52c <xTaskIncrementTick+0x158>)
 800f43a:	6013      	str	r3, [r2, #0]
 800f43c:	f000 fae2 	bl	800fa04 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800f440:	4b3b      	ldr	r3, [pc, #236]	@ (800f530 <xTaskIncrementTick+0x15c>)
 800f442:	681b      	ldr	r3, [r3, #0]
 800f444:	693a      	ldr	r2, [r7, #16]
 800f446:	429a      	cmp	r2, r3
 800f448:	d349      	bcc.n	800f4de <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f44a:	4b36      	ldr	r3, [pc, #216]	@ (800f524 <xTaskIncrementTick+0x150>)
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	2b00      	cmp	r3, #0
 800f452:	d104      	bne.n	800f45e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f454:	4b36      	ldr	r3, [pc, #216]	@ (800f530 <xTaskIncrementTick+0x15c>)
 800f456:	f04f 32ff 	mov.w	r2, #4294967295
 800f45a:	601a      	str	r2, [r3, #0]
					break;
 800f45c:	e03f      	b.n	800f4de <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f45e:	4b31      	ldr	r3, [pc, #196]	@ (800f524 <xTaskIncrementTick+0x150>)
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	68db      	ldr	r3, [r3, #12]
 800f464:	68db      	ldr	r3, [r3, #12]
 800f466:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800f468:	68bb      	ldr	r3, [r7, #8]
 800f46a:	685b      	ldr	r3, [r3, #4]
 800f46c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800f46e:	693a      	ldr	r2, [r7, #16]
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	429a      	cmp	r2, r3
 800f474:	d203      	bcs.n	800f47e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800f476:	4a2e      	ldr	r2, [pc, #184]	@ (800f530 <xTaskIncrementTick+0x15c>)
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800f47c:	e02f      	b.n	800f4de <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f47e:	68bb      	ldr	r3, [r7, #8]
 800f480:	3304      	adds	r3, #4
 800f482:	4618      	mov	r0, r3
 800f484:	f7fe fc30 	bl	800dce8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800f488:	68bb      	ldr	r3, [r7, #8]
 800f48a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	d004      	beq.n	800f49a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f490:	68bb      	ldr	r3, [r7, #8]
 800f492:	3318      	adds	r3, #24
 800f494:	4618      	mov	r0, r3
 800f496:	f7fe fc27 	bl	800dce8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800f49a:	68bb      	ldr	r3, [r7, #8]
 800f49c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f49e:	4b25      	ldr	r3, [pc, #148]	@ (800f534 <xTaskIncrementTick+0x160>)
 800f4a0:	681b      	ldr	r3, [r3, #0]
 800f4a2:	429a      	cmp	r2, r3
 800f4a4:	d903      	bls.n	800f4ae <xTaskIncrementTick+0xda>
 800f4a6:	68bb      	ldr	r3, [r7, #8]
 800f4a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f4aa:	4a22      	ldr	r2, [pc, #136]	@ (800f534 <xTaskIncrementTick+0x160>)
 800f4ac:	6013      	str	r3, [r2, #0]
 800f4ae:	68bb      	ldr	r3, [r7, #8]
 800f4b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f4b2:	4613      	mov	r3, r2
 800f4b4:	009b      	lsls	r3, r3, #2
 800f4b6:	4413      	add	r3, r2
 800f4b8:	009b      	lsls	r3, r3, #2
 800f4ba:	4a1f      	ldr	r2, [pc, #124]	@ (800f538 <xTaskIncrementTick+0x164>)
 800f4bc:	441a      	add	r2, r3
 800f4be:	68bb      	ldr	r3, [r7, #8]
 800f4c0:	3304      	adds	r3, #4
 800f4c2:	4619      	mov	r1, r3
 800f4c4:	4610      	mov	r0, r2
 800f4c6:	f7fe fbb2 	bl	800dc2e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f4ca:	68bb      	ldr	r3, [r7, #8]
 800f4cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f4ce:	4b1b      	ldr	r3, [pc, #108]	@ (800f53c <xTaskIncrementTick+0x168>)
 800f4d0:	681b      	ldr	r3, [r3, #0]
 800f4d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f4d4:	429a      	cmp	r2, r3
 800f4d6:	d3b8      	bcc.n	800f44a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800f4d8:	2301      	movs	r3, #1
 800f4da:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f4dc:	e7b5      	b.n	800f44a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800f4de:	4b17      	ldr	r3, [pc, #92]	@ (800f53c <xTaskIncrementTick+0x168>)
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f4e4:	4914      	ldr	r1, [pc, #80]	@ (800f538 <xTaskIncrementTick+0x164>)
 800f4e6:	4613      	mov	r3, r2
 800f4e8:	009b      	lsls	r3, r3, #2
 800f4ea:	4413      	add	r3, r2
 800f4ec:	009b      	lsls	r3, r3, #2
 800f4ee:	440b      	add	r3, r1
 800f4f0:	681b      	ldr	r3, [r3, #0]
 800f4f2:	2b01      	cmp	r3, #1
 800f4f4:	d901      	bls.n	800f4fa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800f4f6:	2301      	movs	r3, #1
 800f4f8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800f4fa:	4b11      	ldr	r3, [pc, #68]	@ (800f540 <xTaskIncrementTick+0x16c>)
 800f4fc:	681b      	ldr	r3, [r3, #0]
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d007      	beq.n	800f512 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800f502:	2301      	movs	r3, #1
 800f504:	617b      	str	r3, [r7, #20]
 800f506:	e004      	b.n	800f512 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800f508:	4b0e      	ldr	r3, [pc, #56]	@ (800f544 <xTaskIncrementTick+0x170>)
 800f50a:	681b      	ldr	r3, [r3, #0]
 800f50c:	3301      	adds	r3, #1
 800f50e:	4a0d      	ldr	r2, [pc, #52]	@ (800f544 <xTaskIncrementTick+0x170>)
 800f510:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800f512:	697b      	ldr	r3, [r7, #20]
}
 800f514:	4618      	mov	r0, r3
 800f516:	3718      	adds	r7, #24
 800f518:	46bd      	mov	sp, r7
 800f51a:	bd80      	pop	{r7, pc}
 800f51c:	2000192c 	.word	0x2000192c
 800f520:	20001908 	.word	0x20001908
 800f524:	200018bc 	.word	0x200018bc
 800f528:	200018c0 	.word	0x200018c0
 800f52c:	2000191c 	.word	0x2000191c
 800f530:	20001924 	.word	0x20001924
 800f534:	2000190c 	.word	0x2000190c
 800f538:	20001434 	.word	0x20001434
 800f53c:	20001430 	.word	0x20001430
 800f540:	20001918 	.word	0x20001918
 800f544:	20001914 	.word	0x20001914

0800f548 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800f548:	b480      	push	{r7}
 800f54a:	b085      	sub	sp, #20
 800f54c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800f54e:	4b2b      	ldr	r3, [pc, #172]	@ (800f5fc <vTaskSwitchContext+0xb4>)
 800f550:	681b      	ldr	r3, [r3, #0]
 800f552:	2b00      	cmp	r3, #0
 800f554:	d003      	beq.n	800f55e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800f556:	4b2a      	ldr	r3, [pc, #168]	@ (800f600 <vTaskSwitchContext+0xb8>)
 800f558:	2201      	movs	r2, #1
 800f55a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800f55c:	e047      	b.n	800f5ee <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800f55e:	4b28      	ldr	r3, [pc, #160]	@ (800f600 <vTaskSwitchContext+0xb8>)
 800f560:	2200      	movs	r2, #0
 800f562:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f564:	4b27      	ldr	r3, [pc, #156]	@ (800f604 <vTaskSwitchContext+0xbc>)
 800f566:	681b      	ldr	r3, [r3, #0]
 800f568:	60fb      	str	r3, [r7, #12]
 800f56a:	e011      	b.n	800f590 <vTaskSwitchContext+0x48>
 800f56c:	68fb      	ldr	r3, [r7, #12]
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d10b      	bne.n	800f58a <vTaskSwitchContext+0x42>
	__asm volatile
 800f572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f576:	f383 8811 	msr	BASEPRI, r3
 800f57a:	f3bf 8f6f 	isb	sy
 800f57e:	f3bf 8f4f 	dsb	sy
 800f582:	607b      	str	r3, [r7, #4]
}
 800f584:	bf00      	nop
 800f586:	bf00      	nop
 800f588:	e7fd      	b.n	800f586 <vTaskSwitchContext+0x3e>
 800f58a:	68fb      	ldr	r3, [r7, #12]
 800f58c:	3b01      	subs	r3, #1
 800f58e:	60fb      	str	r3, [r7, #12]
 800f590:	491d      	ldr	r1, [pc, #116]	@ (800f608 <vTaskSwitchContext+0xc0>)
 800f592:	68fa      	ldr	r2, [r7, #12]
 800f594:	4613      	mov	r3, r2
 800f596:	009b      	lsls	r3, r3, #2
 800f598:	4413      	add	r3, r2
 800f59a:	009b      	lsls	r3, r3, #2
 800f59c:	440b      	add	r3, r1
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d0e3      	beq.n	800f56c <vTaskSwitchContext+0x24>
 800f5a4:	68fa      	ldr	r2, [r7, #12]
 800f5a6:	4613      	mov	r3, r2
 800f5a8:	009b      	lsls	r3, r3, #2
 800f5aa:	4413      	add	r3, r2
 800f5ac:	009b      	lsls	r3, r3, #2
 800f5ae:	4a16      	ldr	r2, [pc, #88]	@ (800f608 <vTaskSwitchContext+0xc0>)
 800f5b0:	4413      	add	r3, r2
 800f5b2:	60bb      	str	r3, [r7, #8]
 800f5b4:	68bb      	ldr	r3, [r7, #8]
 800f5b6:	685b      	ldr	r3, [r3, #4]
 800f5b8:	685a      	ldr	r2, [r3, #4]
 800f5ba:	68bb      	ldr	r3, [r7, #8]
 800f5bc:	605a      	str	r2, [r3, #4]
 800f5be:	68bb      	ldr	r3, [r7, #8]
 800f5c0:	685a      	ldr	r2, [r3, #4]
 800f5c2:	68bb      	ldr	r3, [r7, #8]
 800f5c4:	3308      	adds	r3, #8
 800f5c6:	429a      	cmp	r2, r3
 800f5c8:	d104      	bne.n	800f5d4 <vTaskSwitchContext+0x8c>
 800f5ca:	68bb      	ldr	r3, [r7, #8]
 800f5cc:	685b      	ldr	r3, [r3, #4]
 800f5ce:	685a      	ldr	r2, [r3, #4]
 800f5d0:	68bb      	ldr	r3, [r7, #8]
 800f5d2:	605a      	str	r2, [r3, #4]
 800f5d4:	68bb      	ldr	r3, [r7, #8]
 800f5d6:	685b      	ldr	r3, [r3, #4]
 800f5d8:	68db      	ldr	r3, [r3, #12]
 800f5da:	4a0c      	ldr	r2, [pc, #48]	@ (800f60c <vTaskSwitchContext+0xc4>)
 800f5dc:	6013      	str	r3, [r2, #0]
 800f5de:	4a09      	ldr	r2, [pc, #36]	@ (800f604 <vTaskSwitchContext+0xbc>)
 800f5e0:	68fb      	ldr	r3, [r7, #12]
 800f5e2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800f5e4:	4b09      	ldr	r3, [pc, #36]	@ (800f60c <vTaskSwitchContext+0xc4>)
 800f5e6:	681b      	ldr	r3, [r3, #0]
 800f5e8:	3354      	adds	r3, #84	@ 0x54
 800f5ea:	4a09      	ldr	r2, [pc, #36]	@ (800f610 <vTaskSwitchContext+0xc8>)
 800f5ec:	6013      	str	r3, [r2, #0]
}
 800f5ee:	bf00      	nop
 800f5f0:	3714      	adds	r7, #20
 800f5f2:	46bd      	mov	sp, r7
 800f5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5f8:	4770      	bx	lr
 800f5fa:	bf00      	nop
 800f5fc:	2000192c 	.word	0x2000192c
 800f600:	20001918 	.word	0x20001918
 800f604:	2000190c 	.word	0x2000190c
 800f608:	20001434 	.word	0x20001434
 800f60c:	20001430 	.word	0x20001430
 800f610:	200001a4 	.word	0x200001a4

0800f614 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800f614:	b580      	push	{r7, lr}
 800f616:	b084      	sub	sp, #16
 800f618:	af00      	add	r7, sp, #0
 800f61a:	6078      	str	r0, [r7, #4]
 800f61c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	2b00      	cmp	r3, #0
 800f622:	d10b      	bne.n	800f63c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800f624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f628:	f383 8811 	msr	BASEPRI, r3
 800f62c:	f3bf 8f6f 	isb	sy
 800f630:	f3bf 8f4f 	dsb	sy
 800f634:	60fb      	str	r3, [r7, #12]
}
 800f636:	bf00      	nop
 800f638:	bf00      	nop
 800f63a:	e7fd      	b.n	800f638 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f63c:	4b07      	ldr	r3, [pc, #28]	@ (800f65c <vTaskPlaceOnEventList+0x48>)
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	3318      	adds	r3, #24
 800f642:	4619      	mov	r1, r3
 800f644:	6878      	ldr	r0, [r7, #4]
 800f646:	f7fe fb16 	bl	800dc76 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f64a:	2101      	movs	r1, #1
 800f64c:	6838      	ldr	r0, [r7, #0]
 800f64e:	f000 fb87 	bl	800fd60 <prvAddCurrentTaskToDelayedList>
}
 800f652:	bf00      	nop
 800f654:	3710      	adds	r7, #16
 800f656:	46bd      	mov	sp, r7
 800f658:	bd80      	pop	{r7, pc}
 800f65a:	bf00      	nop
 800f65c:	20001430 	.word	0x20001430

0800f660 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f660:	b580      	push	{r7, lr}
 800f662:	b086      	sub	sp, #24
 800f664:	af00      	add	r7, sp, #0
 800f666:	60f8      	str	r0, [r7, #12]
 800f668:	60b9      	str	r1, [r7, #8]
 800f66a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800f66c:	68fb      	ldr	r3, [r7, #12]
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d10b      	bne.n	800f68a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800f672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f676:	f383 8811 	msr	BASEPRI, r3
 800f67a:	f3bf 8f6f 	isb	sy
 800f67e:	f3bf 8f4f 	dsb	sy
 800f682:	617b      	str	r3, [r7, #20]
}
 800f684:	bf00      	nop
 800f686:	bf00      	nop
 800f688:	e7fd      	b.n	800f686 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f68a:	4b0a      	ldr	r3, [pc, #40]	@ (800f6b4 <vTaskPlaceOnEventListRestricted+0x54>)
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	3318      	adds	r3, #24
 800f690:	4619      	mov	r1, r3
 800f692:	68f8      	ldr	r0, [r7, #12]
 800f694:	f7fe facb 	bl	800dc2e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d002      	beq.n	800f6a4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800f69e:	f04f 33ff 	mov.w	r3, #4294967295
 800f6a2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800f6a4:	6879      	ldr	r1, [r7, #4]
 800f6a6:	68b8      	ldr	r0, [r7, #8]
 800f6a8:	f000 fb5a 	bl	800fd60 <prvAddCurrentTaskToDelayedList>
	}
 800f6ac:	bf00      	nop
 800f6ae:	3718      	adds	r7, #24
 800f6b0:	46bd      	mov	sp, r7
 800f6b2:	bd80      	pop	{r7, pc}
 800f6b4:	20001430 	.word	0x20001430

0800f6b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800f6b8:	b580      	push	{r7, lr}
 800f6ba:	b086      	sub	sp, #24
 800f6bc:	af00      	add	r7, sp, #0
 800f6be:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	68db      	ldr	r3, [r3, #12]
 800f6c4:	68db      	ldr	r3, [r3, #12]
 800f6c6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800f6c8:	693b      	ldr	r3, [r7, #16]
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	d10b      	bne.n	800f6e6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800f6ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6d2:	f383 8811 	msr	BASEPRI, r3
 800f6d6:	f3bf 8f6f 	isb	sy
 800f6da:	f3bf 8f4f 	dsb	sy
 800f6de:	60fb      	str	r3, [r7, #12]
}
 800f6e0:	bf00      	nop
 800f6e2:	bf00      	nop
 800f6e4:	e7fd      	b.n	800f6e2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800f6e6:	693b      	ldr	r3, [r7, #16]
 800f6e8:	3318      	adds	r3, #24
 800f6ea:	4618      	mov	r0, r3
 800f6ec:	f7fe fafc 	bl	800dce8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f6f0:	4b1d      	ldr	r3, [pc, #116]	@ (800f768 <xTaskRemoveFromEventList+0xb0>)
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d11d      	bne.n	800f734 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800f6f8:	693b      	ldr	r3, [r7, #16]
 800f6fa:	3304      	adds	r3, #4
 800f6fc:	4618      	mov	r0, r3
 800f6fe:	f7fe faf3 	bl	800dce8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800f702:	693b      	ldr	r3, [r7, #16]
 800f704:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f706:	4b19      	ldr	r3, [pc, #100]	@ (800f76c <xTaskRemoveFromEventList+0xb4>)
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	429a      	cmp	r2, r3
 800f70c:	d903      	bls.n	800f716 <xTaskRemoveFromEventList+0x5e>
 800f70e:	693b      	ldr	r3, [r7, #16]
 800f710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f712:	4a16      	ldr	r2, [pc, #88]	@ (800f76c <xTaskRemoveFromEventList+0xb4>)
 800f714:	6013      	str	r3, [r2, #0]
 800f716:	693b      	ldr	r3, [r7, #16]
 800f718:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f71a:	4613      	mov	r3, r2
 800f71c:	009b      	lsls	r3, r3, #2
 800f71e:	4413      	add	r3, r2
 800f720:	009b      	lsls	r3, r3, #2
 800f722:	4a13      	ldr	r2, [pc, #76]	@ (800f770 <xTaskRemoveFromEventList+0xb8>)
 800f724:	441a      	add	r2, r3
 800f726:	693b      	ldr	r3, [r7, #16]
 800f728:	3304      	adds	r3, #4
 800f72a:	4619      	mov	r1, r3
 800f72c:	4610      	mov	r0, r2
 800f72e:	f7fe fa7e 	bl	800dc2e <vListInsertEnd>
 800f732:	e005      	b.n	800f740 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800f734:	693b      	ldr	r3, [r7, #16]
 800f736:	3318      	adds	r3, #24
 800f738:	4619      	mov	r1, r3
 800f73a:	480e      	ldr	r0, [pc, #56]	@ (800f774 <xTaskRemoveFromEventList+0xbc>)
 800f73c:	f7fe fa77 	bl	800dc2e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f740:	693b      	ldr	r3, [r7, #16]
 800f742:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f744:	4b0c      	ldr	r3, [pc, #48]	@ (800f778 <xTaskRemoveFromEventList+0xc0>)
 800f746:	681b      	ldr	r3, [r3, #0]
 800f748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f74a:	429a      	cmp	r2, r3
 800f74c:	d905      	bls.n	800f75a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800f74e:	2301      	movs	r3, #1
 800f750:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800f752:	4b0a      	ldr	r3, [pc, #40]	@ (800f77c <xTaskRemoveFromEventList+0xc4>)
 800f754:	2201      	movs	r2, #1
 800f756:	601a      	str	r2, [r3, #0]
 800f758:	e001      	b.n	800f75e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800f75a:	2300      	movs	r3, #0
 800f75c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f75e:	697b      	ldr	r3, [r7, #20]
}
 800f760:	4618      	mov	r0, r3
 800f762:	3718      	adds	r7, #24
 800f764:	46bd      	mov	sp, r7
 800f766:	bd80      	pop	{r7, pc}
 800f768:	2000192c 	.word	0x2000192c
 800f76c:	2000190c 	.word	0x2000190c
 800f770:	20001434 	.word	0x20001434
 800f774:	200018c4 	.word	0x200018c4
 800f778:	20001430 	.word	0x20001430
 800f77c:	20001918 	.word	0x20001918

0800f780 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800f780:	b480      	push	{r7}
 800f782:	b083      	sub	sp, #12
 800f784:	af00      	add	r7, sp, #0
 800f786:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800f788:	4b06      	ldr	r3, [pc, #24]	@ (800f7a4 <vTaskInternalSetTimeOutState+0x24>)
 800f78a:	681a      	ldr	r2, [r3, #0]
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800f790:	4b05      	ldr	r3, [pc, #20]	@ (800f7a8 <vTaskInternalSetTimeOutState+0x28>)
 800f792:	681a      	ldr	r2, [r3, #0]
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	605a      	str	r2, [r3, #4]
}
 800f798:	bf00      	nop
 800f79a:	370c      	adds	r7, #12
 800f79c:	46bd      	mov	sp, r7
 800f79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7a2:	4770      	bx	lr
 800f7a4:	2000191c 	.word	0x2000191c
 800f7a8:	20001908 	.word	0x20001908

0800f7ac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800f7ac:	b580      	push	{r7, lr}
 800f7ae:	b088      	sub	sp, #32
 800f7b0:	af00      	add	r7, sp, #0
 800f7b2:	6078      	str	r0, [r7, #4]
 800f7b4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d10b      	bne.n	800f7d4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800f7bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7c0:	f383 8811 	msr	BASEPRI, r3
 800f7c4:	f3bf 8f6f 	isb	sy
 800f7c8:	f3bf 8f4f 	dsb	sy
 800f7cc:	613b      	str	r3, [r7, #16]
}
 800f7ce:	bf00      	nop
 800f7d0:	bf00      	nop
 800f7d2:	e7fd      	b.n	800f7d0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800f7d4:	683b      	ldr	r3, [r7, #0]
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	d10b      	bne.n	800f7f2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800f7da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7de:	f383 8811 	msr	BASEPRI, r3
 800f7e2:	f3bf 8f6f 	isb	sy
 800f7e6:	f3bf 8f4f 	dsb	sy
 800f7ea:	60fb      	str	r3, [r7, #12]
}
 800f7ec:	bf00      	nop
 800f7ee:	bf00      	nop
 800f7f0:	e7fd      	b.n	800f7ee <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800f7f2:	f000 ff91 	bl	8010718 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800f7f6:	4b1d      	ldr	r3, [pc, #116]	@ (800f86c <xTaskCheckForTimeOut+0xc0>)
 800f7f8:	681b      	ldr	r3, [r3, #0]
 800f7fa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	685b      	ldr	r3, [r3, #4]
 800f800:	69ba      	ldr	r2, [r7, #24]
 800f802:	1ad3      	subs	r3, r2, r3
 800f804:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800f806:	683b      	ldr	r3, [r7, #0]
 800f808:	681b      	ldr	r3, [r3, #0]
 800f80a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f80e:	d102      	bne.n	800f816 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800f810:	2300      	movs	r3, #0
 800f812:	61fb      	str	r3, [r7, #28]
 800f814:	e023      	b.n	800f85e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	681a      	ldr	r2, [r3, #0]
 800f81a:	4b15      	ldr	r3, [pc, #84]	@ (800f870 <xTaskCheckForTimeOut+0xc4>)
 800f81c:	681b      	ldr	r3, [r3, #0]
 800f81e:	429a      	cmp	r2, r3
 800f820:	d007      	beq.n	800f832 <xTaskCheckForTimeOut+0x86>
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	685b      	ldr	r3, [r3, #4]
 800f826:	69ba      	ldr	r2, [r7, #24]
 800f828:	429a      	cmp	r2, r3
 800f82a:	d302      	bcc.n	800f832 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800f82c:	2301      	movs	r3, #1
 800f82e:	61fb      	str	r3, [r7, #28]
 800f830:	e015      	b.n	800f85e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800f832:	683b      	ldr	r3, [r7, #0]
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	697a      	ldr	r2, [r7, #20]
 800f838:	429a      	cmp	r2, r3
 800f83a:	d20b      	bcs.n	800f854 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800f83c:	683b      	ldr	r3, [r7, #0]
 800f83e:	681a      	ldr	r2, [r3, #0]
 800f840:	697b      	ldr	r3, [r7, #20]
 800f842:	1ad2      	subs	r2, r2, r3
 800f844:	683b      	ldr	r3, [r7, #0]
 800f846:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800f848:	6878      	ldr	r0, [r7, #4]
 800f84a:	f7ff ff99 	bl	800f780 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800f84e:	2300      	movs	r3, #0
 800f850:	61fb      	str	r3, [r7, #28]
 800f852:	e004      	b.n	800f85e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800f854:	683b      	ldr	r3, [r7, #0]
 800f856:	2200      	movs	r2, #0
 800f858:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800f85a:	2301      	movs	r3, #1
 800f85c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800f85e:	f000 ff8d 	bl	801077c <vPortExitCritical>

	return xReturn;
 800f862:	69fb      	ldr	r3, [r7, #28]
}
 800f864:	4618      	mov	r0, r3
 800f866:	3720      	adds	r7, #32
 800f868:	46bd      	mov	sp, r7
 800f86a:	bd80      	pop	{r7, pc}
 800f86c:	20001908 	.word	0x20001908
 800f870:	2000191c 	.word	0x2000191c

0800f874 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800f874:	b480      	push	{r7}
 800f876:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800f878:	4b03      	ldr	r3, [pc, #12]	@ (800f888 <vTaskMissedYield+0x14>)
 800f87a:	2201      	movs	r2, #1
 800f87c:	601a      	str	r2, [r3, #0]
}
 800f87e:	bf00      	nop
 800f880:	46bd      	mov	sp, r7
 800f882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f886:	4770      	bx	lr
 800f888:	20001918 	.word	0x20001918

0800f88c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800f88c:	b580      	push	{r7, lr}
 800f88e:	b082      	sub	sp, #8
 800f890:	af00      	add	r7, sp, #0
 800f892:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800f894:	f000 f852 	bl	800f93c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800f898:	4b06      	ldr	r3, [pc, #24]	@ (800f8b4 <prvIdleTask+0x28>)
 800f89a:	681b      	ldr	r3, [r3, #0]
 800f89c:	2b01      	cmp	r3, #1
 800f89e:	d9f9      	bls.n	800f894 <prvIdleTask+0x8>
			{
				taskYIELD();
 800f8a0:	4b05      	ldr	r3, [pc, #20]	@ (800f8b8 <prvIdleTask+0x2c>)
 800f8a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f8a6:	601a      	str	r2, [r3, #0]
 800f8a8:	f3bf 8f4f 	dsb	sy
 800f8ac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800f8b0:	e7f0      	b.n	800f894 <prvIdleTask+0x8>
 800f8b2:	bf00      	nop
 800f8b4:	20001434 	.word	0x20001434
 800f8b8:	e000ed04 	.word	0xe000ed04

0800f8bc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800f8bc:	b580      	push	{r7, lr}
 800f8be:	b082      	sub	sp, #8
 800f8c0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f8c2:	2300      	movs	r3, #0
 800f8c4:	607b      	str	r3, [r7, #4]
 800f8c6:	e00c      	b.n	800f8e2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800f8c8:	687a      	ldr	r2, [r7, #4]
 800f8ca:	4613      	mov	r3, r2
 800f8cc:	009b      	lsls	r3, r3, #2
 800f8ce:	4413      	add	r3, r2
 800f8d0:	009b      	lsls	r3, r3, #2
 800f8d2:	4a12      	ldr	r2, [pc, #72]	@ (800f91c <prvInitialiseTaskLists+0x60>)
 800f8d4:	4413      	add	r3, r2
 800f8d6:	4618      	mov	r0, r3
 800f8d8:	f7fe f97c 	bl	800dbd4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	3301      	adds	r3, #1
 800f8e0:	607b      	str	r3, [r7, #4]
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	2b37      	cmp	r3, #55	@ 0x37
 800f8e6:	d9ef      	bls.n	800f8c8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800f8e8:	480d      	ldr	r0, [pc, #52]	@ (800f920 <prvInitialiseTaskLists+0x64>)
 800f8ea:	f7fe f973 	bl	800dbd4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800f8ee:	480d      	ldr	r0, [pc, #52]	@ (800f924 <prvInitialiseTaskLists+0x68>)
 800f8f0:	f7fe f970 	bl	800dbd4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800f8f4:	480c      	ldr	r0, [pc, #48]	@ (800f928 <prvInitialiseTaskLists+0x6c>)
 800f8f6:	f7fe f96d 	bl	800dbd4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800f8fa:	480c      	ldr	r0, [pc, #48]	@ (800f92c <prvInitialiseTaskLists+0x70>)
 800f8fc:	f7fe f96a 	bl	800dbd4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800f900:	480b      	ldr	r0, [pc, #44]	@ (800f930 <prvInitialiseTaskLists+0x74>)
 800f902:	f7fe f967 	bl	800dbd4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800f906:	4b0b      	ldr	r3, [pc, #44]	@ (800f934 <prvInitialiseTaskLists+0x78>)
 800f908:	4a05      	ldr	r2, [pc, #20]	@ (800f920 <prvInitialiseTaskLists+0x64>)
 800f90a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800f90c:	4b0a      	ldr	r3, [pc, #40]	@ (800f938 <prvInitialiseTaskLists+0x7c>)
 800f90e:	4a05      	ldr	r2, [pc, #20]	@ (800f924 <prvInitialiseTaskLists+0x68>)
 800f910:	601a      	str	r2, [r3, #0]
}
 800f912:	bf00      	nop
 800f914:	3708      	adds	r7, #8
 800f916:	46bd      	mov	sp, r7
 800f918:	bd80      	pop	{r7, pc}
 800f91a:	bf00      	nop
 800f91c:	20001434 	.word	0x20001434
 800f920:	20001894 	.word	0x20001894
 800f924:	200018a8 	.word	0x200018a8
 800f928:	200018c4 	.word	0x200018c4
 800f92c:	200018d8 	.word	0x200018d8
 800f930:	200018f0 	.word	0x200018f0
 800f934:	200018bc 	.word	0x200018bc
 800f938:	200018c0 	.word	0x200018c0

0800f93c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800f93c:	b580      	push	{r7, lr}
 800f93e:	b082      	sub	sp, #8
 800f940:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f942:	e019      	b.n	800f978 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800f944:	f000 fee8 	bl	8010718 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f948:	4b10      	ldr	r3, [pc, #64]	@ (800f98c <prvCheckTasksWaitingTermination+0x50>)
 800f94a:	68db      	ldr	r3, [r3, #12]
 800f94c:	68db      	ldr	r3, [r3, #12]
 800f94e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	3304      	adds	r3, #4
 800f954:	4618      	mov	r0, r3
 800f956:	f7fe f9c7 	bl	800dce8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800f95a:	4b0d      	ldr	r3, [pc, #52]	@ (800f990 <prvCheckTasksWaitingTermination+0x54>)
 800f95c:	681b      	ldr	r3, [r3, #0]
 800f95e:	3b01      	subs	r3, #1
 800f960:	4a0b      	ldr	r2, [pc, #44]	@ (800f990 <prvCheckTasksWaitingTermination+0x54>)
 800f962:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800f964:	4b0b      	ldr	r3, [pc, #44]	@ (800f994 <prvCheckTasksWaitingTermination+0x58>)
 800f966:	681b      	ldr	r3, [r3, #0]
 800f968:	3b01      	subs	r3, #1
 800f96a:	4a0a      	ldr	r2, [pc, #40]	@ (800f994 <prvCheckTasksWaitingTermination+0x58>)
 800f96c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800f96e:	f000 ff05 	bl	801077c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800f972:	6878      	ldr	r0, [r7, #4]
 800f974:	f000 f810 	bl	800f998 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f978:	4b06      	ldr	r3, [pc, #24]	@ (800f994 <prvCheckTasksWaitingTermination+0x58>)
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	2b00      	cmp	r3, #0
 800f97e:	d1e1      	bne.n	800f944 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800f980:	bf00      	nop
 800f982:	bf00      	nop
 800f984:	3708      	adds	r7, #8
 800f986:	46bd      	mov	sp, r7
 800f988:	bd80      	pop	{r7, pc}
 800f98a:	bf00      	nop
 800f98c:	200018d8 	.word	0x200018d8
 800f990:	20001904 	.word	0x20001904
 800f994:	200018ec 	.word	0x200018ec

0800f998 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800f998:	b580      	push	{r7, lr}
 800f99a:	b084      	sub	sp, #16
 800f99c:	af00      	add	r7, sp, #0
 800f99e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	3354      	adds	r3, #84	@ 0x54
 800f9a4:	4618      	mov	r0, r3
 800f9a6:	f003 fa23 	bl	8012df0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d108      	bne.n	800f9c6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f9b8:	4618      	mov	r0, r3
 800f9ba:	f001 f89d 	bl	8010af8 <vPortFree>
				vPortFree( pxTCB );
 800f9be:	6878      	ldr	r0, [r7, #4]
 800f9c0:	f001 f89a 	bl	8010af8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800f9c4:	e019      	b.n	800f9fa <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800f9cc:	2b01      	cmp	r3, #1
 800f9ce:	d103      	bne.n	800f9d8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800f9d0:	6878      	ldr	r0, [r7, #4]
 800f9d2:	f001 f891 	bl	8010af8 <vPortFree>
	}
 800f9d6:	e010      	b.n	800f9fa <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800f9de:	2b02      	cmp	r3, #2
 800f9e0:	d00b      	beq.n	800f9fa <prvDeleteTCB+0x62>
	__asm volatile
 800f9e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9e6:	f383 8811 	msr	BASEPRI, r3
 800f9ea:	f3bf 8f6f 	isb	sy
 800f9ee:	f3bf 8f4f 	dsb	sy
 800f9f2:	60fb      	str	r3, [r7, #12]
}
 800f9f4:	bf00      	nop
 800f9f6:	bf00      	nop
 800f9f8:	e7fd      	b.n	800f9f6 <prvDeleteTCB+0x5e>
	}
 800f9fa:	bf00      	nop
 800f9fc:	3710      	adds	r7, #16
 800f9fe:	46bd      	mov	sp, r7
 800fa00:	bd80      	pop	{r7, pc}
	...

0800fa04 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800fa04:	b480      	push	{r7}
 800fa06:	b083      	sub	sp, #12
 800fa08:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fa0a:	4b0c      	ldr	r3, [pc, #48]	@ (800fa3c <prvResetNextTaskUnblockTime+0x38>)
 800fa0c:	681b      	ldr	r3, [r3, #0]
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d104      	bne.n	800fa1e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800fa14:	4b0a      	ldr	r3, [pc, #40]	@ (800fa40 <prvResetNextTaskUnblockTime+0x3c>)
 800fa16:	f04f 32ff 	mov.w	r2, #4294967295
 800fa1a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800fa1c:	e008      	b.n	800fa30 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fa1e:	4b07      	ldr	r3, [pc, #28]	@ (800fa3c <prvResetNextTaskUnblockTime+0x38>)
 800fa20:	681b      	ldr	r3, [r3, #0]
 800fa22:	68db      	ldr	r3, [r3, #12]
 800fa24:	68db      	ldr	r3, [r3, #12]
 800fa26:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	685b      	ldr	r3, [r3, #4]
 800fa2c:	4a04      	ldr	r2, [pc, #16]	@ (800fa40 <prvResetNextTaskUnblockTime+0x3c>)
 800fa2e:	6013      	str	r3, [r2, #0]
}
 800fa30:	bf00      	nop
 800fa32:	370c      	adds	r7, #12
 800fa34:	46bd      	mov	sp, r7
 800fa36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa3a:	4770      	bx	lr
 800fa3c:	200018bc 	.word	0x200018bc
 800fa40:	20001924 	.word	0x20001924

0800fa44 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800fa44:	b480      	push	{r7}
 800fa46:	b083      	sub	sp, #12
 800fa48:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800fa4a:	4b0b      	ldr	r3, [pc, #44]	@ (800fa78 <xTaskGetSchedulerState+0x34>)
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	d102      	bne.n	800fa58 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800fa52:	2301      	movs	r3, #1
 800fa54:	607b      	str	r3, [r7, #4]
 800fa56:	e008      	b.n	800fa6a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fa58:	4b08      	ldr	r3, [pc, #32]	@ (800fa7c <xTaskGetSchedulerState+0x38>)
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d102      	bne.n	800fa66 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800fa60:	2302      	movs	r3, #2
 800fa62:	607b      	str	r3, [r7, #4]
 800fa64:	e001      	b.n	800fa6a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800fa66:	2300      	movs	r3, #0
 800fa68:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800fa6a:	687b      	ldr	r3, [r7, #4]
	}
 800fa6c:	4618      	mov	r0, r3
 800fa6e:	370c      	adds	r7, #12
 800fa70:	46bd      	mov	sp, r7
 800fa72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa76:	4770      	bx	lr
 800fa78:	20001910 	.word	0x20001910
 800fa7c:	2000192c 	.word	0x2000192c

0800fa80 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800fa80:	b580      	push	{r7, lr}
 800fa82:	b084      	sub	sp, #16
 800fa84:	af00      	add	r7, sp, #0
 800fa86:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800fa8c:	2300      	movs	r3, #0
 800fa8e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	d051      	beq.n	800fb3a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800fa96:	68bb      	ldr	r3, [r7, #8]
 800fa98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fa9a:	4b2a      	ldr	r3, [pc, #168]	@ (800fb44 <xTaskPriorityInherit+0xc4>)
 800fa9c:	681b      	ldr	r3, [r3, #0]
 800fa9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800faa0:	429a      	cmp	r2, r3
 800faa2:	d241      	bcs.n	800fb28 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800faa4:	68bb      	ldr	r3, [r7, #8]
 800faa6:	699b      	ldr	r3, [r3, #24]
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	db06      	blt.n	800faba <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800faac:	4b25      	ldr	r3, [pc, #148]	@ (800fb44 <xTaskPriorityInherit+0xc4>)
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fab2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800fab6:	68bb      	ldr	r3, [r7, #8]
 800fab8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800faba:	68bb      	ldr	r3, [r7, #8]
 800fabc:	6959      	ldr	r1, [r3, #20]
 800fabe:	68bb      	ldr	r3, [r7, #8]
 800fac0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fac2:	4613      	mov	r3, r2
 800fac4:	009b      	lsls	r3, r3, #2
 800fac6:	4413      	add	r3, r2
 800fac8:	009b      	lsls	r3, r3, #2
 800faca:	4a1f      	ldr	r2, [pc, #124]	@ (800fb48 <xTaskPriorityInherit+0xc8>)
 800facc:	4413      	add	r3, r2
 800face:	4299      	cmp	r1, r3
 800fad0:	d122      	bne.n	800fb18 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fad2:	68bb      	ldr	r3, [r7, #8]
 800fad4:	3304      	adds	r3, #4
 800fad6:	4618      	mov	r0, r3
 800fad8:	f7fe f906 	bl	800dce8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800fadc:	4b19      	ldr	r3, [pc, #100]	@ (800fb44 <xTaskPriorityInherit+0xc4>)
 800fade:	681b      	ldr	r3, [r3, #0]
 800fae0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fae2:	68bb      	ldr	r3, [r7, #8]
 800fae4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800fae6:	68bb      	ldr	r3, [r7, #8]
 800fae8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800faea:	4b18      	ldr	r3, [pc, #96]	@ (800fb4c <xTaskPriorityInherit+0xcc>)
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	429a      	cmp	r2, r3
 800faf0:	d903      	bls.n	800fafa <xTaskPriorityInherit+0x7a>
 800faf2:	68bb      	ldr	r3, [r7, #8]
 800faf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800faf6:	4a15      	ldr	r2, [pc, #84]	@ (800fb4c <xTaskPriorityInherit+0xcc>)
 800faf8:	6013      	str	r3, [r2, #0]
 800fafa:	68bb      	ldr	r3, [r7, #8]
 800fafc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fafe:	4613      	mov	r3, r2
 800fb00:	009b      	lsls	r3, r3, #2
 800fb02:	4413      	add	r3, r2
 800fb04:	009b      	lsls	r3, r3, #2
 800fb06:	4a10      	ldr	r2, [pc, #64]	@ (800fb48 <xTaskPriorityInherit+0xc8>)
 800fb08:	441a      	add	r2, r3
 800fb0a:	68bb      	ldr	r3, [r7, #8]
 800fb0c:	3304      	adds	r3, #4
 800fb0e:	4619      	mov	r1, r3
 800fb10:	4610      	mov	r0, r2
 800fb12:	f7fe f88c 	bl	800dc2e <vListInsertEnd>
 800fb16:	e004      	b.n	800fb22 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800fb18:	4b0a      	ldr	r3, [pc, #40]	@ (800fb44 <xTaskPriorityInherit+0xc4>)
 800fb1a:	681b      	ldr	r3, [r3, #0]
 800fb1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fb1e:	68bb      	ldr	r3, [r7, #8]
 800fb20:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800fb22:	2301      	movs	r3, #1
 800fb24:	60fb      	str	r3, [r7, #12]
 800fb26:	e008      	b.n	800fb3a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800fb28:	68bb      	ldr	r3, [r7, #8]
 800fb2a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800fb2c:	4b05      	ldr	r3, [pc, #20]	@ (800fb44 <xTaskPriorityInherit+0xc4>)
 800fb2e:	681b      	ldr	r3, [r3, #0]
 800fb30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb32:	429a      	cmp	r2, r3
 800fb34:	d201      	bcs.n	800fb3a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800fb36:	2301      	movs	r3, #1
 800fb38:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800fb3a:	68fb      	ldr	r3, [r7, #12]
	}
 800fb3c:	4618      	mov	r0, r3
 800fb3e:	3710      	adds	r7, #16
 800fb40:	46bd      	mov	sp, r7
 800fb42:	bd80      	pop	{r7, pc}
 800fb44:	20001430 	.word	0x20001430
 800fb48:	20001434 	.word	0x20001434
 800fb4c:	2000190c 	.word	0x2000190c

0800fb50 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800fb50:	b580      	push	{r7, lr}
 800fb52:	b086      	sub	sp, #24
 800fb54:	af00      	add	r7, sp, #0
 800fb56:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800fb5c:	2300      	movs	r3, #0
 800fb5e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	2b00      	cmp	r3, #0
 800fb64:	d058      	beq.n	800fc18 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800fb66:	4b2f      	ldr	r3, [pc, #188]	@ (800fc24 <xTaskPriorityDisinherit+0xd4>)
 800fb68:	681b      	ldr	r3, [r3, #0]
 800fb6a:	693a      	ldr	r2, [r7, #16]
 800fb6c:	429a      	cmp	r2, r3
 800fb6e:	d00b      	beq.n	800fb88 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800fb70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb74:	f383 8811 	msr	BASEPRI, r3
 800fb78:	f3bf 8f6f 	isb	sy
 800fb7c:	f3bf 8f4f 	dsb	sy
 800fb80:	60fb      	str	r3, [r7, #12]
}
 800fb82:	bf00      	nop
 800fb84:	bf00      	nop
 800fb86:	e7fd      	b.n	800fb84 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800fb88:	693b      	ldr	r3, [r7, #16]
 800fb8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fb8c:	2b00      	cmp	r3, #0
 800fb8e:	d10b      	bne.n	800fba8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800fb90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb94:	f383 8811 	msr	BASEPRI, r3
 800fb98:	f3bf 8f6f 	isb	sy
 800fb9c:	f3bf 8f4f 	dsb	sy
 800fba0:	60bb      	str	r3, [r7, #8]
}
 800fba2:	bf00      	nop
 800fba4:	bf00      	nop
 800fba6:	e7fd      	b.n	800fba4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800fba8:	693b      	ldr	r3, [r7, #16]
 800fbaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fbac:	1e5a      	subs	r2, r3, #1
 800fbae:	693b      	ldr	r3, [r7, #16]
 800fbb0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800fbb2:	693b      	ldr	r3, [r7, #16]
 800fbb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fbb6:	693b      	ldr	r3, [r7, #16]
 800fbb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fbba:	429a      	cmp	r2, r3
 800fbbc:	d02c      	beq.n	800fc18 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800fbbe:	693b      	ldr	r3, [r7, #16]
 800fbc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	d128      	bne.n	800fc18 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fbc6:	693b      	ldr	r3, [r7, #16]
 800fbc8:	3304      	adds	r3, #4
 800fbca:	4618      	mov	r0, r3
 800fbcc:	f7fe f88c 	bl	800dce8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800fbd0:	693b      	ldr	r3, [r7, #16]
 800fbd2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800fbd4:	693b      	ldr	r3, [r7, #16]
 800fbd6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fbd8:	693b      	ldr	r3, [r7, #16]
 800fbda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fbdc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800fbe0:	693b      	ldr	r3, [r7, #16]
 800fbe2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800fbe4:	693b      	ldr	r3, [r7, #16]
 800fbe6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fbe8:	4b0f      	ldr	r3, [pc, #60]	@ (800fc28 <xTaskPriorityDisinherit+0xd8>)
 800fbea:	681b      	ldr	r3, [r3, #0]
 800fbec:	429a      	cmp	r2, r3
 800fbee:	d903      	bls.n	800fbf8 <xTaskPriorityDisinherit+0xa8>
 800fbf0:	693b      	ldr	r3, [r7, #16]
 800fbf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fbf4:	4a0c      	ldr	r2, [pc, #48]	@ (800fc28 <xTaskPriorityDisinherit+0xd8>)
 800fbf6:	6013      	str	r3, [r2, #0]
 800fbf8:	693b      	ldr	r3, [r7, #16]
 800fbfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fbfc:	4613      	mov	r3, r2
 800fbfe:	009b      	lsls	r3, r3, #2
 800fc00:	4413      	add	r3, r2
 800fc02:	009b      	lsls	r3, r3, #2
 800fc04:	4a09      	ldr	r2, [pc, #36]	@ (800fc2c <xTaskPriorityDisinherit+0xdc>)
 800fc06:	441a      	add	r2, r3
 800fc08:	693b      	ldr	r3, [r7, #16]
 800fc0a:	3304      	adds	r3, #4
 800fc0c:	4619      	mov	r1, r3
 800fc0e:	4610      	mov	r0, r2
 800fc10:	f7fe f80d 	bl	800dc2e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800fc14:	2301      	movs	r3, #1
 800fc16:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800fc18:	697b      	ldr	r3, [r7, #20]
	}
 800fc1a:	4618      	mov	r0, r3
 800fc1c:	3718      	adds	r7, #24
 800fc1e:	46bd      	mov	sp, r7
 800fc20:	bd80      	pop	{r7, pc}
 800fc22:	bf00      	nop
 800fc24:	20001430 	.word	0x20001430
 800fc28:	2000190c 	.word	0x2000190c
 800fc2c:	20001434 	.word	0x20001434

0800fc30 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800fc30:	b580      	push	{r7, lr}
 800fc32:	b088      	sub	sp, #32
 800fc34:	af00      	add	r7, sp, #0
 800fc36:	6078      	str	r0, [r7, #4]
 800fc38:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800fc3e:	2301      	movs	r3, #1
 800fc40:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d06c      	beq.n	800fd22 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800fc48:	69bb      	ldr	r3, [r7, #24]
 800fc4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	d10b      	bne.n	800fc68 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800fc50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc54:	f383 8811 	msr	BASEPRI, r3
 800fc58:	f3bf 8f6f 	isb	sy
 800fc5c:	f3bf 8f4f 	dsb	sy
 800fc60:	60fb      	str	r3, [r7, #12]
}
 800fc62:	bf00      	nop
 800fc64:	bf00      	nop
 800fc66:	e7fd      	b.n	800fc64 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800fc68:	69bb      	ldr	r3, [r7, #24]
 800fc6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fc6c:	683a      	ldr	r2, [r7, #0]
 800fc6e:	429a      	cmp	r2, r3
 800fc70:	d902      	bls.n	800fc78 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800fc72:	683b      	ldr	r3, [r7, #0]
 800fc74:	61fb      	str	r3, [r7, #28]
 800fc76:	e002      	b.n	800fc7e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800fc78:	69bb      	ldr	r3, [r7, #24]
 800fc7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fc7c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800fc7e:	69bb      	ldr	r3, [r7, #24]
 800fc80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc82:	69fa      	ldr	r2, [r7, #28]
 800fc84:	429a      	cmp	r2, r3
 800fc86:	d04c      	beq.n	800fd22 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800fc88:	69bb      	ldr	r3, [r7, #24]
 800fc8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fc8c:	697a      	ldr	r2, [r7, #20]
 800fc8e:	429a      	cmp	r2, r3
 800fc90:	d147      	bne.n	800fd22 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800fc92:	4b26      	ldr	r3, [pc, #152]	@ (800fd2c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800fc94:	681b      	ldr	r3, [r3, #0]
 800fc96:	69ba      	ldr	r2, [r7, #24]
 800fc98:	429a      	cmp	r2, r3
 800fc9a:	d10b      	bne.n	800fcb4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800fc9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fca0:	f383 8811 	msr	BASEPRI, r3
 800fca4:	f3bf 8f6f 	isb	sy
 800fca8:	f3bf 8f4f 	dsb	sy
 800fcac:	60bb      	str	r3, [r7, #8]
}
 800fcae:	bf00      	nop
 800fcb0:	bf00      	nop
 800fcb2:	e7fd      	b.n	800fcb0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800fcb4:	69bb      	ldr	r3, [r7, #24]
 800fcb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fcb8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800fcba:	69bb      	ldr	r3, [r7, #24]
 800fcbc:	69fa      	ldr	r2, [r7, #28]
 800fcbe:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800fcc0:	69bb      	ldr	r3, [r7, #24]
 800fcc2:	699b      	ldr	r3, [r3, #24]
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	db04      	blt.n	800fcd2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fcc8:	69fb      	ldr	r3, [r7, #28]
 800fcca:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800fcce:	69bb      	ldr	r3, [r7, #24]
 800fcd0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800fcd2:	69bb      	ldr	r3, [r7, #24]
 800fcd4:	6959      	ldr	r1, [r3, #20]
 800fcd6:	693a      	ldr	r2, [r7, #16]
 800fcd8:	4613      	mov	r3, r2
 800fcda:	009b      	lsls	r3, r3, #2
 800fcdc:	4413      	add	r3, r2
 800fcde:	009b      	lsls	r3, r3, #2
 800fce0:	4a13      	ldr	r2, [pc, #76]	@ (800fd30 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800fce2:	4413      	add	r3, r2
 800fce4:	4299      	cmp	r1, r3
 800fce6:	d11c      	bne.n	800fd22 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fce8:	69bb      	ldr	r3, [r7, #24]
 800fcea:	3304      	adds	r3, #4
 800fcec:	4618      	mov	r0, r3
 800fcee:	f7fd fffb 	bl	800dce8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800fcf2:	69bb      	ldr	r3, [r7, #24]
 800fcf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fcf6:	4b0f      	ldr	r3, [pc, #60]	@ (800fd34 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	429a      	cmp	r2, r3
 800fcfc:	d903      	bls.n	800fd06 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800fcfe:	69bb      	ldr	r3, [r7, #24]
 800fd00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd02:	4a0c      	ldr	r2, [pc, #48]	@ (800fd34 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800fd04:	6013      	str	r3, [r2, #0]
 800fd06:	69bb      	ldr	r3, [r7, #24]
 800fd08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd0a:	4613      	mov	r3, r2
 800fd0c:	009b      	lsls	r3, r3, #2
 800fd0e:	4413      	add	r3, r2
 800fd10:	009b      	lsls	r3, r3, #2
 800fd12:	4a07      	ldr	r2, [pc, #28]	@ (800fd30 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800fd14:	441a      	add	r2, r3
 800fd16:	69bb      	ldr	r3, [r7, #24]
 800fd18:	3304      	adds	r3, #4
 800fd1a:	4619      	mov	r1, r3
 800fd1c:	4610      	mov	r0, r2
 800fd1e:	f7fd ff86 	bl	800dc2e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800fd22:	bf00      	nop
 800fd24:	3720      	adds	r7, #32
 800fd26:	46bd      	mov	sp, r7
 800fd28:	bd80      	pop	{r7, pc}
 800fd2a:	bf00      	nop
 800fd2c:	20001430 	.word	0x20001430
 800fd30:	20001434 	.word	0x20001434
 800fd34:	2000190c 	.word	0x2000190c

0800fd38 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800fd38:	b480      	push	{r7}
 800fd3a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800fd3c:	4b07      	ldr	r3, [pc, #28]	@ (800fd5c <pvTaskIncrementMutexHeldCount+0x24>)
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	d004      	beq.n	800fd4e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800fd44:	4b05      	ldr	r3, [pc, #20]	@ (800fd5c <pvTaskIncrementMutexHeldCount+0x24>)
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fd4a:	3201      	adds	r2, #1
 800fd4c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800fd4e:	4b03      	ldr	r3, [pc, #12]	@ (800fd5c <pvTaskIncrementMutexHeldCount+0x24>)
 800fd50:	681b      	ldr	r3, [r3, #0]
	}
 800fd52:	4618      	mov	r0, r3
 800fd54:	46bd      	mov	sp, r7
 800fd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd5a:	4770      	bx	lr
 800fd5c:	20001430 	.word	0x20001430

0800fd60 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800fd60:	b580      	push	{r7, lr}
 800fd62:	b084      	sub	sp, #16
 800fd64:	af00      	add	r7, sp, #0
 800fd66:	6078      	str	r0, [r7, #4]
 800fd68:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800fd6a:	4b21      	ldr	r3, [pc, #132]	@ (800fdf0 <prvAddCurrentTaskToDelayedList+0x90>)
 800fd6c:	681b      	ldr	r3, [r3, #0]
 800fd6e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fd70:	4b20      	ldr	r3, [pc, #128]	@ (800fdf4 <prvAddCurrentTaskToDelayedList+0x94>)
 800fd72:	681b      	ldr	r3, [r3, #0]
 800fd74:	3304      	adds	r3, #4
 800fd76:	4618      	mov	r0, r3
 800fd78:	f7fd ffb6 	bl	800dce8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd82:	d10a      	bne.n	800fd9a <prvAddCurrentTaskToDelayedList+0x3a>
 800fd84:	683b      	ldr	r3, [r7, #0]
 800fd86:	2b00      	cmp	r3, #0
 800fd88:	d007      	beq.n	800fd9a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800fd8a:	4b1a      	ldr	r3, [pc, #104]	@ (800fdf4 <prvAddCurrentTaskToDelayedList+0x94>)
 800fd8c:	681b      	ldr	r3, [r3, #0]
 800fd8e:	3304      	adds	r3, #4
 800fd90:	4619      	mov	r1, r3
 800fd92:	4819      	ldr	r0, [pc, #100]	@ (800fdf8 <prvAddCurrentTaskToDelayedList+0x98>)
 800fd94:	f7fd ff4b 	bl	800dc2e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800fd98:	e026      	b.n	800fde8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800fd9a:	68fa      	ldr	r2, [r7, #12]
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	4413      	add	r3, r2
 800fda0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800fda2:	4b14      	ldr	r3, [pc, #80]	@ (800fdf4 <prvAddCurrentTaskToDelayedList+0x94>)
 800fda4:	681b      	ldr	r3, [r3, #0]
 800fda6:	68ba      	ldr	r2, [r7, #8]
 800fda8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800fdaa:	68ba      	ldr	r2, [r7, #8]
 800fdac:	68fb      	ldr	r3, [r7, #12]
 800fdae:	429a      	cmp	r2, r3
 800fdb0:	d209      	bcs.n	800fdc6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800fdb2:	4b12      	ldr	r3, [pc, #72]	@ (800fdfc <prvAddCurrentTaskToDelayedList+0x9c>)
 800fdb4:	681a      	ldr	r2, [r3, #0]
 800fdb6:	4b0f      	ldr	r3, [pc, #60]	@ (800fdf4 <prvAddCurrentTaskToDelayedList+0x94>)
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	3304      	adds	r3, #4
 800fdbc:	4619      	mov	r1, r3
 800fdbe:	4610      	mov	r0, r2
 800fdc0:	f7fd ff59 	bl	800dc76 <vListInsert>
}
 800fdc4:	e010      	b.n	800fde8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800fdc6:	4b0e      	ldr	r3, [pc, #56]	@ (800fe00 <prvAddCurrentTaskToDelayedList+0xa0>)
 800fdc8:	681a      	ldr	r2, [r3, #0]
 800fdca:	4b0a      	ldr	r3, [pc, #40]	@ (800fdf4 <prvAddCurrentTaskToDelayedList+0x94>)
 800fdcc:	681b      	ldr	r3, [r3, #0]
 800fdce:	3304      	adds	r3, #4
 800fdd0:	4619      	mov	r1, r3
 800fdd2:	4610      	mov	r0, r2
 800fdd4:	f7fd ff4f 	bl	800dc76 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800fdd8:	4b0a      	ldr	r3, [pc, #40]	@ (800fe04 <prvAddCurrentTaskToDelayedList+0xa4>)
 800fdda:	681b      	ldr	r3, [r3, #0]
 800fddc:	68ba      	ldr	r2, [r7, #8]
 800fdde:	429a      	cmp	r2, r3
 800fde0:	d202      	bcs.n	800fde8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800fde2:	4a08      	ldr	r2, [pc, #32]	@ (800fe04 <prvAddCurrentTaskToDelayedList+0xa4>)
 800fde4:	68bb      	ldr	r3, [r7, #8]
 800fde6:	6013      	str	r3, [r2, #0]
}
 800fde8:	bf00      	nop
 800fdea:	3710      	adds	r7, #16
 800fdec:	46bd      	mov	sp, r7
 800fdee:	bd80      	pop	{r7, pc}
 800fdf0:	20001908 	.word	0x20001908
 800fdf4:	20001430 	.word	0x20001430
 800fdf8:	200018f0 	.word	0x200018f0
 800fdfc:	200018c0 	.word	0x200018c0
 800fe00:	200018bc 	.word	0x200018bc
 800fe04:	20001924 	.word	0x20001924

0800fe08 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800fe08:	b580      	push	{r7, lr}
 800fe0a:	b08a      	sub	sp, #40	@ 0x28
 800fe0c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800fe0e:	2300      	movs	r3, #0
 800fe10:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800fe12:	f000 fb13 	bl	801043c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800fe16:	4b1d      	ldr	r3, [pc, #116]	@ (800fe8c <xTimerCreateTimerTask+0x84>)
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d021      	beq.n	800fe62 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800fe1e:	2300      	movs	r3, #0
 800fe20:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800fe22:	2300      	movs	r3, #0
 800fe24:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800fe26:	1d3a      	adds	r2, r7, #4
 800fe28:	f107 0108 	add.w	r1, r7, #8
 800fe2c:	f107 030c 	add.w	r3, r7, #12
 800fe30:	4618      	mov	r0, r3
 800fe32:	f7fd feb5 	bl	800dba0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800fe36:	6879      	ldr	r1, [r7, #4]
 800fe38:	68bb      	ldr	r3, [r7, #8]
 800fe3a:	68fa      	ldr	r2, [r7, #12]
 800fe3c:	9202      	str	r2, [sp, #8]
 800fe3e:	9301      	str	r3, [sp, #4]
 800fe40:	2302      	movs	r3, #2
 800fe42:	9300      	str	r3, [sp, #0]
 800fe44:	2300      	movs	r3, #0
 800fe46:	460a      	mov	r2, r1
 800fe48:	4911      	ldr	r1, [pc, #68]	@ (800fe90 <xTimerCreateTimerTask+0x88>)
 800fe4a:	4812      	ldr	r0, [pc, #72]	@ (800fe94 <xTimerCreateTimerTask+0x8c>)
 800fe4c:	f7fe ffa2 	bl	800ed94 <xTaskCreateStatic>
 800fe50:	4603      	mov	r3, r0
 800fe52:	4a11      	ldr	r2, [pc, #68]	@ (800fe98 <xTimerCreateTimerTask+0x90>)
 800fe54:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800fe56:	4b10      	ldr	r3, [pc, #64]	@ (800fe98 <xTimerCreateTimerTask+0x90>)
 800fe58:	681b      	ldr	r3, [r3, #0]
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d001      	beq.n	800fe62 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800fe5e:	2301      	movs	r3, #1
 800fe60:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800fe62:	697b      	ldr	r3, [r7, #20]
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	d10b      	bne.n	800fe80 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800fe68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe6c:	f383 8811 	msr	BASEPRI, r3
 800fe70:	f3bf 8f6f 	isb	sy
 800fe74:	f3bf 8f4f 	dsb	sy
 800fe78:	613b      	str	r3, [r7, #16]
}
 800fe7a:	bf00      	nop
 800fe7c:	bf00      	nop
 800fe7e:	e7fd      	b.n	800fe7c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800fe80:	697b      	ldr	r3, [r7, #20]
}
 800fe82:	4618      	mov	r0, r3
 800fe84:	3718      	adds	r7, #24
 800fe86:	46bd      	mov	sp, r7
 800fe88:	bd80      	pop	{r7, pc}
 800fe8a:	bf00      	nop
 800fe8c:	20001960 	.word	0x20001960
 800fe90:	08015d5c 	.word	0x08015d5c
 800fe94:	0800ffd5 	.word	0x0800ffd5
 800fe98:	20001964 	.word	0x20001964

0800fe9c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800fe9c:	b580      	push	{r7, lr}
 800fe9e:	b08a      	sub	sp, #40	@ 0x28
 800fea0:	af00      	add	r7, sp, #0
 800fea2:	60f8      	str	r0, [r7, #12]
 800fea4:	60b9      	str	r1, [r7, #8]
 800fea6:	607a      	str	r2, [r7, #4]
 800fea8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800feaa:	2300      	movs	r3, #0
 800feac:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800feae:	68fb      	ldr	r3, [r7, #12]
 800feb0:	2b00      	cmp	r3, #0
 800feb2:	d10b      	bne.n	800fecc <xTimerGenericCommand+0x30>
	__asm volatile
 800feb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800feb8:	f383 8811 	msr	BASEPRI, r3
 800febc:	f3bf 8f6f 	isb	sy
 800fec0:	f3bf 8f4f 	dsb	sy
 800fec4:	623b      	str	r3, [r7, #32]
}
 800fec6:	bf00      	nop
 800fec8:	bf00      	nop
 800feca:	e7fd      	b.n	800fec8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800fecc:	4b19      	ldr	r3, [pc, #100]	@ (800ff34 <xTimerGenericCommand+0x98>)
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	d02a      	beq.n	800ff2a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800fed4:	68bb      	ldr	r3, [r7, #8]
 800fed6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800fedc:	68fb      	ldr	r3, [r7, #12]
 800fede:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800fee0:	68bb      	ldr	r3, [r7, #8]
 800fee2:	2b05      	cmp	r3, #5
 800fee4:	dc18      	bgt.n	800ff18 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800fee6:	f7ff fdad 	bl	800fa44 <xTaskGetSchedulerState>
 800feea:	4603      	mov	r3, r0
 800feec:	2b02      	cmp	r3, #2
 800feee:	d109      	bne.n	800ff04 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800fef0:	4b10      	ldr	r3, [pc, #64]	@ (800ff34 <xTimerGenericCommand+0x98>)
 800fef2:	6818      	ldr	r0, [r3, #0]
 800fef4:	f107 0110 	add.w	r1, r7, #16
 800fef8:	2300      	movs	r3, #0
 800fefa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fefc:	f7fe f8d2 	bl	800e0a4 <xQueueGenericSend>
 800ff00:	6278      	str	r0, [r7, #36]	@ 0x24
 800ff02:	e012      	b.n	800ff2a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ff04:	4b0b      	ldr	r3, [pc, #44]	@ (800ff34 <xTimerGenericCommand+0x98>)
 800ff06:	6818      	ldr	r0, [r3, #0]
 800ff08:	f107 0110 	add.w	r1, r7, #16
 800ff0c:	2300      	movs	r3, #0
 800ff0e:	2200      	movs	r2, #0
 800ff10:	f7fe f8c8 	bl	800e0a4 <xQueueGenericSend>
 800ff14:	6278      	str	r0, [r7, #36]	@ 0x24
 800ff16:	e008      	b.n	800ff2a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ff18:	4b06      	ldr	r3, [pc, #24]	@ (800ff34 <xTimerGenericCommand+0x98>)
 800ff1a:	6818      	ldr	r0, [r3, #0]
 800ff1c:	f107 0110 	add.w	r1, r7, #16
 800ff20:	2300      	movs	r3, #0
 800ff22:	683a      	ldr	r2, [r7, #0]
 800ff24:	f7fe f9c0 	bl	800e2a8 <xQueueGenericSendFromISR>
 800ff28:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ff2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ff2c:	4618      	mov	r0, r3
 800ff2e:	3728      	adds	r7, #40	@ 0x28
 800ff30:	46bd      	mov	sp, r7
 800ff32:	bd80      	pop	{r7, pc}
 800ff34:	20001960 	.word	0x20001960

0800ff38 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ff38:	b580      	push	{r7, lr}
 800ff3a:	b088      	sub	sp, #32
 800ff3c:	af02      	add	r7, sp, #8
 800ff3e:	6078      	str	r0, [r7, #4]
 800ff40:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ff42:	4b23      	ldr	r3, [pc, #140]	@ (800ffd0 <prvProcessExpiredTimer+0x98>)
 800ff44:	681b      	ldr	r3, [r3, #0]
 800ff46:	68db      	ldr	r3, [r3, #12]
 800ff48:	68db      	ldr	r3, [r3, #12]
 800ff4a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ff4c:	697b      	ldr	r3, [r7, #20]
 800ff4e:	3304      	adds	r3, #4
 800ff50:	4618      	mov	r0, r3
 800ff52:	f7fd fec9 	bl	800dce8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ff56:	697b      	ldr	r3, [r7, #20]
 800ff58:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ff5c:	f003 0304 	and.w	r3, r3, #4
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d023      	beq.n	800ffac <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ff64:	697b      	ldr	r3, [r7, #20]
 800ff66:	699a      	ldr	r2, [r3, #24]
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	18d1      	adds	r1, r2, r3
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	683a      	ldr	r2, [r7, #0]
 800ff70:	6978      	ldr	r0, [r7, #20]
 800ff72:	f000 f8d5 	bl	8010120 <prvInsertTimerInActiveList>
 800ff76:	4603      	mov	r3, r0
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d020      	beq.n	800ffbe <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ff7c:	2300      	movs	r3, #0
 800ff7e:	9300      	str	r3, [sp, #0]
 800ff80:	2300      	movs	r3, #0
 800ff82:	687a      	ldr	r2, [r7, #4]
 800ff84:	2100      	movs	r1, #0
 800ff86:	6978      	ldr	r0, [r7, #20]
 800ff88:	f7ff ff88 	bl	800fe9c <xTimerGenericCommand>
 800ff8c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ff8e:	693b      	ldr	r3, [r7, #16]
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d114      	bne.n	800ffbe <prvProcessExpiredTimer+0x86>
	__asm volatile
 800ff94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff98:	f383 8811 	msr	BASEPRI, r3
 800ff9c:	f3bf 8f6f 	isb	sy
 800ffa0:	f3bf 8f4f 	dsb	sy
 800ffa4:	60fb      	str	r3, [r7, #12]
}
 800ffa6:	bf00      	nop
 800ffa8:	bf00      	nop
 800ffaa:	e7fd      	b.n	800ffa8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ffac:	697b      	ldr	r3, [r7, #20]
 800ffae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ffb2:	f023 0301 	bic.w	r3, r3, #1
 800ffb6:	b2da      	uxtb	r2, r3
 800ffb8:	697b      	ldr	r3, [r7, #20]
 800ffba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ffbe:	697b      	ldr	r3, [r7, #20]
 800ffc0:	6a1b      	ldr	r3, [r3, #32]
 800ffc2:	6978      	ldr	r0, [r7, #20]
 800ffc4:	4798      	blx	r3
}
 800ffc6:	bf00      	nop
 800ffc8:	3718      	adds	r7, #24
 800ffca:	46bd      	mov	sp, r7
 800ffcc:	bd80      	pop	{r7, pc}
 800ffce:	bf00      	nop
 800ffd0:	20001958 	.word	0x20001958

0800ffd4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ffd4:	b580      	push	{r7, lr}
 800ffd6:	b084      	sub	sp, #16
 800ffd8:	af00      	add	r7, sp, #0
 800ffda:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ffdc:	f107 0308 	add.w	r3, r7, #8
 800ffe0:	4618      	mov	r0, r3
 800ffe2:	f000 f859 	bl	8010098 <prvGetNextExpireTime>
 800ffe6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ffe8:	68bb      	ldr	r3, [r7, #8]
 800ffea:	4619      	mov	r1, r3
 800ffec:	68f8      	ldr	r0, [r7, #12]
 800ffee:	f000 f805 	bl	800fffc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800fff2:	f000 f8d7 	bl	80101a4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800fff6:	bf00      	nop
 800fff8:	e7f0      	b.n	800ffdc <prvTimerTask+0x8>
	...

0800fffc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800fffc:	b580      	push	{r7, lr}
 800fffe:	b084      	sub	sp, #16
 8010000:	af00      	add	r7, sp, #0
 8010002:	6078      	str	r0, [r7, #4]
 8010004:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010006:	f7ff f929 	bl	800f25c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801000a:	f107 0308 	add.w	r3, r7, #8
 801000e:	4618      	mov	r0, r3
 8010010:	f000 f866 	bl	80100e0 <prvSampleTimeNow>
 8010014:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010016:	68bb      	ldr	r3, [r7, #8]
 8010018:	2b00      	cmp	r3, #0
 801001a:	d130      	bne.n	801007e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801001c:	683b      	ldr	r3, [r7, #0]
 801001e:	2b00      	cmp	r3, #0
 8010020:	d10a      	bne.n	8010038 <prvProcessTimerOrBlockTask+0x3c>
 8010022:	687a      	ldr	r2, [r7, #4]
 8010024:	68fb      	ldr	r3, [r7, #12]
 8010026:	429a      	cmp	r2, r3
 8010028:	d806      	bhi.n	8010038 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801002a:	f7ff f925 	bl	800f278 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801002e:	68f9      	ldr	r1, [r7, #12]
 8010030:	6878      	ldr	r0, [r7, #4]
 8010032:	f7ff ff81 	bl	800ff38 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8010036:	e024      	b.n	8010082 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8010038:	683b      	ldr	r3, [r7, #0]
 801003a:	2b00      	cmp	r3, #0
 801003c:	d008      	beq.n	8010050 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801003e:	4b13      	ldr	r3, [pc, #76]	@ (801008c <prvProcessTimerOrBlockTask+0x90>)
 8010040:	681b      	ldr	r3, [r3, #0]
 8010042:	681b      	ldr	r3, [r3, #0]
 8010044:	2b00      	cmp	r3, #0
 8010046:	d101      	bne.n	801004c <prvProcessTimerOrBlockTask+0x50>
 8010048:	2301      	movs	r3, #1
 801004a:	e000      	b.n	801004e <prvProcessTimerOrBlockTask+0x52>
 801004c:	2300      	movs	r3, #0
 801004e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010050:	4b0f      	ldr	r3, [pc, #60]	@ (8010090 <prvProcessTimerOrBlockTask+0x94>)
 8010052:	6818      	ldr	r0, [r3, #0]
 8010054:	687a      	ldr	r2, [r7, #4]
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	1ad3      	subs	r3, r2, r3
 801005a:	683a      	ldr	r2, [r7, #0]
 801005c:	4619      	mov	r1, r3
 801005e:	f7fe fe65 	bl	800ed2c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010062:	f7ff f909 	bl	800f278 <xTaskResumeAll>
 8010066:	4603      	mov	r3, r0
 8010068:	2b00      	cmp	r3, #0
 801006a:	d10a      	bne.n	8010082 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 801006c:	4b09      	ldr	r3, [pc, #36]	@ (8010094 <prvProcessTimerOrBlockTask+0x98>)
 801006e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010072:	601a      	str	r2, [r3, #0]
 8010074:	f3bf 8f4f 	dsb	sy
 8010078:	f3bf 8f6f 	isb	sy
}
 801007c:	e001      	b.n	8010082 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801007e:	f7ff f8fb 	bl	800f278 <xTaskResumeAll>
}
 8010082:	bf00      	nop
 8010084:	3710      	adds	r7, #16
 8010086:	46bd      	mov	sp, r7
 8010088:	bd80      	pop	{r7, pc}
 801008a:	bf00      	nop
 801008c:	2000195c 	.word	0x2000195c
 8010090:	20001960 	.word	0x20001960
 8010094:	e000ed04 	.word	0xe000ed04

08010098 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010098:	b480      	push	{r7}
 801009a:	b085      	sub	sp, #20
 801009c:	af00      	add	r7, sp, #0
 801009e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80100a0:	4b0e      	ldr	r3, [pc, #56]	@ (80100dc <prvGetNextExpireTime+0x44>)
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	d101      	bne.n	80100ae <prvGetNextExpireTime+0x16>
 80100aa:	2201      	movs	r2, #1
 80100ac:	e000      	b.n	80100b0 <prvGetNextExpireTime+0x18>
 80100ae:	2200      	movs	r2, #0
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	681b      	ldr	r3, [r3, #0]
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d105      	bne.n	80100c8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80100bc:	4b07      	ldr	r3, [pc, #28]	@ (80100dc <prvGetNextExpireTime+0x44>)
 80100be:	681b      	ldr	r3, [r3, #0]
 80100c0:	68db      	ldr	r3, [r3, #12]
 80100c2:	681b      	ldr	r3, [r3, #0]
 80100c4:	60fb      	str	r3, [r7, #12]
 80100c6:	e001      	b.n	80100cc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80100c8:	2300      	movs	r3, #0
 80100ca:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80100cc:	68fb      	ldr	r3, [r7, #12]
}
 80100ce:	4618      	mov	r0, r3
 80100d0:	3714      	adds	r7, #20
 80100d2:	46bd      	mov	sp, r7
 80100d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100d8:	4770      	bx	lr
 80100da:	bf00      	nop
 80100dc:	20001958 	.word	0x20001958

080100e0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80100e0:	b580      	push	{r7, lr}
 80100e2:	b084      	sub	sp, #16
 80100e4:	af00      	add	r7, sp, #0
 80100e6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80100e8:	f7ff f964 	bl	800f3b4 <xTaskGetTickCount>
 80100ec:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80100ee:	4b0b      	ldr	r3, [pc, #44]	@ (801011c <prvSampleTimeNow+0x3c>)
 80100f0:	681b      	ldr	r3, [r3, #0]
 80100f2:	68fa      	ldr	r2, [r7, #12]
 80100f4:	429a      	cmp	r2, r3
 80100f6:	d205      	bcs.n	8010104 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80100f8:	f000 f93a 	bl	8010370 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	2201      	movs	r2, #1
 8010100:	601a      	str	r2, [r3, #0]
 8010102:	e002      	b.n	801010a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	2200      	movs	r2, #0
 8010108:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801010a:	4a04      	ldr	r2, [pc, #16]	@ (801011c <prvSampleTimeNow+0x3c>)
 801010c:	68fb      	ldr	r3, [r7, #12]
 801010e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8010110:	68fb      	ldr	r3, [r7, #12]
}
 8010112:	4618      	mov	r0, r3
 8010114:	3710      	adds	r7, #16
 8010116:	46bd      	mov	sp, r7
 8010118:	bd80      	pop	{r7, pc}
 801011a:	bf00      	nop
 801011c:	20001968 	.word	0x20001968

08010120 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8010120:	b580      	push	{r7, lr}
 8010122:	b086      	sub	sp, #24
 8010124:	af00      	add	r7, sp, #0
 8010126:	60f8      	str	r0, [r7, #12]
 8010128:	60b9      	str	r1, [r7, #8]
 801012a:	607a      	str	r2, [r7, #4]
 801012c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801012e:	2300      	movs	r3, #0
 8010130:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8010132:	68fb      	ldr	r3, [r7, #12]
 8010134:	68ba      	ldr	r2, [r7, #8]
 8010136:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010138:	68fb      	ldr	r3, [r7, #12]
 801013a:	68fa      	ldr	r2, [r7, #12]
 801013c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801013e:	68ba      	ldr	r2, [r7, #8]
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	429a      	cmp	r2, r3
 8010144:	d812      	bhi.n	801016c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010146:	687a      	ldr	r2, [r7, #4]
 8010148:	683b      	ldr	r3, [r7, #0]
 801014a:	1ad2      	subs	r2, r2, r3
 801014c:	68fb      	ldr	r3, [r7, #12]
 801014e:	699b      	ldr	r3, [r3, #24]
 8010150:	429a      	cmp	r2, r3
 8010152:	d302      	bcc.n	801015a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010154:	2301      	movs	r3, #1
 8010156:	617b      	str	r3, [r7, #20]
 8010158:	e01b      	b.n	8010192 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801015a:	4b10      	ldr	r3, [pc, #64]	@ (801019c <prvInsertTimerInActiveList+0x7c>)
 801015c:	681a      	ldr	r2, [r3, #0]
 801015e:	68fb      	ldr	r3, [r7, #12]
 8010160:	3304      	adds	r3, #4
 8010162:	4619      	mov	r1, r3
 8010164:	4610      	mov	r0, r2
 8010166:	f7fd fd86 	bl	800dc76 <vListInsert>
 801016a:	e012      	b.n	8010192 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 801016c:	687a      	ldr	r2, [r7, #4]
 801016e:	683b      	ldr	r3, [r7, #0]
 8010170:	429a      	cmp	r2, r3
 8010172:	d206      	bcs.n	8010182 <prvInsertTimerInActiveList+0x62>
 8010174:	68ba      	ldr	r2, [r7, #8]
 8010176:	683b      	ldr	r3, [r7, #0]
 8010178:	429a      	cmp	r2, r3
 801017a:	d302      	bcc.n	8010182 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 801017c:	2301      	movs	r3, #1
 801017e:	617b      	str	r3, [r7, #20]
 8010180:	e007      	b.n	8010192 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010182:	4b07      	ldr	r3, [pc, #28]	@ (80101a0 <prvInsertTimerInActiveList+0x80>)
 8010184:	681a      	ldr	r2, [r3, #0]
 8010186:	68fb      	ldr	r3, [r7, #12]
 8010188:	3304      	adds	r3, #4
 801018a:	4619      	mov	r1, r3
 801018c:	4610      	mov	r0, r2
 801018e:	f7fd fd72 	bl	800dc76 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8010192:	697b      	ldr	r3, [r7, #20]
}
 8010194:	4618      	mov	r0, r3
 8010196:	3718      	adds	r7, #24
 8010198:	46bd      	mov	sp, r7
 801019a:	bd80      	pop	{r7, pc}
 801019c:	2000195c 	.word	0x2000195c
 80101a0:	20001958 	.word	0x20001958

080101a4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80101a4:	b580      	push	{r7, lr}
 80101a6:	b08e      	sub	sp, #56	@ 0x38
 80101a8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80101aa:	e0ce      	b.n	801034a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	2b00      	cmp	r3, #0
 80101b0:	da19      	bge.n	80101e6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80101b2:	1d3b      	adds	r3, r7, #4
 80101b4:	3304      	adds	r3, #4
 80101b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80101b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101ba:	2b00      	cmp	r3, #0
 80101bc:	d10b      	bne.n	80101d6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80101be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101c2:	f383 8811 	msr	BASEPRI, r3
 80101c6:	f3bf 8f6f 	isb	sy
 80101ca:	f3bf 8f4f 	dsb	sy
 80101ce:	61fb      	str	r3, [r7, #28]
}
 80101d0:	bf00      	nop
 80101d2:	bf00      	nop
 80101d4:	e7fd      	b.n	80101d2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80101d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80101dc:	6850      	ldr	r0, [r2, #4]
 80101de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80101e0:	6892      	ldr	r2, [r2, #8]
 80101e2:	4611      	mov	r1, r2
 80101e4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	2b00      	cmp	r3, #0
 80101ea:	f2c0 80ae 	blt.w	801034a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80101ee:	68fb      	ldr	r3, [r7, #12]
 80101f0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80101f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101f4:	695b      	ldr	r3, [r3, #20]
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	d004      	beq.n	8010204 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80101fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101fc:	3304      	adds	r3, #4
 80101fe:	4618      	mov	r0, r3
 8010200:	f7fd fd72 	bl	800dce8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010204:	463b      	mov	r3, r7
 8010206:	4618      	mov	r0, r3
 8010208:	f7ff ff6a 	bl	80100e0 <prvSampleTimeNow>
 801020c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	2b09      	cmp	r3, #9
 8010212:	f200 8097 	bhi.w	8010344 <prvProcessReceivedCommands+0x1a0>
 8010216:	a201      	add	r2, pc, #4	@ (adr r2, 801021c <prvProcessReceivedCommands+0x78>)
 8010218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801021c:	08010245 	.word	0x08010245
 8010220:	08010245 	.word	0x08010245
 8010224:	08010245 	.word	0x08010245
 8010228:	080102bb 	.word	0x080102bb
 801022c:	080102cf 	.word	0x080102cf
 8010230:	0801031b 	.word	0x0801031b
 8010234:	08010245 	.word	0x08010245
 8010238:	08010245 	.word	0x08010245
 801023c:	080102bb 	.word	0x080102bb
 8010240:	080102cf 	.word	0x080102cf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010246:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801024a:	f043 0301 	orr.w	r3, r3, #1
 801024e:	b2da      	uxtb	r2, r3
 8010250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010252:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8010256:	68ba      	ldr	r2, [r7, #8]
 8010258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801025a:	699b      	ldr	r3, [r3, #24]
 801025c:	18d1      	adds	r1, r2, r3
 801025e:	68bb      	ldr	r3, [r7, #8]
 8010260:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010262:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010264:	f7ff ff5c 	bl	8010120 <prvInsertTimerInActiveList>
 8010268:	4603      	mov	r3, r0
 801026a:	2b00      	cmp	r3, #0
 801026c:	d06c      	beq.n	8010348 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801026e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010270:	6a1b      	ldr	r3, [r3, #32]
 8010272:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010274:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010278:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801027c:	f003 0304 	and.w	r3, r3, #4
 8010280:	2b00      	cmp	r3, #0
 8010282:	d061      	beq.n	8010348 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8010284:	68ba      	ldr	r2, [r7, #8]
 8010286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010288:	699b      	ldr	r3, [r3, #24]
 801028a:	441a      	add	r2, r3
 801028c:	2300      	movs	r3, #0
 801028e:	9300      	str	r3, [sp, #0]
 8010290:	2300      	movs	r3, #0
 8010292:	2100      	movs	r1, #0
 8010294:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010296:	f7ff fe01 	bl	800fe9c <xTimerGenericCommand>
 801029a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 801029c:	6a3b      	ldr	r3, [r7, #32]
 801029e:	2b00      	cmp	r3, #0
 80102a0:	d152      	bne.n	8010348 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80102a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102a6:	f383 8811 	msr	BASEPRI, r3
 80102aa:	f3bf 8f6f 	isb	sy
 80102ae:	f3bf 8f4f 	dsb	sy
 80102b2:	61bb      	str	r3, [r7, #24]
}
 80102b4:	bf00      	nop
 80102b6:	bf00      	nop
 80102b8:	e7fd      	b.n	80102b6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80102ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80102c0:	f023 0301 	bic.w	r3, r3, #1
 80102c4:	b2da      	uxtb	r2, r3
 80102c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102c8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80102cc:	e03d      	b.n	801034a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80102ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80102d4:	f043 0301 	orr.w	r3, r3, #1
 80102d8:	b2da      	uxtb	r2, r3
 80102da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102dc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80102e0:	68ba      	ldr	r2, [r7, #8]
 80102e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102e4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80102e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102e8:	699b      	ldr	r3, [r3, #24]
 80102ea:	2b00      	cmp	r3, #0
 80102ec:	d10b      	bne.n	8010306 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80102ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102f2:	f383 8811 	msr	BASEPRI, r3
 80102f6:	f3bf 8f6f 	isb	sy
 80102fa:	f3bf 8f4f 	dsb	sy
 80102fe:	617b      	str	r3, [r7, #20]
}
 8010300:	bf00      	nop
 8010302:	bf00      	nop
 8010304:	e7fd      	b.n	8010302 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8010306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010308:	699a      	ldr	r2, [r3, #24]
 801030a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801030c:	18d1      	adds	r1, r2, r3
 801030e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010310:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010312:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010314:	f7ff ff04 	bl	8010120 <prvInsertTimerInActiveList>
					break;
 8010318:	e017      	b.n	801034a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801031a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801031c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010320:	f003 0302 	and.w	r3, r3, #2
 8010324:	2b00      	cmp	r3, #0
 8010326:	d103      	bne.n	8010330 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8010328:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801032a:	f000 fbe5 	bl	8010af8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801032e:	e00c      	b.n	801034a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010332:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010336:	f023 0301 	bic.w	r3, r3, #1
 801033a:	b2da      	uxtb	r2, r3
 801033c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801033e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8010342:	e002      	b.n	801034a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8010344:	bf00      	nop
 8010346:	e000      	b.n	801034a <prvProcessReceivedCommands+0x1a6>
					break;
 8010348:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801034a:	4b08      	ldr	r3, [pc, #32]	@ (801036c <prvProcessReceivedCommands+0x1c8>)
 801034c:	681b      	ldr	r3, [r3, #0]
 801034e:	1d39      	adds	r1, r7, #4
 8010350:	2200      	movs	r2, #0
 8010352:	4618      	mov	r0, r3
 8010354:	f7fe f8d6 	bl	800e504 <xQueueReceive>
 8010358:	4603      	mov	r3, r0
 801035a:	2b00      	cmp	r3, #0
 801035c:	f47f af26 	bne.w	80101ac <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8010360:	bf00      	nop
 8010362:	bf00      	nop
 8010364:	3730      	adds	r7, #48	@ 0x30
 8010366:	46bd      	mov	sp, r7
 8010368:	bd80      	pop	{r7, pc}
 801036a:	bf00      	nop
 801036c:	20001960 	.word	0x20001960

08010370 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8010370:	b580      	push	{r7, lr}
 8010372:	b088      	sub	sp, #32
 8010374:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010376:	e049      	b.n	801040c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010378:	4b2e      	ldr	r3, [pc, #184]	@ (8010434 <prvSwitchTimerLists+0xc4>)
 801037a:	681b      	ldr	r3, [r3, #0]
 801037c:	68db      	ldr	r3, [r3, #12]
 801037e:	681b      	ldr	r3, [r3, #0]
 8010380:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010382:	4b2c      	ldr	r3, [pc, #176]	@ (8010434 <prvSwitchTimerLists+0xc4>)
 8010384:	681b      	ldr	r3, [r3, #0]
 8010386:	68db      	ldr	r3, [r3, #12]
 8010388:	68db      	ldr	r3, [r3, #12]
 801038a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801038c:	68fb      	ldr	r3, [r7, #12]
 801038e:	3304      	adds	r3, #4
 8010390:	4618      	mov	r0, r3
 8010392:	f7fd fca9 	bl	800dce8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010396:	68fb      	ldr	r3, [r7, #12]
 8010398:	6a1b      	ldr	r3, [r3, #32]
 801039a:	68f8      	ldr	r0, [r7, #12]
 801039c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801039e:	68fb      	ldr	r3, [r7, #12]
 80103a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80103a4:	f003 0304 	and.w	r3, r3, #4
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	d02f      	beq.n	801040c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80103ac:	68fb      	ldr	r3, [r7, #12]
 80103ae:	699b      	ldr	r3, [r3, #24]
 80103b0:	693a      	ldr	r2, [r7, #16]
 80103b2:	4413      	add	r3, r2
 80103b4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80103b6:	68ba      	ldr	r2, [r7, #8]
 80103b8:	693b      	ldr	r3, [r7, #16]
 80103ba:	429a      	cmp	r2, r3
 80103bc:	d90e      	bls.n	80103dc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80103be:	68fb      	ldr	r3, [r7, #12]
 80103c0:	68ba      	ldr	r2, [r7, #8]
 80103c2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80103c4:	68fb      	ldr	r3, [r7, #12]
 80103c6:	68fa      	ldr	r2, [r7, #12]
 80103c8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80103ca:	4b1a      	ldr	r3, [pc, #104]	@ (8010434 <prvSwitchTimerLists+0xc4>)
 80103cc:	681a      	ldr	r2, [r3, #0]
 80103ce:	68fb      	ldr	r3, [r7, #12]
 80103d0:	3304      	adds	r3, #4
 80103d2:	4619      	mov	r1, r3
 80103d4:	4610      	mov	r0, r2
 80103d6:	f7fd fc4e 	bl	800dc76 <vListInsert>
 80103da:	e017      	b.n	801040c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80103dc:	2300      	movs	r3, #0
 80103de:	9300      	str	r3, [sp, #0]
 80103e0:	2300      	movs	r3, #0
 80103e2:	693a      	ldr	r2, [r7, #16]
 80103e4:	2100      	movs	r1, #0
 80103e6:	68f8      	ldr	r0, [r7, #12]
 80103e8:	f7ff fd58 	bl	800fe9c <xTimerGenericCommand>
 80103ec:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	d10b      	bne.n	801040c <prvSwitchTimerLists+0x9c>
	__asm volatile
 80103f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103f8:	f383 8811 	msr	BASEPRI, r3
 80103fc:	f3bf 8f6f 	isb	sy
 8010400:	f3bf 8f4f 	dsb	sy
 8010404:	603b      	str	r3, [r7, #0]
}
 8010406:	bf00      	nop
 8010408:	bf00      	nop
 801040a:	e7fd      	b.n	8010408 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801040c:	4b09      	ldr	r3, [pc, #36]	@ (8010434 <prvSwitchTimerLists+0xc4>)
 801040e:	681b      	ldr	r3, [r3, #0]
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	2b00      	cmp	r3, #0
 8010414:	d1b0      	bne.n	8010378 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8010416:	4b07      	ldr	r3, [pc, #28]	@ (8010434 <prvSwitchTimerLists+0xc4>)
 8010418:	681b      	ldr	r3, [r3, #0]
 801041a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801041c:	4b06      	ldr	r3, [pc, #24]	@ (8010438 <prvSwitchTimerLists+0xc8>)
 801041e:	681b      	ldr	r3, [r3, #0]
 8010420:	4a04      	ldr	r2, [pc, #16]	@ (8010434 <prvSwitchTimerLists+0xc4>)
 8010422:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8010424:	4a04      	ldr	r2, [pc, #16]	@ (8010438 <prvSwitchTimerLists+0xc8>)
 8010426:	697b      	ldr	r3, [r7, #20]
 8010428:	6013      	str	r3, [r2, #0]
}
 801042a:	bf00      	nop
 801042c:	3718      	adds	r7, #24
 801042e:	46bd      	mov	sp, r7
 8010430:	bd80      	pop	{r7, pc}
 8010432:	bf00      	nop
 8010434:	20001958 	.word	0x20001958
 8010438:	2000195c 	.word	0x2000195c

0801043c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 801043c:	b580      	push	{r7, lr}
 801043e:	b082      	sub	sp, #8
 8010440:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8010442:	f000 f969 	bl	8010718 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8010446:	4b15      	ldr	r3, [pc, #84]	@ (801049c <prvCheckForValidListAndQueue+0x60>)
 8010448:	681b      	ldr	r3, [r3, #0]
 801044a:	2b00      	cmp	r3, #0
 801044c:	d120      	bne.n	8010490 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801044e:	4814      	ldr	r0, [pc, #80]	@ (80104a0 <prvCheckForValidListAndQueue+0x64>)
 8010450:	f7fd fbc0 	bl	800dbd4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8010454:	4813      	ldr	r0, [pc, #76]	@ (80104a4 <prvCheckForValidListAndQueue+0x68>)
 8010456:	f7fd fbbd 	bl	800dbd4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801045a:	4b13      	ldr	r3, [pc, #76]	@ (80104a8 <prvCheckForValidListAndQueue+0x6c>)
 801045c:	4a10      	ldr	r2, [pc, #64]	@ (80104a0 <prvCheckForValidListAndQueue+0x64>)
 801045e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8010460:	4b12      	ldr	r3, [pc, #72]	@ (80104ac <prvCheckForValidListAndQueue+0x70>)
 8010462:	4a10      	ldr	r2, [pc, #64]	@ (80104a4 <prvCheckForValidListAndQueue+0x68>)
 8010464:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8010466:	2300      	movs	r3, #0
 8010468:	9300      	str	r3, [sp, #0]
 801046a:	4b11      	ldr	r3, [pc, #68]	@ (80104b0 <prvCheckForValidListAndQueue+0x74>)
 801046c:	4a11      	ldr	r2, [pc, #68]	@ (80104b4 <prvCheckForValidListAndQueue+0x78>)
 801046e:	2110      	movs	r1, #16
 8010470:	200a      	movs	r0, #10
 8010472:	f7fd fccd 	bl	800de10 <xQueueGenericCreateStatic>
 8010476:	4603      	mov	r3, r0
 8010478:	4a08      	ldr	r2, [pc, #32]	@ (801049c <prvCheckForValidListAndQueue+0x60>)
 801047a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 801047c:	4b07      	ldr	r3, [pc, #28]	@ (801049c <prvCheckForValidListAndQueue+0x60>)
 801047e:	681b      	ldr	r3, [r3, #0]
 8010480:	2b00      	cmp	r3, #0
 8010482:	d005      	beq.n	8010490 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8010484:	4b05      	ldr	r3, [pc, #20]	@ (801049c <prvCheckForValidListAndQueue+0x60>)
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	490b      	ldr	r1, [pc, #44]	@ (80104b8 <prvCheckForValidListAndQueue+0x7c>)
 801048a:	4618      	mov	r0, r3
 801048c:	f7fe fbfa 	bl	800ec84 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010490:	f000 f974 	bl	801077c <vPortExitCritical>
}
 8010494:	bf00      	nop
 8010496:	46bd      	mov	sp, r7
 8010498:	bd80      	pop	{r7, pc}
 801049a:	bf00      	nop
 801049c:	20001960 	.word	0x20001960
 80104a0:	20001930 	.word	0x20001930
 80104a4:	20001944 	.word	0x20001944
 80104a8:	20001958 	.word	0x20001958
 80104ac:	2000195c 	.word	0x2000195c
 80104b0:	20001a0c 	.word	0x20001a0c
 80104b4:	2000196c 	.word	0x2000196c
 80104b8:	08015d64 	.word	0x08015d64

080104bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80104bc:	b480      	push	{r7}
 80104be:	b085      	sub	sp, #20
 80104c0:	af00      	add	r7, sp, #0
 80104c2:	60f8      	str	r0, [r7, #12]
 80104c4:	60b9      	str	r1, [r7, #8]
 80104c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80104c8:	68fb      	ldr	r3, [r7, #12]
 80104ca:	3b04      	subs	r3, #4
 80104cc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80104ce:	68fb      	ldr	r3, [r7, #12]
 80104d0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80104d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80104d6:	68fb      	ldr	r3, [r7, #12]
 80104d8:	3b04      	subs	r3, #4
 80104da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80104dc:	68bb      	ldr	r3, [r7, #8]
 80104de:	f023 0201 	bic.w	r2, r3, #1
 80104e2:	68fb      	ldr	r3, [r7, #12]
 80104e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80104e6:	68fb      	ldr	r3, [r7, #12]
 80104e8:	3b04      	subs	r3, #4
 80104ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80104ec:	4a0c      	ldr	r2, [pc, #48]	@ (8010520 <pxPortInitialiseStack+0x64>)
 80104ee:	68fb      	ldr	r3, [r7, #12]
 80104f0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80104f2:	68fb      	ldr	r3, [r7, #12]
 80104f4:	3b14      	subs	r3, #20
 80104f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80104f8:	687a      	ldr	r2, [r7, #4]
 80104fa:	68fb      	ldr	r3, [r7, #12]
 80104fc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80104fe:	68fb      	ldr	r3, [r7, #12]
 8010500:	3b04      	subs	r3, #4
 8010502:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8010504:	68fb      	ldr	r3, [r7, #12]
 8010506:	f06f 0202 	mvn.w	r2, #2
 801050a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801050c:	68fb      	ldr	r3, [r7, #12]
 801050e:	3b20      	subs	r3, #32
 8010510:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8010512:	68fb      	ldr	r3, [r7, #12]
}
 8010514:	4618      	mov	r0, r3
 8010516:	3714      	adds	r7, #20
 8010518:	46bd      	mov	sp, r7
 801051a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801051e:	4770      	bx	lr
 8010520:	08010525 	.word	0x08010525

08010524 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010524:	b480      	push	{r7}
 8010526:	b085      	sub	sp, #20
 8010528:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801052a:	2300      	movs	r3, #0
 801052c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801052e:	4b13      	ldr	r3, [pc, #76]	@ (801057c <prvTaskExitError+0x58>)
 8010530:	681b      	ldr	r3, [r3, #0]
 8010532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010536:	d00b      	beq.n	8010550 <prvTaskExitError+0x2c>
	__asm volatile
 8010538:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801053c:	f383 8811 	msr	BASEPRI, r3
 8010540:	f3bf 8f6f 	isb	sy
 8010544:	f3bf 8f4f 	dsb	sy
 8010548:	60fb      	str	r3, [r7, #12]
}
 801054a:	bf00      	nop
 801054c:	bf00      	nop
 801054e:	e7fd      	b.n	801054c <prvTaskExitError+0x28>
	__asm volatile
 8010550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010554:	f383 8811 	msr	BASEPRI, r3
 8010558:	f3bf 8f6f 	isb	sy
 801055c:	f3bf 8f4f 	dsb	sy
 8010560:	60bb      	str	r3, [r7, #8]
}
 8010562:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8010564:	bf00      	nop
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	2b00      	cmp	r3, #0
 801056a:	d0fc      	beq.n	8010566 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801056c:	bf00      	nop
 801056e:	bf00      	nop
 8010570:	3714      	adds	r7, #20
 8010572:	46bd      	mov	sp, r7
 8010574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010578:	4770      	bx	lr
 801057a:	bf00      	nop
 801057c:	20000028 	.word	0x20000028

08010580 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8010580:	4b07      	ldr	r3, [pc, #28]	@ (80105a0 <pxCurrentTCBConst2>)
 8010582:	6819      	ldr	r1, [r3, #0]
 8010584:	6808      	ldr	r0, [r1, #0]
 8010586:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801058a:	f380 8809 	msr	PSP, r0
 801058e:	f3bf 8f6f 	isb	sy
 8010592:	f04f 0000 	mov.w	r0, #0
 8010596:	f380 8811 	msr	BASEPRI, r0
 801059a:	4770      	bx	lr
 801059c:	f3af 8000 	nop.w

080105a0 <pxCurrentTCBConst2>:
 80105a0:	20001430 	.word	0x20001430
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80105a4:	bf00      	nop
 80105a6:	bf00      	nop

080105a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80105a8:	4808      	ldr	r0, [pc, #32]	@ (80105cc <prvPortStartFirstTask+0x24>)
 80105aa:	6800      	ldr	r0, [r0, #0]
 80105ac:	6800      	ldr	r0, [r0, #0]
 80105ae:	f380 8808 	msr	MSP, r0
 80105b2:	f04f 0000 	mov.w	r0, #0
 80105b6:	f380 8814 	msr	CONTROL, r0
 80105ba:	b662      	cpsie	i
 80105bc:	b661      	cpsie	f
 80105be:	f3bf 8f4f 	dsb	sy
 80105c2:	f3bf 8f6f 	isb	sy
 80105c6:	df00      	svc	0
 80105c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80105ca:	bf00      	nop
 80105cc:	e000ed08 	.word	0xe000ed08

080105d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80105d0:	b580      	push	{r7, lr}
 80105d2:	b086      	sub	sp, #24
 80105d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80105d6:	4b47      	ldr	r3, [pc, #284]	@ (80106f4 <xPortStartScheduler+0x124>)
 80105d8:	681b      	ldr	r3, [r3, #0]
 80105da:	4a47      	ldr	r2, [pc, #284]	@ (80106f8 <xPortStartScheduler+0x128>)
 80105dc:	4293      	cmp	r3, r2
 80105de:	d10b      	bne.n	80105f8 <xPortStartScheduler+0x28>
	__asm volatile
 80105e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105e4:	f383 8811 	msr	BASEPRI, r3
 80105e8:	f3bf 8f6f 	isb	sy
 80105ec:	f3bf 8f4f 	dsb	sy
 80105f0:	60fb      	str	r3, [r7, #12]
}
 80105f2:	bf00      	nop
 80105f4:	bf00      	nop
 80105f6:	e7fd      	b.n	80105f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80105f8:	4b3e      	ldr	r3, [pc, #248]	@ (80106f4 <xPortStartScheduler+0x124>)
 80105fa:	681b      	ldr	r3, [r3, #0]
 80105fc:	4a3f      	ldr	r2, [pc, #252]	@ (80106fc <xPortStartScheduler+0x12c>)
 80105fe:	4293      	cmp	r3, r2
 8010600:	d10b      	bne.n	801061a <xPortStartScheduler+0x4a>
	__asm volatile
 8010602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010606:	f383 8811 	msr	BASEPRI, r3
 801060a:	f3bf 8f6f 	isb	sy
 801060e:	f3bf 8f4f 	dsb	sy
 8010612:	613b      	str	r3, [r7, #16]
}
 8010614:	bf00      	nop
 8010616:	bf00      	nop
 8010618:	e7fd      	b.n	8010616 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801061a:	4b39      	ldr	r3, [pc, #228]	@ (8010700 <xPortStartScheduler+0x130>)
 801061c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801061e:	697b      	ldr	r3, [r7, #20]
 8010620:	781b      	ldrb	r3, [r3, #0]
 8010622:	b2db      	uxtb	r3, r3
 8010624:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010626:	697b      	ldr	r3, [r7, #20]
 8010628:	22ff      	movs	r2, #255	@ 0xff
 801062a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801062c:	697b      	ldr	r3, [r7, #20]
 801062e:	781b      	ldrb	r3, [r3, #0]
 8010630:	b2db      	uxtb	r3, r3
 8010632:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010634:	78fb      	ldrb	r3, [r7, #3]
 8010636:	b2db      	uxtb	r3, r3
 8010638:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801063c:	b2da      	uxtb	r2, r3
 801063e:	4b31      	ldr	r3, [pc, #196]	@ (8010704 <xPortStartScheduler+0x134>)
 8010640:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8010642:	4b31      	ldr	r3, [pc, #196]	@ (8010708 <xPortStartScheduler+0x138>)
 8010644:	2207      	movs	r2, #7
 8010646:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010648:	e009      	b.n	801065e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801064a:	4b2f      	ldr	r3, [pc, #188]	@ (8010708 <xPortStartScheduler+0x138>)
 801064c:	681b      	ldr	r3, [r3, #0]
 801064e:	3b01      	subs	r3, #1
 8010650:	4a2d      	ldr	r2, [pc, #180]	@ (8010708 <xPortStartScheduler+0x138>)
 8010652:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010654:	78fb      	ldrb	r3, [r7, #3]
 8010656:	b2db      	uxtb	r3, r3
 8010658:	005b      	lsls	r3, r3, #1
 801065a:	b2db      	uxtb	r3, r3
 801065c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801065e:	78fb      	ldrb	r3, [r7, #3]
 8010660:	b2db      	uxtb	r3, r3
 8010662:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010666:	2b80      	cmp	r3, #128	@ 0x80
 8010668:	d0ef      	beq.n	801064a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801066a:	4b27      	ldr	r3, [pc, #156]	@ (8010708 <xPortStartScheduler+0x138>)
 801066c:	681b      	ldr	r3, [r3, #0]
 801066e:	f1c3 0307 	rsb	r3, r3, #7
 8010672:	2b04      	cmp	r3, #4
 8010674:	d00b      	beq.n	801068e <xPortStartScheduler+0xbe>
	__asm volatile
 8010676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801067a:	f383 8811 	msr	BASEPRI, r3
 801067e:	f3bf 8f6f 	isb	sy
 8010682:	f3bf 8f4f 	dsb	sy
 8010686:	60bb      	str	r3, [r7, #8]
}
 8010688:	bf00      	nop
 801068a:	bf00      	nop
 801068c:	e7fd      	b.n	801068a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801068e:	4b1e      	ldr	r3, [pc, #120]	@ (8010708 <xPortStartScheduler+0x138>)
 8010690:	681b      	ldr	r3, [r3, #0]
 8010692:	021b      	lsls	r3, r3, #8
 8010694:	4a1c      	ldr	r2, [pc, #112]	@ (8010708 <xPortStartScheduler+0x138>)
 8010696:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010698:	4b1b      	ldr	r3, [pc, #108]	@ (8010708 <xPortStartScheduler+0x138>)
 801069a:	681b      	ldr	r3, [r3, #0]
 801069c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80106a0:	4a19      	ldr	r2, [pc, #100]	@ (8010708 <xPortStartScheduler+0x138>)
 80106a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	b2da      	uxtb	r2, r3
 80106a8:	697b      	ldr	r3, [r7, #20]
 80106aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80106ac:	4b17      	ldr	r3, [pc, #92]	@ (801070c <xPortStartScheduler+0x13c>)
 80106ae:	681b      	ldr	r3, [r3, #0]
 80106b0:	4a16      	ldr	r2, [pc, #88]	@ (801070c <xPortStartScheduler+0x13c>)
 80106b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80106b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80106b8:	4b14      	ldr	r3, [pc, #80]	@ (801070c <xPortStartScheduler+0x13c>)
 80106ba:	681b      	ldr	r3, [r3, #0]
 80106bc:	4a13      	ldr	r2, [pc, #76]	@ (801070c <xPortStartScheduler+0x13c>)
 80106be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80106c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80106c4:	f000 f8da 	bl	801087c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80106c8:	4b11      	ldr	r3, [pc, #68]	@ (8010710 <xPortStartScheduler+0x140>)
 80106ca:	2200      	movs	r2, #0
 80106cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80106ce:	f000 f8f9 	bl	80108c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80106d2:	4b10      	ldr	r3, [pc, #64]	@ (8010714 <xPortStartScheduler+0x144>)
 80106d4:	681b      	ldr	r3, [r3, #0]
 80106d6:	4a0f      	ldr	r2, [pc, #60]	@ (8010714 <xPortStartScheduler+0x144>)
 80106d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80106dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80106de:	f7ff ff63 	bl	80105a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80106e2:	f7fe ff31 	bl	800f548 <vTaskSwitchContext>
	prvTaskExitError();
 80106e6:	f7ff ff1d 	bl	8010524 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80106ea:	2300      	movs	r3, #0
}
 80106ec:	4618      	mov	r0, r3
 80106ee:	3718      	adds	r7, #24
 80106f0:	46bd      	mov	sp, r7
 80106f2:	bd80      	pop	{r7, pc}
 80106f4:	e000ed00 	.word	0xe000ed00
 80106f8:	410fc271 	.word	0x410fc271
 80106fc:	410fc270 	.word	0x410fc270
 8010700:	e000e400 	.word	0xe000e400
 8010704:	20001a5c 	.word	0x20001a5c
 8010708:	20001a60 	.word	0x20001a60
 801070c:	e000ed20 	.word	0xe000ed20
 8010710:	20000028 	.word	0x20000028
 8010714:	e000ef34 	.word	0xe000ef34

08010718 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010718:	b480      	push	{r7}
 801071a:	b083      	sub	sp, #12
 801071c:	af00      	add	r7, sp, #0
	__asm volatile
 801071e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010722:	f383 8811 	msr	BASEPRI, r3
 8010726:	f3bf 8f6f 	isb	sy
 801072a:	f3bf 8f4f 	dsb	sy
 801072e:	607b      	str	r3, [r7, #4]
}
 8010730:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010732:	4b10      	ldr	r3, [pc, #64]	@ (8010774 <vPortEnterCritical+0x5c>)
 8010734:	681b      	ldr	r3, [r3, #0]
 8010736:	3301      	adds	r3, #1
 8010738:	4a0e      	ldr	r2, [pc, #56]	@ (8010774 <vPortEnterCritical+0x5c>)
 801073a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801073c:	4b0d      	ldr	r3, [pc, #52]	@ (8010774 <vPortEnterCritical+0x5c>)
 801073e:	681b      	ldr	r3, [r3, #0]
 8010740:	2b01      	cmp	r3, #1
 8010742:	d110      	bne.n	8010766 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010744:	4b0c      	ldr	r3, [pc, #48]	@ (8010778 <vPortEnterCritical+0x60>)
 8010746:	681b      	ldr	r3, [r3, #0]
 8010748:	b2db      	uxtb	r3, r3
 801074a:	2b00      	cmp	r3, #0
 801074c:	d00b      	beq.n	8010766 <vPortEnterCritical+0x4e>
	__asm volatile
 801074e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010752:	f383 8811 	msr	BASEPRI, r3
 8010756:	f3bf 8f6f 	isb	sy
 801075a:	f3bf 8f4f 	dsb	sy
 801075e:	603b      	str	r3, [r7, #0]
}
 8010760:	bf00      	nop
 8010762:	bf00      	nop
 8010764:	e7fd      	b.n	8010762 <vPortEnterCritical+0x4a>
	}
}
 8010766:	bf00      	nop
 8010768:	370c      	adds	r7, #12
 801076a:	46bd      	mov	sp, r7
 801076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010770:	4770      	bx	lr
 8010772:	bf00      	nop
 8010774:	20000028 	.word	0x20000028
 8010778:	e000ed04 	.word	0xe000ed04

0801077c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801077c:	b480      	push	{r7}
 801077e:	b083      	sub	sp, #12
 8010780:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8010782:	4b12      	ldr	r3, [pc, #72]	@ (80107cc <vPortExitCritical+0x50>)
 8010784:	681b      	ldr	r3, [r3, #0]
 8010786:	2b00      	cmp	r3, #0
 8010788:	d10b      	bne.n	80107a2 <vPortExitCritical+0x26>
	__asm volatile
 801078a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801078e:	f383 8811 	msr	BASEPRI, r3
 8010792:	f3bf 8f6f 	isb	sy
 8010796:	f3bf 8f4f 	dsb	sy
 801079a:	607b      	str	r3, [r7, #4]
}
 801079c:	bf00      	nop
 801079e:	bf00      	nop
 80107a0:	e7fd      	b.n	801079e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80107a2:	4b0a      	ldr	r3, [pc, #40]	@ (80107cc <vPortExitCritical+0x50>)
 80107a4:	681b      	ldr	r3, [r3, #0]
 80107a6:	3b01      	subs	r3, #1
 80107a8:	4a08      	ldr	r2, [pc, #32]	@ (80107cc <vPortExitCritical+0x50>)
 80107aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80107ac:	4b07      	ldr	r3, [pc, #28]	@ (80107cc <vPortExitCritical+0x50>)
 80107ae:	681b      	ldr	r3, [r3, #0]
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d105      	bne.n	80107c0 <vPortExitCritical+0x44>
 80107b4:	2300      	movs	r3, #0
 80107b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80107b8:	683b      	ldr	r3, [r7, #0]
 80107ba:	f383 8811 	msr	BASEPRI, r3
}
 80107be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80107c0:	bf00      	nop
 80107c2:	370c      	adds	r7, #12
 80107c4:	46bd      	mov	sp, r7
 80107c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ca:	4770      	bx	lr
 80107cc:	20000028 	.word	0x20000028

080107d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80107d0:	f3ef 8009 	mrs	r0, PSP
 80107d4:	f3bf 8f6f 	isb	sy
 80107d8:	4b15      	ldr	r3, [pc, #84]	@ (8010830 <pxCurrentTCBConst>)
 80107da:	681a      	ldr	r2, [r3, #0]
 80107dc:	f01e 0f10 	tst.w	lr, #16
 80107e0:	bf08      	it	eq
 80107e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80107e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107ea:	6010      	str	r0, [r2, #0]
 80107ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80107f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80107f4:	f380 8811 	msr	BASEPRI, r0
 80107f8:	f3bf 8f4f 	dsb	sy
 80107fc:	f3bf 8f6f 	isb	sy
 8010800:	f7fe fea2 	bl	800f548 <vTaskSwitchContext>
 8010804:	f04f 0000 	mov.w	r0, #0
 8010808:	f380 8811 	msr	BASEPRI, r0
 801080c:	bc09      	pop	{r0, r3}
 801080e:	6819      	ldr	r1, [r3, #0]
 8010810:	6808      	ldr	r0, [r1, #0]
 8010812:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010816:	f01e 0f10 	tst.w	lr, #16
 801081a:	bf08      	it	eq
 801081c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010820:	f380 8809 	msr	PSP, r0
 8010824:	f3bf 8f6f 	isb	sy
 8010828:	4770      	bx	lr
 801082a:	bf00      	nop
 801082c:	f3af 8000 	nop.w

08010830 <pxCurrentTCBConst>:
 8010830:	20001430 	.word	0x20001430
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010834:	bf00      	nop
 8010836:	bf00      	nop

08010838 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010838:	b580      	push	{r7, lr}
 801083a:	b082      	sub	sp, #8
 801083c:	af00      	add	r7, sp, #0
	__asm volatile
 801083e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010842:	f383 8811 	msr	BASEPRI, r3
 8010846:	f3bf 8f6f 	isb	sy
 801084a:	f3bf 8f4f 	dsb	sy
 801084e:	607b      	str	r3, [r7, #4]
}
 8010850:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010852:	f7fe fdbf 	bl	800f3d4 <xTaskIncrementTick>
 8010856:	4603      	mov	r3, r0
 8010858:	2b00      	cmp	r3, #0
 801085a:	d003      	beq.n	8010864 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801085c:	4b06      	ldr	r3, [pc, #24]	@ (8010878 <xPortSysTickHandler+0x40>)
 801085e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010862:	601a      	str	r2, [r3, #0]
 8010864:	2300      	movs	r3, #0
 8010866:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010868:	683b      	ldr	r3, [r7, #0]
 801086a:	f383 8811 	msr	BASEPRI, r3
}
 801086e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8010870:	bf00      	nop
 8010872:	3708      	adds	r7, #8
 8010874:	46bd      	mov	sp, r7
 8010876:	bd80      	pop	{r7, pc}
 8010878:	e000ed04 	.word	0xe000ed04

0801087c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801087c:	b480      	push	{r7}
 801087e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010880:	4b0b      	ldr	r3, [pc, #44]	@ (80108b0 <vPortSetupTimerInterrupt+0x34>)
 8010882:	2200      	movs	r2, #0
 8010884:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010886:	4b0b      	ldr	r3, [pc, #44]	@ (80108b4 <vPortSetupTimerInterrupt+0x38>)
 8010888:	2200      	movs	r2, #0
 801088a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801088c:	4b0a      	ldr	r3, [pc, #40]	@ (80108b8 <vPortSetupTimerInterrupt+0x3c>)
 801088e:	681b      	ldr	r3, [r3, #0]
 8010890:	4a0a      	ldr	r2, [pc, #40]	@ (80108bc <vPortSetupTimerInterrupt+0x40>)
 8010892:	fba2 2303 	umull	r2, r3, r2, r3
 8010896:	099b      	lsrs	r3, r3, #6
 8010898:	4a09      	ldr	r2, [pc, #36]	@ (80108c0 <vPortSetupTimerInterrupt+0x44>)
 801089a:	3b01      	subs	r3, #1
 801089c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801089e:	4b04      	ldr	r3, [pc, #16]	@ (80108b0 <vPortSetupTimerInterrupt+0x34>)
 80108a0:	2207      	movs	r2, #7
 80108a2:	601a      	str	r2, [r3, #0]
}
 80108a4:	bf00      	nop
 80108a6:	46bd      	mov	sp, r7
 80108a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ac:	4770      	bx	lr
 80108ae:	bf00      	nop
 80108b0:	e000e010 	.word	0xe000e010
 80108b4:	e000e018 	.word	0xe000e018
 80108b8:	20000008 	.word	0x20000008
 80108bc:	10624dd3 	.word	0x10624dd3
 80108c0:	e000e014 	.word	0xe000e014

080108c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80108c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80108d4 <vPortEnableVFP+0x10>
 80108c8:	6801      	ldr	r1, [r0, #0]
 80108ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80108ce:	6001      	str	r1, [r0, #0]
 80108d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80108d2:	bf00      	nop
 80108d4:	e000ed88 	.word	0xe000ed88

080108d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80108d8:	b480      	push	{r7}
 80108da:	b085      	sub	sp, #20
 80108dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80108de:	f3ef 8305 	mrs	r3, IPSR
 80108e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80108e4:	68fb      	ldr	r3, [r7, #12]
 80108e6:	2b0f      	cmp	r3, #15
 80108e8:	d915      	bls.n	8010916 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80108ea:	4a18      	ldr	r2, [pc, #96]	@ (801094c <vPortValidateInterruptPriority+0x74>)
 80108ec:	68fb      	ldr	r3, [r7, #12]
 80108ee:	4413      	add	r3, r2
 80108f0:	781b      	ldrb	r3, [r3, #0]
 80108f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80108f4:	4b16      	ldr	r3, [pc, #88]	@ (8010950 <vPortValidateInterruptPriority+0x78>)
 80108f6:	781b      	ldrb	r3, [r3, #0]
 80108f8:	7afa      	ldrb	r2, [r7, #11]
 80108fa:	429a      	cmp	r2, r3
 80108fc:	d20b      	bcs.n	8010916 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80108fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010902:	f383 8811 	msr	BASEPRI, r3
 8010906:	f3bf 8f6f 	isb	sy
 801090a:	f3bf 8f4f 	dsb	sy
 801090e:	607b      	str	r3, [r7, #4]
}
 8010910:	bf00      	nop
 8010912:	bf00      	nop
 8010914:	e7fd      	b.n	8010912 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010916:	4b0f      	ldr	r3, [pc, #60]	@ (8010954 <vPortValidateInterruptPriority+0x7c>)
 8010918:	681b      	ldr	r3, [r3, #0]
 801091a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801091e:	4b0e      	ldr	r3, [pc, #56]	@ (8010958 <vPortValidateInterruptPriority+0x80>)
 8010920:	681b      	ldr	r3, [r3, #0]
 8010922:	429a      	cmp	r2, r3
 8010924:	d90b      	bls.n	801093e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8010926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801092a:	f383 8811 	msr	BASEPRI, r3
 801092e:	f3bf 8f6f 	isb	sy
 8010932:	f3bf 8f4f 	dsb	sy
 8010936:	603b      	str	r3, [r7, #0]
}
 8010938:	bf00      	nop
 801093a:	bf00      	nop
 801093c:	e7fd      	b.n	801093a <vPortValidateInterruptPriority+0x62>
	}
 801093e:	bf00      	nop
 8010940:	3714      	adds	r7, #20
 8010942:	46bd      	mov	sp, r7
 8010944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010948:	4770      	bx	lr
 801094a:	bf00      	nop
 801094c:	e000e3f0 	.word	0xe000e3f0
 8010950:	20001a5c 	.word	0x20001a5c
 8010954:	e000ed0c 	.word	0xe000ed0c
 8010958:	20001a60 	.word	0x20001a60

0801095c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801095c:	b580      	push	{r7, lr}
 801095e:	b08a      	sub	sp, #40	@ 0x28
 8010960:	af00      	add	r7, sp, #0
 8010962:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8010964:	2300      	movs	r3, #0
 8010966:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8010968:	f7fe fc78 	bl	800f25c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801096c:	4b5c      	ldr	r3, [pc, #368]	@ (8010ae0 <pvPortMalloc+0x184>)
 801096e:	681b      	ldr	r3, [r3, #0]
 8010970:	2b00      	cmp	r3, #0
 8010972:	d101      	bne.n	8010978 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8010974:	f000 f924 	bl	8010bc0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8010978:	4b5a      	ldr	r3, [pc, #360]	@ (8010ae4 <pvPortMalloc+0x188>)
 801097a:	681a      	ldr	r2, [r3, #0]
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	4013      	ands	r3, r2
 8010980:	2b00      	cmp	r3, #0
 8010982:	f040 8095 	bne.w	8010ab0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	2b00      	cmp	r3, #0
 801098a:	d01e      	beq.n	80109ca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801098c:	2208      	movs	r2, #8
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	4413      	add	r3, r2
 8010992:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	f003 0307 	and.w	r3, r3, #7
 801099a:	2b00      	cmp	r3, #0
 801099c:	d015      	beq.n	80109ca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	f023 0307 	bic.w	r3, r3, #7
 80109a4:	3308      	adds	r3, #8
 80109a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	f003 0307 	and.w	r3, r3, #7
 80109ae:	2b00      	cmp	r3, #0
 80109b0:	d00b      	beq.n	80109ca <pvPortMalloc+0x6e>
	__asm volatile
 80109b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109b6:	f383 8811 	msr	BASEPRI, r3
 80109ba:	f3bf 8f6f 	isb	sy
 80109be:	f3bf 8f4f 	dsb	sy
 80109c2:	617b      	str	r3, [r7, #20]
}
 80109c4:	bf00      	nop
 80109c6:	bf00      	nop
 80109c8:	e7fd      	b.n	80109c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80109ca:	687b      	ldr	r3, [r7, #4]
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d06f      	beq.n	8010ab0 <pvPortMalloc+0x154>
 80109d0:	4b45      	ldr	r3, [pc, #276]	@ (8010ae8 <pvPortMalloc+0x18c>)
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	687a      	ldr	r2, [r7, #4]
 80109d6:	429a      	cmp	r2, r3
 80109d8:	d86a      	bhi.n	8010ab0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80109da:	4b44      	ldr	r3, [pc, #272]	@ (8010aec <pvPortMalloc+0x190>)
 80109dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80109de:	4b43      	ldr	r3, [pc, #268]	@ (8010aec <pvPortMalloc+0x190>)
 80109e0:	681b      	ldr	r3, [r3, #0]
 80109e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80109e4:	e004      	b.n	80109f0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80109e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80109ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109ec:	681b      	ldr	r3, [r3, #0]
 80109ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80109f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109f2:	685b      	ldr	r3, [r3, #4]
 80109f4:	687a      	ldr	r2, [r7, #4]
 80109f6:	429a      	cmp	r2, r3
 80109f8:	d903      	bls.n	8010a02 <pvPortMalloc+0xa6>
 80109fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109fc:	681b      	ldr	r3, [r3, #0]
 80109fe:	2b00      	cmp	r3, #0
 8010a00:	d1f1      	bne.n	80109e6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8010a02:	4b37      	ldr	r3, [pc, #220]	@ (8010ae0 <pvPortMalloc+0x184>)
 8010a04:	681b      	ldr	r3, [r3, #0]
 8010a06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010a08:	429a      	cmp	r2, r3
 8010a0a:	d051      	beq.n	8010ab0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8010a0c:	6a3b      	ldr	r3, [r7, #32]
 8010a0e:	681b      	ldr	r3, [r3, #0]
 8010a10:	2208      	movs	r2, #8
 8010a12:	4413      	add	r3, r2
 8010a14:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a18:	681a      	ldr	r2, [r3, #0]
 8010a1a:	6a3b      	ldr	r3, [r7, #32]
 8010a1c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8010a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a20:	685a      	ldr	r2, [r3, #4]
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	1ad2      	subs	r2, r2, r3
 8010a26:	2308      	movs	r3, #8
 8010a28:	005b      	lsls	r3, r3, #1
 8010a2a:	429a      	cmp	r2, r3
 8010a2c:	d920      	bls.n	8010a70 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8010a2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	4413      	add	r3, r2
 8010a34:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010a36:	69bb      	ldr	r3, [r7, #24]
 8010a38:	f003 0307 	and.w	r3, r3, #7
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d00b      	beq.n	8010a58 <pvPortMalloc+0xfc>
	__asm volatile
 8010a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a44:	f383 8811 	msr	BASEPRI, r3
 8010a48:	f3bf 8f6f 	isb	sy
 8010a4c:	f3bf 8f4f 	dsb	sy
 8010a50:	613b      	str	r3, [r7, #16]
}
 8010a52:	bf00      	nop
 8010a54:	bf00      	nop
 8010a56:	e7fd      	b.n	8010a54 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a5a:	685a      	ldr	r2, [r3, #4]
 8010a5c:	687b      	ldr	r3, [r7, #4]
 8010a5e:	1ad2      	subs	r2, r2, r3
 8010a60:	69bb      	ldr	r3, [r7, #24]
 8010a62:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8010a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a66:	687a      	ldr	r2, [r7, #4]
 8010a68:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8010a6a:	69b8      	ldr	r0, [r7, #24]
 8010a6c:	f000 f90a 	bl	8010c84 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8010a70:	4b1d      	ldr	r3, [pc, #116]	@ (8010ae8 <pvPortMalloc+0x18c>)
 8010a72:	681a      	ldr	r2, [r3, #0]
 8010a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a76:	685b      	ldr	r3, [r3, #4]
 8010a78:	1ad3      	subs	r3, r2, r3
 8010a7a:	4a1b      	ldr	r2, [pc, #108]	@ (8010ae8 <pvPortMalloc+0x18c>)
 8010a7c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8010a7e:	4b1a      	ldr	r3, [pc, #104]	@ (8010ae8 <pvPortMalloc+0x18c>)
 8010a80:	681a      	ldr	r2, [r3, #0]
 8010a82:	4b1b      	ldr	r3, [pc, #108]	@ (8010af0 <pvPortMalloc+0x194>)
 8010a84:	681b      	ldr	r3, [r3, #0]
 8010a86:	429a      	cmp	r2, r3
 8010a88:	d203      	bcs.n	8010a92 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8010a8a:	4b17      	ldr	r3, [pc, #92]	@ (8010ae8 <pvPortMalloc+0x18c>)
 8010a8c:	681b      	ldr	r3, [r3, #0]
 8010a8e:	4a18      	ldr	r2, [pc, #96]	@ (8010af0 <pvPortMalloc+0x194>)
 8010a90:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8010a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a94:	685a      	ldr	r2, [r3, #4]
 8010a96:	4b13      	ldr	r3, [pc, #76]	@ (8010ae4 <pvPortMalloc+0x188>)
 8010a98:	681b      	ldr	r3, [r3, #0]
 8010a9a:	431a      	orrs	r2, r3
 8010a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a9e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8010aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010aa2:	2200      	movs	r2, #0
 8010aa4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8010aa6:	4b13      	ldr	r3, [pc, #76]	@ (8010af4 <pvPortMalloc+0x198>)
 8010aa8:	681b      	ldr	r3, [r3, #0]
 8010aaa:	3301      	adds	r3, #1
 8010aac:	4a11      	ldr	r2, [pc, #68]	@ (8010af4 <pvPortMalloc+0x198>)
 8010aae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8010ab0:	f7fe fbe2 	bl	800f278 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8010ab4:	69fb      	ldr	r3, [r7, #28]
 8010ab6:	f003 0307 	and.w	r3, r3, #7
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d00b      	beq.n	8010ad6 <pvPortMalloc+0x17a>
	__asm volatile
 8010abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ac2:	f383 8811 	msr	BASEPRI, r3
 8010ac6:	f3bf 8f6f 	isb	sy
 8010aca:	f3bf 8f4f 	dsb	sy
 8010ace:	60fb      	str	r3, [r7, #12]
}
 8010ad0:	bf00      	nop
 8010ad2:	bf00      	nop
 8010ad4:	e7fd      	b.n	8010ad2 <pvPortMalloc+0x176>
	return pvReturn;
 8010ad6:	69fb      	ldr	r3, [r7, #28]
}
 8010ad8:	4618      	mov	r0, r3
 8010ada:	3728      	adds	r7, #40	@ 0x28
 8010adc:	46bd      	mov	sp, r7
 8010ade:	bd80      	pop	{r7, pc}
 8010ae0:	200104cc 	.word	0x200104cc
 8010ae4:	200104e0 	.word	0x200104e0
 8010ae8:	200104d0 	.word	0x200104d0
 8010aec:	200104c4 	.word	0x200104c4
 8010af0:	200104d4 	.word	0x200104d4
 8010af4:	200104d8 	.word	0x200104d8

08010af8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010af8:	b580      	push	{r7, lr}
 8010afa:	b086      	sub	sp, #24
 8010afc:	af00      	add	r7, sp, #0
 8010afe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010b00:	687b      	ldr	r3, [r7, #4]
 8010b02:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	d04f      	beq.n	8010baa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8010b0a:	2308      	movs	r3, #8
 8010b0c:	425b      	negs	r3, r3
 8010b0e:	697a      	ldr	r2, [r7, #20]
 8010b10:	4413      	add	r3, r2
 8010b12:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010b14:	697b      	ldr	r3, [r7, #20]
 8010b16:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010b18:	693b      	ldr	r3, [r7, #16]
 8010b1a:	685a      	ldr	r2, [r3, #4]
 8010b1c:	4b25      	ldr	r3, [pc, #148]	@ (8010bb4 <vPortFree+0xbc>)
 8010b1e:	681b      	ldr	r3, [r3, #0]
 8010b20:	4013      	ands	r3, r2
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d10b      	bne.n	8010b3e <vPortFree+0x46>
	__asm volatile
 8010b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b2a:	f383 8811 	msr	BASEPRI, r3
 8010b2e:	f3bf 8f6f 	isb	sy
 8010b32:	f3bf 8f4f 	dsb	sy
 8010b36:	60fb      	str	r3, [r7, #12]
}
 8010b38:	bf00      	nop
 8010b3a:	bf00      	nop
 8010b3c:	e7fd      	b.n	8010b3a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8010b3e:	693b      	ldr	r3, [r7, #16]
 8010b40:	681b      	ldr	r3, [r3, #0]
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d00b      	beq.n	8010b5e <vPortFree+0x66>
	__asm volatile
 8010b46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b4a:	f383 8811 	msr	BASEPRI, r3
 8010b4e:	f3bf 8f6f 	isb	sy
 8010b52:	f3bf 8f4f 	dsb	sy
 8010b56:	60bb      	str	r3, [r7, #8]
}
 8010b58:	bf00      	nop
 8010b5a:	bf00      	nop
 8010b5c:	e7fd      	b.n	8010b5a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8010b5e:	693b      	ldr	r3, [r7, #16]
 8010b60:	685a      	ldr	r2, [r3, #4]
 8010b62:	4b14      	ldr	r3, [pc, #80]	@ (8010bb4 <vPortFree+0xbc>)
 8010b64:	681b      	ldr	r3, [r3, #0]
 8010b66:	4013      	ands	r3, r2
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	d01e      	beq.n	8010baa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8010b6c:	693b      	ldr	r3, [r7, #16]
 8010b6e:	681b      	ldr	r3, [r3, #0]
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	d11a      	bne.n	8010baa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8010b74:	693b      	ldr	r3, [r7, #16]
 8010b76:	685a      	ldr	r2, [r3, #4]
 8010b78:	4b0e      	ldr	r3, [pc, #56]	@ (8010bb4 <vPortFree+0xbc>)
 8010b7a:	681b      	ldr	r3, [r3, #0]
 8010b7c:	43db      	mvns	r3, r3
 8010b7e:	401a      	ands	r2, r3
 8010b80:	693b      	ldr	r3, [r7, #16]
 8010b82:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8010b84:	f7fe fb6a 	bl	800f25c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8010b88:	693b      	ldr	r3, [r7, #16]
 8010b8a:	685a      	ldr	r2, [r3, #4]
 8010b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8010bb8 <vPortFree+0xc0>)
 8010b8e:	681b      	ldr	r3, [r3, #0]
 8010b90:	4413      	add	r3, r2
 8010b92:	4a09      	ldr	r2, [pc, #36]	@ (8010bb8 <vPortFree+0xc0>)
 8010b94:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8010b96:	6938      	ldr	r0, [r7, #16]
 8010b98:	f000 f874 	bl	8010c84 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8010b9c:	4b07      	ldr	r3, [pc, #28]	@ (8010bbc <vPortFree+0xc4>)
 8010b9e:	681b      	ldr	r3, [r3, #0]
 8010ba0:	3301      	adds	r3, #1
 8010ba2:	4a06      	ldr	r2, [pc, #24]	@ (8010bbc <vPortFree+0xc4>)
 8010ba4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8010ba6:	f7fe fb67 	bl	800f278 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8010baa:	bf00      	nop
 8010bac:	3718      	adds	r7, #24
 8010bae:	46bd      	mov	sp, r7
 8010bb0:	bd80      	pop	{r7, pc}
 8010bb2:	bf00      	nop
 8010bb4:	200104e0 	.word	0x200104e0
 8010bb8:	200104d0 	.word	0x200104d0
 8010bbc:	200104dc 	.word	0x200104dc

08010bc0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8010bc0:	b480      	push	{r7}
 8010bc2:	b085      	sub	sp, #20
 8010bc4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8010bc6:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8010bca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8010bcc:	4b27      	ldr	r3, [pc, #156]	@ (8010c6c <prvHeapInit+0xac>)
 8010bce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8010bd0:	68fb      	ldr	r3, [r7, #12]
 8010bd2:	f003 0307 	and.w	r3, r3, #7
 8010bd6:	2b00      	cmp	r3, #0
 8010bd8:	d00c      	beq.n	8010bf4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8010bda:	68fb      	ldr	r3, [r7, #12]
 8010bdc:	3307      	adds	r3, #7
 8010bde:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010be0:	68fb      	ldr	r3, [r7, #12]
 8010be2:	f023 0307 	bic.w	r3, r3, #7
 8010be6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8010be8:	68ba      	ldr	r2, [r7, #8]
 8010bea:	68fb      	ldr	r3, [r7, #12]
 8010bec:	1ad3      	subs	r3, r2, r3
 8010bee:	4a1f      	ldr	r2, [pc, #124]	@ (8010c6c <prvHeapInit+0xac>)
 8010bf0:	4413      	add	r3, r2
 8010bf2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010bf4:	68fb      	ldr	r3, [r7, #12]
 8010bf6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8010bf8:	4a1d      	ldr	r2, [pc, #116]	@ (8010c70 <prvHeapInit+0xb0>)
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8010bfe:	4b1c      	ldr	r3, [pc, #112]	@ (8010c70 <prvHeapInit+0xb0>)
 8010c00:	2200      	movs	r2, #0
 8010c02:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010c04:	687b      	ldr	r3, [r7, #4]
 8010c06:	68ba      	ldr	r2, [r7, #8]
 8010c08:	4413      	add	r3, r2
 8010c0a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010c0c:	2208      	movs	r2, #8
 8010c0e:	68fb      	ldr	r3, [r7, #12]
 8010c10:	1a9b      	subs	r3, r3, r2
 8010c12:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010c14:	68fb      	ldr	r3, [r7, #12]
 8010c16:	f023 0307 	bic.w	r3, r3, #7
 8010c1a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8010c1c:	68fb      	ldr	r3, [r7, #12]
 8010c1e:	4a15      	ldr	r2, [pc, #84]	@ (8010c74 <prvHeapInit+0xb4>)
 8010c20:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010c22:	4b14      	ldr	r3, [pc, #80]	@ (8010c74 <prvHeapInit+0xb4>)
 8010c24:	681b      	ldr	r3, [r3, #0]
 8010c26:	2200      	movs	r2, #0
 8010c28:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8010c2a:	4b12      	ldr	r3, [pc, #72]	@ (8010c74 <prvHeapInit+0xb4>)
 8010c2c:	681b      	ldr	r3, [r3, #0]
 8010c2e:	2200      	movs	r2, #0
 8010c30:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010c32:	687b      	ldr	r3, [r7, #4]
 8010c34:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8010c36:	683b      	ldr	r3, [r7, #0]
 8010c38:	68fa      	ldr	r2, [r7, #12]
 8010c3a:	1ad2      	subs	r2, r2, r3
 8010c3c:	683b      	ldr	r3, [r7, #0]
 8010c3e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010c40:	4b0c      	ldr	r3, [pc, #48]	@ (8010c74 <prvHeapInit+0xb4>)
 8010c42:	681a      	ldr	r2, [r3, #0]
 8010c44:	683b      	ldr	r3, [r7, #0]
 8010c46:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010c48:	683b      	ldr	r3, [r7, #0]
 8010c4a:	685b      	ldr	r3, [r3, #4]
 8010c4c:	4a0a      	ldr	r2, [pc, #40]	@ (8010c78 <prvHeapInit+0xb8>)
 8010c4e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010c50:	683b      	ldr	r3, [r7, #0]
 8010c52:	685b      	ldr	r3, [r3, #4]
 8010c54:	4a09      	ldr	r2, [pc, #36]	@ (8010c7c <prvHeapInit+0xbc>)
 8010c56:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8010c58:	4b09      	ldr	r3, [pc, #36]	@ (8010c80 <prvHeapInit+0xc0>)
 8010c5a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8010c5e:	601a      	str	r2, [r3, #0]
}
 8010c60:	bf00      	nop
 8010c62:	3714      	adds	r7, #20
 8010c64:	46bd      	mov	sp, r7
 8010c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c6a:	4770      	bx	lr
 8010c6c:	20001a64 	.word	0x20001a64
 8010c70:	200104c4 	.word	0x200104c4
 8010c74:	200104cc 	.word	0x200104cc
 8010c78:	200104d4 	.word	0x200104d4
 8010c7c:	200104d0 	.word	0x200104d0
 8010c80:	200104e0 	.word	0x200104e0

08010c84 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8010c84:	b480      	push	{r7}
 8010c86:	b085      	sub	sp, #20
 8010c88:	af00      	add	r7, sp, #0
 8010c8a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8010c8c:	4b28      	ldr	r3, [pc, #160]	@ (8010d30 <prvInsertBlockIntoFreeList+0xac>)
 8010c8e:	60fb      	str	r3, [r7, #12]
 8010c90:	e002      	b.n	8010c98 <prvInsertBlockIntoFreeList+0x14>
 8010c92:	68fb      	ldr	r3, [r7, #12]
 8010c94:	681b      	ldr	r3, [r3, #0]
 8010c96:	60fb      	str	r3, [r7, #12]
 8010c98:	68fb      	ldr	r3, [r7, #12]
 8010c9a:	681b      	ldr	r3, [r3, #0]
 8010c9c:	687a      	ldr	r2, [r7, #4]
 8010c9e:	429a      	cmp	r2, r3
 8010ca0:	d8f7      	bhi.n	8010c92 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8010ca2:	68fb      	ldr	r3, [r7, #12]
 8010ca4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8010ca6:	68fb      	ldr	r3, [r7, #12]
 8010ca8:	685b      	ldr	r3, [r3, #4]
 8010caa:	68ba      	ldr	r2, [r7, #8]
 8010cac:	4413      	add	r3, r2
 8010cae:	687a      	ldr	r2, [r7, #4]
 8010cb0:	429a      	cmp	r2, r3
 8010cb2:	d108      	bne.n	8010cc6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8010cb4:	68fb      	ldr	r3, [r7, #12]
 8010cb6:	685a      	ldr	r2, [r3, #4]
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	685b      	ldr	r3, [r3, #4]
 8010cbc:	441a      	add	r2, r3
 8010cbe:	68fb      	ldr	r3, [r7, #12]
 8010cc0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8010cc2:	68fb      	ldr	r3, [r7, #12]
 8010cc4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	685b      	ldr	r3, [r3, #4]
 8010cce:	68ba      	ldr	r2, [r7, #8]
 8010cd0:	441a      	add	r2, r3
 8010cd2:	68fb      	ldr	r3, [r7, #12]
 8010cd4:	681b      	ldr	r3, [r3, #0]
 8010cd6:	429a      	cmp	r2, r3
 8010cd8:	d118      	bne.n	8010d0c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8010cda:	68fb      	ldr	r3, [r7, #12]
 8010cdc:	681a      	ldr	r2, [r3, #0]
 8010cde:	4b15      	ldr	r3, [pc, #84]	@ (8010d34 <prvInsertBlockIntoFreeList+0xb0>)
 8010ce0:	681b      	ldr	r3, [r3, #0]
 8010ce2:	429a      	cmp	r2, r3
 8010ce4:	d00d      	beq.n	8010d02 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8010ce6:	687b      	ldr	r3, [r7, #4]
 8010ce8:	685a      	ldr	r2, [r3, #4]
 8010cea:	68fb      	ldr	r3, [r7, #12]
 8010cec:	681b      	ldr	r3, [r3, #0]
 8010cee:	685b      	ldr	r3, [r3, #4]
 8010cf0:	441a      	add	r2, r3
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8010cf6:	68fb      	ldr	r3, [r7, #12]
 8010cf8:	681b      	ldr	r3, [r3, #0]
 8010cfa:	681a      	ldr	r2, [r3, #0]
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	601a      	str	r2, [r3, #0]
 8010d00:	e008      	b.n	8010d14 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010d02:	4b0c      	ldr	r3, [pc, #48]	@ (8010d34 <prvInsertBlockIntoFreeList+0xb0>)
 8010d04:	681a      	ldr	r2, [r3, #0]
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	601a      	str	r2, [r3, #0]
 8010d0a:	e003      	b.n	8010d14 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010d0c:	68fb      	ldr	r3, [r7, #12]
 8010d0e:	681a      	ldr	r2, [r3, #0]
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010d14:	68fa      	ldr	r2, [r7, #12]
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	429a      	cmp	r2, r3
 8010d1a:	d002      	beq.n	8010d22 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010d1c:	68fb      	ldr	r3, [r7, #12]
 8010d1e:	687a      	ldr	r2, [r7, #4]
 8010d20:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010d22:	bf00      	nop
 8010d24:	3714      	adds	r7, #20
 8010d26:	46bd      	mov	sp, r7
 8010d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d2c:	4770      	bx	lr
 8010d2e:	bf00      	nop
 8010d30:	200104c4 	.word	0x200104c4
 8010d34:	200104cc 	.word	0x200104cc

08010d38 <atof>:
 8010d38:	2100      	movs	r1, #0
 8010d3a:	f000 bec7 	b.w	8011acc <strtod>

08010d3e <atoi>:
 8010d3e:	220a      	movs	r2, #10
 8010d40:	2100      	movs	r1, #0
 8010d42:	f000 bf4b 	b.w	8011bdc <strtol>

08010d46 <atol>:
 8010d46:	220a      	movs	r2, #10
 8010d48:	2100      	movs	r1, #0
 8010d4a:	f000 bf47 	b.w	8011bdc <strtol>
	...

08010d50 <malloc>:
 8010d50:	4b02      	ldr	r3, [pc, #8]	@ (8010d5c <malloc+0xc>)
 8010d52:	4601      	mov	r1, r0
 8010d54:	6818      	ldr	r0, [r3, #0]
 8010d56:	f000 b825 	b.w	8010da4 <_malloc_r>
 8010d5a:	bf00      	nop
 8010d5c:	200001a4 	.word	0x200001a4

08010d60 <sbrk_aligned>:
 8010d60:	b570      	push	{r4, r5, r6, lr}
 8010d62:	4e0f      	ldr	r6, [pc, #60]	@ (8010da0 <sbrk_aligned+0x40>)
 8010d64:	460c      	mov	r4, r1
 8010d66:	6831      	ldr	r1, [r6, #0]
 8010d68:	4605      	mov	r5, r0
 8010d6a:	b911      	cbnz	r1, 8010d72 <sbrk_aligned+0x12>
 8010d6c:	f002 f8c2 	bl	8012ef4 <_sbrk_r>
 8010d70:	6030      	str	r0, [r6, #0]
 8010d72:	4621      	mov	r1, r4
 8010d74:	4628      	mov	r0, r5
 8010d76:	f002 f8bd 	bl	8012ef4 <_sbrk_r>
 8010d7a:	1c43      	adds	r3, r0, #1
 8010d7c:	d103      	bne.n	8010d86 <sbrk_aligned+0x26>
 8010d7e:	f04f 34ff 	mov.w	r4, #4294967295
 8010d82:	4620      	mov	r0, r4
 8010d84:	bd70      	pop	{r4, r5, r6, pc}
 8010d86:	1cc4      	adds	r4, r0, #3
 8010d88:	f024 0403 	bic.w	r4, r4, #3
 8010d8c:	42a0      	cmp	r0, r4
 8010d8e:	d0f8      	beq.n	8010d82 <sbrk_aligned+0x22>
 8010d90:	1a21      	subs	r1, r4, r0
 8010d92:	4628      	mov	r0, r5
 8010d94:	f002 f8ae 	bl	8012ef4 <_sbrk_r>
 8010d98:	3001      	adds	r0, #1
 8010d9a:	d1f2      	bne.n	8010d82 <sbrk_aligned+0x22>
 8010d9c:	e7ef      	b.n	8010d7e <sbrk_aligned+0x1e>
 8010d9e:	bf00      	nop
 8010da0:	200104e4 	.word	0x200104e4

08010da4 <_malloc_r>:
 8010da4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010da8:	1ccd      	adds	r5, r1, #3
 8010daa:	f025 0503 	bic.w	r5, r5, #3
 8010dae:	3508      	adds	r5, #8
 8010db0:	2d0c      	cmp	r5, #12
 8010db2:	bf38      	it	cc
 8010db4:	250c      	movcc	r5, #12
 8010db6:	2d00      	cmp	r5, #0
 8010db8:	4606      	mov	r6, r0
 8010dba:	db01      	blt.n	8010dc0 <_malloc_r+0x1c>
 8010dbc:	42a9      	cmp	r1, r5
 8010dbe:	d904      	bls.n	8010dca <_malloc_r+0x26>
 8010dc0:	230c      	movs	r3, #12
 8010dc2:	6033      	str	r3, [r6, #0]
 8010dc4:	2000      	movs	r0, #0
 8010dc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010dca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010ea0 <_malloc_r+0xfc>
 8010dce:	f000 f869 	bl	8010ea4 <__malloc_lock>
 8010dd2:	f8d8 3000 	ldr.w	r3, [r8]
 8010dd6:	461c      	mov	r4, r3
 8010dd8:	bb44      	cbnz	r4, 8010e2c <_malloc_r+0x88>
 8010dda:	4629      	mov	r1, r5
 8010ddc:	4630      	mov	r0, r6
 8010dde:	f7ff ffbf 	bl	8010d60 <sbrk_aligned>
 8010de2:	1c43      	adds	r3, r0, #1
 8010de4:	4604      	mov	r4, r0
 8010de6:	d158      	bne.n	8010e9a <_malloc_r+0xf6>
 8010de8:	f8d8 4000 	ldr.w	r4, [r8]
 8010dec:	4627      	mov	r7, r4
 8010dee:	2f00      	cmp	r7, #0
 8010df0:	d143      	bne.n	8010e7a <_malloc_r+0xd6>
 8010df2:	2c00      	cmp	r4, #0
 8010df4:	d04b      	beq.n	8010e8e <_malloc_r+0xea>
 8010df6:	6823      	ldr	r3, [r4, #0]
 8010df8:	4639      	mov	r1, r7
 8010dfa:	4630      	mov	r0, r6
 8010dfc:	eb04 0903 	add.w	r9, r4, r3
 8010e00:	f002 f878 	bl	8012ef4 <_sbrk_r>
 8010e04:	4581      	cmp	r9, r0
 8010e06:	d142      	bne.n	8010e8e <_malloc_r+0xea>
 8010e08:	6821      	ldr	r1, [r4, #0]
 8010e0a:	1a6d      	subs	r5, r5, r1
 8010e0c:	4629      	mov	r1, r5
 8010e0e:	4630      	mov	r0, r6
 8010e10:	f7ff ffa6 	bl	8010d60 <sbrk_aligned>
 8010e14:	3001      	adds	r0, #1
 8010e16:	d03a      	beq.n	8010e8e <_malloc_r+0xea>
 8010e18:	6823      	ldr	r3, [r4, #0]
 8010e1a:	442b      	add	r3, r5
 8010e1c:	6023      	str	r3, [r4, #0]
 8010e1e:	f8d8 3000 	ldr.w	r3, [r8]
 8010e22:	685a      	ldr	r2, [r3, #4]
 8010e24:	bb62      	cbnz	r2, 8010e80 <_malloc_r+0xdc>
 8010e26:	f8c8 7000 	str.w	r7, [r8]
 8010e2a:	e00f      	b.n	8010e4c <_malloc_r+0xa8>
 8010e2c:	6822      	ldr	r2, [r4, #0]
 8010e2e:	1b52      	subs	r2, r2, r5
 8010e30:	d420      	bmi.n	8010e74 <_malloc_r+0xd0>
 8010e32:	2a0b      	cmp	r2, #11
 8010e34:	d917      	bls.n	8010e66 <_malloc_r+0xc2>
 8010e36:	1961      	adds	r1, r4, r5
 8010e38:	42a3      	cmp	r3, r4
 8010e3a:	6025      	str	r5, [r4, #0]
 8010e3c:	bf18      	it	ne
 8010e3e:	6059      	strne	r1, [r3, #4]
 8010e40:	6863      	ldr	r3, [r4, #4]
 8010e42:	bf08      	it	eq
 8010e44:	f8c8 1000 	streq.w	r1, [r8]
 8010e48:	5162      	str	r2, [r4, r5]
 8010e4a:	604b      	str	r3, [r1, #4]
 8010e4c:	4630      	mov	r0, r6
 8010e4e:	f000 f82f 	bl	8010eb0 <__malloc_unlock>
 8010e52:	f104 000b 	add.w	r0, r4, #11
 8010e56:	1d23      	adds	r3, r4, #4
 8010e58:	f020 0007 	bic.w	r0, r0, #7
 8010e5c:	1ac2      	subs	r2, r0, r3
 8010e5e:	bf1c      	itt	ne
 8010e60:	1a1b      	subne	r3, r3, r0
 8010e62:	50a3      	strne	r3, [r4, r2]
 8010e64:	e7af      	b.n	8010dc6 <_malloc_r+0x22>
 8010e66:	6862      	ldr	r2, [r4, #4]
 8010e68:	42a3      	cmp	r3, r4
 8010e6a:	bf0c      	ite	eq
 8010e6c:	f8c8 2000 	streq.w	r2, [r8]
 8010e70:	605a      	strne	r2, [r3, #4]
 8010e72:	e7eb      	b.n	8010e4c <_malloc_r+0xa8>
 8010e74:	4623      	mov	r3, r4
 8010e76:	6864      	ldr	r4, [r4, #4]
 8010e78:	e7ae      	b.n	8010dd8 <_malloc_r+0x34>
 8010e7a:	463c      	mov	r4, r7
 8010e7c:	687f      	ldr	r7, [r7, #4]
 8010e7e:	e7b6      	b.n	8010dee <_malloc_r+0x4a>
 8010e80:	461a      	mov	r2, r3
 8010e82:	685b      	ldr	r3, [r3, #4]
 8010e84:	42a3      	cmp	r3, r4
 8010e86:	d1fb      	bne.n	8010e80 <_malloc_r+0xdc>
 8010e88:	2300      	movs	r3, #0
 8010e8a:	6053      	str	r3, [r2, #4]
 8010e8c:	e7de      	b.n	8010e4c <_malloc_r+0xa8>
 8010e8e:	230c      	movs	r3, #12
 8010e90:	6033      	str	r3, [r6, #0]
 8010e92:	4630      	mov	r0, r6
 8010e94:	f000 f80c 	bl	8010eb0 <__malloc_unlock>
 8010e98:	e794      	b.n	8010dc4 <_malloc_r+0x20>
 8010e9a:	6005      	str	r5, [r0, #0]
 8010e9c:	e7d6      	b.n	8010e4c <_malloc_r+0xa8>
 8010e9e:	bf00      	nop
 8010ea0:	200104e8 	.word	0x200104e8

08010ea4 <__malloc_lock>:
 8010ea4:	4801      	ldr	r0, [pc, #4]	@ (8010eac <__malloc_lock+0x8>)
 8010ea6:	f002 b872 	b.w	8012f8e <__retarget_lock_acquire_recursive>
 8010eaa:	bf00      	nop
 8010eac:	2001062c 	.word	0x2001062c

08010eb0 <__malloc_unlock>:
 8010eb0:	4801      	ldr	r0, [pc, #4]	@ (8010eb8 <__malloc_unlock+0x8>)
 8010eb2:	f002 b86d 	b.w	8012f90 <__retarget_lock_release_recursive>
 8010eb6:	bf00      	nop
 8010eb8:	2001062c 	.word	0x2001062c

08010ebc <sulp>:
 8010ebc:	b570      	push	{r4, r5, r6, lr}
 8010ebe:	4604      	mov	r4, r0
 8010ec0:	460d      	mov	r5, r1
 8010ec2:	ec45 4b10 	vmov	d0, r4, r5
 8010ec6:	4616      	mov	r6, r2
 8010ec8:	f003 fdf8 	bl	8014abc <__ulp>
 8010ecc:	ec51 0b10 	vmov	r0, r1, d0
 8010ed0:	b17e      	cbz	r6, 8010ef2 <sulp+0x36>
 8010ed2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8010ed6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	dd09      	ble.n	8010ef2 <sulp+0x36>
 8010ede:	051b      	lsls	r3, r3, #20
 8010ee0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8010ee4:	2400      	movs	r4, #0
 8010ee6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8010eea:	4622      	mov	r2, r4
 8010eec:	462b      	mov	r3, r5
 8010eee:	f7ef fb8b 	bl	8000608 <__aeabi_dmul>
 8010ef2:	ec41 0b10 	vmov	d0, r0, r1
 8010ef6:	bd70      	pop	{r4, r5, r6, pc}

08010ef8 <_strtod_l>:
 8010ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010efc:	b09f      	sub	sp, #124	@ 0x7c
 8010efe:	460c      	mov	r4, r1
 8010f00:	9217      	str	r2, [sp, #92]	@ 0x5c
 8010f02:	2200      	movs	r2, #0
 8010f04:	921a      	str	r2, [sp, #104]	@ 0x68
 8010f06:	9005      	str	r0, [sp, #20]
 8010f08:	f04f 0a00 	mov.w	sl, #0
 8010f0c:	f04f 0b00 	mov.w	fp, #0
 8010f10:	460a      	mov	r2, r1
 8010f12:	9219      	str	r2, [sp, #100]	@ 0x64
 8010f14:	7811      	ldrb	r1, [r2, #0]
 8010f16:	292b      	cmp	r1, #43	@ 0x2b
 8010f18:	d04a      	beq.n	8010fb0 <_strtod_l+0xb8>
 8010f1a:	d838      	bhi.n	8010f8e <_strtod_l+0x96>
 8010f1c:	290d      	cmp	r1, #13
 8010f1e:	d832      	bhi.n	8010f86 <_strtod_l+0x8e>
 8010f20:	2908      	cmp	r1, #8
 8010f22:	d832      	bhi.n	8010f8a <_strtod_l+0x92>
 8010f24:	2900      	cmp	r1, #0
 8010f26:	d03b      	beq.n	8010fa0 <_strtod_l+0xa8>
 8010f28:	2200      	movs	r2, #0
 8010f2a:	920e      	str	r2, [sp, #56]	@ 0x38
 8010f2c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8010f2e:	782a      	ldrb	r2, [r5, #0]
 8010f30:	2a30      	cmp	r2, #48	@ 0x30
 8010f32:	f040 80b2 	bne.w	801109a <_strtod_l+0x1a2>
 8010f36:	786a      	ldrb	r2, [r5, #1]
 8010f38:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010f3c:	2a58      	cmp	r2, #88	@ 0x58
 8010f3e:	d16e      	bne.n	801101e <_strtod_l+0x126>
 8010f40:	9302      	str	r3, [sp, #8]
 8010f42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010f44:	9301      	str	r3, [sp, #4]
 8010f46:	ab1a      	add	r3, sp, #104	@ 0x68
 8010f48:	9300      	str	r3, [sp, #0]
 8010f4a:	4a8f      	ldr	r2, [pc, #572]	@ (8011188 <_strtod_l+0x290>)
 8010f4c:	9805      	ldr	r0, [sp, #20]
 8010f4e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8010f50:	a919      	add	r1, sp, #100	@ 0x64
 8010f52:	f002 ff63 	bl	8013e1c <__gethex>
 8010f56:	f010 060f 	ands.w	r6, r0, #15
 8010f5a:	4604      	mov	r4, r0
 8010f5c:	d005      	beq.n	8010f6a <_strtod_l+0x72>
 8010f5e:	2e06      	cmp	r6, #6
 8010f60:	d128      	bne.n	8010fb4 <_strtod_l+0xbc>
 8010f62:	3501      	adds	r5, #1
 8010f64:	2300      	movs	r3, #0
 8010f66:	9519      	str	r5, [sp, #100]	@ 0x64
 8010f68:	930e      	str	r3, [sp, #56]	@ 0x38
 8010f6a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	f040 858e 	bne.w	8011a8e <_strtod_l+0xb96>
 8010f72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010f74:	b1cb      	cbz	r3, 8010faa <_strtod_l+0xb2>
 8010f76:	4652      	mov	r2, sl
 8010f78:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8010f7c:	ec43 2b10 	vmov	d0, r2, r3
 8010f80:	b01f      	add	sp, #124	@ 0x7c
 8010f82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f86:	2920      	cmp	r1, #32
 8010f88:	d1ce      	bne.n	8010f28 <_strtod_l+0x30>
 8010f8a:	3201      	adds	r2, #1
 8010f8c:	e7c1      	b.n	8010f12 <_strtod_l+0x1a>
 8010f8e:	292d      	cmp	r1, #45	@ 0x2d
 8010f90:	d1ca      	bne.n	8010f28 <_strtod_l+0x30>
 8010f92:	2101      	movs	r1, #1
 8010f94:	910e      	str	r1, [sp, #56]	@ 0x38
 8010f96:	1c51      	adds	r1, r2, #1
 8010f98:	9119      	str	r1, [sp, #100]	@ 0x64
 8010f9a:	7852      	ldrb	r2, [r2, #1]
 8010f9c:	2a00      	cmp	r2, #0
 8010f9e:	d1c5      	bne.n	8010f2c <_strtod_l+0x34>
 8010fa0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8010fa2:	9419      	str	r4, [sp, #100]	@ 0x64
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	f040 8570 	bne.w	8011a8a <_strtod_l+0xb92>
 8010faa:	4652      	mov	r2, sl
 8010fac:	465b      	mov	r3, fp
 8010fae:	e7e5      	b.n	8010f7c <_strtod_l+0x84>
 8010fb0:	2100      	movs	r1, #0
 8010fb2:	e7ef      	b.n	8010f94 <_strtod_l+0x9c>
 8010fb4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8010fb6:	b13a      	cbz	r2, 8010fc8 <_strtod_l+0xd0>
 8010fb8:	2135      	movs	r1, #53	@ 0x35
 8010fba:	a81c      	add	r0, sp, #112	@ 0x70
 8010fbc:	f003 fe78 	bl	8014cb0 <__copybits>
 8010fc0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010fc2:	9805      	ldr	r0, [sp, #20]
 8010fc4:	f003 fa4e 	bl	8014464 <_Bfree>
 8010fc8:	3e01      	subs	r6, #1
 8010fca:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8010fcc:	2e04      	cmp	r6, #4
 8010fce:	d806      	bhi.n	8010fde <_strtod_l+0xe6>
 8010fd0:	e8df f006 	tbb	[pc, r6]
 8010fd4:	201d0314 	.word	0x201d0314
 8010fd8:	14          	.byte	0x14
 8010fd9:	00          	.byte	0x00
 8010fda:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8010fde:	05e1      	lsls	r1, r4, #23
 8010fe0:	bf48      	it	mi
 8010fe2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8010fe6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010fea:	0d1b      	lsrs	r3, r3, #20
 8010fec:	051b      	lsls	r3, r3, #20
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d1bb      	bne.n	8010f6a <_strtod_l+0x72>
 8010ff2:	f001 ffa1 	bl	8012f38 <__errno>
 8010ff6:	2322      	movs	r3, #34	@ 0x22
 8010ff8:	6003      	str	r3, [r0, #0]
 8010ffa:	e7b6      	b.n	8010f6a <_strtod_l+0x72>
 8010ffc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8011000:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8011004:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8011008:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801100c:	e7e7      	b.n	8010fde <_strtod_l+0xe6>
 801100e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8011190 <_strtod_l+0x298>
 8011012:	e7e4      	b.n	8010fde <_strtod_l+0xe6>
 8011014:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8011018:	f04f 3aff 	mov.w	sl, #4294967295
 801101c:	e7df      	b.n	8010fde <_strtod_l+0xe6>
 801101e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011020:	1c5a      	adds	r2, r3, #1
 8011022:	9219      	str	r2, [sp, #100]	@ 0x64
 8011024:	785b      	ldrb	r3, [r3, #1]
 8011026:	2b30      	cmp	r3, #48	@ 0x30
 8011028:	d0f9      	beq.n	801101e <_strtod_l+0x126>
 801102a:	2b00      	cmp	r3, #0
 801102c:	d09d      	beq.n	8010f6a <_strtod_l+0x72>
 801102e:	2301      	movs	r3, #1
 8011030:	2700      	movs	r7, #0
 8011032:	9308      	str	r3, [sp, #32]
 8011034:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011036:	930c      	str	r3, [sp, #48]	@ 0x30
 8011038:	970b      	str	r7, [sp, #44]	@ 0x2c
 801103a:	46b9      	mov	r9, r7
 801103c:	220a      	movs	r2, #10
 801103e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8011040:	7805      	ldrb	r5, [r0, #0]
 8011042:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8011046:	b2d9      	uxtb	r1, r3
 8011048:	2909      	cmp	r1, #9
 801104a:	d928      	bls.n	801109e <_strtod_l+0x1a6>
 801104c:	494f      	ldr	r1, [pc, #316]	@ (801118c <_strtod_l+0x294>)
 801104e:	2201      	movs	r2, #1
 8011050:	f001 fe39 	bl	8012cc6 <strncmp>
 8011054:	2800      	cmp	r0, #0
 8011056:	d032      	beq.n	80110be <_strtod_l+0x1c6>
 8011058:	2000      	movs	r0, #0
 801105a:	462a      	mov	r2, r5
 801105c:	900a      	str	r0, [sp, #40]	@ 0x28
 801105e:	464d      	mov	r5, r9
 8011060:	4603      	mov	r3, r0
 8011062:	2a65      	cmp	r2, #101	@ 0x65
 8011064:	d001      	beq.n	801106a <_strtod_l+0x172>
 8011066:	2a45      	cmp	r2, #69	@ 0x45
 8011068:	d114      	bne.n	8011094 <_strtod_l+0x19c>
 801106a:	b91d      	cbnz	r5, 8011074 <_strtod_l+0x17c>
 801106c:	9a08      	ldr	r2, [sp, #32]
 801106e:	4302      	orrs	r2, r0
 8011070:	d096      	beq.n	8010fa0 <_strtod_l+0xa8>
 8011072:	2500      	movs	r5, #0
 8011074:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8011076:	1c62      	adds	r2, r4, #1
 8011078:	9219      	str	r2, [sp, #100]	@ 0x64
 801107a:	7862      	ldrb	r2, [r4, #1]
 801107c:	2a2b      	cmp	r2, #43	@ 0x2b
 801107e:	d07a      	beq.n	8011176 <_strtod_l+0x27e>
 8011080:	2a2d      	cmp	r2, #45	@ 0x2d
 8011082:	d07e      	beq.n	8011182 <_strtod_l+0x28a>
 8011084:	f04f 0c00 	mov.w	ip, #0
 8011088:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801108c:	2909      	cmp	r1, #9
 801108e:	f240 8085 	bls.w	801119c <_strtod_l+0x2a4>
 8011092:	9419      	str	r4, [sp, #100]	@ 0x64
 8011094:	f04f 0800 	mov.w	r8, #0
 8011098:	e0a5      	b.n	80111e6 <_strtod_l+0x2ee>
 801109a:	2300      	movs	r3, #0
 801109c:	e7c8      	b.n	8011030 <_strtod_l+0x138>
 801109e:	f1b9 0f08 	cmp.w	r9, #8
 80110a2:	bfd8      	it	le
 80110a4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80110a6:	f100 0001 	add.w	r0, r0, #1
 80110aa:	bfda      	itte	le
 80110ac:	fb02 3301 	mlale	r3, r2, r1, r3
 80110b0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80110b2:	fb02 3707 	mlagt	r7, r2, r7, r3
 80110b6:	f109 0901 	add.w	r9, r9, #1
 80110ba:	9019      	str	r0, [sp, #100]	@ 0x64
 80110bc:	e7bf      	b.n	801103e <_strtod_l+0x146>
 80110be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80110c0:	1c5a      	adds	r2, r3, #1
 80110c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80110c4:	785a      	ldrb	r2, [r3, #1]
 80110c6:	f1b9 0f00 	cmp.w	r9, #0
 80110ca:	d03b      	beq.n	8011144 <_strtod_l+0x24c>
 80110cc:	900a      	str	r0, [sp, #40]	@ 0x28
 80110ce:	464d      	mov	r5, r9
 80110d0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80110d4:	2b09      	cmp	r3, #9
 80110d6:	d912      	bls.n	80110fe <_strtod_l+0x206>
 80110d8:	2301      	movs	r3, #1
 80110da:	e7c2      	b.n	8011062 <_strtod_l+0x16a>
 80110dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80110de:	1c5a      	adds	r2, r3, #1
 80110e0:	9219      	str	r2, [sp, #100]	@ 0x64
 80110e2:	785a      	ldrb	r2, [r3, #1]
 80110e4:	3001      	adds	r0, #1
 80110e6:	2a30      	cmp	r2, #48	@ 0x30
 80110e8:	d0f8      	beq.n	80110dc <_strtod_l+0x1e4>
 80110ea:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80110ee:	2b08      	cmp	r3, #8
 80110f0:	f200 84d2 	bhi.w	8011a98 <_strtod_l+0xba0>
 80110f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80110f6:	900a      	str	r0, [sp, #40]	@ 0x28
 80110f8:	2000      	movs	r0, #0
 80110fa:	930c      	str	r3, [sp, #48]	@ 0x30
 80110fc:	4605      	mov	r5, r0
 80110fe:	3a30      	subs	r2, #48	@ 0x30
 8011100:	f100 0301 	add.w	r3, r0, #1
 8011104:	d018      	beq.n	8011138 <_strtod_l+0x240>
 8011106:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8011108:	4419      	add	r1, r3
 801110a:	910a      	str	r1, [sp, #40]	@ 0x28
 801110c:	462e      	mov	r6, r5
 801110e:	f04f 0e0a 	mov.w	lr, #10
 8011112:	1c71      	adds	r1, r6, #1
 8011114:	eba1 0c05 	sub.w	ip, r1, r5
 8011118:	4563      	cmp	r3, ip
 801111a:	dc15      	bgt.n	8011148 <_strtod_l+0x250>
 801111c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8011120:	182b      	adds	r3, r5, r0
 8011122:	2b08      	cmp	r3, #8
 8011124:	f105 0501 	add.w	r5, r5, #1
 8011128:	4405      	add	r5, r0
 801112a:	dc1a      	bgt.n	8011162 <_strtod_l+0x26a>
 801112c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801112e:	230a      	movs	r3, #10
 8011130:	fb03 2301 	mla	r3, r3, r1, r2
 8011134:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011136:	2300      	movs	r3, #0
 8011138:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801113a:	1c51      	adds	r1, r2, #1
 801113c:	9119      	str	r1, [sp, #100]	@ 0x64
 801113e:	7852      	ldrb	r2, [r2, #1]
 8011140:	4618      	mov	r0, r3
 8011142:	e7c5      	b.n	80110d0 <_strtod_l+0x1d8>
 8011144:	4648      	mov	r0, r9
 8011146:	e7ce      	b.n	80110e6 <_strtod_l+0x1ee>
 8011148:	2e08      	cmp	r6, #8
 801114a:	dc05      	bgt.n	8011158 <_strtod_l+0x260>
 801114c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801114e:	fb0e f606 	mul.w	r6, lr, r6
 8011152:	960b      	str	r6, [sp, #44]	@ 0x2c
 8011154:	460e      	mov	r6, r1
 8011156:	e7dc      	b.n	8011112 <_strtod_l+0x21a>
 8011158:	2910      	cmp	r1, #16
 801115a:	bfd8      	it	le
 801115c:	fb0e f707 	mulle.w	r7, lr, r7
 8011160:	e7f8      	b.n	8011154 <_strtod_l+0x25c>
 8011162:	2b0f      	cmp	r3, #15
 8011164:	bfdc      	itt	le
 8011166:	230a      	movle	r3, #10
 8011168:	fb03 2707 	mlale	r7, r3, r7, r2
 801116c:	e7e3      	b.n	8011136 <_strtod_l+0x23e>
 801116e:	2300      	movs	r3, #0
 8011170:	930a      	str	r3, [sp, #40]	@ 0x28
 8011172:	2301      	movs	r3, #1
 8011174:	e77a      	b.n	801106c <_strtod_l+0x174>
 8011176:	f04f 0c00 	mov.w	ip, #0
 801117a:	1ca2      	adds	r2, r4, #2
 801117c:	9219      	str	r2, [sp, #100]	@ 0x64
 801117e:	78a2      	ldrb	r2, [r4, #2]
 8011180:	e782      	b.n	8011088 <_strtod_l+0x190>
 8011182:	f04f 0c01 	mov.w	ip, #1
 8011186:	e7f8      	b.n	801117a <_strtod_l+0x282>
 8011188:	08016278 	.word	0x08016278
 801118c:	08016034 	.word	0x08016034
 8011190:	7ff00000 	.word	0x7ff00000
 8011194:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011196:	1c51      	adds	r1, r2, #1
 8011198:	9119      	str	r1, [sp, #100]	@ 0x64
 801119a:	7852      	ldrb	r2, [r2, #1]
 801119c:	2a30      	cmp	r2, #48	@ 0x30
 801119e:	d0f9      	beq.n	8011194 <_strtod_l+0x29c>
 80111a0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80111a4:	2908      	cmp	r1, #8
 80111a6:	f63f af75 	bhi.w	8011094 <_strtod_l+0x19c>
 80111aa:	3a30      	subs	r2, #48	@ 0x30
 80111ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80111ae:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80111b0:	920f      	str	r2, [sp, #60]	@ 0x3c
 80111b2:	f04f 080a 	mov.w	r8, #10
 80111b6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80111b8:	1c56      	adds	r6, r2, #1
 80111ba:	9619      	str	r6, [sp, #100]	@ 0x64
 80111bc:	7852      	ldrb	r2, [r2, #1]
 80111be:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80111c2:	f1be 0f09 	cmp.w	lr, #9
 80111c6:	d939      	bls.n	801123c <_strtod_l+0x344>
 80111c8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80111ca:	1a76      	subs	r6, r6, r1
 80111cc:	2e08      	cmp	r6, #8
 80111ce:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80111d2:	dc03      	bgt.n	80111dc <_strtod_l+0x2e4>
 80111d4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80111d6:	4588      	cmp	r8, r1
 80111d8:	bfa8      	it	ge
 80111da:	4688      	movge	r8, r1
 80111dc:	f1bc 0f00 	cmp.w	ip, #0
 80111e0:	d001      	beq.n	80111e6 <_strtod_l+0x2ee>
 80111e2:	f1c8 0800 	rsb	r8, r8, #0
 80111e6:	2d00      	cmp	r5, #0
 80111e8:	d14e      	bne.n	8011288 <_strtod_l+0x390>
 80111ea:	9908      	ldr	r1, [sp, #32]
 80111ec:	4308      	orrs	r0, r1
 80111ee:	f47f aebc 	bne.w	8010f6a <_strtod_l+0x72>
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	f47f aed4 	bne.w	8010fa0 <_strtod_l+0xa8>
 80111f8:	2a69      	cmp	r2, #105	@ 0x69
 80111fa:	d028      	beq.n	801124e <_strtod_l+0x356>
 80111fc:	dc25      	bgt.n	801124a <_strtod_l+0x352>
 80111fe:	2a49      	cmp	r2, #73	@ 0x49
 8011200:	d025      	beq.n	801124e <_strtod_l+0x356>
 8011202:	2a4e      	cmp	r2, #78	@ 0x4e
 8011204:	f47f aecc 	bne.w	8010fa0 <_strtod_l+0xa8>
 8011208:	499a      	ldr	r1, [pc, #616]	@ (8011474 <_strtod_l+0x57c>)
 801120a:	a819      	add	r0, sp, #100	@ 0x64
 801120c:	f003 f828 	bl	8014260 <__match>
 8011210:	2800      	cmp	r0, #0
 8011212:	f43f aec5 	beq.w	8010fa0 <_strtod_l+0xa8>
 8011216:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011218:	781b      	ldrb	r3, [r3, #0]
 801121a:	2b28      	cmp	r3, #40	@ 0x28
 801121c:	d12e      	bne.n	801127c <_strtod_l+0x384>
 801121e:	4996      	ldr	r1, [pc, #600]	@ (8011478 <_strtod_l+0x580>)
 8011220:	aa1c      	add	r2, sp, #112	@ 0x70
 8011222:	a819      	add	r0, sp, #100	@ 0x64
 8011224:	f003 f830 	bl	8014288 <__hexnan>
 8011228:	2805      	cmp	r0, #5
 801122a:	d127      	bne.n	801127c <_strtod_l+0x384>
 801122c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801122e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8011232:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8011236:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801123a:	e696      	b.n	8010f6a <_strtod_l+0x72>
 801123c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801123e:	fb08 2101 	mla	r1, r8, r1, r2
 8011242:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8011246:	9209      	str	r2, [sp, #36]	@ 0x24
 8011248:	e7b5      	b.n	80111b6 <_strtod_l+0x2be>
 801124a:	2a6e      	cmp	r2, #110	@ 0x6e
 801124c:	e7da      	b.n	8011204 <_strtod_l+0x30c>
 801124e:	498b      	ldr	r1, [pc, #556]	@ (801147c <_strtod_l+0x584>)
 8011250:	a819      	add	r0, sp, #100	@ 0x64
 8011252:	f003 f805 	bl	8014260 <__match>
 8011256:	2800      	cmp	r0, #0
 8011258:	f43f aea2 	beq.w	8010fa0 <_strtod_l+0xa8>
 801125c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801125e:	4988      	ldr	r1, [pc, #544]	@ (8011480 <_strtod_l+0x588>)
 8011260:	3b01      	subs	r3, #1
 8011262:	a819      	add	r0, sp, #100	@ 0x64
 8011264:	9319      	str	r3, [sp, #100]	@ 0x64
 8011266:	f002 fffb 	bl	8014260 <__match>
 801126a:	b910      	cbnz	r0, 8011272 <_strtod_l+0x37a>
 801126c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801126e:	3301      	adds	r3, #1
 8011270:	9319      	str	r3, [sp, #100]	@ 0x64
 8011272:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8011490 <_strtod_l+0x598>
 8011276:	f04f 0a00 	mov.w	sl, #0
 801127a:	e676      	b.n	8010f6a <_strtod_l+0x72>
 801127c:	4881      	ldr	r0, [pc, #516]	@ (8011484 <_strtod_l+0x58c>)
 801127e:	f001 fe97 	bl	8012fb0 <nan>
 8011282:	ec5b ab10 	vmov	sl, fp, d0
 8011286:	e670      	b.n	8010f6a <_strtod_l+0x72>
 8011288:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801128a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801128c:	eba8 0303 	sub.w	r3, r8, r3
 8011290:	f1b9 0f00 	cmp.w	r9, #0
 8011294:	bf08      	it	eq
 8011296:	46a9      	moveq	r9, r5
 8011298:	2d10      	cmp	r5, #16
 801129a:	9309      	str	r3, [sp, #36]	@ 0x24
 801129c:	462c      	mov	r4, r5
 801129e:	bfa8      	it	ge
 80112a0:	2410      	movge	r4, #16
 80112a2:	f7ef f937 	bl	8000514 <__aeabi_ui2d>
 80112a6:	2d09      	cmp	r5, #9
 80112a8:	4682      	mov	sl, r0
 80112aa:	468b      	mov	fp, r1
 80112ac:	dc13      	bgt.n	80112d6 <_strtod_l+0x3de>
 80112ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80112b0:	2b00      	cmp	r3, #0
 80112b2:	f43f ae5a 	beq.w	8010f6a <_strtod_l+0x72>
 80112b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80112b8:	dd78      	ble.n	80113ac <_strtod_l+0x4b4>
 80112ba:	2b16      	cmp	r3, #22
 80112bc:	dc5f      	bgt.n	801137e <_strtod_l+0x486>
 80112be:	4972      	ldr	r1, [pc, #456]	@ (8011488 <_strtod_l+0x590>)
 80112c0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80112c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80112c8:	4652      	mov	r2, sl
 80112ca:	465b      	mov	r3, fp
 80112cc:	f7ef f99c 	bl	8000608 <__aeabi_dmul>
 80112d0:	4682      	mov	sl, r0
 80112d2:	468b      	mov	fp, r1
 80112d4:	e649      	b.n	8010f6a <_strtod_l+0x72>
 80112d6:	4b6c      	ldr	r3, [pc, #432]	@ (8011488 <_strtod_l+0x590>)
 80112d8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80112dc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80112e0:	f7ef f992 	bl	8000608 <__aeabi_dmul>
 80112e4:	4682      	mov	sl, r0
 80112e6:	4638      	mov	r0, r7
 80112e8:	468b      	mov	fp, r1
 80112ea:	f7ef f913 	bl	8000514 <__aeabi_ui2d>
 80112ee:	4602      	mov	r2, r0
 80112f0:	460b      	mov	r3, r1
 80112f2:	4650      	mov	r0, sl
 80112f4:	4659      	mov	r1, fp
 80112f6:	f7ee ffd1 	bl	800029c <__adddf3>
 80112fa:	2d0f      	cmp	r5, #15
 80112fc:	4682      	mov	sl, r0
 80112fe:	468b      	mov	fp, r1
 8011300:	ddd5      	ble.n	80112ae <_strtod_l+0x3b6>
 8011302:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011304:	1b2c      	subs	r4, r5, r4
 8011306:	441c      	add	r4, r3
 8011308:	2c00      	cmp	r4, #0
 801130a:	f340 8093 	ble.w	8011434 <_strtod_l+0x53c>
 801130e:	f014 030f 	ands.w	r3, r4, #15
 8011312:	d00a      	beq.n	801132a <_strtod_l+0x432>
 8011314:	495c      	ldr	r1, [pc, #368]	@ (8011488 <_strtod_l+0x590>)
 8011316:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801131a:	4652      	mov	r2, sl
 801131c:	465b      	mov	r3, fp
 801131e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011322:	f7ef f971 	bl	8000608 <__aeabi_dmul>
 8011326:	4682      	mov	sl, r0
 8011328:	468b      	mov	fp, r1
 801132a:	f034 040f 	bics.w	r4, r4, #15
 801132e:	d073      	beq.n	8011418 <_strtod_l+0x520>
 8011330:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8011334:	dd49      	ble.n	80113ca <_strtod_l+0x4d2>
 8011336:	2400      	movs	r4, #0
 8011338:	46a0      	mov	r8, r4
 801133a:	940b      	str	r4, [sp, #44]	@ 0x2c
 801133c:	46a1      	mov	r9, r4
 801133e:	9a05      	ldr	r2, [sp, #20]
 8011340:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8011490 <_strtod_l+0x598>
 8011344:	2322      	movs	r3, #34	@ 0x22
 8011346:	6013      	str	r3, [r2, #0]
 8011348:	f04f 0a00 	mov.w	sl, #0
 801134c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801134e:	2b00      	cmp	r3, #0
 8011350:	f43f ae0b 	beq.w	8010f6a <_strtod_l+0x72>
 8011354:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011356:	9805      	ldr	r0, [sp, #20]
 8011358:	f003 f884 	bl	8014464 <_Bfree>
 801135c:	9805      	ldr	r0, [sp, #20]
 801135e:	4649      	mov	r1, r9
 8011360:	f003 f880 	bl	8014464 <_Bfree>
 8011364:	9805      	ldr	r0, [sp, #20]
 8011366:	4641      	mov	r1, r8
 8011368:	f003 f87c 	bl	8014464 <_Bfree>
 801136c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801136e:	9805      	ldr	r0, [sp, #20]
 8011370:	f003 f878 	bl	8014464 <_Bfree>
 8011374:	9805      	ldr	r0, [sp, #20]
 8011376:	4621      	mov	r1, r4
 8011378:	f003 f874 	bl	8014464 <_Bfree>
 801137c:	e5f5      	b.n	8010f6a <_strtod_l+0x72>
 801137e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011380:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8011384:	4293      	cmp	r3, r2
 8011386:	dbbc      	blt.n	8011302 <_strtod_l+0x40a>
 8011388:	4c3f      	ldr	r4, [pc, #252]	@ (8011488 <_strtod_l+0x590>)
 801138a:	f1c5 050f 	rsb	r5, r5, #15
 801138e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8011392:	4652      	mov	r2, sl
 8011394:	465b      	mov	r3, fp
 8011396:	e9d1 0100 	ldrd	r0, r1, [r1]
 801139a:	f7ef f935 	bl	8000608 <__aeabi_dmul>
 801139e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80113a0:	1b5d      	subs	r5, r3, r5
 80113a2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80113a6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80113aa:	e78f      	b.n	80112cc <_strtod_l+0x3d4>
 80113ac:	3316      	adds	r3, #22
 80113ae:	dba8      	blt.n	8011302 <_strtod_l+0x40a>
 80113b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80113b2:	eba3 0808 	sub.w	r8, r3, r8
 80113b6:	4b34      	ldr	r3, [pc, #208]	@ (8011488 <_strtod_l+0x590>)
 80113b8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80113bc:	e9d8 2300 	ldrd	r2, r3, [r8]
 80113c0:	4650      	mov	r0, sl
 80113c2:	4659      	mov	r1, fp
 80113c4:	f7ef fa4a 	bl	800085c <__aeabi_ddiv>
 80113c8:	e782      	b.n	80112d0 <_strtod_l+0x3d8>
 80113ca:	2300      	movs	r3, #0
 80113cc:	4f2f      	ldr	r7, [pc, #188]	@ (801148c <_strtod_l+0x594>)
 80113ce:	1124      	asrs	r4, r4, #4
 80113d0:	4650      	mov	r0, sl
 80113d2:	4659      	mov	r1, fp
 80113d4:	461e      	mov	r6, r3
 80113d6:	2c01      	cmp	r4, #1
 80113d8:	dc21      	bgt.n	801141e <_strtod_l+0x526>
 80113da:	b10b      	cbz	r3, 80113e0 <_strtod_l+0x4e8>
 80113dc:	4682      	mov	sl, r0
 80113de:	468b      	mov	fp, r1
 80113e0:	492a      	ldr	r1, [pc, #168]	@ (801148c <_strtod_l+0x594>)
 80113e2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80113e6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80113ea:	4652      	mov	r2, sl
 80113ec:	465b      	mov	r3, fp
 80113ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80113f2:	f7ef f909 	bl	8000608 <__aeabi_dmul>
 80113f6:	4b26      	ldr	r3, [pc, #152]	@ (8011490 <_strtod_l+0x598>)
 80113f8:	460a      	mov	r2, r1
 80113fa:	400b      	ands	r3, r1
 80113fc:	4925      	ldr	r1, [pc, #148]	@ (8011494 <_strtod_l+0x59c>)
 80113fe:	428b      	cmp	r3, r1
 8011400:	4682      	mov	sl, r0
 8011402:	d898      	bhi.n	8011336 <_strtod_l+0x43e>
 8011404:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8011408:	428b      	cmp	r3, r1
 801140a:	bf86      	itte	hi
 801140c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8011498 <_strtod_l+0x5a0>
 8011410:	f04f 3aff 	movhi.w	sl, #4294967295
 8011414:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8011418:	2300      	movs	r3, #0
 801141a:	9308      	str	r3, [sp, #32]
 801141c:	e076      	b.n	801150c <_strtod_l+0x614>
 801141e:	07e2      	lsls	r2, r4, #31
 8011420:	d504      	bpl.n	801142c <_strtod_l+0x534>
 8011422:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011426:	f7ef f8ef 	bl	8000608 <__aeabi_dmul>
 801142a:	2301      	movs	r3, #1
 801142c:	3601      	adds	r6, #1
 801142e:	1064      	asrs	r4, r4, #1
 8011430:	3708      	adds	r7, #8
 8011432:	e7d0      	b.n	80113d6 <_strtod_l+0x4de>
 8011434:	d0f0      	beq.n	8011418 <_strtod_l+0x520>
 8011436:	4264      	negs	r4, r4
 8011438:	f014 020f 	ands.w	r2, r4, #15
 801143c:	d00a      	beq.n	8011454 <_strtod_l+0x55c>
 801143e:	4b12      	ldr	r3, [pc, #72]	@ (8011488 <_strtod_l+0x590>)
 8011440:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011444:	4650      	mov	r0, sl
 8011446:	4659      	mov	r1, fp
 8011448:	e9d3 2300 	ldrd	r2, r3, [r3]
 801144c:	f7ef fa06 	bl	800085c <__aeabi_ddiv>
 8011450:	4682      	mov	sl, r0
 8011452:	468b      	mov	fp, r1
 8011454:	1124      	asrs	r4, r4, #4
 8011456:	d0df      	beq.n	8011418 <_strtod_l+0x520>
 8011458:	2c1f      	cmp	r4, #31
 801145a:	dd1f      	ble.n	801149c <_strtod_l+0x5a4>
 801145c:	2400      	movs	r4, #0
 801145e:	46a0      	mov	r8, r4
 8011460:	940b      	str	r4, [sp, #44]	@ 0x2c
 8011462:	46a1      	mov	r9, r4
 8011464:	9a05      	ldr	r2, [sp, #20]
 8011466:	2322      	movs	r3, #34	@ 0x22
 8011468:	f04f 0a00 	mov.w	sl, #0
 801146c:	f04f 0b00 	mov.w	fp, #0
 8011470:	6013      	str	r3, [r2, #0]
 8011472:	e76b      	b.n	801134c <_strtod_l+0x454>
 8011474:	08016043 	.word	0x08016043
 8011478:	08016264 	.word	0x08016264
 801147c:	0801603b 	.word	0x0801603b
 8011480:	08016127 	.word	0x08016127
 8011484:	08016123 	.word	0x08016123
 8011488:	080163f0 	.word	0x080163f0
 801148c:	080163c8 	.word	0x080163c8
 8011490:	7ff00000 	.word	0x7ff00000
 8011494:	7ca00000 	.word	0x7ca00000
 8011498:	7fefffff 	.word	0x7fefffff
 801149c:	f014 0310 	ands.w	r3, r4, #16
 80114a0:	bf18      	it	ne
 80114a2:	236a      	movne	r3, #106	@ 0x6a
 80114a4:	4ea9      	ldr	r6, [pc, #676]	@ (801174c <_strtod_l+0x854>)
 80114a6:	9308      	str	r3, [sp, #32]
 80114a8:	4650      	mov	r0, sl
 80114aa:	4659      	mov	r1, fp
 80114ac:	2300      	movs	r3, #0
 80114ae:	07e7      	lsls	r7, r4, #31
 80114b0:	d504      	bpl.n	80114bc <_strtod_l+0x5c4>
 80114b2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80114b6:	f7ef f8a7 	bl	8000608 <__aeabi_dmul>
 80114ba:	2301      	movs	r3, #1
 80114bc:	1064      	asrs	r4, r4, #1
 80114be:	f106 0608 	add.w	r6, r6, #8
 80114c2:	d1f4      	bne.n	80114ae <_strtod_l+0x5b6>
 80114c4:	b10b      	cbz	r3, 80114ca <_strtod_l+0x5d2>
 80114c6:	4682      	mov	sl, r0
 80114c8:	468b      	mov	fp, r1
 80114ca:	9b08      	ldr	r3, [sp, #32]
 80114cc:	b1b3      	cbz	r3, 80114fc <_strtod_l+0x604>
 80114ce:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80114d2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	4659      	mov	r1, fp
 80114da:	dd0f      	ble.n	80114fc <_strtod_l+0x604>
 80114dc:	2b1f      	cmp	r3, #31
 80114de:	dd56      	ble.n	801158e <_strtod_l+0x696>
 80114e0:	2b34      	cmp	r3, #52	@ 0x34
 80114e2:	bfde      	ittt	le
 80114e4:	f04f 33ff 	movle.w	r3, #4294967295
 80114e8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80114ec:	4093      	lslle	r3, r2
 80114ee:	f04f 0a00 	mov.w	sl, #0
 80114f2:	bfcc      	ite	gt
 80114f4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80114f8:	ea03 0b01 	andle.w	fp, r3, r1
 80114fc:	2200      	movs	r2, #0
 80114fe:	2300      	movs	r3, #0
 8011500:	4650      	mov	r0, sl
 8011502:	4659      	mov	r1, fp
 8011504:	f7ef fae8 	bl	8000ad8 <__aeabi_dcmpeq>
 8011508:	2800      	cmp	r0, #0
 801150a:	d1a7      	bne.n	801145c <_strtod_l+0x564>
 801150c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801150e:	9300      	str	r3, [sp, #0]
 8011510:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011512:	9805      	ldr	r0, [sp, #20]
 8011514:	462b      	mov	r3, r5
 8011516:	464a      	mov	r2, r9
 8011518:	f003 f80c 	bl	8014534 <__s2b>
 801151c:	900b      	str	r0, [sp, #44]	@ 0x2c
 801151e:	2800      	cmp	r0, #0
 8011520:	f43f af09 	beq.w	8011336 <_strtod_l+0x43e>
 8011524:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011526:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011528:	2a00      	cmp	r2, #0
 801152a:	eba3 0308 	sub.w	r3, r3, r8
 801152e:	bfa8      	it	ge
 8011530:	2300      	movge	r3, #0
 8011532:	9312      	str	r3, [sp, #72]	@ 0x48
 8011534:	2400      	movs	r4, #0
 8011536:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801153a:	9316      	str	r3, [sp, #88]	@ 0x58
 801153c:	46a0      	mov	r8, r4
 801153e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011540:	9805      	ldr	r0, [sp, #20]
 8011542:	6859      	ldr	r1, [r3, #4]
 8011544:	f002 ff4e 	bl	80143e4 <_Balloc>
 8011548:	4681      	mov	r9, r0
 801154a:	2800      	cmp	r0, #0
 801154c:	f43f aef7 	beq.w	801133e <_strtod_l+0x446>
 8011550:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011552:	691a      	ldr	r2, [r3, #16]
 8011554:	3202      	adds	r2, #2
 8011556:	f103 010c 	add.w	r1, r3, #12
 801155a:	0092      	lsls	r2, r2, #2
 801155c:	300c      	adds	r0, #12
 801155e:	f001 fd18 	bl	8012f92 <memcpy>
 8011562:	ec4b ab10 	vmov	d0, sl, fp
 8011566:	9805      	ldr	r0, [sp, #20]
 8011568:	aa1c      	add	r2, sp, #112	@ 0x70
 801156a:	a91b      	add	r1, sp, #108	@ 0x6c
 801156c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8011570:	f003 fb14 	bl	8014b9c <__d2b>
 8011574:	901a      	str	r0, [sp, #104]	@ 0x68
 8011576:	2800      	cmp	r0, #0
 8011578:	f43f aee1 	beq.w	801133e <_strtod_l+0x446>
 801157c:	9805      	ldr	r0, [sp, #20]
 801157e:	2101      	movs	r1, #1
 8011580:	f003 f86e 	bl	8014660 <__i2b>
 8011584:	4680      	mov	r8, r0
 8011586:	b948      	cbnz	r0, 801159c <_strtod_l+0x6a4>
 8011588:	f04f 0800 	mov.w	r8, #0
 801158c:	e6d7      	b.n	801133e <_strtod_l+0x446>
 801158e:	f04f 32ff 	mov.w	r2, #4294967295
 8011592:	fa02 f303 	lsl.w	r3, r2, r3
 8011596:	ea03 0a0a 	and.w	sl, r3, sl
 801159a:	e7af      	b.n	80114fc <_strtod_l+0x604>
 801159c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801159e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80115a0:	2d00      	cmp	r5, #0
 80115a2:	bfab      	itete	ge
 80115a4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80115a6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80115a8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80115aa:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80115ac:	bfac      	ite	ge
 80115ae:	18ef      	addge	r7, r5, r3
 80115b0:	1b5e      	sublt	r6, r3, r5
 80115b2:	9b08      	ldr	r3, [sp, #32]
 80115b4:	1aed      	subs	r5, r5, r3
 80115b6:	4415      	add	r5, r2
 80115b8:	4b65      	ldr	r3, [pc, #404]	@ (8011750 <_strtod_l+0x858>)
 80115ba:	3d01      	subs	r5, #1
 80115bc:	429d      	cmp	r5, r3
 80115be:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80115c2:	da50      	bge.n	8011666 <_strtod_l+0x76e>
 80115c4:	1b5b      	subs	r3, r3, r5
 80115c6:	2b1f      	cmp	r3, #31
 80115c8:	eba2 0203 	sub.w	r2, r2, r3
 80115cc:	f04f 0101 	mov.w	r1, #1
 80115d0:	dc3d      	bgt.n	801164e <_strtod_l+0x756>
 80115d2:	fa01 f303 	lsl.w	r3, r1, r3
 80115d6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80115d8:	2300      	movs	r3, #0
 80115da:	9310      	str	r3, [sp, #64]	@ 0x40
 80115dc:	18bd      	adds	r5, r7, r2
 80115de:	9b08      	ldr	r3, [sp, #32]
 80115e0:	42af      	cmp	r7, r5
 80115e2:	4416      	add	r6, r2
 80115e4:	441e      	add	r6, r3
 80115e6:	463b      	mov	r3, r7
 80115e8:	bfa8      	it	ge
 80115ea:	462b      	movge	r3, r5
 80115ec:	42b3      	cmp	r3, r6
 80115ee:	bfa8      	it	ge
 80115f0:	4633      	movge	r3, r6
 80115f2:	2b00      	cmp	r3, #0
 80115f4:	bfc2      	ittt	gt
 80115f6:	1aed      	subgt	r5, r5, r3
 80115f8:	1af6      	subgt	r6, r6, r3
 80115fa:	1aff      	subgt	r7, r7, r3
 80115fc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80115fe:	2b00      	cmp	r3, #0
 8011600:	dd16      	ble.n	8011630 <_strtod_l+0x738>
 8011602:	4641      	mov	r1, r8
 8011604:	9805      	ldr	r0, [sp, #20]
 8011606:	461a      	mov	r2, r3
 8011608:	f003 f8e2 	bl	80147d0 <__pow5mult>
 801160c:	4680      	mov	r8, r0
 801160e:	2800      	cmp	r0, #0
 8011610:	d0ba      	beq.n	8011588 <_strtod_l+0x690>
 8011612:	4601      	mov	r1, r0
 8011614:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8011616:	9805      	ldr	r0, [sp, #20]
 8011618:	f003 f838 	bl	801468c <__multiply>
 801161c:	900a      	str	r0, [sp, #40]	@ 0x28
 801161e:	2800      	cmp	r0, #0
 8011620:	f43f ae8d 	beq.w	801133e <_strtod_l+0x446>
 8011624:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011626:	9805      	ldr	r0, [sp, #20]
 8011628:	f002 ff1c 	bl	8014464 <_Bfree>
 801162c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801162e:	931a      	str	r3, [sp, #104]	@ 0x68
 8011630:	2d00      	cmp	r5, #0
 8011632:	dc1d      	bgt.n	8011670 <_strtod_l+0x778>
 8011634:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011636:	2b00      	cmp	r3, #0
 8011638:	dd23      	ble.n	8011682 <_strtod_l+0x78a>
 801163a:	4649      	mov	r1, r9
 801163c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801163e:	9805      	ldr	r0, [sp, #20]
 8011640:	f003 f8c6 	bl	80147d0 <__pow5mult>
 8011644:	4681      	mov	r9, r0
 8011646:	b9e0      	cbnz	r0, 8011682 <_strtod_l+0x78a>
 8011648:	f04f 0900 	mov.w	r9, #0
 801164c:	e677      	b.n	801133e <_strtod_l+0x446>
 801164e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8011652:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8011656:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801165a:	35e2      	adds	r5, #226	@ 0xe2
 801165c:	fa01 f305 	lsl.w	r3, r1, r5
 8011660:	9310      	str	r3, [sp, #64]	@ 0x40
 8011662:	9113      	str	r1, [sp, #76]	@ 0x4c
 8011664:	e7ba      	b.n	80115dc <_strtod_l+0x6e4>
 8011666:	2300      	movs	r3, #0
 8011668:	9310      	str	r3, [sp, #64]	@ 0x40
 801166a:	2301      	movs	r3, #1
 801166c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801166e:	e7b5      	b.n	80115dc <_strtod_l+0x6e4>
 8011670:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011672:	9805      	ldr	r0, [sp, #20]
 8011674:	462a      	mov	r2, r5
 8011676:	f003 f905 	bl	8014884 <__lshift>
 801167a:	901a      	str	r0, [sp, #104]	@ 0x68
 801167c:	2800      	cmp	r0, #0
 801167e:	d1d9      	bne.n	8011634 <_strtod_l+0x73c>
 8011680:	e65d      	b.n	801133e <_strtod_l+0x446>
 8011682:	2e00      	cmp	r6, #0
 8011684:	dd07      	ble.n	8011696 <_strtod_l+0x79e>
 8011686:	4649      	mov	r1, r9
 8011688:	9805      	ldr	r0, [sp, #20]
 801168a:	4632      	mov	r2, r6
 801168c:	f003 f8fa 	bl	8014884 <__lshift>
 8011690:	4681      	mov	r9, r0
 8011692:	2800      	cmp	r0, #0
 8011694:	d0d8      	beq.n	8011648 <_strtod_l+0x750>
 8011696:	2f00      	cmp	r7, #0
 8011698:	dd08      	ble.n	80116ac <_strtod_l+0x7b4>
 801169a:	4641      	mov	r1, r8
 801169c:	9805      	ldr	r0, [sp, #20]
 801169e:	463a      	mov	r2, r7
 80116a0:	f003 f8f0 	bl	8014884 <__lshift>
 80116a4:	4680      	mov	r8, r0
 80116a6:	2800      	cmp	r0, #0
 80116a8:	f43f ae49 	beq.w	801133e <_strtod_l+0x446>
 80116ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80116ae:	9805      	ldr	r0, [sp, #20]
 80116b0:	464a      	mov	r2, r9
 80116b2:	f003 f96f 	bl	8014994 <__mdiff>
 80116b6:	4604      	mov	r4, r0
 80116b8:	2800      	cmp	r0, #0
 80116ba:	f43f ae40 	beq.w	801133e <_strtod_l+0x446>
 80116be:	68c3      	ldr	r3, [r0, #12]
 80116c0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80116c2:	2300      	movs	r3, #0
 80116c4:	60c3      	str	r3, [r0, #12]
 80116c6:	4641      	mov	r1, r8
 80116c8:	f003 f948 	bl	801495c <__mcmp>
 80116cc:	2800      	cmp	r0, #0
 80116ce:	da45      	bge.n	801175c <_strtod_l+0x864>
 80116d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80116d2:	ea53 030a 	orrs.w	r3, r3, sl
 80116d6:	d16b      	bne.n	80117b0 <_strtod_l+0x8b8>
 80116d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d167      	bne.n	80117b0 <_strtod_l+0x8b8>
 80116e0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80116e4:	0d1b      	lsrs	r3, r3, #20
 80116e6:	051b      	lsls	r3, r3, #20
 80116e8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80116ec:	d960      	bls.n	80117b0 <_strtod_l+0x8b8>
 80116ee:	6963      	ldr	r3, [r4, #20]
 80116f0:	b913      	cbnz	r3, 80116f8 <_strtod_l+0x800>
 80116f2:	6923      	ldr	r3, [r4, #16]
 80116f4:	2b01      	cmp	r3, #1
 80116f6:	dd5b      	ble.n	80117b0 <_strtod_l+0x8b8>
 80116f8:	4621      	mov	r1, r4
 80116fa:	2201      	movs	r2, #1
 80116fc:	9805      	ldr	r0, [sp, #20]
 80116fe:	f003 f8c1 	bl	8014884 <__lshift>
 8011702:	4641      	mov	r1, r8
 8011704:	4604      	mov	r4, r0
 8011706:	f003 f929 	bl	801495c <__mcmp>
 801170a:	2800      	cmp	r0, #0
 801170c:	dd50      	ble.n	80117b0 <_strtod_l+0x8b8>
 801170e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011712:	9a08      	ldr	r2, [sp, #32]
 8011714:	0d1b      	lsrs	r3, r3, #20
 8011716:	051b      	lsls	r3, r3, #20
 8011718:	2a00      	cmp	r2, #0
 801171a:	d06a      	beq.n	80117f2 <_strtod_l+0x8fa>
 801171c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8011720:	d867      	bhi.n	80117f2 <_strtod_l+0x8fa>
 8011722:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8011726:	f67f ae9d 	bls.w	8011464 <_strtod_l+0x56c>
 801172a:	4b0a      	ldr	r3, [pc, #40]	@ (8011754 <_strtod_l+0x85c>)
 801172c:	4650      	mov	r0, sl
 801172e:	4659      	mov	r1, fp
 8011730:	2200      	movs	r2, #0
 8011732:	f7ee ff69 	bl	8000608 <__aeabi_dmul>
 8011736:	4b08      	ldr	r3, [pc, #32]	@ (8011758 <_strtod_l+0x860>)
 8011738:	400b      	ands	r3, r1
 801173a:	4682      	mov	sl, r0
 801173c:	468b      	mov	fp, r1
 801173e:	2b00      	cmp	r3, #0
 8011740:	f47f ae08 	bne.w	8011354 <_strtod_l+0x45c>
 8011744:	9a05      	ldr	r2, [sp, #20]
 8011746:	2322      	movs	r3, #34	@ 0x22
 8011748:	6013      	str	r3, [r2, #0]
 801174a:	e603      	b.n	8011354 <_strtod_l+0x45c>
 801174c:	08016290 	.word	0x08016290
 8011750:	fffffc02 	.word	0xfffffc02
 8011754:	39500000 	.word	0x39500000
 8011758:	7ff00000 	.word	0x7ff00000
 801175c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8011760:	d165      	bne.n	801182e <_strtod_l+0x936>
 8011762:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011764:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011768:	b35a      	cbz	r2, 80117c2 <_strtod_l+0x8ca>
 801176a:	4a9f      	ldr	r2, [pc, #636]	@ (80119e8 <_strtod_l+0xaf0>)
 801176c:	4293      	cmp	r3, r2
 801176e:	d12b      	bne.n	80117c8 <_strtod_l+0x8d0>
 8011770:	9b08      	ldr	r3, [sp, #32]
 8011772:	4651      	mov	r1, sl
 8011774:	b303      	cbz	r3, 80117b8 <_strtod_l+0x8c0>
 8011776:	4b9d      	ldr	r3, [pc, #628]	@ (80119ec <_strtod_l+0xaf4>)
 8011778:	465a      	mov	r2, fp
 801177a:	4013      	ands	r3, r2
 801177c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8011780:	f04f 32ff 	mov.w	r2, #4294967295
 8011784:	d81b      	bhi.n	80117be <_strtod_l+0x8c6>
 8011786:	0d1b      	lsrs	r3, r3, #20
 8011788:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801178c:	fa02 f303 	lsl.w	r3, r2, r3
 8011790:	4299      	cmp	r1, r3
 8011792:	d119      	bne.n	80117c8 <_strtod_l+0x8d0>
 8011794:	4b96      	ldr	r3, [pc, #600]	@ (80119f0 <_strtod_l+0xaf8>)
 8011796:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011798:	429a      	cmp	r2, r3
 801179a:	d102      	bne.n	80117a2 <_strtod_l+0x8aa>
 801179c:	3101      	adds	r1, #1
 801179e:	f43f adce 	beq.w	801133e <_strtod_l+0x446>
 80117a2:	4b92      	ldr	r3, [pc, #584]	@ (80119ec <_strtod_l+0xaf4>)
 80117a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80117a6:	401a      	ands	r2, r3
 80117a8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80117ac:	f04f 0a00 	mov.w	sl, #0
 80117b0:	9b08      	ldr	r3, [sp, #32]
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d1b9      	bne.n	801172a <_strtod_l+0x832>
 80117b6:	e5cd      	b.n	8011354 <_strtod_l+0x45c>
 80117b8:	f04f 33ff 	mov.w	r3, #4294967295
 80117bc:	e7e8      	b.n	8011790 <_strtod_l+0x898>
 80117be:	4613      	mov	r3, r2
 80117c0:	e7e6      	b.n	8011790 <_strtod_l+0x898>
 80117c2:	ea53 030a 	orrs.w	r3, r3, sl
 80117c6:	d0a2      	beq.n	801170e <_strtod_l+0x816>
 80117c8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80117ca:	b1db      	cbz	r3, 8011804 <_strtod_l+0x90c>
 80117cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80117ce:	4213      	tst	r3, r2
 80117d0:	d0ee      	beq.n	80117b0 <_strtod_l+0x8b8>
 80117d2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80117d4:	9a08      	ldr	r2, [sp, #32]
 80117d6:	4650      	mov	r0, sl
 80117d8:	4659      	mov	r1, fp
 80117da:	b1bb      	cbz	r3, 801180c <_strtod_l+0x914>
 80117dc:	f7ff fb6e 	bl	8010ebc <sulp>
 80117e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80117e4:	ec53 2b10 	vmov	r2, r3, d0
 80117e8:	f7ee fd58 	bl	800029c <__adddf3>
 80117ec:	4682      	mov	sl, r0
 80117ee:	468b      	mov	fp, r1
 80117f0:	e7de      	b.n	80117b0 <_strtod_l+0x8b8>
 80117f2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80117f6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80117fa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80117fe:	f04f 3aff 	mov.w	sl, #4294967295
 8011802:	e7d5      	b.n	80117b0 <_strtod_l+0x8b8>
 8011804:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011806:	ea13 0f0a 	tst.w	r3, sl
 801180a:	e7e1      	b.n	80117d0 <_strtod_l+0x8d8>
 801180c:	f7ff fb56 	bl	8010ebc <sulp>
 8011810:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011814:	ec53 2b10 	vmov	r2, r3, d0
 8011818:	f7ee fd3e 	bl	8000298 <__aeabi_dsub>
 801181c:	2200      	movs	r2, #0
 801181e:	2300      	movs	r3, #0
 8011820:	4682      	mov	sl, r0
 8011822:	468b      	mov	fp, r1
 8011824:	f7ef f958 	bl	8000ad8 <__aeabi_dcmpeq>
 8011828:	2800      	cmp	r0, #0
 801182a:	d0c1      	beq.n	80117b0 <_strtod_l+0x8b8>
 801182c:	e61a      	b.n	8011464 <_strtod_l+0x56c>
 801182e:	4641      	mov	r1, r8
 8011830:	4620      	mov	r0, r4
 8011832:	f003 fa0b 	bl	8014c4c <__ratio>
 8011836:	ec57 6b10 	vmov	r6, r7, d0
 801183a:	2200      	movs	r2, #0
 801183c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8011840:	4630      	mov	r0, r6
 8011842:	4639      	mov	r1, r7
 8011844:	f7ef f95c 	bl	8000b00 <__aeabi_dcmple>
 8011848:	2800      	cmp	r0, #0
 801184a:	d06f      	beq.n	801192c <_strtod_l+0xa34>
 801184c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801184e:	2b00      	cmp	r3, #0
 8011850:	d17a      	bne.n	8011948 <_strtod_l+0xa50>
 8011852:	f1ba 0f00 	cmp.w	sl, #0
 8011856:	d158      	bne.n	801190a <_strtod_l+0xa12>
 8011858:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801185a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801185e:	2b00      	cmp	r3, #0
 8011860:	d15a      	bne.n	8011918 <_strtod_l+0xa20>
 8011862:	4b64      	ldr	r3, [pc, #400]	@ (80119f4 <_strtod_l+0xafc>)
 8011864:	2200      	movs	r2, #0
 8011866:	4630      	mov	r0, r6
 8011868:	4639      	mov	r1, r7
 801186a:	f7ef f93f 	bl	8000aec <__aeabi_dcmplt>
 801186e:	2800      	cmp	r0, #0
 8011870:	d159      	bne.n	8011926 <_strtod_l+0xa2e>
 8011872:	4630      	mov	r0, r6
 8011874:	4639      	mov	r1, r7
 8011876:	4b60      	ldr	r3, [pc, #384]	@ (80119f8 <_strtod_l+0xb00>)
 8011878:	2200      	movs	r2, #0
 801187a:	f7ee fec5 	bl	8000608 <__aeabi_dmul>
 801187e:	4606      	mov	r6, r0
 8011880:	460f      	mov	r7, r1
 8011882:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8011886:	9606      	str	r6, [sp, #24]
 8011888:	9307      	str	r3, [sp, #28]
 801188a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801188e:	4d57      	ldr	r5, [pc, #348]	@ (80119ec <_strtod_l+0xaf4>)
 8011890:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8011894:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011896:	401d      	ands	r5, r3
 8011898:	4b58      	ldr	r3, [pc, #352]	@ (80119fc <_strtod_l+0xb04>)
 801189a:	429d      	cmp	r5, r3
 801189c:	f040 80b2 	bne.w	8011a04 <_strtod_l+0xb0c>
 80118a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80118a2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80118a6:	ec4b ab10 	vmov	d0, sl, fp
 80118aa:	f003 f907 	bl	8014abc <__ulp>
 80118ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80118b2:	ec51 0b10 	vmov	r0, r1, d0
 80118b6:	f7ee fea7 	bl	8000608 <__aeabi_dmul>
 80118ba:	4652      	mov	r2, sl
 80118bc:	465b      	mov	r3, fp
 80118be:	f7ee fced 	bl	800029c <__adddf3>
 80118c2:	460b      	mov	r3, r1
 80118c4:	4949      	ldr	r1, [pc, #292]	@ (80119ec <_strtod_l+0xaf4>)
 80118c6:	4a4e      	ldr	r2, [pc, #312]	@ (8011a00 <_strtod_l+0xb08>)
 80118c8:	4019      	ands	r1, r3
 80118ca:	4291      	cmp	r1, r2
 80118cc:	4682      	mov	sl, r0
 80118ce:	d942      	bls.n	8011956 <_strtod_l+0xa5e>
 80118d0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80118d2:	4b47      	ldr	r3, [pc, #284]	@ (80119f0 <_strtod_l+0xaf8>)
 80118d4:	429a      	cmp	r2, r3
 80118d6:	d103      	bne.n	80118e0 <_strtod_l+0x9e8>
 80118d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80118da:	3301      	adds	r3, #1
 80118dc:	f43f ad2f 	beq.w	801133e <_strtod_l+0x446>
 80118e0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80119f0 <_strtod_l+0xaf8>
 80118e4:	f04f 3aff 	mov.w	sl, #4294967295
 80118e8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80118ea:	9805      	ldr	r0, [sp, #20]
 80118ec:	f002 fdba 	bl	8014464 <_Bfree>
 80118f0:	9805      	ldr	r0, [sp, #20]
 80118f2:	4649      	mov	r1, r9
 80118f4:	f002 fdb6 	bl	8014464 <_Bfree>
 80118f8:	9805      	ldr	r0, [sp, #20]
 80118fa:	4641      	mov	r1, r8
 80118fc:	f002 fdb2 	bl	8014464 <_Bfree>
 8011900:	9805      	ldr	r0, [sp, #20]
 8011902:	4621      	mov	r1, r4
 8011904:	f002 fdae 	bl	8014464 <_Bfree>
 8011908:	e619      	b.n	801153e <_strtod_l+0x646>
 801190a:	f1ba 0f01 	cmp.w	sl, #1
 801190e:	d103      	bne.n	8011918 <_strtod_l+0xa20>
 8011910:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011912:	2b00      	cmp	r3, #0
 8011914:	f43f ada6 	beq.w	8011464 <_strtod_l+0x56c>
 8011918:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80119c8 <_strtod_l+0xad0>
 801191c:	4f35      	ldr	r7, [pc, #212]	@ (80119f4 <_strtod_l+0xafc>)
 801191e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8011922:	2600      	movs	r6, #0
 8011924:	e7b1      	b.n	801188a <_strtod_l+0x992>
 8011926:	4f34      	ldr	r7, [pc, #208]	@ (80119f8 <_strtod_l+0xb00>)
 8011928:	2600      	movs	r6, #0
 801192a:	e7aa      	b.n	8011882 <_strtod_l+0x98a>
 801192c:	4b32      	ldr	r3, [pc, #200]	@ (80119f8 <_strtod_l+0xb00>)
 801192e:	4630      	mov	r0, r6
 8011930:	4639      	mov	r1, r7
 8011932:	2200      	movs	r2, #0
 8011934:	f7ee fe68 	bl	8000608 <__aeabi_dmul>
 8011938:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801193a:	4606      	mov	r6, r0
 801193c:	460f      	mov	r7, r1
 801193e:	2b00      	cmp	r3, #0
 8011940:	d09f      	beq.n	8011882 <_strtod_l+0x98a>
 8011942:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8011946:	e7a0      	b.n	801188a <_strtod_l+0x992>
 8011948:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80119d0 <_strtod_l+0xad8>
 801194c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8011950:	ec57 6b17 	vmov	r6, r7, d7
 8011954:	e799      	b.n	801188a <_strtod_l+0x992>
 8011956:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801195a:	9b08      	ldr	r3, [sp, #32]
 801195c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8011960:	2b00      	cmp	r3, #0
 8011962:	d1c1      	bne.n	80118e8 <_strtod_l+0x9f0>
 8011964:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011968:	0d1b      	lsrs	r3, r3, #20
 801196a:	051b      	lsls	r3, r3, #20
 801196c:	429d      	cmp	r5, r3
 801196e:	d1bb      	bne.n	80118e8 <_strtod_l+0x9f0>
 8011970:	4630      	mov	r0, r6
 8011972:	4639      	mov	r1, r7
 8011974:	f7ef f9a8 	bl	8000cc8 <__aeabi_d2lz>
 8011978:	f7ee fe18 	bl	80005ac <__aeabi_l2d>
 801197c:	4602      	mov	r2, r0
 801197e:	460b      	mov	r3, r1
 8011980:	4630      	mov	r0, r6
 8011982:	4639      	mov	r1, r7
 8011984:	f7ee fc88 	bl	8000298 <__aeabi_dsub>
 8011988:	460b      	mov	r3, r1
 801198a:	4602      	mov	r2, r0
 801198c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8011990:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8011994:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011996:	ea46 060a 	orr.w	r6, r6, sl
 801199a:	431e      	orrs	r6, r3
 801199c:	d06f      	beq.n	8011a7e <_strtod_l+0xb86>
 801199e:	a30e      	add	r3, pc, #56	@ (adr r3, 80119d8 <_strtod_l+0xae0>)
 80119a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119a4:	f7ef f8a2 	bl	8000aec <__aeabi_dcmplt>
 80119a8:	2800      	cmp	r0, #0
 80119aa:	f47f acd3 	bne.w	8011354 <_strtod_l+0x45c>
 80119ae:	a30c      	add	r3, pc, #48	@ (adr r3, 80119e0 <_strtod_l+0xae8>)
 80119b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80119b8:	f7ef f8b6 	bl	8000b28 <__aeabi_dcmpgt>
 80119bc:	2800      	cmp	r0, #0
 80119be:	d093      	beq.n	80118e8 <_strtod_l+0x9f0>
 80119c0:	e4c8      	b.n	8011354 <_strtod_l+0x45c>
 80119c2:	bf00      	nop
 80119c4:	f3af 8000 	nop.w
 80119c8:	00000000 	.word	0x00000000
 80119cc:	bff00000 	.word	0xbff00000
 80119d0:	00000000 	.word	0x00000000
 80119d4:	3ff00000 	.word	0x3ff00000
 80119d8:	94a03595 	.word	0x94a03595
 80119dc:	3fdfffff 	.word	0x3fdfffff
 80119e0:	35afe535 	.word	0x35afe535
 80119e4:	3fe00000 	.word	0x3fe00000
 80119e8:	000fffff 	.word	0x000fffff
 80119ec:	7ff00000 	.word	0x7ff00000
 80119f0:	7fefffff 	.word	0x7fefffff
 80119f4:	3ff00000 	.word	0x3ff00000
 80119f8:	3fe00000 	.word	0x3fe00000
 80119fc:	7fe00000 	.word	0x7fe00000
 8011a00:	7c9fffff 	.word	0x7c9fffff
 8011a04:	9b08      	ldr	r3, [sp, #32]
 8011a06:	b323      	cbz	r3, 8011a52 <_strtod_l+0xb5a>
 8011a08:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8011a0c:	d821      	bhi.n	8011a52 <_strtod_l+0xb5a>
 8011a0e:	a328      	add	r3, pc, #160	@ (adr r3, 8011ab0 <_strtod_l+0xbb8>)
 8011a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a14:	4630      	mov	r0, r6
 8011a16:	4639      	mov	r1, r7
 8011a18:	f7ef f872 	bl	8000b00 <__aeabi_dcmple>
 8011a1c:	b1a0      	cbz	r0, 8011a48 <_strtod_l+0xb50>
 8011a1e:	4639      	mov	r1, r7
 8011a20:	4630      	mov	r0, r6
 8011a22:	f7ef f8c9 	bl	8000bb8 <__aeabi_d2uiz>
 8011a26:	2801      	cmp	r0, #1
 8011a28:	bf38      	it	cc
 8011a2a:	2001      	movcc	r0, #1
 8011a2c:	f7ee fd72 	bl	8000514 <__aeabi_ui2d>
 8011a30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011a32:	4606      	mov	r6, r0
 8011a34:	460f      	mov	r7, r1
 8011a36:	b9fb      	cbnz	r3, 8011a78 <_strtod_l+0xb80>
 8011a38:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011a3c:	9014      	str	r0, [sp, #80]	@ 0x50
 8011a3e:	9315      	str	r3, [sp, #84]	@ 0x54
 8011a40:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8011a44:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8011a48:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011a4a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8011a4e:	1b5b      	subs	r3, r3, r5
 8011a50:	9311      	str	r3, [sp, #68]	@ 0x44
 8011a52:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8011a56:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8011a5a:	f003 f82f 	bl	8014abc <__ulp>
 8011a5e:	4650      	mov	r0, sl
 8011a60:	ec53 2b10 	vmov	r2, r3, d0
 8011a64:	4659      	mov	r1, fp
 8011a66:	f7ee fdcf 	bl	8000608 <__aeabi_dmul>
 8011a6a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8011a6e:	f7ee fc15 	bl	800029c <__adddf3>
 8011a72:	4682      	mov	sl, r0
 8011a74:	468b      	mov	fp, r1
 8011a76:	e770      	b.n	801195a <_strtod_l+0xa62>
 8011a78:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8011a7c:	e7e0      	b.n	8011a40 <_strtod_l+0xb48>
 8011a7e:	a30e      	add	r3, pc, #56	@ (adr r3, 8011ab8 <_strtod_l+0xbc0>)
 8011a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a84:	f7ef f832 	bl	8000aec <__aeabi_dcmplt>
 8011a88:	e798      	b.n	80119bc <_strtod_l+0xac4>
 8011a8a:	2300      	movs	r3, #0
 8011a8c:	930e      	str	r3, [sp, #56]	@ 0x38
 8011a8e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8011a90:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011a92:	6013      	str	r3, [r2, #0]
 8011a94:	f7ff ba6d 	b.w	8010f72 <_strtod_l+0x7a>
 8011a98:	2a65      	cmp	r2, #101	@ 0x65
 8011a9a:	f43f ab68 	beq.w	801116e <_strtod_l+0x276>
 8011a9e:	2a45      	cmp	r2, #69	@ 0x45
 8011aa0:	f43f ab65 	beq.w	801116e <_strtod_l+0x276>
 8011aa4:	2301      	movs	r3, #1
 8011aa6:	f7ff bba0 	b.w	80111ea <_strtod_l+0x2f2>
 8011aaa:	bf00      	nop
 8011aac:	f3af 8000 	nop.w
 8011ab0:	ffc00000 	.word	0xffc00000
 8011ab4:	41dfffff 	.word	0x41dfffff
 8011ab8:	94a03595 	.word	0x94a03595
 8011abc:	3fcfffff 	.word	0x3fcfffff

08011ac0 <_strtod_r>:
 8011ac0:	4b01      	ldr	r3, [pc, #4]	@ (8011ac8 <_strtod_r+0x8>)
 8011ac2:	f7ff ba19 	b.w	8010ef8 <_strtod_l>
 8011ac6:	bf00      	nop
 8011ac8:	20000038 	.word	0x20000038

08011acc <strtod>:
 8011acc:	460a      	mov	r2, r1
 8011ace:	4601      	mov	r1, r0
 8011ad0:	4802      	ldr	r0, [pc, #8]	@ (8011adc <strtod+0x10>)
 8011ad2:	4b03      	ldr	r3, [pc, #12]	@ (8011ae0 <strtod+0x14>)
 8011ad4:	6800      	ldr	r0, [r0, #0]
 8011ad6:	f7ff ba0f 	b.w	8010ef8 <_strtod_l>
 8011ada:	bf00      	nop
 8011adc:	200001a4 	.word	0x200001a4
 8011ae0:	20000038 	.word	0x20000038

08011ae4 <_strtol_l.isra.0>:
 8011ae4:	2b24      	cmp	r3, #36	@ 0x24
 8011ae6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011aea:	4686      	mov	lr, r0
 8011aec:	4690      	mov	r8, r2
 8011aee:	d801      	bhi.n	8011af4 <_strtol_l.isra.0+0x10>
 8011af0:	2b01      	cmp	r3, #1
 8011af2:	d106      	bne.n	8011b02 <_strtol_l.isra.0+0x1e>
 8011af4:	f001 fa20 	bl	8012f38 <__errno>
 8011af8:	2316      	movs	r3, #22
 8011afa:	6003      	str	r3, [r0, #0]
 8011afc:	2000      	movs	r0, #0
 8011afe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b02:	4834      	ldr	r0, [pc, #208]	@ (8011bd4 <_strtol_l.isra.0+0xf0>)
 8011b04:	460d      	mov	r5, r1
 8011b06:	462a      	mov	r2, r5
 8011b08:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011b0c:	5d06      	ldrb	r6, [r0, r4]
 8011b0e:	f016 0608 	ands.w	r6, r6, #8
 8011b12:	d1f8      	bne.n	8011b06 <_strtol_l.isra.0+0x22>
 8011b14:	2c2d      	cmp	r4, #45	@ 0x2d
 8011b16:	d110      	bne.n	8011b3a <_strtol_l.isra.0+0x56>
 8011b18:	782c      	ldrb	r4, [r5, #0]
 8011b1a:	2601      	movs	r6, #1
 8011b1c:	1c95      	adds	r5, r2, #2
 8011b1e:	f033 0210 	bics.w	r2, r3, #16
 8011b22:	d115      	bne.n	8011b50 <_strtol_l.isra.0+0x6c>
 8011b24:	2c30      	cmp	r4, #48	@ 0x30
 8011b26:	d10d      	bne.n	8011b44 <_strtol_l.isra.0+0x60>
 8011b28:	782a      	ldrb	r2, [r5, #0]
 8011b2a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8011b2e:	2a58      	cmp	r2, #88	@ 0x58
 8011b30:	d108      	bne.n	8011b44 <_strtol_l.isra.0+0x60>
 8011b32:	786c      	ldrb	r4, [r5, #1]
 8011b34:	3502      	adds	r5, #2
 8011b36:	2310      	movs	r3, #16
 8011b38:	e00a      	b.n	8011b50 <_strtol_l.isra.0+0x6c>
 8011b3a:	2c2b      	cmp	r4, #43	@ 0x2b
 8011b3c:	bf04      	itt	eq
 8011b3e:	782c      	ldrbeq	r4, [r5, #0]
 8011b40:	1c95      	addeq	r5, r2, #2
 8011b42:	e7ec      	b.n	8011b1e <_strtol_l.isra.0+0x3a>
 8011b44:	2b00      	cmp	r3, #0
 8011b46:	d1f6      	bne.n	8011b36 <_strtol_l.isra.0+0x52>
 8011b48:	2c30      	cmp	r4, #48	@ 0x30
 8011b4a:	bf14      	ite	ne
 8011b4c:	230a      	movne	r3, #10
 8011b4e:	2308      	moveq	r3, #8
 8011b50:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8011b54:	f10c 3cff 	add.w	ip, ip, #4294967295
 8011b58:	2200      	movs	r2, #0
 8011b5a:	fbbc f9f3 	udiv	r9, ip, r3
 8011b5e:	4610      	mov	r0, r2
 8011b60:	fb03 ca19 	mls	sl, r3, r9, ip
 8011b64:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8011b68:	2f09      	cmp	r7, #9
 8011b6a:	d80f      	bhi.n	8011b8c <_strtol_l.isra.0+0xa8>
 8011b6c:	463c      	mov	r4, r7
 8011b6e:	42a3      	cmp	r3, r4
 8011b70:	dd1b      	ble.n	8011baa <_strtol_l.isra.0+0xc6>
 8011b72:	1c57      	adds	r7, r2, #1
 8011b74:	d007      	beq.n	8011b86 <_strtol_l.isra.0+0xa2>
 8011b76:	4581      	cmp	r9, r0
 8011b78:	d314      	bcc.n	8011ba4 <_strtol_l.isra.0+0xc0>
 8011b7a:	d101      	bne.n	8011b80 <_strtol_l.isra.0+0x9c>
 8011b7c:	45a2      	cmp	sl, r4
 8011b7e:	db11      	blt.n	8011ba4 <_strtol_l.isra.0+0xc0>
 8011b80:	fb00 4003 	mla	r0, r0, r3, r4
 8011b84:	2201      	movs	r2, #1
 8011b86:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011b8a:	e7eb      	b.n	8011b64 <_strtol_l.isra.0+0x80>
 8011b8c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8011b90:	2f19      	cmp	r7, #25
 8011b92:	d801      	bhi.n	8011b98 <_strtol_l.isra.0+0xb4>
 8011b94:	3c37      	subs	r4, #55	@ 0x37
 8011b96:	e7ea      	b.n	8011b6e <_strtol_l.isra.0+0x8a>
 8011b98:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8011b9c:	2f19      	cmp	r7, #25
 8011b9e:	d804      	bhi.n	8011baa <_strtol_l.isra.0+0xc6>
 8011ba0:	3c57      	subs	r4, #87	@ 0x57
 8011ba2:	e7e4      	b.n	8011b6e <_strtol_l.isra.0+0x8a>
 8011ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8011ba8:	e7ed      	b.n	8011b86 <_strtol_l.isra.0+0xa2>
 8011baa:	1c53      	adds	r3, r2, #1
 8011bac:	d108      	bne.n	8011bc0 <_strtol_l.isra.0+0xdc>
 8011bae:	2322      	movs	r3, #34	@ 0x22
 8011bb0:	f8ce 3000 	str.w	r3, [lr]
 8011bb4:	4660      	mov	r0, ip
 8011bb6:	f1b8 0f00 	cmp.w	r8, #0
 8011bba:	d0a0      	beq.n	8011afe <_strtol_l.isra.0+0x1a>
 8011bbc:	1e69      	subs	r1, r5, #1
 8011bbe:	e006      	b.n	8011bce <_strtol_l.isra.0+0xea>
 8011bc0:	b106      	cbz	r6, 8011bc4 <_strtol_l.isra.0+0xe0>
 8011bc2:	4240      	negs	r0, r0
 8011bc4:	f1b8 0f00 	cmp.w	r8, #0
 8011bc8:	d099      	beq.n	8011afe <_strtol_l.isra.0+0x1a>
 8011bca:	2a00      	cmp	r2, #0
 8011bcc:	d1f6      	bne.n	8011bbc <_strtol_l.isra.0+0xd8>
 8011bce:	f8c8 1000 	str.w	r1, [r8]
 8011bd2:	e794      	b.n	8011afe <_strtol_l.isra.0+0x1a>
 8011bd4:	080162b9 	.word	0x080162b9

08011bd8 <_strtol_r>:
 8011bd8:	f7ff bf84 	b.w	8011ae4 <_strtol_l.isra.0>

08011bdc <strtol>:
 8011bdc:	4613      	mov	r3, r2
 8011bde:	460a      	mov	r2, r1
 8011be0:	4601      	mov	r1, r0
 8011be2:	4802      	ldr	r0, [pc, #8]	@ (8011bec <strtol+0x10>)
 8011be4:	6800      	ldr	r0, [r0, #0]
 8011be6:	f7ff bf7d 	b.w	8011ae4 <_strtol_l.isra.0>
 8011bea:	bf00      	nop
 8011bec:	200001a4 	.word	0x200001a4

08011bf0 <__cvt>:
 8011bf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011bf4:	ec57 6b10 	vmov	r6, r7, d0
 8011bf8:	2f00      	cmp	r7, #0
 8011bfa:	460c      	mov	r4, r1
 8011bfc:	4619      	mov	r1, r3
 8011bfe:	463b      	mov	r3, r7
 8011c00:	bfbb      	ittet	lt
 8011c02:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8011c06:	461f      	movlt	r7, r3
 8011c08:	2300      	movge	r3, #0
 8011c0a:	232d      	movlt	r3, #45	@ 0x2d
 8011c0c:	700b      	strb	r3, [r1, #0]
 8011c0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011c10:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8011c14:	4691      	mov	r9, r2
 8011c16:	f023 0820 	bic.w	r8, r3, #32
 8011c1a:	bfbc      	itt	lt
 8011c1c:	4632      	movlt	r2, r6
 8011c1e:	4616      	movlt	r6, r2
 8011c20:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011c24:	d005      	beq.n	8011c32 <__cvt+0x42>
 8011c26:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8011c2a:	d100      	bne.n	8011c2e <__cvt+0x3e>
 8011c2c:	3401      	adds	r4, #1
 8011c2e:	2102      	movs	r1, #2
 8011c30:	e000      	b.n	8011c34 <__cvt+0x44>
 8011c32:	2103      	movs	r1, #3
 8011c34:	ab03      	add	r3, sp, #12
 8011c36:	9301      	str	r3, [sp, #4]
 8011c38:	ab02      	add	r3, sp, #8
 8011c3a:	9300      	str	r3, [sp, #0]
 8011c3c:	ec47 6b10 	vmov	d0, r6, r7
 8011c40:	4653      	mov	r3, sl
 8011c42:	4622      	mov	r2, r4
 8011c44:	f001 fa68 	bl	8013118 <_dtoa_r>
 8011c48:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8011c4c:	4605      	mov	r5, r0
 8011c4e:	d119      	bne.n	8011c84 <__cvt+0x94>
 8011c50:	f019 0f01 	tst.w	r9, #1
 8011c54:	d00e      	beq.n	8011c74 <__cvt+0x84>
 8011c56:	eb00 0904 	add.w	r9, r0, r4
 8011c5a:	2200      	movs	r2, #0
 8011c5c:	2300      	movs	r3, #0
 8011c5e:	4630      	mov	r0, r6
 8011c60:	4639      	mov	r1, r7
 8011c62:	f7ee ff39 	bl	8000ad8 <__aeabi_dcmpeq>
 8011c66:	b108      	cbz	r0, 8011c6c <__cvt+0x7c>
 8011c68:	f8cd 900c 	str.w	r9, [sp, #12]
 8011c6c:	2230      	movs	r2, #48	@ 0x30
 8011c6e:	9b03      	ldr	r3, [sp, #12]
 8011c70:	454b      	cmp	r3, r9
 8011c72:	d31e      	bcc.n	8011cb2 <__cvt+0xc2>
 8011c74:	9b03      	ldr	r3, [sp, #12]
 8011c76:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011c78:	1b5b      	subs	r3, r3, r5
 8011c7a:	4628      	mov	r0, r5
 8011c7c:	6013      	str	r3, [r2, #0]
 8011c7e:	b004      	add	sp, #16
 8011c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c84:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011c88:	eb00 0904 	add.w	r9, r0, r4
 8011c8c:	d1e5      	bne.n	8011c5a <__cvt+0x6a>
 8011c8e:	7803      	ldrb	r3, [r0, #0]
 8011c90:	2b30      	cmp	r3, #48	@ 0x30
 8011c92:	d10a      	bne.n	8011caa <__cvt+0xba>
 8011c94:	2200      	movs	r2, #0
 8011c96:	2300      	movs	r3, #0
 8011c98:	4630      	mov	r0, r6
 8011c9a:	4639      	mov	r1, r7
 8011c9c:	f7ee ff1c 	bl	8000ad8 <__aeabi_dcmpeq>
 8011ca0:	b918      	cbnz	r0, 8011caa <__cvt+0xba>
 8011ca2:	f1c4 0401 	rsb	r4, r4, #1
 8011ca6:	f8ca 4000 	str.w	r4, [sl]
 8011caa:	f8da 3000 	ldr.w	r3, [sl]
 8011cae:	4499      	add	r9, r3
 8011cb0:	e7d3      	b.n	8011c5a <__cvt+0x6a>
 8011cb2:	1c59      	adds	r1, r3, #1
 8011cb4:	9103      	str	r1, [sp, #12]
 8011cb6:	701a      	strb	r2, [r3, #0]
 8011cb8:	e7d9      	b.n	8011c6e <__cvt+0x7e>

08011cba <__exponent>:
 8011cba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011cbc:	2900      	cmp	r1, #0
 8011cbe:	bfba      	itte	lt
 8011cc0:	4249      	neglt	r1, r1
 8011cc2:	232d      	movlt	r3, #45	@ 0x2d
 8011cc4:	232b      	movge	r3, #43	@ 0x2b
 8011cc6:	2909      	cmp	r1, #9
 8011cc8:	7002      	strb	r2, [r0, #0]
 8011cca:	7043      	strb	r3, [r0, #1]
 8011ccc:	dd29      	ble.n	8011d22 <__exponent+0x68>
 8011cce:	f10d 0307 	add.w	r3, sp, #7
 8011cd2:	461d      	mov	r5, r3
 8011cd4:	270a      	movs	r7, #10
 8011cd6:	461a      	mov	r2, r3
 8011cd8:	fbb1 f6f7 	udiv	r6, r1, r7
 8011cdc:	fb07 1416 	mls	r4, r7, r6, r1
 8011ce0:	3430      	adds	r4, #48	@ 0x30
 8011ce2:	f802 4c01 	strb.w	r4, [r2, #-1]
 8011ce6:	460c      	mov	r4, r1
 8011ce8:	2c63      	cmp	r4, #99	@ 0x63
 8011cea:	f103 33ff 	add.w	r3, r3, #4294967295
 8011cee:	4631      	mov	r1, r6
 8011cf0:	dcf1      	bgt.n	8011cd6 <__exponent+0x1c>
 8011cf2:	3130      	adds	r1, #48	@ 0x30
 8011cf4:	1e94      	subs	r4, r2, #2
 8011cf6:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011cfa:	1c41      	adds	r1, r0, #1
 8011cfc:	4623      	mov	r3, r4
 8011cfe:	42ab      	cmp	r3, r5
 8011d00:	d30a      	bcc.n	8011d18 <__exponent+0x5e>
 8011d02:	f10d 0309 	add.w	r3, sp, #9
 8011d06:	1a9b      	subs	r3, r3, r2
 8011d08:	42ac      	cmp	r4, r5
 8011d0a:	bf88      	it	hi
 8011d0c:	2300      	movhi	r3, #0
 8011d0e:	3302      	adds	r3, #2
 8011d10:	4403      	add	r3, r0
 8011d12:	1a18      	subs	r0, r3, r0
 8011d14:	b003      	add	sp, #12
 8011d16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d18:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011d1c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011d20:	e7ed      	b.n	8011cfe <__exponent+0x44>
 8011d22:	2330      	movs	r3, #48	@ 0x30
 8011d24:	3130      	adds	r1, #48	@ 0x30
 8011d26:	7083      	strb	r3, [r0, #2]
 8011d28:	70c1      	strb	r1, [r0, #3]
 8011d2a:	1d03      	adds	r3, r0, #4
 8011d2c:	e7f1      	b.n	8011d12 <__exponent+0x58>
	...

08011d30 <_printf_float>:
 8011d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d34:	b08d      	sub	sp, #52	@ 0x34
 8011d36:	460c      	mov	r4, r1
 8011d38:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011d3c:	4616      	mov	r6, r2
 8011d3e:	461f      	mov	r7, r3
 8011d40:	4605      	mov	r5, r0
 8011d42:	f001 f841 	bl	8012dc8 <_localeconv_r>
 8011d46:	6803      	ldr	r3, [r0, #0]
 8011d48:	9304      	str	r3, [sp, #16]
 8011d4a:	4618      	mov	r0, r3
 8011d4c:	f7ee fa98 	bl	8000280 <strlen>
 8011d50:	2300      	movs	r3, #0
 8011d52:	930a      	str	r3, [sp, #40]	@ 0x28
 8011d54:	f8d8 3000 	ldr.w	r3, [r8]
 8011d58:	9005      	str	r0, [sp, #20]
 8011d5a:	3307      	adds	r3, #7
 8011d5c:	f023 0307 	bic.w	r3, r3, #7
 8011d60:	f103 0208 	add.w	r2, r3, #8
 8011d64:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011d68:	f8d4 b000 	ldr.w	fp, [r4]
 8011d6c:	f8c8 2000 	str.w	r2, [r8]
 8011d70:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011d74:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8011d78:	9307      	str	r3, [sp, #28]
 8011d7a:	f8cd 8018 	str.w	r8, [sp, #24]
 8011d7e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8011d82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011d86:	4b9c      	ldr	r3, [pc, #624]	@ (8011ff8 <_printf_float+0x2c8>)
 8011d88:	f04f 32ff 	mov.w	r2, #4294967295
 8011d8c:	f7ee fed6 	bl	8000b3c <__aeabi_dcmpun>
 8011d90:	bb70      	cbnz	r0, 8011df0 <_printf_float+0xc0>
 8011d92:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011d96:	4b98      	ldr	r3, [pc, #608]	@ (8011ff8 <_printf_float+0x2c8>)
 8011d98:	f04f 32ff 	mov.w	r2, #4294967295
 8011d9c:	f7ee feb0 	bl	8000b00 <__aeabi_dcmple>
 8011da0:	bb30      	cbnz	r0, 8011df0 <_printf_float+0xc0>
 8011da2:	2200      	movs	r2, #0
 8011da4:	2300      	movs	r3, #0
 8011da6:	4640      	mov	r0, r8
 8011da8:	4649      	mov	r1, r9
 8011daa:	f7ee fe9f 	bl	8000aec <__aeabi_dcmplt>
 8011dae:	b110      	cbz	r0, 8011db6 <_printf_float+0x86>
 8011db0:	232d      	movs	r3, #45	@ 0x2d
 8011db2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011db6:	4a91      	ldr	r2, [pc, #580]	@ (8011ffc <_printf_float+0x2cc>)
 8011db8:	4b91      	ldr	r3, [pc, #580]	@ (8012000 <_printf_float+0x2d0>)
 8011dba:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8011dbe:	bf8c      	ite	hi
 8011dc0:	4690      	movhi	r8, r2
 8011dc2:	4698      	movls	r8, r3
 8011dc4:	2303      	movs	r3, #3
 8011dc6:	6123      	str	r3, [r4, #16]
 8011dc8:	f02b 0304 	bic.w	r3, fp, #4
 8011dcc:	6023      	str	r3, [r4, #0]
 8011dce:	f04f 0900 	mov.w	r9, #0
 8011dd2:	9700      	str	r7, [sp, #0]
 8011dd4:	4633      	mov	r3, r6
 8011dd6:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011dd8:	4621      	mov	r1, r4
 8011dda:	4628      	mov	r0, r5
 8011ddc:	f000 f9d2 	bl	8012184 <_printf_common>
 8011de0:	3001      	adds	r0, #1
 8011de2:	f040 808d 	bne.w	8011f00 <_printf_float+0x1d0>
 8011de6:	f04f 30ff 	mov.w	r0, #4294967295
 8011dea:	b00d      	add	sp, #52	@ 0x34
 8011dec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011df0:	4642      	mov	r2, r8
 8011df2:	464b      	mov	r3, r9
 8011df4:	4640      	mov	r0, r8
 8011df6:	4649      	mov	r1, r9
 8011df8:	f7ee fea0 	bl	8000b3c <__aeabi_dcmpun>
 8011dfc:	b140      	cbz	r0, 8011e10 <_printf_float+0xe0>
 8011dfe:	464b      	mov	r3, r9
 8011e00:	2b00      	cmp	r3, #0
 8011e02:	bfbc      	itt	lt
 8011e04:	232d      	movlt	r3, #45	@ 0x2d
 8011e06:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011e0a:	4a7e      	ldr	r2, [pc, #504]	@ (8012004 <_printf_float+0x2d4>)
 8011e0c:	4b7e      	ldr	r3, [pc, #504]	@ (8012008 <_printf_float+0x2d8>)
 8011e0e:	e7d4      	b.n	8011dba <_printf_float+0x8a>
 8011e10:	6863      	ldr	r3, [r4, #4]
 8011e12:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8011e16:	9206      	str	r2, [sp, #24]
 8011e18:	1c5a      	adds	r2, r3, #1
 8011e1a:	d13b      	bne.n	8011e94 <_printf_float+0x164>
 8011e1c:	2306      	movs	r3, #6
 8011e1e:	6063      	str	r3, [r4, #4]
 8011e20:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8011e24:	2300      	movs	r3, #0
 8011e26:	6022      	str	r2, [r4, #0]
 8011e28:	9303      	str	r3, [sp, #12]
 8011e2a:	ab0a      	add	r3, sp, #40	@ 0x28
 8011e2c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8011e30:	ab09      	add	r3, sp, #36	@ 0x24
 8011e32:	9300      	str	r3, [sp, #0]
 8011e34:	6861      	ldr	r1, [r4, #4]
 8011e36:	ec49 8b10 	vmov	d0, r8, r9
 8011e3a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011e3e:	4628      	mov	r0, r5
 8011e40:	f7ff fed6 	bl	8011bf0 <__cvt>
 8011e44:	9b06      	ldr	r3, [sp, #24]
 8011e46:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011e48:	2b47      	cmp	r3, #71	@ 0x47
 8011e4a:	4680      	mov	r8, r0
 8011e4c:	d129      	bne.n	8011ea2 <_printf_float+0x172>
 8011e4e:	1cc8      	adds	r0, r1, #3
 8011e50:	db02      	blt.n	8011e58 <_printf_float+0x128>
 8011e52:	6863      	ldr	r3, [r4, #4]
 8011e54:	4299      	cmp	r1, r3
 8011e56:	dd41      	ble.n	8011edc <_printf_float+0x1ac>
 8011e58:	f1aa 0a02 	sub.w	sl, sl, #2
 8011e5c:	fa5f fa8a 	uxtb.w	sl, sl
 8011e60:	3901      	subs	r1, #1
 8011e62:	4652      	mov	r2, sl
 8011e64:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011e68:	9109      	str	r1, [sp, #36]	@ 0x24
 8011e6a:	f7ff ff26 	bl	8011cba <__exponent>
 8011e6e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011e70:	1813      	adds	r3, r2, r0
 8011e72:	2a01      	cmp	r2, #1
 8011e74:	4681      	mov	r9, r0
 8011e76:	6123      	str	r3, [r4, #16]
 8011e78:	dc02      	bgt.n	8011e80 <_printf_float+0x150>
 8011e7a:	6822      	ldr	r2, [r4, #0]
 8011e7c:	07d2      	lsls	r2, r2, #31
 8011e7e:	d501      	bpl.n	8011e84 <_printf_float+0x154>
 8011e80:	3301      	adds	r3, #1
 8011e82:	6123      	str	r3, [r4, #16]
 8011e84:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011e88:	2b00      	cmp	r3, #0
 8011e8a:	d0a2      	beq.n	8011dd2 <_printf_float+0xa2>
 8011e8c:	232d      	movs	r3, #45	@ 0x2d
 8011e8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011e92:	e79e      	b.n	8011dd2 <_printf_float+0xa2>
 8011e94:	9a06      	ldr	r2, [sp, #24]
 8011e96:	2a47      	cmp	r2, #71	@ 0x47
 8011e98:	d1c2      	bne.n	8011e20 <_printf_float+0xf0>
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d1c0      	bne.n	8011e20 <_printf_float+0xf0>
 8011e9e:	2301      	movs	r3, #1
 8011ea0:	e7bd      	b.n	8011e1e <_printf_float+0xee>
 8011ea2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011ea6:	d9db      	bls.n	8011e60 <_printf_float+0x130>
 8011ea8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8011eac:	d118      	bne.n	8011ee0 <_printf_float+0x1b0>
 8011eae:	2900      	cmp	r1, #0
 8011eb0:	6863      	ldr	r3, [r4, #4]
 8011eb2:	dd0b      	ble.n	8011ecc <_printf_float+0x19c>
 8011eb4:	6121      	str	r1, [r4, #16]
 8011eb6:	b913      	cbnz	r3, 8011ebe <_printf_float+0x18e>
 8011eb8:	6822      	ldr	r2, [r4, #0]
 8011eba:	07d0      	lsls	r0, r2, #31
 8011ebc:	d502      	bpl.n	8011ec4 <_printf_float+0x194>
 8011ebe:	3301      	adds	r3, #1
 8011ec0:	440b      	add	r3, r1
 8011ec2:	6123      	str	r3, [r4, #16]
 8011ec4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8011ec6:	f04f 0900 	mov.w	r9, #0
 8011eca:	e7db      	b.n	8011e84 <_printf_float+0x154>
 8011ecc:	b913      	cbnz	r3, 8011ed4 <_printf_float+0x1a4>
 8011ece:	6822      	ldr	r2, [r4, #0]
 8011ed0:	07d2      	lsls	r2, r2, #31
 8011ed2:	d501      	bpl.n	8011ed8 <_printf_float+0x1a8>
 8011ed4:	3302      	adds	r3, #2
 8011ed6:	e7f4      	b.n	8011ec2 <_printf_float+0x192>
 8011ed8:	2301      	movs	r3, #1
 8011eda:	e7f2      	b.n	8011ec2 <_printf_float+0x192>
 8011edc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8011ee0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011ee2:	4299      	cmp	r1, r3
 8011ee4:	db05      	blt.n	8011ef2 <_printf_float+0x1c2>
 8011ee6:	6823      	ldr	r3, [r4, #0]
 8011ee8:	6121      	str	r1, [r4, #16]
 8011eea:	07d8      	lsls	r0, r3, #31
 8011eec:	d5ea      	bpl.n	8011ec4 <_printf_float+0x194>
 8011eee:	1c4b      	adds	r3, r1, #1
 8011ef0:	e7e7      	b.n	8011ec2 <_printf_float+0x192>
 8011ef2:	2900      	cmp	r1, #0
 8011ef4:	bfd4      	ite	le
 8011ef6:	f1c1 0202 	rsble	r2, r1, #2
 8011efa:	2201      	movgt	r2, #1
 8011efc:	4413      	add	r3, r2
 8011efe:	e7e0      	b.n	8011ec2 <_printf_float+0x192>
 8011f00:	6823      	ldr	r3, [r4, #0]
 8011f02:	055a      	lsls	r2, r3, #21
 8011f04:	d407      	bmi.n	8011f16 <_printf_float+0x1e6>
 8011f06:	6923      	ldr	r3, [r4, #16]
 8011f08:	4642      	mov	r2, r8
 8011f0a:	4631      	mov	r1, r6
 8011f0c:	4628      	mov	r0, r5
 8011f0e:	47b8      	blx	r7
 8011f10:	3001      	adds	r0, #1
 8011f12:	d12b      	bne.n	8011f6c <_printf_float+0x23c>
 8011f14:	e767      	b.n	8011de6 <_printf_float+0xb6>
 8011f16:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011f1a:	f240 80dd 	bls.w	80120d8 <_printf_float+0x3a8>
 8011f1e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011f22:	2200      	movs	r2, #0
 8011f24:	2300      	movs	r3, #0
 8011f26:	f7ee fdd7 	bl	8000ad8 <__aeabi_dcmpeq>
 8011f2a:	2800      	cmp	r0, #0
 8011f2c:	d033      	beq.n	8011f96 <_printf_float+0x266>
 8011f2e:	4a37      	ldr	r2, [pc, #220]	@ (801200c <_printf_float+0x2dc>)
 8011f30:	2301      	movs	r3, #1
 8011f32:	4631      	mov	r1, r6
 8011f34:	4628      	mov	r0, r5
 8011f36:	47b8      	blx	r7
 8011f38:	3001      	adds	r0, #1
 8011f3a:	f43f af54 	beq.w	8011de6 <_printf_float+0xb6>
 8011f3e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8011f42:	4543      	cmp	r3, r8
 8011f44:	db02      	blt.n	8011f4c <_printf_float+0x21c>
 8011f46:	6823      	ldr	r3, [r4, #0]
 8011f48:	07d8      	lsls	r0, r3, #31
 8011f4a:	d50f      	bpl.n	8011f6c <_printf_float+0x23c>
 8011f4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011f50:	4631      	mov	r1, r6
 8011f52:	4628      	mov	r0, r5
 8011f54:	47b8      	blx	r7
 8011f56:	3001      	adds	r0, #1
 8011f58:	f43f af45 	beq.w	8011de6 <_printf_float+0xb6>
 8011f5c:	f04f 0900 	mov.w	r9, #0
 8011f60:	f108 38ff 	add.w	r8, r8, #4294967295
 8011f64:	f104 0a1a 	add.w	sl, r4, #26
 8011f68:	45c8      	cmp	r8, r9
 8011f6a:	dc09      	bgt.n	8011f80 <_printf_float+0x250>
 8011f6c:	6823      	ldr	r3, [r4, #0]
 8011f6e:	079b      	lsls	r3, r3, #30
 8011f70:	f100 8103 	bmi.w	801217a <_printf_float+0x44a>
 8011f74:	68e0      	ldr	r0, [r4, #12]
 8011f76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011f78:	4298      	cmp	r0, r3
 8011f7a:	bfb8      	it	lt
 8011f7c:	4618      	movlt	r0, r3
 8011f7e:	e734      	b.n	8011dea <_printf_float+0xba>
 8011f80:	2301      	movs	r3, #1
 8011f82:	4652      	mov	r2, sl
 8011f84:	4631      	mov	r1, r6
 8011f86:	4628      	mov	r0, r5
 8011f88:	47b8      	blx	r7
 8011f8a:	3001      	adds	r0, #1
 8011f8c:	f43f af2b 	beq.w	8011de6 <_printf_float+0xb6>
 8011f90:	f109 0901 	add.w	r9, r9, #1
 8011f94:	e7e8      	b.n	8011f68 <_printf_float+0x238>
 8011f96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f98:	2b00      	cmp	r3, #0
 8011f9a:	dc39      	bgt.n	8012010 <_printf_float+0x2e0>
 8011f9c:	4a1b      	ldr	r2, [pc, #108]	@ (801200c <_printf_float+0x2dc>)
 8011f9e:	2301      	movs	r3, #1
 8011fa0:	4631      	mov	r1, r6
 8011fa2:	4628      	mov	r0, r5
 8011fa4:	47b8      	blx	r7
 8011fa6:	3001      	adds	r0, #1
 8011fa8:	f43f af1d 	beq.w	8011de6 <_printf_float+0xb6>
 8011fac:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011fb0:	ea59 0303 	orrs.w	r3, r9, r3
 8011fb4:	d102      	bne.n	8011fbc <_printf_float+0x28c>
 8011fb6:	6823      	ldr	r3, [r4, #0]
 8011fb8:	07d9      	lsls	r1, r3, #31
 8011fba:	d5d7      	bpl.n	8011f6c <_printf_float+0x23c>
 8011fbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011fc0:	4631      	mov	r1, r6
 8011fc2:	4628      	mov	r0, r5
 8011fc4:	47b8      	blx	r7
 8011fc6:	3001      	adds	r0, #1
 8011fc8:	f43f af0d 	beq.w	8011de6 <_printf_float+0xb6>
 8011fcc:	f04f 0a00 	mov.w	sl, #0
 8011fd0:	f104 0b1a 	add.w	fp, r4, #26
 8011fd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011fd6:	425b      	negs	r3, r3
 8011fd8:	4553      	cmp	r3, sl
 8011fda:	dc01      	bgt.n	8011fe0 <_printf_float+0x2b0>
 8011fdc:	464b      	mov	r3, r9
 8011fde:	e793      	b.n	8011f08 <_printf_float+0x1d8>
 8011fe0:	2301      	movs	r3, #1
 8011fe2:	465a      	mov	r2, fp
 8011fe4:	4631      	mov	r1, r6
 8011fe6:	4628      	mov	r0, r5
 8011fe8:	47b8      	blx	r7
 8011fea:	3001      	adds	r0, #1
 8011fec:	f43f aefb 	beq.w	8011de6 <_printf_float+0xb6>
 8011ff0:	f10a 0a01 	add.w	sl, sl, #1
 8011ff4:	e7ee      	b.n	8011fd4 <_printf_float+0x2a4>
 8011ff6:	bf00      	nop
 8011ff8:	7fefffff 	.word	0x7fefffff
 8011ffc:	0801603a 	.word	0x0801603a
 8012000:	08016036 	.word	0x08016036
 8012004:	08016042 	.word	0x08016042
 8012008:	0801603e 	.word	0x0801603e
 801200c:	08016046 	.word	0x08016046
 8012010:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012012:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012016:	4553      	cmp	r3, sl
 8012018:	bfa8      	it	ge
 801201a:	4653      	movge	r3, sl
 801201c:	2b00      	cmp	r3, #0
 801201e:	4699      	mov	r9, r3
 8012020:	dc36      	bgt.n	8012090 <_printf_float+0x360>
 8012022:	f04f 0b00 	mov.w	fp, #0
 8012026:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801202a:	f104 021a 	add.w	r2, r4, #26
 801202e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012030:	9306      	str	r3, [sp, #24]
 8012032:	eba3 0309 	sub.w	r3, r3, r9
 8012036:	455b      	cmp	r3, fp
 8012038:	dc31      	bgt.n	801209e <_printf_float+0x36e>
 801203a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801203c:	459a      	cmp	sl, r3
 801203e:	dc3a      	bgt.n	80120b6 <_printf_float+0x386>
 8012040:	6823      	ldr	r3, [r4, #0]
 8012042:	07da      	lsls	r2, r3, #31
 8012044:	d437      	bmi.n	80120b6 <_printf_float+0x386>
 8012046:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012048:	ebaa 0903 	sub.w	r9, sl, r3
 801204c:	9b06      	ldr	r3, [sp, #24]
 801204e:	ebaa 0303 	sub.w	r3, sl, r3
 8012052:	4599      	cmp	r9, r3
 8012054:	bfa8      	it	ge
 8012056:	4699      	movge	r9, r3
 8012058:	f1b9 0f00 	cmp.w	r9, #0
 801205c:	dc33      	bgt.n	80120c6 <_printf_float+0x396>
 801205e:	f04f 0800 	mov.w	r8, #0
 8012062:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012066:	f104 0b1a 	add.w	fp, r4, #26
 801206a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801206c:	ebaa 0303 	sub.w	r3, sl, r3
 8012070:	eba3 0309 	sub.w	r3, r3, r9
 8012074:	4543      	cmp	r3, r8
 8012076:	f77f af79 	ble.w	8011f6c <_printf_float+0x23c>
 801207a:	2301      	movs	r3, #1
 801207c:	465a      	mov	r2, fp
 801207e:	4631      	mov	r1, r6
 8012080:	4628      	mov	r0, r5
 8012082:	47b8      	blx	r7
 8012084:	3001      	adds	r0, #1
 8012086:	f43f aeae 	beq.w	8011de6 <_printf_float+0xb6>
 801208a:	f108 0801 	add.w	r8, r8, #1
 801208e:	e7ec      	b.n	801206a <_printf_float+0x33a>
 8012090:	4642      	mov	r2, r8
 8012092:	4631      	mov	r1, r6
 8012094:	4628      	mov	r0, r5
 8012096:	47b8      	blx	r7
 8012098:	3001      	adds	r0, #1
 801209a:	d1c2      	bne.n	8012022 <_printf_float+0x2f2>
 801209c:	e6a3      	b.n	8011de6 <_printf_float+0xb6>
 801209e:	2301      	movs	r3, #1
 80120a0:	4631      	mov	r1, r6
 80120a2:	4628      	mov	r0, r5
 80120a4:	9206      	str	r2, [sp, #24]
 80120a6:	47b8      	blx	r7
 80120a8:	3001      	adds	r0, #1
 80120aa:	f43f ae9c 	beq.w	8011de6 <_printf_float+0xb6>
 80120ae:	9a06      	ldr	r2, [sp, #24]
 80120b0:	f10b 0b01 	add.w	fp, fp, #1
 80120b4:	e7bb      	b.n	801202e <_printf_float+0x2fe>
 80120b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80120ba:	4631      	mov	r1, r6
 80120bc:	4628      	mov	r0, r5
 80120be:	47b8      	blx	r7
 80120c0:	3001      	adds	r0, #1
 80120c2:	d1c0      	bne.n	8012046 <_printf_float+0x316>
 80120c4:	e68f      	b.n	8011de6 <_printf_float+0xb6>
 80120c6:	9a06      	ldr	r2, [sp, #24]
 80120c8:	464b      	mov	r3, r9
 80120ca:	4442      	add	r2, r8
 80120cc:	4631      	mov	r1, r6
 80120ce:	4628      	mov	r0, r5
 80120d0:	47b8      	blx	r7
 80120d2:	3001      	adds	r0, #1
 80120d4:	d1c3      	bne.n	801205e <_printf_float+0x32e>
 80120d6:	e686      	b.n	8011de6 <_printf_float+0xb6>
 80120d8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80120dc:	f1ba 0f01 	cmp.w	sl, #1
 80120e0:	dc01      	bgt.n	80120e6 <_printf_float+0x3b6>
 80120e2:	07db      	lsls	r3, r3, #31
 80120e4:	d536      	bpl.n	8012154 <_printf_float+0x424>
 80120e6:	2301      	movs	r3, #1
 80120e8:	4642      	mov	r2, r8
 80120ea:	4631      	mov	r1, r6
 80120ec:	4628      	mov	r0, r5
 80120ee:	47b8      	blx	r7
 80120f0:	3001      	adds	r0, #1
 80120f2:	f43f ae78 	beq.w	8011de6 <_printf_float+0xb6>
 80120f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80120fa:	4631      	mov	r1, r6
 80120fc:	4628      	mov	r0, r5
 80120fe:	47b8      	blx	r7
 8012100:	3001      	adds	r0, #1
 8012102:	f43f ae70 	beq.w	8011de6 <_printf_float+0xb6>
 8012106:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801210a:	2200      	movs	r2, #0
 801210c:	2300      	movs	r3, #0
 801210e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012112:	f7ee fce1 	bl	8000ad8 <__aeabi_dcmpeq>
 8012116:	b9c0      	cbnz	r0, 801214a <_printf_float+0x41a>
 8012118:	4653      	mov	r3, sl
 801211a:	f108 0201 	add.w	r2, r8, #1
 801211e:	4631      	mov	r1, r6
 8012120:	4628      	mov	r0, r5
 8012122:	47b8      	blx	r7
 8012124:	3001      	adds	r0, #1
 8012126:	d10c      	bne.n	8012142 <_printf_float+0x412>
 8012128:	e65d      	b.n	8011de6 <_printf_float+0xb6>
 801212a:	2301      	movs	r3, #1
 801212c:	465a      	mov	r2, fp
 801212e:	4631      	mov	r1, r6
 8012130:	4628      	mov	r0, r5
 8012132:	47b8      	blx	r7
 8012134:	3001      	adds	r0, #1
 8012136:	f43f ae56 	beq.w	8011de6 <_printf_float+0xb6>
 801213a:	f108 0801 	add.w	r8, r8, #1
 801213e:	45d0      	cmp	r8, sl
 8012140:	dbf3      	blt.n	801212a <_printf_float+0x3fa>
 8012142:	464b      	mov	r3, r9
 8012144:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8012148:	e6df      	b.n	8011f0a <_printf_float+0x1da>
 801214a:	f04f 0800 	mov.w	r8, #0
 801214e:	f104 0b1a 	add.w	fp, r4, #26
 8012152:	e7f4      	b.n	801213e <_printf_float+0x40e>
 8012154:	2301      	movs	r3, #1
 8012156:	4642      	mov	r2, r8
 8012158:	e7e1      	b.n	801211e <_printf_float+0x3ee>
 801215a:	2301      	movs	r3, #1
 801215c:	464a      	mov	r2, r9
 801215e:	4631      	mov	r1, r6
 8012160:	4628      	mov	r0, r5
 8012162:	47b8      	blx	r7
 8012164:	3001      	adds	r0, #1
 8012166:	f43f ae3e 	beq.w	8011de6 <_printf_float+0xb6>
 801216a:	f108 0801 	add.w	r8, r8, #1
 801216e:	68e3      	ldr	r3, [r4, #12]
 8012170:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012172:	1a5b      	subs	r3, r3, r1
 8012174:	4543      	cmp	r3, r8
 8012176:	dcf0      	bgt.n	801215a <_printf_float+0x42a>
 8012178:	e6fc      	b.n	8011f74 <_printf_float+0x244>
 801217a:	f04f 0800 	mov.w	r8, #0
 801217e:	f104 0919 	add.w	r9, r4, #25
 8012182:	e7f4      	b.n	801216e <_printf_float+0x43e>

08012184 <_printf_common>:
 8012184:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012188:	4616      	mov	r6, r2
 801218a:	4698      	mov	r8, r3
 801218c:	688a      	ldr	r2, [r1, #8]
 801218e:	690b      	ldr	r3, [r1, #16]
 8012190:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012194:	4293      	cmp	r3, r2
 8012196:	bfb8      	it	lt
 8012198:	4613      	movlt	r3, r2
 801219a:	6033      	str	r3, [r6, #0]
 801219c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80121a0:	4607      	mov	r7, r0
 80121a2:	460c      	mov	r4, r1
 80121a4:	b10a      	cbz	r2, 80121aa <_printf_common+0x26>
 80121a6:	3301      	adds	r3, #1
 80121a8:	6033      	str	r3, [r6, #0]
 80121aa:	6823      	ldr	r3, [r4, #0]
 80121ac:	0699      	lsls	r1, r3, #26
 80121ae:	bf42      	ittt	mi
 80121b0:	6833      	ldrmi	r3, [r6, #0]
 80121b2:	3302      	addmi	r3, #2
 80121b4:	6033      	strmi	r3, [r6, #0]
 80121b6:	6825      	ldr	r5, [r4, #0]
 80121b8:	f015 0506 	ands.w	r5, r5, #6
 80121bc:	d106      	bne.n	80121cc <_printf_common+0x48>
 80121be:	f104 0a19 	add.w	sl, r4, #25
 80121c2:	68e3      	ldr	r3, [r4, #12]
 80121c4:	6832      	ldr	r2, [r6, #0]
 80121c6:	1a9b      	subs	r3, r3, r2
 80121c8:	42ab      	cmp	r3, r5
 80121ca:	dc26      	bgt.n	801221a <_printf_common+0x96>
 80121cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80121d0:	6822      	ldr	r2, [r4, #0]
 80121d2:	3b00      	subs	r3, #0
 80121d4:	bf18      	it	ne
 80121d6:	2301      	movne	r3, #1
 80121d8:	0692      	lsls	r2, r2, #26
 80121da:	d42b      	bmi.n	8012234 <_printf_common+0xb0>
 80121dc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80121e0:	4641      	mov	r1, r8
 80121e2:	4638      	mov	r0, r7
 80121e4:	47c8      	blx	r9
 80121e6:	3001      	adds	r0, #1
 80121e8:	d01e      	beq.n	8012228 <_printf_common+0xa4>
 80121ea:	6823      	ldr	r3, [r4, #0]
 80121ec:	6922      	ldr	r2, [r4, #16]
 80121ee:	f003 0306 	and.w	r3, r3, #6
 80121f2:	2b04      	cmp	r3, #4
 80121f4:	bf02      	ittt	eq
 80121f6:	68e5      	ldreq	r5, [r4, #12]
 80121f8:	6833      	ldreq	r3, [r6, #0]
 80121fa:	1aed      	subeq	r5, r5, r3
 80121fc:	68a3      	ldr	r3, [r4, #8]
 80121fe:	bf0c      	ite	eq
 8012200:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012204:	2500      	movne	r5, #0
 8012206:	4293      	cmp	r3, r2
 8012208:	bfc4      	itt	gt
 801220a:	1a9b      	subgt	r3, r3, r2
 801220c:	18ed      	addgt	r5, r5, r3
 801220e:	2600      	movs	r6, #0
 8012210:	341a      	adds	r4, #26
 8012212:	42b5      	cmp	r5, r6
 8012214:	d11a      	bne.n	801224c <_printf_common+0xc8>
 8012216:	2000      	movs	r0, #0
 8012218:	e008      	b.n	801222c <_printf_common+0xa8>
 801221a:	2301      	movs	r3, #1
 801221c:	4652      	mov	r2, sl
 801221e:	4641      	mov	r1, r8
 8012220:	4638      	mov	r0, r7
 8012222:	47c8      	blx	r9
 8012224:	3001      	adds	r0, #1
 8012226:	d103      	bne.n	8012230 <_printf_common+0xac>
 8012228:	f04f 30ff 	mov.w	r0, #4294967295
 801222c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012230:	3501      	adds	r5, #1
 8012232:	e7c6      	b.n	80121c2 <_printf_common+0x3e>
 8012234:	18e1      	adds	r1, r4, r3
 8012236:	1c5a      	adds	r2, r3, #1
 8012238:	2030      	movs	r0, #48	@ 0x30
 801223a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801223e:	4422      	add	r2, r4
 8012240:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012244:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012248:	3302      	adds	r3, #2
 801224a:	e7c7      	b.n	80121dc <_printf_common+0x58>
 801224c:	2301      	movs	r3, #1
 801224e:	4622      	mov	r2, r4
 8012250:	4641      	mov	r1, r8
 8012252:	4638      	mov	r0, r7
 8012254:	47c8      	blx	r9
 8012256:	3001      	adds	r0, #1
 8012258:	d0e6      	beq.n	8012228 <_printf_common+0xa4>
 801225a:	3601      	adds	r6, #1
 801225c:	e7d9      	b.n	8012212 <_printf_common+0x8e>
	...

08012260 <_printf_i>:
 8012260:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012264:	7e0f      	ldrb	r7, [r1, #24]
 8012266:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012268:	2f78      	cmp	r7, #120	@ 0x78
 801226a:	4691      	mov	r9, r2
 801226c:	4680      	mov	r8, r0
 801226e:	460c      	mov	r4, r1
 8012270:	469a      	mov	sl, r3
 8012272:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012276:	d807      	bhi.n	8012288 <_printf_i+0x28>
 8012278:	2f62      	cmp	r7, #98	@ 0x62
 801227a:	d80a      	bhi.n	8012292 <_printf_i+0x32>
 801227c:	2f00      	cmp	r7, #0
 801227e:	f000 80d1 	beq.w	8012424 <_printf_i+0x1c4>
 8012282:	2f58      	cmp	r7, #88	@ 0x58
 8012284:	f000 80b8 	beq.w	80123f8 <_printf_i+0x198>
 8012288:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801228c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012290:	e03a      	b.n	8012308 <_printf_i+0xa8>
 8012292:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012296:	2b15      	cmp	r3, #21
 8012298:	d8f6      	bhi.n	8012288 <_printf_i+0x28>
 801229a:	a101      	add	r1, pc, #4	@ (adr r1, 80122a0 <_printf_i+0x40>)
 801229c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80122a0:	080122f9 	.word	0x080122f9
 80122a4:	0801230d 	.word	0x0801230d
 80122a8:	08012289 	.word	0x08012289
 80122ac:	08012289 	.word	0x08012289
 80122b0:	08012289 	.word	0x08012289
 80122b4:	08012289 	.word	0x08012289
 80122b8:	0801230d 	.word	0x0801230d
 80122bc:	08012289 	.word	0x08012289
 80122c0:	08012289 	.word	0x08012289
 80122c4:	08012289 	.word	0x08012289
 80122c8:	08012289 	.word	0x08012289
 80122cc:	0801240b 	.word	0x0801240b
 80122d0:	08012337 	.word	0x08012337
 80122d4:	080123c5 	.word	0x080123c5
 80122d8:	08012289 	.word	0x08012289
 80122dc:	08012289 	.word	0x08012289
 80122e0:	0801242d 	.word	0x0801242d
 80122e4:	08012289 	.word	0x08012289
 80122e8:	08012337 	.word	0x08012337
 80122ec:	08012289 	.word	0x08012289
 80122f0:	08012289 	.word	0x08012289
 80122f4:	080123cd 	.word	0x080123cd
 80122f8:	6833      	ldr	r3, [r6, #0]
 80122fa:	1d1a      	adds	r2, r3, #4
 80122fc:	681b      	ldr	r3, [r3, #0]
 80122fe:	6032      	str	r2, [r6, #0]
 8012300:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012304:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012308:	2301      	movs	r3, #1
 801230a:	e09c      	b.n	8012446 <_printf_i+0x1e6>
 801230c:	6833      	ldr	r3, [r6, #0]
 801230e:	6820      	ldr	r0, [r4, #0]
 8012310:	1d19      	adds	r1, r3, #4
 8012312:	6031      	str	r1, [r6, #0]
 8012314:	0606      	lsls	r6, r0, #24
 8012316:	d501      	bpl.n	801231c <_printf_i+0xbc>
 8012318:	681d      	ldr	r5, [r3, #0]
 801231a:	e003      	b.n	8012324 <_printf_i+0xc4>
 801231c:	0645      	lsls	r5, r0, #25
 801231e:	d5fb      	bpl.n	8012318 <_printf_i+0xb8>
 8012320:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012324:	2d00      	cmp	r5, #0
 8012326:	da03      	bge.n	8012330 <_printf_i+0xd0>
 8012328:	232d      	movs	r3, #45	@ 0x2d
 801232a:	426d      	negs	r5, r5
 801232c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012330:	4858      	ldr	r0, [pc, #352]	@ (8012494 <_printf_i+0x234>)
 8012332:	230a      	movs	r3, #10
 8012334:	e011      	b.n	801235a <_printf_i+0xfa>
 8012336:	6821      	ldr	r1, [r4, #0]
 8012338:	6833      	ldr	r3, [r6, #0]
 801233a:	0608      	lsls	r0, r1, #24
 801233c:	f853 5b04 	ldr.w	r5, [r3], #4
 8012340:	d402      	bmi.n	8012348 <_printf_i+0xe8>
 8012342:	0649      	lsls	r1, r1, #25
 8012344:	bf48      	it	mi
 8012346:	b2ad      	uxthmi	r5, r5
 8012348:	2f6f      	cmp	r7, #111	@ 0x6f
 801234a:	4852      	ldr	r0, [pc, #328]	@ (8012494 <_printf_i+0x234>)
 801234c:	6033      	str	r3, [r6, #0]
 801234e:	bf14      	ite	ne
 8012350:	230a      	movne	r3, #10
 8012352:	2308      	moveq	r3, #8
 8012354:	2100      	movs	r1, #0
 8012356:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801235a:	6866      	ldr	r6, [r4, #4]
 801235c:	60a6      	str	r6, [r4, #8]
 801235e:	2e00      	cmp	r6, #0
 8012360:	db05      	blt.n	801236e <_printf_i+0x10e>
 8012362:	6821      	ldr	r1, [r4, #0]
 8012364:	432e      	orrs	r6, r5
 8012366:	f021 0104 	bic.w	r1, r1, #4
 801236a:	6021      	str	r1, [r4, #0]
 801236c:	d04b      	beq.n	8012406 <_printf_i+0x1a6>
 801236e:	4616      	mov	r6, r2
 8012370:	fbb5 f1f3 	udiv	r1, r5, r3
 8012374:	fb03 5711 	mls	r7, r3, r1, r5
 8012378:	5dc7      	ldrb	r7, [r0, r7]
 801237a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801237e:	462f      	mov	r7, r5
 8012380:	42bb      	cmp	r3, r7
 8012382:	460d      	mov	r5, r1
 8012384:	d9f4      	bls.n	8012370 <_printf_i+0x110>
 8012386:	2b08      	cmp	r3, #8
 8012388:	d10b      	bne.n	80123a2 <_printf_i+0x142>
 801238a:	6823      	ldr	r3, [r4, #0]
 801238c:	07df      	lsls	r7, r3, #31
 801238e:	d508      	bpl.n	80123a2 <_printf_i+0x142>
 8012390:	6923      	ldr	r3, [r4, #16]
 8012392:	6861      	ldr	r1, [r4, #4]
 8012394:	4299      	cmp	r1, r3
 8012396:	bfde      	ittt	le
 8012398:	2330      	movle	r3, #48	@ 0x30
 801239a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801239e:	f106 36ff 	addle.w	r6, r6, #4294967295
 80123a2:	1b92      	subs	r2, r2, r6
 80123a4:	6122      	str	r2, [r4, #16]
 80123a6:	f8cd a000 	str.w	sl, [sp]
 80123aa:	464b      	mov	r3, r9
 80123ac:	aa03      	add	r2, sp, #12
 80123ae:	4621      	mov	r1, r4
 80123b0:	4640      	mov	r0, r8
 80123b2:	f7ff fee7 	bl	8012184 <_printf_common>
 80123b6:	3001      	adds	r0, #1
 80123b8:	d14a      	bne.n	8012450 <_printf_i+0x1f0>
 80123ba:	f04f 30ff 	mov.w	r0, #4294967295
 80123be:	b004      	add	sp, #16
 80123c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80123c4:	6823      	ldr	r3, [r4, #0]
 80123c6:	f043 0320 	orr.w	r3, r3, #32
 80123ca:	6023      	str	r3, [r4, #0]
 80123cc:	4832      	ldr	r0, [pc, #200]	@ (8012498 <_printf_i+0x238>)
 80123ce:	2778      	movs	r7, #120	@ 0x78
 80123d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80123d4:	6823      	ldr	r3, [r4, #0]
 80123d6:	6831      	ldr	r1, [r6, #0]
 80123d8:	061f      	lsls	r7, r3, #24
 80123da:	f851 5b04 	ldr.w	r5, [r1], #4
 80123de:	d402      	bmi.n	80123e6 <_printf_i+0x186>
 80123e0:	065f      	lsls	r7, r3, #25
 80123e2:	bf48      	it	mi
 80123e4:	b2ad      	uxthmi	r5, r5
 80123e6:	6031      	str	r1, [r6, #0]
 80123e8:	07d9      	lsls	r1, r3, #31
 80123ea:	bf44      	itt	mi
 80123ec:	f043 0320 	orrmi.w	r3, r3, #32
 80123f0:	6023      	strmi	r3, [r4, #0]
 80123f2:	b11d      	cbz	r5, 80123fc <_printf_i+0x19c>
 80123f4:	2310      	movs	r3, #16
 80123f6:	e7ad      	b.n	8012354 <_printf_i+0xf4>
 80123f8:	4826      	ldr	r0, [pc, #152]	@ (8012494 <_printf_i+0x234>)
 80123fa:	e7e9      	b.n	80123d0 <_printf_i+0x170>
 80123fc:	6823      	ldr	r3, [r4, #0]
 80123fe:	f023 0320 	bic.w	r3, r3, #32
 8012402:	6023      	str	r3, [r4, #0]
 8012404:	e7f6      	b.n	80123f4 <_printf_i+0x194>
 8012406:	4616      	mov	r6, r2
 8012408:	e7bd      	b.n	8012386 <_printf_i+0x126>
 801240a:	6833      	ldr	r3, [r6, #0]
 801240c:	6825      	ldr	r5, [r4, #0]
 801240e:	6961      	ldr	r1, [r4, #20]
 8012410:	1d18      	adds	r0, r3, #4
 8012412:	6030      	str	r0, [r6, #0]
 8012414:	062e      	lsls	r6, r5, #24
 8012416:	681b      	ldr	r3, [r3, #0]
 8012418:	d501      	bpl.n	801241e <_printf_i+0x1be>
 801241a:	6019      	str	r1, [r3, #0]
 801241c:	e002      	b.n	8012424 <_printf_i+0x1c4>
 801241e:	0668      	lsls	r0, r5, #25
 8012420:	d5fb      	bpl.n	801241a <_printf_i+0x1ba>
 8012422:	8019      	strh	r1, [r3, #0]
 8012424:	2300      	movs	r3, #0
 8012426:	6123      	str	r3, [r4, #16]
 8012428:	4616      	mov	r6, r2
 801242a:	e7bc      	b.n	80123a6 <_printf_i+0x146>
 801242c:	6833      	ldr	r3, [r6, #0]
 801242e:	1d1a      	adds	r2, r3, #4
 8012430:	6032      	str	r2, [r6, #0]
 8012432:	681e      	ldr	r6, [r3, #0]
 8012434:	6862      	ldr	r2, [r4, #4]
 8012436:	2100      	movs	r1, #0
 8012438:	4630      	mov	r0, r6
 801243a:	f7ed fed1 	bl	80001e0 <memchr>
 801243e:	b108      	cbz	r0, 8012444 <_printf_i+0x1e4>
 8012440:	1b80      	subs	r0, r0, r6
 8012442:	6060      	str	r0, [r4, #4]
 8012444:	6863      	ldr	r3, [r4, #4]
 8012446:	6123      	str	r3, [r4, #16]
 8012448:	2300      	movs	r3, #0
 801244a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801244e:	e7aa      	b.n	80123a6 <_printf_i+0x146>
 8012450:	6923      	ldr	r3, [r4, #16]
 8012452:	4632      	mov	r2, r6
 8012454:	4649      	mov	r1, r9
 8012456:	4640      	mov	r0, r8
 8012458:	47d0      	blx	sl
 801245a:	3001      	adds	r0, #1
 801245c:	d0ad      	beq.n	80123ba <_printf_i+0x15a>
 801245e:	6823      	ldr	r3, [r4, #0]
 8012460:	079b      	lsls	r3, r3, #30
 8012462:	d413      	bmi.n	801248c <_printf_i+0x22c>
 8012464:	68e0      	ldr	r0, [r4, #12]
 8012466:	9b03      	ldr	r3, [sp, #12]
 8012468:	4298      	cmp	r0, r3
 801246a:	bfb8      	it	lt
 801246c:	4618      	movlt	r0, r3
 801246e:	e7a6      	b.n	80123be <_printf_i+0x15e>
 8012470:	2301      	movs	r3, #1
 8012472:	4632      	mov	r2, r6
 8012474:	4649      	mov	r1, r9
 8012476:	4640      	mov	r0, r8
 8012478:	47d0      	blx	sl
 801247a:	3001      	adds	r0, #1
 801247c:	d09d      	beq.n	80123ba <_printf_i+0x15a>
 801247e:	3501      	adds	r5, #1
 8012480:	68e3      	ldr	r3, [r4, #12]
 8012482:	9903      	ldr	r1, [sp, #12]
 8012484:	1a5b      	subs	r3, r3, r1
 8012486:	42ab      	cmp	r3, r5
 8012488:	dcf2      	bgt.n	8012470 <_printf_i+0x210>
 801248a:	e7eb      	b.n	8012464 <_printf_i+0x204>
 801248c:	2500      	movs	r5, #0
 801248e:	f104 0619 	add.w	r6, r4, #25
 8012492:	e7f5      	b.n	8012480 <_printf_i+0x220>
 8012494:	08016048 	.word	0x08016048
 8012498:	08016059 	.word	0x08016059

0801249c <_scanf_float>:
 801249c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124a0:	b087      	sub	sp, #28
 80124a2:	4691      	mov	r9, r2
 80124a4:	9303      	str	r3, [sp, #12]
 80124a6:	688b      	ldr	r3, [r1, #8]
 80124a8:	1e5a      	subs	r2, r3, #1
 80124aa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80124ae:	bf81      	itttt	hi
 80124b0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80124b4:	eb03 0b05 	addhi.w	fp, r3, r5
 80124b8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80124bc:	608b      	strhi	r3, [r1, #8]
 80124be:	680b      	ldr	r3, [r1, #0]
 80124c0:	460a      	mov	r2, r1
 80124c2:	f04f 0500 	mov.w	r5, #0
 80124c6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80124ca:	f842 3b1c 	str.w	r3, [r2], #28
 80124ce:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80124d2:	4680      	mov	r8, r0
 80124d4:	460c      	mov	r4, r1
 80124d6:	bf98      	it	ls
 80124d8:	f04f 0b00 	movls.w	fp, #0
 80124dc:	9201      	str	r2, [sp, #4]
 80124de:	4616      	mov	r6, r2
 80124e0:	46aa      	mov	sl, r5
 80124e2:	462f      	mov	r7, r5
 80124e4:	9502      	str	r5, [sp, #8]
 80124e6:	68a2      	ldr	r2, [r4, #8]
 80124e8:	b15a      	cbz	r2, 8012502 <_scanf_float+0x66>
 80124ea:	f8d9 3000 	ldr.w	r3, [r9]
 80124ee:	781b      	ldrb	r3, [r3, #0]
 80124f0:	2b4e      	cmp	r3, #78	@ 0x4e
 80124f2:	d863      	bhi.n	80125bc <_scanf_float+0x120>
 80124f4:	2b40      	cmp	r3, #64	@ 0x40
 80124f6:	d83b      	bhi.n	8012570 <_scanf_float+0xd4>
 80124f8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80124fc:	b2c8      	uxtb	r0, r1
 80124fe:	280e      	cmp	r0, #14
 8012500:	d939      	bls.n	8012576 <_scanf_float+0xda>
 8012502:	b11f      	cbz	r7, 801250c <_scanf_float+0x70>
 8012504:	6823      	ldr	r3, [r4, #0]
 8012506:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801250a:	6023      	str	r3, [r4, #0]
 801250c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012510:	f1ba 0f01 	cmp.w	sl, #1
 8012514:	f200 8114 	bhi.w	8012740 <_scanf_float+0x2a4>
 8012518:	9b01      	ldr	r3, [sp, #4]
 801251a:	429e      	cmp	r6, r3
 801251c:	f200 8105 	bhi.w	801272a <_scanf_float+0x28e>
 8012520:	2001      	movs	r0, #1
 8012522:	b007      	add	sp, #28
 8012524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012528:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801252c:	2a0d      	cmp	r2, #13
 801252e:	d8e8      	bhi.n	8012502 <_scanf_float+0x66>
 8012530:	a101      	add	r1, pc, #4	@ (adr r1, 8012538 <_scanf_float+0x9c>)
 8012532:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8012536:	bf00      	nop
 8012538:	08012681 	.word	0x08012681
 801253c:	08012503 	.word	0x08012503
 8012540:	08012503 	.word	0x08012503
 8012544:	08012503 	.word	0x08012503
 8012548:	080126dd 	.word	0x080126dd
 801254c:	080126b7 	.word	0x080126b7
 8012550:	08012503 	.word	0x08012503
 8012554:	08012503 	.word	0x08012503
 8012558:	0801268f 	.word	0x0801268f
 801255c:	08012503 	.word	0x08012503
 8012560:	08012503 	.word	0x08012503
 8012564:	08012503 	.word	0x08012503
 8012568:	08012503 	.word	0x08012503
 801256c:	0801264b 	.word	0x0801264b
 8012570:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8012574:	e7da      	b.n	801252c <_scanf_float+0x90>
 8012576:	290e      	cmp	r1, #14
 8012578:	d8c3      	bhi.n	8012502 <_scanf_float+0x66>
 801257a:	a001      	add	r0, pc, #4	@ (adr r0, 8012580 <_scanf_float+0xe4>)
 801257c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8012580:	0801263b 	.word	0x0801263b
 8012584:	08012503 	.word	0x08012503
 8012588:	0801263b 	.word	0x0801263b
 801258c:	080126cb 	.word	0x080126cb
 8012590:	08012503 	.word	0x08012503
 8012594:	080125dd 	.word	0x080125dd
 8012598:	08012621 	.word	0x08012621
 801259c:	08012621 	.word	0x08012621
 80125a0:	08012621 	.word	0x08012621
 80125a4:	08012621 	.word	0x08012621
 80125a8:	08012621 	.word	0x08012621
 80125ac:	08012621 	.word	0x08012621
 80125b0:	08012621 	.word	0x08012621
 80125b4:	08012621 	.word	0x08012621
 80125b8:	08012621 	.word	0x08012621
 80125bc:	2b6e      	cmp	r3, #110	@ 0x6e
 80125be:	d809      	bhi.n	80125d4 <_scanf_float+0x138>
 80125c0:	2b60      	cmp	r3, #96	@ 0x60
 80125c2:	d8b1      	bhi.n	8012528 <_scanf_float+0x8c>
 80125c4:	2b54      	cmp	r3, #84	@ 0x54
 80125c6:	d07b      	beq.n	80126c0 <_scanf_float+0x224>
 80125c8:	2b59      	cmp	r3, #89	@ 0x59
 80125ca:	d19a      	bne.n	8012502 <_scanf_float+0x66>
 80125cc:	2d07      	cmp	r5, #7
 80125ce:	d198      	bne.n	8012502 <_scanf_float+0x66>
 80125d0:	2508      	movs	r5, #8
 80125d2:	e02f      	b.n	8012634 <_scanf_float+0x198>
 80125d4:	2b74      	cmp	r3, #116	@ 0x74
 80125d6:	d073      	beq.n	80126c0 <_scanf_float+0x224>
 80125d8:	2b79      	cmp	r3, #121	@ 0x79
 80125da:	e7f6      	b.n	80125ca <_scanf_float+0x12e>
 80125dc:	6821      	ldr	r1, [r4, #0]
 80125de:	05c8      	lsls	r0, r1, #23
 80125e0:	d51e      	bpl.n	8012620 <_scanf_float+0x184>
 80125e2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80125e6:	6021      	str	r1, [r4, #0]
 80125e8:	3701      	adds	r7, #1
 80125ea:	f1bb 0f00 	cmp.w	fp, #0
 80125ee:	d003      	beq.n	80125f8 <_scanf_float+0x15c>
 80125f0:	3201      	adds	r2, #1
 80125f2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80125f6:	60a2      	str	r2, [r4, #8]
 80125f8:	68a3      	ldr	r3, [r4, #8]
 80125fa:	3b01      	subs	r3, #1
 80125fc:	60a3      	str	r3, [r4, #8]
 80125fe:	6923      	ldr	r3, [r4, #16]
 8012600:	3301      	adds	r3, #1
 8012602:	6123      	str	r3, [r4, #16]
 8012604:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8012608:	3b01      	subs	r3, #1
 801260a:	2b00      	cmp	r3, #0
 801260c:	f8c9 3004 	str.w	r3, [r9, #4]
 8012610:	f340 8082 	ble.w	8012718 <_scanf_float+0x27c>
 8012614:	f8d9 3000 	ldr.w	r3, [r9]
 8012618:	3301      	adds	r3, #1
 801261a:	f8c9 3000 	str.w	r3, [r9]
 801261e:	e762      	b.n	80124e6 <_scanf_float+0x4a>
 8012620:	eb1a 0105 	adds.w	r1, sl, r5
 8012624:	f47f af6d 	bne.w	8012502 <_scanf_float+0x66>
 8012628:	6822      	ldr	r2, [r4, #0]
 801262a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801262e:	6022      	str	r2, [r4, #0]
 8012630:	460d      	mov	r5, r1
 8012632:	468a      	mov	sl, r1
 8012634:	f806 3b01 	strb.w	r3, [r6], #1
 8012638:	e7de      	b.n	80125f8 <_scanf_float+0x15c>
 801263a:	6822      	ldr	r2, [r4, #0]
 801263c:	0610      	lsls	r0, r2, #24
 801263e:	f57f af60 	bpl.w	8012502 <_scanf_float+0x66>
 8012642:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8012646:	6022      	str	r2, [r4, #0]
 8012648:	e7f4      	b.n	8012634 <_scanf_float+0x198>
 801264a:	f1ba 0f00 	cmp.w	sl, #0
 801264e:	d10c      	bne.n	801266a <_scanf_float+0x1ce>
 8012650:	b977      	cbnz	r7, 8012670 <_scanf_float+0x1d4>
 8012652:	6822      	ldr	r2, [r4, #0]
 8012654:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8012658:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801265c:	d108      	bne.n	8012670 <_scanf_float+0x1d4>
 801265e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012662:	6022      	str	r2, [r4, #0]
 8012664:	f04f 0a01 	mov.w	sl, #1
 8012668:	e7e4      	b.n	8012634 <_scanf_float+0x198>
 801266a:	f1ba 0f02 	cmp.w	sl, #2
 801266e:	d050      	beq.n	8012712 <_scanf_float+0x276>
 8012670:	2d01      	cmp	r5, #1
 8012672:	d002      	beq.n	801267a <_scanf_float+0x1de>
 8012674:	2d04      	cmp	r5, #4
 8012676:	f47f af44 	bne.w	8012502 <_scanf_float+0x66>
 801267a:	3501      	adds	r5, #1
 801267c:	b2ed      	uxtb	r5, r5
 801267e:	e7d9      	b.n	8012634 <_scanf_float+0x198>
 8012680:	f1ba 0f01 	cmp.w	sl, #1
 8012684:	f47f af3d 	bne.w	8012502 <_scanf_float+0x66>
 8012688:	f04f 0a02 	mov.w	sl, #2
 801268c:	e7d2      	b.n	8012634 <_scanf_float+0x198>
 801268e:	b975      	cbnz	r5, 80126ae <_scanf_float+0x212>
 8012690:	2f00      	cmp	r7, #0
 8012692:	f47f af37 	bne.w	8012504 <_scanf_float+0x68>
 8012696:	6822      	ldr	r2, [r4, #0]
 8012698:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801269c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80126a0:	f040 8103 	bne.w	80128aa <_scanf_float+0x40e>
 80126a4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80126a8:	6022      	str	r2, [r4, #0]
 80126aa:	2501      	movs	r5, #1
 80126ac:	e7c2      	b.n	8012634 <_scanf_float+0x198>
 80126ae:	2d03      	cmp	r5, #3
 80126b0:	d0e3      	beq.n	801267a <_scanf_float+0x1de>
 80126b2:	2d05      	cmp	r5, #5
 80126b4:	e7df      	b.n	8012676 <_scanf_float+0x1da>
 80126b6:	2d02      	cmp	r5, #2
 80126b8:	f47f af23 	bne.w	8012502 <_scanf_float+0x66>
 80126bc:	2503      	movs	r5, #3
 80126be:	e7b9      	b.n	8012634 <_scanf_float+0x198>
 80126c0:	2d06      	cmp	r5, #6
 80126c2:	f47f af1e 	bne.w	8012502 <_scanf_float+0x66>
 80126c6:	2507      	movs	r5, #7
 80126c8:	e7b4      	b.n	8012634 <_scanf_float+0x198>
 80126ca:	6822      	ldr	r2, [r4, #0]
 80126cc:	0591      	lsls	r1, r2, #22
 80126ce:	f57f af18 	bpl.w	8012502 <_scanf_float+0x66>
 80126d2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80126d6:	6022      	str	r2, [r4, #0]
 80126d8:	9702      	str	r7, [sp, #8]
 80126da:	e7ab      	b.n	8012634 <_scanf_float+0x198>
 80126dc:	6822      	ldr	r2, [r4, #0]
 80126de:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80126e2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80126e6:	d005      	beq.n	80126f4 <_scanf_float+0x258>
 80126e8:	0550      	lsls	r0, r2, #21
 80126ea:	f57f af0a 	bpl.w	8012502 <_scanf_float+0x66>
 80126ee:	2f00      	cmp	r7, #0
 80126f0:	f000 80db 	beq.w	80128aa <_scanf_float+0x40e>
 80126f4:	0591      	lsls	r1, r2, #22
 80126f6:	bf58      	it	pl
 80126f8:	9902      	ldrpl	r1, [sp, #8]
 80126fa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80126fe:	bf58      	it	pl
 8012700:	1a79      	subpl	r1, r7, r1
 8012702:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8012706:	bf58      	it	pl
 8012708:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801270c:	6022      	str	r2, [r4, #0]
 801270e:	2700      	movs	r7, #0
 8012710:	e790      	b.n	8012634 <_scanf_float+0x198>
 8012712:	f04f 0a03 	mov.w	sl, #3
 8012716:	e78d      	b.n	8012634 <_scanf_float+0x198>
 8012718:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801271c:	4649      	mov	r1, r9
 801271e:	4640      	mov	r0, r8
 8012720:	4798      	blx	r3
 8012722:	2800      	cmp	r0, #0
 8012724:	f43f aedf 	beq.w	80124e6 <_scanf_float+0x4a>
 8012728:	e6eb      	b.n	8012502 <_scanf_float+0x66>
 801272a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801272e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012732:	464a      	mov	r2, r9
 8012734:	4640      	mov	r0, r8
 8012736:	4798      	blx	r3
 8012738:	6923      	ldr	r3, [r4, #16]
 801273a:	3b01      	subs	r3, #1
 801273c:	6123      	str	r3, [r4, #16]
 801273e:	e6eb      	b.n	8012518 <_scanf_float+0x7c>
 8012740:	1e6b      	subs	r3, r5, #1
 8012742:	2b06      	cmp	r3, #6
 8012744:	d824      	bhi.n	8012790 <_scanf_float+0x2f4>
 8012746:	2d02      	cmp	r5, #2
 8012748:	d836      	bhi.n	80127b8 <_scanf_float+0x31c>
 801274a:	9b01      	ldr	r3, [sp, #4]
 801274c:	429e      	cmp	r6, r3
 801274e:	f67f aee7 	bls.w	8012520 <_scanf_float+0x84>
 8012752:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012756:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801275a:	464a      	mov	r2, r9
 801275c:	4640      	mov	r0, r8
 801275e:	4798      	blx	r3
 8012760:	6923      	ldr	r3, [r4, #16]
 8012762:	3b01      	subs	r3, #1
 8012764:	6123      	str	r3, [r4, #16]
 8012766:	e7f0      	b.n	801274a <_scanf_float+0x2ae>
 8012768:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801276c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8012770:	464a      	mov	r2, r9
 8012772:	4640      	mov	r0, r8
 8012774:	4798      	blx	r3
 8012776:	6923      	ldr	r3, [r4, #16]
 8012778:	3b01      	subs	r3, #1
 801277a:	6123      	str	r3, [r4, #16]
 801277c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012780:	fa5f fa8a 	uxtb.w	sl, sl
 8012784:	f1ba 0f02 	cmp.w	sl, #2
 8012788:	d1ee      	bne.n	8012768 <_scanf_float+0x2cc>
 801278a:	3d03      	subs	r5, #3
 801278c:	b2ed      	uxtb	r5, r5
 801278e:	1b76      	subs	r6, r6, r5
 8012790:	6823      	ldr	r3, [r4, #0]
 8012792:	05da      	lsls	r2, r3, #23
 8012794:	d530      	bpl.n	80127f8 <_scanf_float+0x35c>
 8012796:	055b      	lsls	r3, r3, #21
 8012798:	d511      	bpl.n	80127be <_scanf_float+0x322>
 801279a:	9b01      	ldr	r3, [sp, #4]
 801279c:	429e      	cmp	r6, r3
 801279e:	f67f aebf 	bls.w	8012520 <_scanf_float+0x84>
 80127a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80127a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80127aa:	464a      	mov	r2, r9
 80127ac:	4640      	mov	r0, r8
 80127ae:	4798      	blx	r3
 80127b0:	6923      	ldr	r3, [r4, #16]
 80127b2:	3b01      	subs	r3, #1
 80127b4:	6123      	str	r3, [r4, #16]
 80127b6:	e7f0      	b.n	801279a <_scanf_float+0x2fe>
 80127b8:	46aa      	mov	sl, r5
 80127ba:	46b3      	mov	fp, r6
 80127bc:	e7de      	b.n	801277c <_scanf_float+0x2e0>
 80127be:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80127c2:	6923      	ldr	r3, [r4, #16]
 80127c4:	2965      	cmp	r1, #101	@ 0x65
 80127c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80127ca:	f106 35ff 	add.w	r5, r6, #4294967295
 80127ce:	6123      	str	r3, [r4, #16]
 80127d0:	d00c      	beq.n	80127ec <_scanf_float+0x350>
 80127d2:	2945      	cmp	r1, #69	@ 0x45
 80127d4:	d00a      	beq.n	80127ec <_scanf_float+0x350>
 80127d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80127da:	464a      	mov	r2, r9
 80127dc:	4640      	mov	r0, r8
 80127de:	4798      	blx	r3
 80127e0:	6923      	ldr	r3, [r4, #16]
 80127e2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80127e6:	3b01      	subs	r3, #1
 80127e8:	1eb5      	subs	r5, r6, #2
 80127ea:	6123      	str	r3, [r4, #16]
 80127ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80127f0:	464a      	mov	r2, r9
 80127f2:	4640      	mov	r0, r8
 80127f4:	4798      	blx	r3
 80127f6:	462e      	mov	r6, r5
 80127f8:	6822      	ldr	r2, [r4, #0]
 80127fa:	f012 0210 	ands.w	r2, r2, #16
 80127fe:	d001      	beq.n	8012804 <_scanf_float+0x368>
 8012800:	2000      	movs	r0, #0
 8012802:	e68e      	b.n	8012522 <_scanf_float+0x86>
 8012804:	7032      	strb	r2, [r6, #0]
 8012806:	6823      	ldr	r3, [r4, #0]
 8012808:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801280c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8012810:	d125      	bne.n	801285e <_scanf_float+0x3c2>
 8012812:	9b02      	ldr	r3, [sp, #8]
 8012814:	429f      	cmp	r7, r3
 8012816:	d00a      	beq.n	801282e <_scanf_float+0x392>
 8012818:	1bda      	subs	r2, r3, r7
 801281a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801281e:	429e      	cmp	r6, r3
 8012820:	bf28      	it	cs
 8012822:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8012826:	4922      	ldr	r1, [pc, #136]	@ (80128b0 <_scanf_float+0x414>)
 8012828:	4630      	mov	r0, r6
 801282a:	f000 f93d 	bl	8012aa8 <siprintf>
 801282e:	9901      	ldr	r1, [sp, #4]
 8012830:	2200      	movs	r2, #0
 8012832:	4640      	mov	r0, r8
 8012834:	f7ff f944 	bl	8011ac0 <_strtod_r>
 8012838:	9b03      	ldr	r3, [sp, #12]
 801283a:	6821      	ldr	r1, [r4, #0]
 801283c:	681b      	ldr	r3, [r3, #0]
 801283e:	f011 0f02 	tst.w	r1, #2
 8012842:	ec57 6b10 	vmov	r6, r7, d0
 8012846:	f103 0204 	add.w	r2, r3, #4
 801284a:	d015      	beq.n	8012878 <_scanf_float+0x3dc>
 801284c:	9903      	ldr	r1, [sp, #12]
 801284e:	600a      	str	r2, [r1, #0]
 8012850:	681b      	ldr	r3, [r3, #0]
 8012852:	e9c3 6700 	strd	r6, r7, [r3]
 8012856:	68e3      	ldr	r3, [r4, #12]
 8012858:	3301      	adds	r3, #1
 801285a:	60e3      	str	r3, [r4, #12]
 801285c:	e7d0      	b.n	8012800 <_scanf_float+0x364>
 801285e:	9b04      	ldr	r3, [sp, #16]
 8012860:	2b00      	cmp	r3, #0
 8012862:	d0e4      	beq.n	801282e <_scanf_float+0x392>
 8012864:	9905      	ldr	r1, [sp, #20]
 8012866:	230a      	movs	r3, #10
 8012868:	3101      	adds	r1, #1
 801286a:	4640      	mov	r0, r8
 801286c:	f7ff f9b4 	bl	8011bd8 <_strtol_r>
 8012870:	9b04      	ldr	r3, [sp, #16]
 8012872:	9e05      	ldr	r6, [sp, #20]
 8012874:	1ac2      	subs	r2, r0, r3
 8012876:	e7d0      	b.n	801281a <_scanf_float+0x37e>
 8012878:	f011 0f04 	tst.w	r1, #4
 801287c:	9903      	ldr	r1, [sp, #12]
 801287e:	600a      	str	r2, [r1, #0]
 8012880:	d1e6      	bne.n	8012850 <_scanf_float+0x3b4>
 8012882:	681d      	ldr	r5, [r3, #0]
 8012884:	4632      	mov	r2, r6
 8012886:	463b      	mov	r3, r7
 8012888:	4630      	mov	r0, r6
 801288a:	4639      	mov	r1, r7
 801288c:	f7ee f956 	bl	8000b3c <__aeabi_dcmpun>
 8012890:	b128      	cbz	r0, 801289e <_scanf_float+0x402>
 8012892:	4808      	ldr	r0, [pc, #32]	@ (80128b4 <_scanf_float+0x418>)
 8012894:	f000 fb94 	bl	8012fc0 <nanf>
 8012898:	ed85 0a00 	vstr	s0, [r5]
 801289c:	e7db      	b.n	8012856 <_scanf_float+0x3ba>
 801289e:	4630      	mov	r0, r6
 80128a0:	4639      	mov	r1, r7
 80128a2:	f7ee f9a9 	bl	8000bf8 <__aeabi_d2f>
 80128a6:	6028      	str	r0, [r5, #0]
 80128a8:	e7d5      	b.n	8012856 <_scanf_float+0x3ba>
 80128aa:	2700      	movs	r7, #0
 80128ac:	e62e      	b.n	801250c <_scanf_float+0x70>
 80128ae:	bf00      	nop
 80128b0:	0801606a 	.word	0x0801606a
 80128b4:	08016123 	.word	0x08016123

080128b8 <std>:
 80128b8:	2300      	movs	r3, #0
 80128ba:	b510      	push	{r4, lr}
 80128bc:	4604      	mov	r4, r0
 80128be:	e9c0 3300 	strd	r3, r3, [r0]
 80128c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80128c6:	6083      	str	r3, [r0, #8]
 80128c8:	8181      	strh	r1, [r0, #12]
 80128ca:	6643      	str	r3, [r0, #100]	@ 0x64
 80128cc:	81c2      	strh	r2, [r0, #14]
 80128ce:	6183      	str	r3, [r0, #24]
 80128d0:	4619      	mov	r1, r3
 80128d2:	2208      	movs	r2, #8
 80128d4:	305c      	adds	r0, #92	@ 0x5c
 80128d6:	f000 f9e1 	bl	8012c9c <memset>
 80128da:	4b0d      	ldr	r3, [pc, #52]	@ (8012910 <std+0x58>)
 80128dc:	6263      	str	r3, [r4, #36]	@ 0x24
 80128de:	4b0d      	ldr	r3, [pc, #52]	@ (8012914 <std+0x5c>)
 80128e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80128e2:	4b0d      	ldr	r3, [pc, #52]	@ (8012918 <std+0x60>)
 80128e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80128e6:	4b0d      	ldr	r3, [pc, #52]	@ (801291c <std+0x64>)
 80128e8:	6323      	str	r3, [r4, #48]	@ 0x30
 80128ea:	4b0d      	ldr	r3, [pc, #52]	@ (8012920 <std+0x68>)
 80128ec:	6224      	str	r4, [r4, #32]
 80128ee:	429c      	cmp	r4, r3
 80128f0:	d006      	beq.n	8012900 <std+0x48>
 80128f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80128f6:	4294      	cmp	r4, r2
 80128f8:	d002      	beq.n	8012900 <std+0x48>
 80128fa:	33d0      	adds	r3, #208	@ 0xd0
 80128fc:	429c      	cmp	r4, r3
 80128fe:	d105      	bne.n	801290c <std+0x54>
 8012900:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012904:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012908:	f000 bb40 	b.w	8012f8c <__retarget_lock_init_recursive>
 801290c:	bd10      	pop	{r4, pc}
 801290e:	bf00      	nop
 8012910:	08012aed 	.word	0x08012aed
 8012914:	08012b0f 	.word	0x08012b0f
 8012918:	08012b47 	.word	0x08012b47
 801291c:	08012b6b 	.word	0x08012b6b
 8012920:	200104ec 	.word	0x200104ec

08012924 <stdio_exit_handler>:
 8012924:	4a02      	ldr	r2, [pc, #8]	@ (8012930 <stdio_exit_handler+0xc>)
 8012926:	4903      	ldr	r1, [pc, #12]	@ (8012934 <stdio_exit_handler+0x10>)
 8012928:	4803      	ldr	r0, [pc, #12]	@ (8012938 <stdio_exit_handler+0x14>)
 801292a:	f000 b869 	b.w	8012a00 <_fwalk_sglue>
 801292e:	bf00      	nop
 8012930:	2000002c 	.word	0x2000002c
 8012934:	0801538d 	.word	0x0801538d
 8012938:	200001a8 	.word	0x200001a8

0801293c <cleanup_stdio>:
 801293c:	6841      	ldr	r1, [r0, #4]
 801293e:	4b0c      	ldr	r3, [pc, #48]	@ (8012970 <cleanup_stdio+0x34>)
 8012940:	4299      	cmp	r1, r3
 8012942:	b510      	push	{r4, lr}
 8012944:	4604      	mov	r4, r0
 8012946:	d001      	beq.n	801294c <cleanup_stdio+0x10>
 8012948:	f002 fd20 	bl	801538c <_fflush_r>
 801294c:	68a1      	ldr	r1, [r4, #8]
 801294e:	4b09      	ldr	r3, [pc, #36]	@ (8012974 <cleanup_stdio+0x38>)
 8012950:	4299      	cmp	r1, r3
 8012952:	d002      	beq.n	801295a <cleanup_stdio+0x1e>
 8012954:	4620      	mov	r0, r4
 8012956:	f002 fd19 	bl	801538c <_fflush_r>
 801295a:	68e1      	ldr	r1, [r4, #12]
 801295c:	4b06      	ldr	r3, [pc, #24]	@ (8012978 <cleanup_stdio+0x3c>)
 801295e:	4299      	cmp	r1, r3
 8012960:	d004      	beq.n	801296c <cleanup_stdio+0x30>
 8012962:	4620      	mov	r0, r4
 8012964:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012968:	f002 bd10 	b.w	801538c <_fflush_r>
 801296c:	bd10      	pop	{r4, pc}
 801296e:	bf00      	nop
 8012970:	200104ec 	.word	0x200104ec
 8012974:	20010554 	.word	0x20010554
 8012978:	200105bc 	.word	0x200105bc

0801297c <global_stdio_init.part.0>:
 801297c:	b510      	push	{r4, lr}
 801297e:	4b0b      	ldr	r3, [pc, #44]	@ (80129ac <global_stdio_init.part.0+0x30>)
 8012980:	4c0b      	ldr	r4, [pc, #44]	@ (80129b0 <global_stdio_init.part.0+0x34>)
 8012982:	4a0c      	ldr	r2, [pc, #48]	@ (80129b4 <global_stdio_init.part.0+0x38>)
 8012984:	601a      	str	r2, [r3, #0]
 8012986:	4620      	mov	r0, r4
 8012988:	2200      	movs	r2, #0
 801298a:	2104      	movs	r1, #4
 801298c:	f7ff ff94 	bl	80128b8 <std>
 8012990:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012994:	2201      	movs	r2, #1
 8012996:	2109      	movs	r1, #9
 8012998:	f7ff ff8e 	bl	80128b8 <std>
 801299c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80129a0:	2202      	movs	r2, #2
 80129a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80129a6:	2112      	movs	r1, #18
 80129a8:	f7ff bf86 	b.w	80128b8 <std>
 80129ac:	20010624 	.word	0x20010624
 80129b0:	200104ec 	.word	0x200104ec
 80129b4:	08012925 	.word	0x08012925

080129b8 <__sfp_lock_acquire>:
 80129b8:	4801      	ldr	r0, [pc, #4]	@ (80129c0 <__sfp_lock_acquire+0x8>)
 80129ba:	f000 bae8 	b.w	8012f8e <__retarget_lock_acquire_recursive>
 80129be:	bf00      	nop
 80129c0:	2001062d 	.word	0x2001062d

080129c4 <__sfp_lock_release>:
 80129c4:	4801      	ldr	r0, [pc, #4]	@ (80129cc <__sfp_lock_release+0x8>)
 80129c6:	f000 bae3 	b.w	8012f90 <__retarget_lock_release_recursive>
 80129ca:	bf00      	nop
 80129cc:	2001062d 	.word	0x2001062d

080129d0 <__sinit>:
 80129d0:	b510      	push	{r4, lr}
 80129d2:	4604      	mov	r4, r0
 80129d4:	f7ff fff0 	bl	80129b8 <__sfp_lock_acquire>
 80129d8:	6a23      	ldr	r3, [r4, #32]
 80129da:	b11b      	cbz	r3, 80129e4 <__sinit+0x14>
 80129dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80129e0:	f7ff bff0 	b.w	80129c4 <__sfp_lock_release>
 80129e4:	4b04      	ldr	r3, [pc, #16]	@ (80129f8 <__sinit+0x28>)
 80129e6:	6223      	str	r3, [r4, #32]
 80129e8:	4b04      	ldr	r3, [pc, #16]	@ (80129fc <__sinit+0x2c>)
 80129ea:	681b      	ldr	r3, [r3, #0]
 80129ec:	2b00      	cmp	r3, #0
 80129ee:	d1f5      	bne.n	80129dc <__sinit+0xc>
 80129f0:	f7ff ffc4 	bl	801297c <global_stdio_init.part.0>
 80129f4:	e7f2      	b.n	80129dc <__sinit+0xc>
 80129f6:	bf00      	nop
 80129f8:	0801293d 	.word	0x0801293d
 80129fc:	20010624 	.word	0x20010624

08012a00 <_fwalk_sglue>:
 8012a00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012a04:	4607      	mov	r7, r0
 8012a06:	4688      	mov	r8, r1
 8012a08:	4614      	mov	r4, r2
 8012a0a:	2600      	movs	r6, #0
 8012a0c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012a10:	f1b9 0901 	subs.w	r9, r9, #1
 8012a14:	d505      	bpl.n	8012a22 <_fwalk_sglue+0x22>
 8012a16:	6824      	ldr	r4, [r4, #0]
 8012a18:	2c00      	cmp	r4, #0
 8012a1a:	d1f7      	bne.n	8012a0c <_fwalk_sglue+0xc>
 8012a1c:	4630      	mov	r0, r6
 8012a1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012a22:	89ab      	ldrh	r3, [r5, #12]
 8012a24:	2b01      	cmp	r3, #1
 8012a26:	d907      	bls.n	8012a38 <_fwalk_sglue+0x38>
 8012a28:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012a2c:	3301      	adds	r3, #1
 8012a2e:	d003      	beq.n	8012a38 <_fwalk_sglue+0x38>
 8012a30:	4629      	mov	r1, r5
 8012a32:	4638      	mov	r0, r7
 8012a34:	47c0      	blx	r8
 8012a36:	4306      	orrs	r6, r0
 8012a38:	3568      	adds	r5, #104	@ 0x68
 8012a3a:	e7e9      	b.n	8012a10 <_fwalk_sglue+0x10>

08012a3c <sniprintf>:
 8012a3c:	b40c      	push	{r2, r3}
 8012a3e:	b530      	push	{r4, r5, lr}
 8012a40:	4b18      	ldr	r3, [pc, #96]	@ (8012aa4 <sniprintf+0x68>)
 8012a42:	1e0c      	subs	r4, r1, #0
 8012a44:	681d      	ldr	r5, [r3, #0]
 8012a46:	b09d      	sub	sp, #116	@ 0x74
 8012a48:	da08      	bge.n	8012a5c <sniprintf+0x20>
 8012a4a:	238b      	movs	r3, #139	@ 0x8b
 8012a4c:	602b      	str	r3, [r5, #0]
 8012a4e:	f04f 30ff 	mov.w	r0, #4294967295
 8012a52:	b01d      	add	sp, #116	@ 0x74
 8012a54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012a58:	b002      	add	sp, #8
 8012a5a:	4770      	bx	lr
 8012a5c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8012a60:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012a64:	f04f 0300 	mov.w	r3, #0
 8012a68:	931b      	str	r3, [sp, #108]	@ 0x6c
 8012a6a:	bf14      	ite	ne
 8012a6c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8012a70:	4623      	moveq	r3, r4
 8012a72:	9304      	str	r3, [sp, #16]
 8012a74:	9307      	str	r3, [sp, #28]
 8012a76:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012a7a:	9002      	str	r0, [sp, #8]
 8012a7c:	9006      	str	r0, [sp, #24]
 8012a7e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8012a82:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8012a84:	ab21      	add	r3, sp, #132	@ 0x84
 8012a86:	a902      	add	r1, sp, #8
 8012a88:	4628      	mov	r0, r5
 8012a8a:	9301      	str	r3, [sp, #4]
 8012a8c:	f002 f9bc 	bl	8014e08 <_svfiprintf_r>
 8012a90:	1c43      	adds	r3, r0, #1
 8012a92:	bfbc      	itt	lt
 8012a94:	238b      	movlt	r3, #139	@ 0x8b
 8012a96:	602b      	strlt	r3, [r5, #0]
 8012a98:	2c00      	cmp	r4, #0
 8012a9a:	d0da      	beq.n	8012a52 <sniprintf+0x16>
 8012a9c:	9b02      	ldr	r3, [sp, #8]
 8012a9e:	2200      	movs	r2, #0
 8012aa0:	701a      	strb	r2, [r3, #0]
 8012aa2:	e7d6      	b.n	8012a52 <sniprintf+0x16>
 8012aa4:	200001a4 	.word	0x200001a4

08012aa8 <siprintf>:
 8012aa8:	b40e      	push	{r1, r2, r3}
 8012aaa:	b510      	push	{r4, lr}
 8012aac:	b09d      	sub	sp, #116	@ 0x74
 8012aae:	ab1f      	add	r3, sp, #124	@ 0x7c
 8012ab0:	9002      	str	r0, [sp, #8]
 8012ab2:	9006      	str	r0, [sp, #24]
 8012ab4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012ab8:	480a      	ldr	r0, [pc, #40]	@ (8012ae4 <siprintf+0x3c>)
 8012aba:	9107      	str	r1, [sp, #28]
 8012abc:	9104      	str	r1, [sp, #16]
 8012abe:	490a      	ldr	r1, [pc, #40]	@ (8012ae8 <siprintf+0x40>)
 8012ac0:	f853 2b04 	ldr.w	r2, [r3], #4
 8012ac4:	9105      	str	r1, [sp, #20]
 8012ac6:	2400      	movs	r4, #0
 8012ac8:	a902      	add	r1, sp, #8
 8012aca:	6800      	ldr	r0, [r0, #0]
 8012acc:	9301      	str	r3, [sp, #4]
 8012ace:	941b      	str	r4, [sp, #108]	@ 0x6c
 8012ad0:	f002 f99a 	bl	8014e08 <_svfiprintf_r>
 8012ad4:	9b02      	ldr	r3, [sp, #8]
 8012ad6:	701c      	strb	r4, [r3, #0]
 8012ad8:	b01d      	add	sp, #116	@ 0x74
 8012ada:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012ade:	b003      	add	sp, #12
 8012ae0:	4770      	bx	lr
 8012ae2:	bf00      	nop
 8012ae4:	200001a4 	.word	0x200001a4
 8012ae8:	ffff0208 	.word	0xffff0208

08012aec <__sread>:
 8012aec:	b510      	push	{r4, lr}
 8012aee:	460c      	mov	r4, r1
 8012af0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012af4:	f000 f9ec 	bl	8012ed0 <_read_r>
 8012af8:	2800      	cmp	r0, #0
 8012afa:	bfab      	itete	ge
 8012afc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012afe:	89a3      	ldrhlt	r3, [r4, #12]
 8012b00:	181b      	addge	r3, r3, r0
 8012b02:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012b06:	bfac      	ite	ge
 8012b08:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012b0a:	81a3      	strhlt	r3, [r4, #12]
 8012b0c:	bd10      	pop	{r4, pc}

08012b0e <__swrite>:
 8012b0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b12:	461f      	mov	r7, r3
 8012b14:	898b      	ldrh	r3, [r1, #12]
 8012b16:	05db      	lsls	r3, r3, #23
 8012b18:	4605      	mov	r5, r0
 8012b1a:	460c      	mov	r4, r1
 8012b1c:	4616      	mov	r6, r2
 8012b1e:	d505      	bpl.n	8012b2c <__swrite+0x1e>
 8012b20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012b24:	2302      	movs	r3, #2
 8012b26:	2200      	movs	r2, #0
 8012b28:	f000 f9c0 	bl	8012eac <_lseek_r>
 8012b2c:	89a3      	ldrh	r3, [r4, #12]
 8012b2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012b32:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012b36:	81a3      	strh	r3, [r4, #12]
 8012b38:	4632      	mov	r2, r6
 8012b3a:	463b      	mov	r3, r7
 8012b3c:	4628      	mov	r0, r5
 8012b3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012b42:	f000 b9e7 	b.w	8012f14 <_write_r>

08012b46 <__sseek>:
 8012b46:	b510      	push	{r4, lr}
 8012b48:	460c      	mov	r4, r1
 8012b4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012b4e:	f000 f9ad 	bl	8012eac <_lseek_r>
 8012b52:	1c43      	adds	r3, r0, #1
 8012b54:	89a3      	ldrh	r3, [r4, #12]
 8012b56:	bf15      	itete	ne
 8012b58:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012b5a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012b5e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012b62:	81a3      	strheq	r3, [r4, #12]
 8012b64:	bf18      	it	ne
 8012b66:	81a3      	strhne	r3, [r4, #12]
 8012b68:	bd10      	pop	{r4, pc}

08012b6a <__sclose>:
 8012b6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012b6e:	f000 b92f 	b.w	8012dd0 <_close_r>

08012b72 <__swbuf_r>:
 8012b72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b74:	460e      	mov	r6, r1
 8012b76:	4614      	mov	r4, r2
 8012b78:	4605      	mov	r5, r0
 8012b7a:	b118      	cbz	r0, 8012b84 <__swbuf_r+0x12>
 8012b7c:	6a03      	ldr	r3, [r0, #32]
 8012b7e:	b90b      	cbnz	r3, 8012b84 <__swbuf_r+0x12>
 8012b80:	f7ff ff26 	bl	80129d0 <__sinit>
 8012b84:	69a3      	ldr	r3, [r4, #24]
 8012b86:	60a3      	str	r3, [r4, #8]
 8012b88:	89a3      	ldrh	r3, [r4, #12]
 8012b8a:	071a      	lsls	r2, r3, #28
 8012b8c:	d501      	bpl.n	8012b92 <__swbuf_r+0x20>
 8012b8e:	6923      	ldr	r3, [r4, #16]
 8012b90:	b943      	cbnz	r3, 8012ba4 <__swbuf_r+0x32>
 8012b92:	4621      	mov	r1, r4
 8012b94:	4628      	mov	r0, r5
 8012b96:	f000 f82b 	bl	8012bf0 <__swsetup_r>
 8012b9a:	b118      	cbz	r0, 8012ba4 <__swbuf_r+0x32>
 8012b9c:	f04f 37ff 	mov.w	r7, #4294967295
 8012ba0:	4638      	mov	r0, r7
 8012ba2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012ba4:	6823      	ldr	r3, [r4, #0]
 8012ba6:	6922      	ldr	r2, [r4, #16]
 8012ba8:	1a98      	subs	r0, r3, r2
 8012baa:	6963      	ldr	r3, [r4, #20]
 8012bac:	b2f6      	uxtb	r6, r6
 8012bae:	4283      	cmp	r3, r0
 8012bb0:	4637      	mov	r7, r6
 8012bb2:	dc05      	bgt.n	8012bc0 <__swbuf_r+0x4e>
 8012bb4:	4621      	mov	r1, r4
 8012bb6:	4628      	mov	r0, r5
 8012bb8:	f002 fbe8 	bl	801538c <_fflush_r>
 8012bbc:	2800      	cmp	r0, #0
 8012bbe:	d1ed      	bne.n	8012b9c <__swbuf_r+0x2a>
 8012bc0:	68a3      	ldr	r3, [r4, #8]
 8012bc2:	3b01      	subs	r3, #1
 8012bc4:	60a3      	str	r3, [r4, #8]
 8012bc6:	6823      	ldr	r3, [r4, #0]
 8012bc8:	1c5a      	adds	r2, r3, #1
 8012bca:	6022      	str	r2, [r4, #0]
 8012bcc:	701e      	strb	r6, [r3, #0]
 8012bce:	6962      	ldr	r2, [r4, #20]
 8012bd0:	1c43      	adds	r3, r0, #1
 8012bd2:	429a      	cmp	r2, r3
 8012bd4:	d004      	beq.n	8012be0 <__swbuf_r+0x6e>
 8012bd6:	89a3      	ldrh	r3, [r4, #12]
 8012bd8:	07db      	lsls	r3, r3, #31
 8012bda:	d5e1      	bpl.n	8012ba0 <__swbuf_r+0x2e>
 8012bdc:	2e0a      	cmp	r6, #10
 8012bde:	d1df      	bne.n	8012ba0 <__swbuf_r+0x2e>
 8012be0:	4621      	mov	r1, r4
 8012be2:	4628      	mov	r0, r5
 8012be4:	f002 fbd2 	bl	801538c <_fflush_r>
 8012be8:	2800      	cmp	r0, #0
 8012bea:	d0d9      	beq.n	8012ba0 <__swbuf_r+0x2e>
 8012bec:	e7d6      	b.n	8012b9c <__swbuf_r+0x2a>
	...

08012bf0 <__swsetup_r>:
 8012bf0:	b538      	push	{r3, r4, r5, lr}
 8012bf2:	4b29      	ldr	r3, [pc, #164]	@ (8012c98 <__swsetup_r+0xa8>)
 8012bf4:	4605      	mov	r5, r0
 8012bf6:	6818      	ldr	r0, [r3, #0]
 8012bf8:	460c      	mov	r4, r1
 8012bfa:	b118      	cbz	r0, 8012c04 <__swsetup_r+0x14>
 8012bfc:	6a03      	ldr	r3, [r0, #32]
 8012bfe:	b90b      	cbnz	r3, 8012c04 <__swsetup_r+0x14>
 8012c00:	f7ff fee6 	bl	80129d0 <__sinit>
 8012c04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012c08:	0719      	lsls	r1, r3, #28
 8012c0a:	d422      	bmi.n	8012c52 <__swsetup_r+0x62>
 8012c0c:	06da      	lsls	r2, r3, #27
 8012c0e:	d407      	bmi.n	8012c20 <__swsetup_r+0x30>
 8012c10:	2209      	movs	r2, #9
 8012c12:	602a      	str	r2, [r5, #0]
 8012c14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012c18:	81a3      	strh	r3, [r4, #12]
 8012c1a:	f04f 30ff 	mov.w	r0, #4294967295
 8012c1e:	e033      	b.n	8012c88 <__swsetup_r+0x98>
 8012c20:	0758      	lsls	r0, r3, #29
 8012c22:	d512      	bpl.n	8012c4a <__swsetup_r+0x5a>
 8012c24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012c26:	b141      	cbz	r1, 8012c3a <__swsetup_r+0x4a>
 8012c28:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012c2c:	4299      	cmp	r1, r3
 8012c2e:	d002      	beq.n	8012c36 <__swsetup_r+0x46>
 8012c30:	4628      	mov	r0, r5
 8012c32:	f001 f841 	bl	8013cb8 <_free_r>
 8012c36:	2300      	movs	r3, #0
 8012c38:	6363      	str	r3, [r4, #52]	@ 0x34
 8012c3a:	89a3      	ldrh	r3, [r4, #12]
 8012c3c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012c40:	81a3      	strh	r3, [r4, #12]
 8012c42:	2300      	movs	r3, #0
 8012c44:	6063      	str	r3, [r4, #4]
 8012c46:	6923      	ldr	r3, [r4, #16]
 8012c48:	6023      	str	r3, [r4, #0]
 8012c4a:	89a3      	ldrh	r3, [r4, #12]
 8012c4c:	f043 0308 	orr.w	r3, r3, #8
 8012c50:	81a3      	strh	r3, [r4, #12]
 8012c52:	6923      	ldr	r3, [r4, #16]
 8012c54:	b94b      	cbnz	r3, 8012c6a <__swsetup_r+0x7a>
 8012c56:	89a3      	ldrh	r3, [r4, #12]
 8012c58:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012c5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012c60:	d003      	beq.n	8012c6a <__swsetup_r+0x7a>
 8012c62:	4621      	mov	r1, r4
 8012c64:	4628      	mov	r0, r5
 8012c66:	f002 fbf1 	bl	801544c <__smakebuf_r>
 8012c6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012c6e:	f013 0201 	ands.w	r2, r3, #1
 8012c72:	d00a      	beq.n	8012c8a <__swsetup_r+0x9a>
 8012c74:	2200      	movs	r2, #0
 8012c76:	60a2      	str	r2, [r4, #8]
 8012c78:	6962      	ldr	r2, [r4, #20]
 8012c7a:	4252      	negs	r2, r2
 8012c7c:	61a2      	str	r2, [r4, #24]
 8012c7e:	6922      	ldr	r2, [r4, #16]
 8012c80:	b942      	cbnz	r2, 8012c94 <__swsetup_r+0xa4>
 8012c82:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012c86:	d1c5      	bne.n	8012c14 <__swsetup_r+0x24>
 8012c88:	bd38      	pop	{r3, r4, r5, pc}
 8012c8a:	0799      	lsls	r1, r3, #30
 8012c8c:	bf58      	it	pl
 8012c8e:	6962      	ldrpl	r2, [r4, #20]
 8012c90:	60a2      	str	r2, [r4, #8]
 8012c92:	e7f4      	b.n	8012c7e <__swsetup_r+0x8e>
 8012c94:	2000      	movs	r0, #0
 8012c96:	e7f7      	b.n	8012c88 <__swsetup_r+0x98>
 8012c98:	200001a4 	.word	0x200001a4

08012c9c <memset>:
 8012c9c:	4402      	add	r2, r0
 8012c9e:	4603      	mov	r3, r0
 8012ca0:	4293      	cmp	r3, r2
 8012ca2:	d100      	bne.n	8012ca6 <memset+0xa>
 8012ca4:	4770      	bx	lr
 8012ca6:	f803 1b01 	strb.w	r1, [r3], #1
 8012caa:	e7f9      	b.n	8012ca0 <memset+0x4>

08012cac <strchr>:
 8012cac:	b2c9      	uxtb	r1, r1
 8012cae:	4603      	mov	r3, r0
 8012cb0:	4618      	mov	r0, r3
 8012cb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012cb6:	b112      	cbz	r2, 8012cbe <strchr+0x12>
 8012cb8:	428a      	cmp	r2, r1
 8012cba:	d1f9      	bne.n	8012cb0 <strchr+0x4>
 8012cbc:	4770      	bx	lr
 8012cbe:	2900      	cmp	r1, #0
 8012cc0:	bf18      	it	ne
 8012cc2:	2000      	movne	r0, #0
 8012cc4:	4770      	bx	lr

08012cc6 <strncmp>:
 8012cc6:	b510      	push	{r4, lr}
 8012cc8:	b16a      	cbz	r2, 8012ce6 <strncmp+0x20>
 8012cca:	3901      	subs	r1, #1
 8012ccc:	1884      	adds	r4, r0, r2
 8012cce:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012cd2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8012cd6:	429a      	cmp	r2, r3
 8012cd8:	d103      	bne.n	8012ce2 <strncmp+0x1c>
 8012cda:	42a0      	cmp	r0, r4
 8012cdc:	d001      	beq.n	8012ce2 <strncmp+0x1c>
 8012cde:	2a00      	cmp	r2, #0
 8012ce0:	d1f5      	bne.n	8012cce <strncmp+0x8>
 8012ce2:	1ad0      	subs	r0, r2, r3
 8012ce4:	bd10      	pop	{r4, pc}
 8012ce6:	4610      	mov	r0, r2
 8012ce8:	e7fc      	b.n	8012ce4 <strncmp+0x1e>

08012cea <strncpy>:
 8012cea:	b510      	push	{r4, lr}
 8012cec:	3901      	subs	r1, #1
 8012cee:	4603      	mov	r3, r0
 8012cf0:	b132      	cbz	r2, 8012d00 <strncpy+0x16>
 8012cf2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8012cf6:	f803 4b01 	strb.w	r4, [r3], #1
 8012cfa:	3a01      	subs	r2, #1
 8012cfc:	2c00      	cmp	r4, #0
 8012cfe:	d1f7      	bne.n	8012cf0 <strncpy+0x6>
 8012d00:	441a      	add	r2, r3
 8012d02:	2100      	movs	r1, #0
 8012d04:	4293      	cmp	r3, r2
 8012d06:	d100      	bne.n	8012d0a <strncpy+0x20>
 8012d08:	bd10      	pop	{r4, pc}
 8012d0a:	f803 1b01 	strb.w	r1, [r3], #1
 8012d0e:	e7f9      	b.n	8012d04 <strncpy+0x1a>

08012d10 <strtok>:
 8012d10:	4b16      	ldr	r3, [pc, #88]	@ (8012d6c <strtok+0x5c>)
 8012d12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d16:	681f      	ldr	r7, [r3, #0]
 8012d18:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8012d1a:	4605      	mov	r5, r0
 8012d1c:	460e      	mov	r6, r1
 8012d1e:	b9ec      	cbnz	r4, 8012d5c <strtok+0x4c>
 8012d20:	2050      	movs	r0, #80	@ 0x50
 8012d22:	f7fe f815 	bl	8010d50 <malloc>
 8012d26:	4602      	mov	r2, r0
 8012d28:	6478      	str	r0, [r7, #68]	@ 0x44
 8012d2a:	b920      	cbnz	r0, 8012d36 <strtok+0x26>
 8012d2c:	4b10      	ldr	r3, [pc, #64]	@ (8012d70 <strtok+0x60>)
 8012d2e:	4811      	ldr	r0, [pc, #68]	@ (8012d74 <strtok+0x64>)
 8012d30:	215b      	movs	r1, #91	@ 0x5b
 8012d32:	f000 f94b 	bl	8012fcc <__assert_func>
 8012d36:	e9c0 4400 	strd	r4, r4, [r0]
 8012d3a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8012d3e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8012d42:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8012d46:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8012d4a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8012d4e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8012d52:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8012d56:	6184      	str	r4, [r0, #24]
 8012d58:	7704      	strb	r4, [r0, #28]
 8012d5a:	6244      	str	r4, [r0, #36]	@ 0x24
 8012d5c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012d5e:	4631      	mov	r1, r6
 8012d60:	4628      	mov	r0, r5
 8012d62:	2301      	movs	r3, #1
 8012d64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012d68:	f000 b806 	b.w	8012d78 <__strtok_r>
 8012d6c:	200001a4 	.word	0x200001a4
 8012d70:	0801606f 	.word	0x0801606f
 8012d74:	08016086 	.word	0x08016086

08012d78 <__strtok_r>:
 8012d78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012d7a:	4604      	mov	r4, r0
 8012d7c:	b908      	cbnz	r0, 8012d82 <__strtok_r+0xa>
 8012d7e:	6814      	ldr	r4, [r2, #0]
 8012d80:	b144      	cbz	r4, 8012d94 <__strtok_r+0x1c>
 8012d82:	4620      	mov	r0, r4
 8012d84:	f814 5b01 	ldrb.w	r5, [r4], #1
 8012d88:	460f      	mov	r7, r1
 8012d8a:	f817 6b01 	ldrb.w	r6, [r7], #1
 8012d8e:	b91e      	cbnz	r6, 8012d98 <__strtok_r+0x20>
 8012d90:	b965      	cbnz	r5, 8012dac <__strtok_r+0x34>
 8012d92:	6015      	str	r5, [r2, #0]
 8012d94:	2000      	movs	r0, #0
 8012d96:	e005      	b.n	8012da4 <__strtok_r+0x2c>
 8012d98:	42b5      	cmp	r5, r6
 8012d9a:	d1f6      	bne.n	8012d8a <__strtok_r+0x12>
 8012d9c:	2b00      	cmp	r3, #0
 8012d9e:	d1f0      	bne.n	8012d82 <__strtok_r+0xa>
 8012da0:	6014      	str	r4, [r2, #0]
 8012da2:	7003      	strb	r3, [r0, #0]
 8012da4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012da6:	461c      	mov	r4, r3
 8012da8:	e00c      	b.n	8012dc4 <__strtok_r+0x4c>
 8012daa:	b91d      	cbnz	r5, 8012db4 <__strtok_r+0x3c>
 8012dac:	4627      	mov	r7, r4
 8012dae:	f814 3b01 	ldrb.w	r3, [r4], #1
 8012db2:	460e      	mov	r6, r1
 8012db4:	f816 5b01 	ldrb.w	r5, [r6], #1
 8012db8:	42ab      	cmp	r3, r5
 8012dba:	d1f6      	bne.n	8012daa <__strtok_r+0x32>
 8012dbc:	2b00      	cmp	r3, #0
 8012dbe:	d0f2      	beq.n	8012da6 <__strtok_r+0x2e>
 8012dc0:	2300      	movs	r3, #0
 8012dc2:	703b      	strb	r3, [r7, #0]
 8012dc4:	6014      	str	r4, [r2, #0]
 8012dc6:	e7ed      	b.n	8012da4 <__strtok_r+0x2c>

08012dc8 <_localeconv_r>:
 8012dc8:	4800      	ldr	r0, [pc, #0]	@ (8012dcc <_localeconv_r+0x4>)
 8012dca:	4770      	bx	lr
 8012dcc:	20000128 	.word	0x20000128

08012dd0 <_close_r>:
 8012dd0:	b538      	push	{r3, r4, r5, lr}
 8012dd2:	4d06      	ldr	r5, [pc, #24]	@ (8012dec <_close_r+0x1c>)
 8012dd4:	2300      	movs	r3, #0
 8012dd6:	4604      	mov	r4, r0
 8012dd8:	4608      	mov	r0, r1
 8012dda:	602b      	str	r3, [r5, #0]
 8012ddc:	f7f0 fca0 	bl	8003720 <_close>
 8012de0:	1c43      	adds	r3, r0, #1
 8012de2:	d102      	bne.n	8012dea <_close_r+0x1a>
 8012de4:	682b      	ldr	r3, [r5, #0]
 8012de6:	b103      	cbz	r3, 8012dea <_close_r+0x1a>
 8012de8:	6023      	str	r3, [r4, #0]
 8012dea:	bd38      	pop	{r3, r4, r5, pc}
 8012dec:	20010628 	.word	0x20010628

08012df0 <_reclaim_reent>:
 8012df0:	4b2d      	ldr	r3, [pc, #180]	@ (8012ea8 <_reclaim_reent+0xb8>)
 8012df2:	681b      	ldr	r3, [r3, #0]
 8012df4:	4283      	cmp	r3, r0
 8012df6:	b570      	push	{r4, r5, r6, lr}
 8012df8:	4604      	mov	r4, r0
 8012dfa:	d053      	beq.n	8012ea4 <_reclaim_reent+0xb4>
 8012dfc:	69c3      	ldr	r3, [r0, #28]
 8012dfe:	b31b      	cbz	r3, 8012e48 <_reclaim_reent+0x58>
 8012e00:	68db      	ldr	r3, [r3, #12]
 8012e02:	b163      	cbz	r3, 8012e1e <_reclaim_reent+0x2e>
 8012e04:	2500      	movs	r5, #0
 8012e06:	69e3      	ldr	r3, [r4, #28]
 8012e08:	68db      	ldr	r3, [r3, #12]
 8012e0a:	5959      	ldr	r1, [r3, r5]
 8012e0c:	b9b1      	cbnz	r1, 8012e3c <_reclaim_reent+0x4c>
 8012e0e:	3504      	adds	r5, #4
 8012e10:	2d80      	cmp	r5, #128	@ 0x80
 8012e12:	d1f8      	bne.n	8012e06 <_reclaim_reent+0x16>
 8012e14:	69e3      	ldr	r3, [r4, #28]
 8012e16:	4620      	mov	r0, r4
 8012e18:	68d9      	ldr	r1, [r3, #12]
 8012e1a:	f000 ff4d 	bl	8013cb8 <_free_r>
 8012e1e:	69e3      	ldr	r3, [r4, #28]
 8012e20:	6819      	ldr	r1, [r3, #0]
 8012e22:	b111      	cbz	r1, 8012e2a <_reclaim_reent+0x3a>
 8012e24:	4620      	mov	r0, r4
 8012e26:	f000 ff47 	bl	8013cb8 <_free_r>
 8012e2a:	69e3      	ldr	r3, [r4, #28]
 8012e2c:	689d      	ldr	r5, [r3, #8]
 8012e2e:	b15d      	cbz	r5, 8012e48 <_reclaim_reent+0x58>
 8012e30:	4629      	mov	r1, r5
 8012e32:	4620      	mov	r0, r4
 8012e34:	682d      	ldr	r5, [r5, #0]
 8012e36:	f000 ff3f 	bl	8013cb8 <_free_r>
 8012e3a:	e7f8      	b.n	8012e2e <_reclaim_reent+0x3e>
 8012e3c:	680e      	ldr	r6, [r1, #0]
 8012e3e:	4620      	mov	r0, r4
 8012e40:	f000 ff3a 	bl	8013cb8 <_free_r>
 8012e44:	4631      	mov	r1, r6
 8012e46:	e7e1      	b.n	8012e0c <_reclaim_reent+0x1c>
 8012e48:	6961      	ldr	r1, [r4, #20]
 8012e4a:	b111      	cbz	r1, 8012e52 <_reclaim_reent+0x62>
 8012e4c:	4620      	mov	r0, r4
 8012e4e:	f000 ff33 	bl	8013cb8 <_free_r>
 8012e52:	69e1      	ldr	r1, [r4, #28]
 8012e54:	b111      	cbz	r1, 8012e5c <_reclaim_reent+0x6c>
 8012e56:	4620      	mov	r0, r4
 8012e58:	f000 ff2e 	bl	8013cb8 <_free_r>
 8012e5c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8012e5e:	b111      	cbz	r1, 8012e66 <_reclaim_reent+0x76>
 8012e60:	4620      	mov	r0, r4
 8012e62:	f000 ff29 	bl	8013cb8 <_free_r>
 8012e66:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012e68:	b111      	cbz	r1, 8012e70 <_reclaim_reent+0x80>
 8012e6a:	4620      	mov	r0, r4
 8012e6c:	f000 ff24 	bl	8013cb8 <_free_r>
 8012e70:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8012e72:	b111      	cbz	r1, 8012e7a <_reclaim_reent+0x8a>
 8012e74:	4620      	mov	r0, r4
 8012e76:	f000 ff1f 	bl	8013cb8 <_free_r>
 8012e7a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8012e7c:	b111      	cbz	r1, 8012e84 <_reclaim_reent+0x94>
 8012e7e:	4620      	mov	r0, r4
 8012e80:	f000 ff1a 	bl	8013cb8 <_free_r>
 8012e84:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8012e86:	b111      	cbz	r1, 8012e8e <_reclaim_reent+0x9e>
 8012e88:	4620      	mov	r0, r4
 8012e8a:	f000 ff15 	bl	8013cb8 <_free_r>
 8012e8e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8012e90:	b111      	cbz	r1, 8012e98 <_reclaim_reent+0xa8>
 8012e92:	4620      	mov	r0, r4
 8012e94:	f000 ff10 	bl	8013cb8 <_free_r>
 8012e98:	6a23      	ldr	r3, [r4, #32]
 8012e9a:	b11b      	cbz	r3, 8012ea4 <_reclaim_reent+0xb4>
 8012e9c:	4620      	mov	r0, r4
 8012e9e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012ea2:	4718      	bx	r3
 8012ea4:	bd70      	pop	{r4, r5, r6, pc}
 8012ea6:	bf00      	nop
 8012ea8:	200001a4 	.word	0x200001a4

08012eac <_lseek_r>:
 8012eac:	b538      	push	{r3, r4, r5, lr}
 8012eae:	4d07      	ldr	r5, [pc, #28]	@ (8012ecc <_lseek_r+0x20>)
 8012eb0:	4604      	mov	r4, r0
 8012eb2:	4608      	mov	r0, r1
 8012eb4:	4611      	mov	r1, r2
 8012eb6:	2200      	movs	r2, #0
 8012eb8:	602a      	str	r2, [r5, #0]
 8012eba:	461a      	mov	r2, r3
 8012ebc:	f7f0 fc57 	bl	800376e <_lseek>
 8012ec0:	1c43      	adds	r3, r0, #1
 8012ec2:	d102      	bne.n	8012eca <_lseek_r+0x1e>
 8012ec4:	682b      	ldr	r3, [r5, #0]
 8012ec6:	b103      	cbz	r3, 8012eca <_lseek_r+0x1e>
 8012ec8:	6023      	str	r3, [r4, #0]
 8012eca:	bd38      	pop	{r3, r4, r5, pc}
 8012ecc:	20010628 	.word	0x20010628

08012ed0 <_read_r>:
 8012ed0:	b538      	push	{r3, r4, r5, lr}
 8012ed2:	4d07      	ldr	r5, [pc, #28]	@ (8012ef0 <_read_r+0x20>)
 8012ed4:	4604      	mov	r4, r0
 8012ed6:	4608      	mov	r0, r1
 8012ed8:	4611      	mov	r1, r2
 8012eda:	2200      	movs	r2, #0
 8012edc:	602a      	str	r2, [r5, #0]
 8012ede:	461a      	mov	r2, r3
 8012ee0:	f7f0 fbe5 	bl	80036ae <_read>
 8012ee4:	1c43      	adds	r3, r0, #1
 8012ee6:	d102      	bne.n	8012eee <_read_r+0x1e>
 8012ee8:	682b      	ldr	r3, [r5, #0]
 8012eea:	b103      	cbz	r3, 8012eee <_read_r+0x1e>
 8012eec:	6023      	str	r3, [r4, #0]
 8012eee:	bd38      	pop	{r3, r4, r5, pc}
 8012ef0:	20010628 	.word	0x20010628

08012ef4 <_sbrk_r>:
 8012ef4:	b538      	push	{r3, r4, r5, lr}
 8012ef6:	4d06      	ldr	r5, [pc, #24]	@ (8012f10 <_sbrk_r+0x1c>)
 8012ef8:	2300      	movs	r3, #0
 8012efa:	4604      	mov	r4, r0
 8012efc:	4608      	mov	r0, r1
 8012efe:	602b      	str	r3, [r5, #0]
 8012f00:	f7f0 fc42 	bl	8003788 <_sbrk>
 8012f04:	1c43      	adds	r3, r0, #1
 8012f06:	d102      	bne.n	8012f0e <_sbrk_r+0x1a>
 8012f08:	682b      	ldr	r3, [r5, #0]
 8012f0a:	b103      	cbz	r3, 8012f0e <_sbrk_r+0x1a>
 8012f0c:	6023      	str	r3, [r4, #0]
 8012f0e:	bd38      	pop	{r3, r4, r5, pc}
 8012f10:	20010628 	.word	0x20010628

08012f14 <_write_r>:
 8012f14:	b538      	push	{r3, r4, r5, lr}
 8012f16:	4d07      	ldr	r5, [pc, #28]	@ (8012f34 <_write_r+0x20>)
 8012f18:	4604      	mov	r4, r0
 8012f1a:	4608      	mov	r0, r1
 8012f1c:	4611      	mov	r1, r2
 8012f1e:	2200      	movs	r2, #0
 8012f20:	602a      	str	r2, [r5, #0]
 8012f22:	461a      	mov	r2, r3
 8012f24:	f7f0 fbe0 	bl	80036e8 <_write>
 8012f28:	1c43      	adds	r3, r0, #1
 8012f2a:	d102      	bne.n	8012f32 <_write_r+0x1e>
 8012f2c:	682b      	ldr	r3, [r5, #0]
 8012f2e:	b103      	cbz	r3, 8012f32 <_write_r+0x1e>
 8012f30:	6023      	str	r3, [r4, #0]
 8012f32:	bd38      	pop	{r3, r4, r5, pc}
 8012f34:	20010628 	.word	0x20010628

08012f38 <__errno>:
 8012f38:	4b01      	ldr	r3, [pc, #4]	@ (8012f40 <__errno+0x8>)
 8012f3a:	6818      	ldr	r0, [r3, #0]
 8012f3c:	4770      	bx	lr
 8012f3e:	bf00      	nop
 8012f40:	200001a4 	.word	0x200001a4

08012f44 <__libc_init_array>:
 8012f44:	b570      	push	{r4, r5, r6, lr}
 8012f46:	4d0d      	ldr	r5, [pc, #52]	@ (8012f7c <__libc_init_array+0x38>)
 8012f48:	4c0d      	ldr	r4, [pc, #52]	@ (8012f80 <__libc_init_array+0x3c>)
 8012f4a:	1b64      	subs	r4, r4, r5
 8012f4c:	10a4      	asrs	r4, r4, #2
 8012f4e:	2600      	movs	r6, #0
 8012f50:	42a6      	cmp	r6, r4
 8012f52:	d109      	bne.n	8012f68 <__libc_init_array+0x24>
 8012f54:	4d0b      	ldr	r5, [pc, #44]	@ (8012f84 <__libc_init_array+0x40>)
 8012f56:	4c0c      	ldr	r4, [pc, #48]	@ (8012f88 <__libc_init_array+0x44>)
 8012f58:	f002 fb86 	bl	8015668 <_init>
 8012f5c:	1b64      	subs	r4, r4, r5
 8012f5e:	10a4      	asrs	r4, r4, #2
 8012f60:	2600      	movs	r6, #0
 8012f62:	42a6      	cmp	r6, r4
 8012f64:	d105      	bne.n	8012f72 <__libc_init_array+0x2e>
 8012f66:	bd70      	pop	{r4, r5, r6, pc}
 8012f68:	f855 3b04 	ldr.w	r3, [r5], #4
 8012f6c:	4798      	blx	r3
 8012f6e:	3601      	adds	r6, #1
 8012f70:	e7ee      	b.n	8012f50 <__libc_init_array+0xc>
 8012f72:	f855 3b04 	ldr.w	r3, [r5], #4
 8012f76:	4798      	blx	r3
 8012f78:	3601      	adds	r6, #1
 8012f7a:	e7f2      	b.n	8012f62 <__libc_init_array+0x1e>
 8012f7c:	080164c0 	.word	0x080164c0
 8012f80:	080164c0 	.word	0x080164c0
 8012f84:	080164c0 	.word	0x080164c0
 8012f88:	080164c4 	.word	0x080164c4

08012f8c <__retarget_lock_init_recursive>:
 8012f8c:	4770      	bx	lr

08012f8e <__retarget_lock_acquire_recursive>:
 8012f8e:	4770      	bx	lr

08012f90 <__retarget_lock_release_recursive>:
 8012f90:	4770      	bx	lr

08012f92 <memcpy>:
 8012f92:	440a      	add	r2, r1
 8012f94:	4291      	cmp	r1, r2
 8012f96:	f100 33ff 	add.w	r3, r0, #4294967295
 8012f9a:	d100      	bne.n	8012f9e <memcpy+0xc>
 8012f9c:	4770      	bx	lr
 8012f9e:	b510      	push	{r4, lr}
 8012fa0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012fa4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012fa8:	4291      	cmp	r1, r2
 8012faa:	d1f9      	bne.n	8012fa0 <memcpy+0xe>
 8012fac:	bd10      	pop	{r4, pc}
	...

08012fb0 <nan>:
 8012fb0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8012fb8 <nan+0x8>
 8012fb4:	4770      	bx	lr
 8012fb6:	bf00      	nop
 8012fb8:	00000000 	.word	0x00000000
 8012fbc:	7ff80000 	.word	0x7ff80000

08012fc0 <nanf>:
 8012fc0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8012fc8 <nanf+0x8>
 8012fc4:	4770      	bx	lr
 8012fc6:	bf00      	nop
 8012fc8:	7fc00000 	.word	0x7fc00000

08012fcc <__assert_func>:
 8012fcc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012fce:	4614      	mov	r4, r2
 8012fd0:	461a      	mov	r2, r3
 8012fd2:	4b09      	ldr	r3, [pc, #36]	@ (8012ff8 <__assert_func+0x2c>)
 8012fd4:	681b      	ldr	r3, [r3, #0]
 8012fd6:	4605      	mov	r5, r0
 8012fd8:	68d8      	ldr	r0, [r3, #12]
 8012fda:	b14c      	cbz	r4, 8012ff0 <__assert_func+0x24>
 8012fdc:	4b07      	ldr	r3, [pc, #28]	@ (8012ffc <__assert_func+0x30>)
 8012fde:	9100      	str	r1, [sp, #0]
 8012fe0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012fe4:	4906      	ldr	r1, [pc, #24]	@ (8013000 <__assert_func+0x34>)
 8012fe6:	462b      	mov	r3, r5
 8012fe8:	f002 f9f8 	bl	80153dc <fiprintf>
 8012fec:	f002 faa6 	bl	801553c <abort>
 8012ff0:	4b04      	ldr	r3, [pc, #16]	@ (8013004 <__assert_func+0x38>)
 8012ff2:	461c      	mov	r4, r3
 8012ff4:	e7f3      	b.n	8012fde <__assert_func+0x12>
 8012ff6:	bf00      	nop
 8012ff8:	200001a4 	.word	0x200001a4
 8012ffc:	080160e8 	.word	0x080160e8
 8013000:	080160f5 	.word	0x080160f5
 8013004:	08016123 	.word	0x08016123

08013008 <quorem>:
 8013008:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801300c:	6903      	ldr	r3, [r0, #16]
 801300e:	690c      	ldr	r4, [r1, #16]
 8013010:	42a3      	cmp	r3, r4
 8013012:	4607      	mov	r7, r0
 8013014:	db7e      	blt.n	8013114 <quorem+0x10c>
 8013016:	3c01      	subs	r4, #1
 8013018:	f101 0814 	add.w	r8, r1, #20
 801301c:	00a3      	lsls	r3, r4, #2
 801301e:	f100 0514 	add.w	r5, r0, #20
 8013022:	9300      	str	r3, [sp, #0]
 8013024:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013028:	9301      	str	r3, [sp, #4]
 801302a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801302e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013032:	3301      	adds	r3, #1
 8013034:	429a      	cmp	r2, r3
 8013036:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801303a:	fbb2 f6f3 	udiv	r6, r2, r3
 801303e:	d32e      	bcc.n	801309e <quorem+0x96>
 8013040:	f04f 0a00 	mov.w	sl, #0
 8013044:	46c4      	mov	ip, r8
 8013046:	46ae      	mov	lr, r5
 8013048:	46d3      	mov	fp, sl
 801304a:	f85c 3b04 	ldr.w	r3, [ip], #4
 801304e:	b298      	uxth	r0, r3
 8013050:	fb06 a000 	mla	r0, r6, r0, sl
 8013054:	0c02      	lsrs	r2, r0, #16
 8013056:	0c1b      	lsrs	r3, r3, #16
 8013058:	fb06 2303 	mla	r3, r6, r3, r2
 801305c:	f8de 2000 	ldr.w	r2, [lr]
 8013060:	b280      	uxth	r0, r0
 8013062:	b292      	uxth	r2, r2
 8013064:	1a12      	subs	r2, r2, r0
 8013066:	445a      	add	r2, fp
 8013068:	f8de 0000 	ldr.w	r0, [lr]
 801306c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013070:	b29b      	uxth	r3, r3
 8013072:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8013076:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801307a:	b292      	uxth	r2, r2
 801307c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8013080:	45e1      	cmp	r9, ip
 8013082:	f84e 2b04 	str.w	r2, [lr], #4
 8013086:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801308a:	d2de      	bcs.n	801304a <quorem+0x42>
 801308c:	9b00      	ldr	r3, [sp, #0]
 801308e:	58eb      	ldr	r3, [r5, r3]
 8013090:	b92b      	cbnz	r3, 801309e <quorem+0x96>
 8013092:	9b01      	ldr	r3, [sp, #4]
 8013094:	3b04      	subs	r3, #4
 8013096:	429d      	cmp	r5, r3
 8013098:	461a      	mov	r2, r3
 801309a:	d32f      	bcc.n	80130fc <quorem+0xf4>
 801309c:	613c      	str	r4, [r7, #16]
 801309e:	4638      	mov	r0, r7
 80130a0:	f001 fc5c 	bl	801495c <__mcmp>
 80130a4:	2800      	cmp	r0, #0
 80130a6:	db25      	blt.n	80130f4 <quorem+0xec>
 80130a8:	4629      	mov	r1, r5
 80130aa:	2000      	movs	r0, #0
 80130ac:	f858 2b04 	ldr.w	r2, [r8], #4
 80130b0:	f8d1 c000 	ldr.w	ip, [r1]
 80130b4:	fa1f fe82 	uxth.w	lr, r2
 80130b8:	fa1f f38c 	uxth.w	r3, ip
 80130bc:	eba3 030e 	sub.w	r3, r3, lr
 80130c0:	4403      	add	r3, r0
 80130c2:	0c12      	lsrs	r2, r2, #16
 80130c4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80130c8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80130cc:	b29b      	uxth	r3, r3
 80130ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80130d2:	45c1      	cmp	r9, r8
 80130d4:	f841 3b04 	str.w	r3, [r1], #4
 80130d8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80130dc:	d2e6      	bcs.n	80130ac <quorem+0xa4>
 80130de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80130e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80130e6:	b922      	cbnz	r2, 80130f2 <quorem+0xea>
 80130e8:	3b04      	subs	r3, #4
 80130ea:	429d      	cmp	r5, r3
 80130ec:	461a      	mov	r2, r3
 80130ee:	d30b      	bcc.n	8013108 <quorem+0x100>
 80130f0:	613c      	str	r4, [r7, #16]
 80130f2:	3601      	adds	r6, #1
 80130f4:	4630      	mov	r0, r6
 80130f6:	b003      	add	sp, #12
 80130f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130fc:	6812      	ldr	r2, [r2, #0]
 80130fe:	3b04      	subs	r3, #4
 8013100:	2a00      	cmp	r2, #0
 8013102:	d1cb      	bne.n	801309c <quorem+0x94>
 8013104:	3c01      	subs	r4, #1
 8013106:	e7c6      	b.n	8013096 <quorem+0x8e>
 8013108:	6812      	ldr	r2, [r2, #0]
 801310a:	3b04      	subs	r3, #4
 801310c:	2a00      	cmp	r2, #0
 801310e:	d1ef      	bne.n	80130f0 <quorem+0xe8>
 8013110:	3c01      	subs	r4, #1
 8013112:	e7ea      	b.n	80130ea <quorem+0xe2>
 8013114:	2000      	movs	r0, #0
 8013116:	e7ee      	b.n	80130f6 <quorem+0xee>

08013118 <_dtoa_r>:
 8013118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801311c:	69c7      	ldr	r7, [r0, #28]
 801311e:	b097      	sub	sp, #92	@ 0x5c
 8013120:	ed8d 0b04 	vstr	d0, [sp, #16]
 8013124:	ec55 4b10 	vmov	r4, r5, d0
 8013128:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801312a:	9107      	str	r1, [sp, #28]
 801312c:	4681      	mov	r9, r0
 801312e:	920c      	str	r2, [sp, #48]	@ 0x30
 8013130:	9311      	str	r3, [sp, #68]	@ 0x44
 8013132:	b97f      	cbnz	r7, 8013154 <_dtoa_r+0x3c>
 8013134:	2010      	movs	r0, #16
 8013136:	f7fd fe0b 	bl	8010d50 <malloc>
 801313a:	4602      	mov	r2, r0
 801313c:	f8c9 001c 	str.w	r0, [r9, #28]
 8013140:	b920      	cbnz	r0, 801314c <_dtoa_r+0x34>
 8013142:	4ba9      	ldr	r3, [pc, #676]	@ (80133e8 <_dtoa_r+0x2d0>)
 8013144:	21ef      	movs	r1, #239	@ 0xef
 8013146:	48a9      	ldr	r0, [pc, #676]	@ (80133ec <_dtoa_r+0x2d4>)
 8013148:	f7ff ff40 	bl	8012fcc <__assert_func>
 801314c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8013150:	6007      	str	r7, [r0, #0]
 8013152:	60c7      	str	r7, [r0, #12]
 8013154:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013158:	6819      	ldr	r1, [r3, #0]
 801315a:	b159      	cbz	r1, 8013174 <_dtoa_r+0x5c>
 801315c:	685a      	ldr	r2, [r3, #4]
 801315e:	604a      	str	r2, [r1, #4]
 8013160:	2301      	movs	r3, #1
 8013162:	4093      	lsls	r3, r2
 8013164:	608b      	str	r3, [r1, #8]
 8013166:	4648      	mov	r0, r9
 8013168:	f001 f97c 	bl	8014464 <_Bfree>
 801316c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013170:	2200      	movs	r2, #0
 8013172:	601a      	str	r2, [r3, #0]
 8013174:	1e2b      	subs	r3, r5, #0
 8013176:	bfb9      	ittee	lt
 8013178:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801317c:	9305      	strlt	r3, [sp, #20]
 801317e:	2300      	movge	r3, #0
 8013180:	6033      	strge	r3, [r6, #0]
 8013182:	9f05      	ldr	r7, [sp, #20]
 8013184:	4b9a      	ldr	r3, [pc, #616]	@ (80133f0 <_dtoa_r+0x2d8>)
 8013186:	bfbc      	itt	lt
 8013188:	2201      	movlt	r2, #1
 801318a:	6032      	strlt	r2, [r6, #0]
 801318c:	43bb      	bics	r3, r7
 801318e:	d112      	bne.n	80131b6 <_dtoa_r+0x9e>
 8013190:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013192:	f242 730f 	movw	r3, #9999	@ 0x270f
 8013196:	6013      	str	r3, [r2, #0]
 8013198:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801319c:	4323      	orrs	r3, r4
 801319e:	f000 855a 	beq.w	8013c56 <_dtoa_r+0xb3e>
 80131a2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80131a4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8013404 <_dtoa_r+0x2ec>
 80131a8:	2b00      	cmp	r3, #0
 80131aa:	f000 855c 	beq.w	8013c66 <_dtoa_r+0xb4e>
 80131ae:	f10a 0303 	add.w	r3, sl, #3
 80131b2:	f000 bd56 	b.w	8013c62 <_dtoa_r+0xb4a>
 80131b6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80131ba:	2200      	movs	r2, #0
 80131bc:	ec51 0b17 	vmov	r0, r1, d7
 80131c0:	2300      	movs	r3, #0
 80131c2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80131c6:	f7ed fc87 	bl	8000ad8 <__aeabi_dcmpeq>
 80131ca:	4680      	mov	r8, r0
 80131cc:	b158      	cbz	r0, 80131e6 <_dtoa_r+0xce>
 80131ce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80131d0:	2301      	movs	r3, #1
 80131d2:	6013      	str	r3, [r2, #0]
 80131d4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80131d6:	b113      	cbz	r3, 80131de <_dtoa_r+0xc6>
 80131d8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80131da:	4b86      	ldr	r3, [pc, #536]	@ (80133f4 <_dtoa_r+0x2dc>)
 80131dc:	6013      	str	r3, [r2, #0]
 80131de:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8013408 <_dtoa_r+0x2f0>
 80131e2:	f000 bd40 	b.w	8013c66 <_dtoa_r+0xb4e>
 80131e6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80131ea:	aa14      	add	r2, sp, #80	@ 0x50
 80131ec:	a915      	add	r1, sp, #84	@ 0x54
 80131ee:	4648      	mov	r0, r9
 80131f0:	f001 fcd4 	bl	8014b9c <__d2b>
 80131f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80131f8:	9002      	str	r0, [sp, #8]
 80131fa:	2e00      	cmp	r6, #0
 80131fc:	d078      	beq.n	80132f0 <_dtoa_r+0x1d8>
 80131fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013200:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8013204:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013208:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801320c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8013210:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8013214:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8013218:	4619      	mov	r1, r3
 801321a:	2200      	movs	r2, #0
 801321c:	4b76      	ldr	r3, [pc, #472]	@ (80133f8 <_dtoa_r+0x2e0>)
 801321e:	f7ed f83b 	bl	8000298 <__aeabi_dsub>
 8013222:	a36b      	add	r3, pc, #428	@ (adr r3, 80133d0 <_dtoa_r+0x2b8>)
 8013224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013228:	f7ed f9ee 	bl	8000608 <__aeabi_dmul>
 801322c:	a36a      	add	r3, pc, #424	@ (adr r3, 80133d8 <_dtoa_r+0x2c0>)
 801322e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013232:	f7ed f833 	bl	800029c <__adddf3>
 8013236:	4604      	mov	r4, r0
 8013238:	4630      	mov	r0, r6
 801323a:	460d      	mov	r5, r1
 801323c:	f7ed f97a 	bl	8000534 <__aeabi_i2d>
 8013240:	a367      	add	r3, pc, #412	@ (adr r3, 80133e0 <_dtoa_r+0x2c8>)
 8013242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013246:	f7ed f9df 	bl	8000608 <__aeabi_dmul>
 801324a:	4602      	mov	r2, r0
 801324c:	460b      	mov	r3, r1
 801324e:	4620      	mov	r0, r4
 8013250:	4629      	mov	r1, r5
 8013252:	f7ed f823 	bl	800029c <__adddf3>
 8013256:	4604      	mov	r4, r0
 8013258:	460d      	mov	r5, r1
 801325a:	f7ed fc85 	bl	8000b68 <__aeabi_d2iz>
 801325e:	2200      	movs	r2, #0
 8013260:	4607      	mov	r7, r0
 8013262:	2300      	movs	r3, #0
 8013264:	4620      	mov	r0, r4
 8013266:	4629      	mov	r1, r5
 8013268:	f7ed fc40 	bl	8000aec <__aeabi_dcmplt>
 801326c:	b140      	cbz	r0, 8013280 <_dtoa_r+0x168>
 801326e:	4638      	mov	r0, r7
 8013270:	f7ed f960 	bl	8000534 <__aeabi_i2d>
 8013274:	4622      	mov	r2, r4
 8013276:	462b      	mov	r3, r5
 8013278:	f7ed fc2e 	bl	8000ad8 <__aeabi_dcmpeq>
 801327c:	b900      	cbnz	r0, 8013280 <_dtoa_r+0x168>
 801327e:	3f01      	subs	r7, #1
 8013280:	2f16      	cmp	r7, #22
 8013282:	d852      	bhi.n	801332a <_dtoa_r+0x212>
 8013284:	4b5d      	ldr	r3, [pc, #372]	@ (80133fc <_dtoa_r+0x2e4>)
 8013286:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801328a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801328e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013292:	f7ed fc2b 	bl	8000aec <__aeabi_dcmplt>
 8013296:	2800      	cmp	r0, #0
 8013298:	d049      	beq.n	801332e <_dtoa_r+0x216>
 801329a:	3f01      	subs	r7, #1
 801329c:	2300      	movs	r3, #0
 801329e:	9310      	str	r3, [sp, #64]	@ 0x40
 80132a0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80132a2:	1b9b      	subs	r3, r3, r6
 80132a4:	1e5a      	subs	r2, r3, #1
 80132a6:	bf45      	ittet	mi
 80132a8:	f1c3 0301 	rsbmi	r3, r3, #1
 80132ac:	9300      	strmi	r3, [sp, #0]
 80132ae:	2300      	movpl	r3, #0
 80132b0:	2300      	movmi	r3, #0
 80132b2:	9206      	str	r2, [sp, #24]
 80132b4:	bf54      	ite	pl
 80132b6:	9300      	strpl	r3, [sp, #0]
 80132b8:	9306      	strmi	r3, [sp, #24]
 80132ba:	2f00      	cmp	r7, #0
 80132bc:	db39      	blt.n	8013332 <_dtoa_r+0x21a>
 80132be:	9b06      	ldr	r3, [sp, #24]
 80132c0:	970d      	str	r7, [sp, #52]	@ 0x34
 80132c2:	443b      	add	r3, r7
 80132c4:	9306      	str	r3, [sp, #24]
 80132c6:	2300      	movs	r3, #0
 80132c8:	9308      	str	r3, [sp, #32]
 80132ca:	9b07      	ldr	r3, [sp, #28]
 80132cc:	2b09      	cmp	r3, #9
 80132ce:	d863      	bhi.n	8013398 <_dtoa_r+0x280>
 80132d0:	2b05      	cmp	r3, #5
 80132d2:	bfc4      	itt	gt
 80132d4:	3b04      	subgt	r3, #4
 80132d6:	9307      	strgt	r3, [sp, #28]
 80132d8:	9b07      	ldr	r3, [sp, #28]
 80132da:	f1a3 0302 	sub.w	r3, r3, #2
 80132de:	bfcc      	ite	gt
 80132e0:	2400      	movgt	r4, #0
 80132e2:	2401      	movle	r4, #1
 80132e4:	2b03      	cmp	r3, #3
 80132e6:	d863      	bhi.n	80133b0 <_dtoa_r+0x298>
 80132e8:	e8df f003 	tbb	[pc, r3]
 80132ec:	2b375452 	.word	0x2b375452
 80132f0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80132f4:	441e      	add	r6, r3
 80132f6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80132fa:	2b20      	cmp	r3, #32
 80132fc:	bfc1      	itttt	gt
 80132fe:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8013302:	409f      	lslgt	r7, r3
 8013304:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8013308:	fa24 f303 	lsrgt.w	r3, r4, r3
 801330c:	bfd6      	itet	le
 801330e:	f1c3 0320 	rsble	r3, r3, #32
 8013312:	ea47 0003 	orrgt.w	r0, r7, r3
 8013316:	fa04 f003 	lslle.w	r0, r4, r3
 801331a:	f7ed f8fb 	bl	8000514 <__aeabi_ui2d>
 801331e:	2201      	movs	r2, #1
 8013320:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8013324:	3e01      	subs	r6, #1
 8013326:	9212      	str	r2, [sp, #72]	@ 0x48
 8013328:	e776      	b.n	8013218 <_dtoa_r+0x100>
 801332a:	2301      	movs	r3, #1
 801332c:	e7b7      	b.n	801329e <_dtoa_r+0x186>
 801332e:	9010      	str	r0, [sp, #64]	@ 0x40
 8013330:	e7b6      	b.n	80132a0 <_dtoa_r+0x188>
 8013332:	9b00      	ldr	r3, [sp, #0]
 8013334:	1bdb      	subs	r3, r3, r7
 8013336:	9300      	str	r3, [sp, #0]
 8013338:	427b      	negs	r3, r7
 801333a:	9308      	str	r3, [sp, #32]
 801333c:	2300      	movs	r3, #0
 801333e:	930d      	str	r3, [sp, #52]	@ 0x34
 8013340:	e7c3      	b.n	80132ca <_dtoa_r+0x1b2>
 8013342:	2301      	movs	r3, #1
 8013344:	9309      	str	r3, [sp, #36]	@ 0x24
 8013346:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013348:	eb07 0b03 	add.w	fp, r7, r3
 801334c:	f10b 0301 	add.w	r3, fp, #1
 8013350:	2b01      	cmp	r3, #1
 8013352:	9303      	str	r3, [sp, #12]
 8013354:	bfb8      	it	lt
 8013356:	2301      	movlt	r3, #1
 8013358:	e006      	b.n	8013368 <_dtoa_r+0x250>
 801335a:	2301      	movs	r3, #1
 801335c:	9309      	str	r3, [sp, #36]	@ 0x24
 801335e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013360:	2b00      	cmp	r3, #0
 8013362:	dd28      	ble.n	80133b6 <_dtoa_r+0x29e>
 8013364:	469b      	mov	fp, r3
 8013366:	9303      	str	r3, [sp, #12]
 8013368:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801336c:	2100      	movs	r1, #0
 801336e:	2204      	movs	r2, #4
 8013370:	f102 0514 	add.w	r5, r2, #20
 8013374:	429d      	cmp	r5, r3
 8013376:	d926      	bls.n	80133c6 <_dtoa_r+0x2ae>
 8013378:	6041      	str	r1, [r0, #4]
 801337a:	4648      	mov	r0, r9
 801337c:	f001 f832 	bl	80143e4 <_Balloc>
 8013380:	4682      	mov	sl, r0
 8013382:	2800      	cmp	r0, #0
 8013384:	d142      	bne.n	801340c <_dtoa_r+0x2f4>
 8013386:	4b1e      	ldr	r3, [pc, #120]	@ (8013400 <_dtoa_r+0x2e8>)
 8013388:	4602      	mov	r2, r0
 801338a:	f240 11af 	movw	r1, #431	@ 0x1af
 801338e:	e6da      	b.n	8013146 <_dtoa_r+0x2e>
 8013390:	2300      	movs	r3, #0
 8013392:	e7e3      	b.n	801335c <_dtoa_r+0x244>
 8013394:	2300      	movs	r3, #0
 8013396:	e7d5      	b.n	8013344 <_dtoa_r+0x22c>
 8013398:	2401      	movs	r4, #1
 801339a:	2300      	movs	r3, #0
 801339c:	9307      	str	r3, [sp, #28]
 801339e:	9409      	str	r4, [sp, #36]	@ 0x24
 80133a0:	f04f 3bff 	mov.w	fp, #4294967295
 80133a4:	2200      	movs	r2, #0
 80133a6:	f8cd b00c 	str.w	fp, [sp, #12]
 80133aa:	2312      	movs	r3, #18
 80133ac:	920c      	str	r2, [sp, #48]	@ 0x30
 80133ae:	e7db      	b.n	8013368 <_dtoa_r+0x250>
 80133b0:	2301      	movs	r3, #1
 80133b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80133b4:	e7f4      	b.n	80133a0 <_dtoa_r+0x288>
 80133b6:	f04f 0b01 	mov.w	fp, #1
 80133ba:	f8cd b00c 	str.w	fp, [sp, #12]
 80133be:	465b      	mov	r3, fp
 80133c0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80133c4:	e7d0      	b.n	8013368 <_dtoa_r+0x250>
 80133c6:	3101      	adds	r1, #1
 80133c8:	0052      	lsls	r2, r2, #1
 80133ca:	e7d1      	b.n	8013370 <_dtoa_r+0x258>
 80133cc:	f3af 8000 	nop.w
 80133d0:	636f4361 	.word	0x636f4361
 80133d4:	3fd287a7 	.word	0x3fd287a7
 80133d8:	8b60c8b3 	.word	0x8b60c8b3
 80133dc:	3fc68a28 	.word	0x3fc68a28
 80133e0:	509f79fb 	.word	0x509f79fb
 80133e4:	3fd34413 	.word	0x3fd34413
 80133e8:	0801606f 	.word	0x0801606f
 80133ec:	08016131 	.word	0x08016131
 80133f0:	7ff00000 	.word	0x7ff00000
 80133f4:	08016047 	.word	0x08016047
 80133f8:	3ff80000 	.word	0x3ff80000
 80133fc:	080163f0 	.word	0x080163f0
 8013400:	08016189 	.word	0x08016189
 8013404:	0801612d 	.word	0x0801612d
 8013408:	08016046 	.word	0x08016046
 801340c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013410:	6018      	str	r0, [r3, #0]
 8013412:	9b03      	ldr	r3, [sp, #12]
 8013414:	2b0e      	cmp	r3, #14
 8013416:	f200 80a1 	bhi.w	801355c <_dtoa_r+0x444>
 801341a:	2c00      	cmp	r4, #0
 801341c:	f000 809e 	beq.w	801355c <_dtoa_r+0x444>
 8013420:	2f00      	cmp	r7, #0
 8013422:	dd33      	ble.n	801348c <_dtoa_r+0x374>
 8013424:	4b9c      	ldr	r3, [pc, #624]	@ (8013698 <_dtoa_r+0x580>)
 8013426:	f007 020f 	and.w	r2, r7, #15
 801342a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801342e:	ed93 7b00 	vldr	d7, [r3]
 8013432:	05f8      	lsls	r0, r7, #23
 8013434:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8013438:	ea4f 1427 	mov.w	r4, r7, asr #4
 801343c:	d516      	bpl.n	801346c <_dtoa_r+0x354>
 801343e:	4b97      	ldr	r3, [pc, #604]	@ (801369c <_dtoa_r+0x584>)
 8013440:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013444:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013448:	f7ed fa08 	bl	800085c <__aeabi_ddiv>
 801344c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013450:	f004 040f 	and.w	r4, r4, #15
 8013454:	2603      	movs	r6, #3
 8013456:	4d91      	ldr	r5, [pc, #580]	@ (801369c <_dtoa_r+0x584>)
 8013458:	b954      	cbnz	r4, 8013470 <_dtoa_r+0x358>
 801345a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801345e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013462:	f7ed f9fb 	bl	800085c <__aeabi_ddiv>
 8013466:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801346a:	e028      	b.n	80134be <_dtoa_r+0x3a6>
 801346c:	2602      	movs	r6, #2
 801346e:	e7f2      	b.n	8013456 <_dtoa_r+0x33e>
 8013470:	07e1      	lsls	r1, r4, #31
 8013472:	d508      	bpl.n	8013486 <_dtoa_r+0x36e>
 8013474:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013478:	e9d5 2300 	ldrd	r2, r3, [r5]
 801347c:	f7ed f8c4 	bl	8000608 <__aeabi_dmul>
 8013480:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013484:	3601      	adds	r6, #1
 8013486:	1064      	asrs	r4, r4, #1
 8013488:	3508      	adds	r5, #8
 801348a:	e7e5      	b.n	8013458 <_dtoa_r+0x340>
 801348c:	f000 80af 	beq.w	80135ee <_dtoa_r+0x4d6>
 8013490:	427c      	negs	r4, r7
 8013492:	4b81      	ldr	r3, [pc, #516]	@ (8013698 <_dtoa_r+0x580>)
 8013494:	4d81      	ldr	r5, [pc, #516]	@ (801369c <_dtoa_r+0x584>)
 8013496:	f004 020f 	and.w	r2, r4, #15
 801349a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801349e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80134a6:	f7ed f8af 	bl	8000608 <__aeabi_dmul>
 80134aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80134ae:	1124      	asrs	r4, r4, #4
 80134b0:	2300      	movs	r3, #0
 80134b2:	2602      	movs	r6, #2
 80134b4:	2c00      	cmp	r4, #0
 80134b6:	f040 808f 	bne.w	80135d8 <_dtoa_r+0x4c0>
 80134ba:	2b00      	cmp	r3, #0
 80134bc:	d1d3      	bne.n	8013466 <_dtoa_r+0x34e>
 80134be:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80134c0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80134c4:	2b00      	cmp	r3, #0
 80134c6:	f000 8094 	beq.w	80135f2 <_dtoa_r+0x4da>
 80134ca:	4b75      	ldr	r3, [pc, #468]	@ (80136a0 <_dtoa_r+0x588>)
 80134cc:	2200      	movs	r2, #0
 80134ce:	4620      	mov	r0, r4
 80134d0:	4629      	mov	r1, r5
 80134d2:	f7ed fb0b 	bl	8000aec <__aeabi_dcmplt>
 80134d6:	2800      	cmp	r0, #0
 80134d8:	f000 808b 	beq.w	80135f2 <_dtoa_r+0x4da>
 80134dc:	9b03      	ldr	r3, [sp, #12]
 80134de:	2b00      	cmp	r3, #0
 80134e0:	f000 8087 	beq.w	80135f2 <_dtoa_r+0x4da>
 80134e4:	f1bb 0f00 	cmp.w	fp, #0
 80134e8:	dd34      	ble.n	8013554 <_dtoa_r+0x43c>
 80134ea:	4620      	mov	r0, r4
 80134ec:	4b6d      	ldr	r3, [pc, #436]	@ (80136a4 <_dtoa_r+0x58c>)
 80134ee:	2200      	movs	r2, #0
 80134f0:	4629      	mov	r1, r5
 80134f2:	f7ed f889 	bl	8000608 <__aeabi_dmul>
 80134f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80134fa:	f107 38ff 	add.w	r8, r7, #4294967295
 80134fe:	3601      	adds	r6, #1
 8013500:	465c      	mov	r4, fp
 8013502:	4630      	mov	r0, r6
 8013504:	f7ed f816 	bl	8000534 <__aeabi_i2d>
 8013508:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801350c:	f7ed f87c 	bl	8000608 <__aeabi_dmul>
 8013510:	4b65      	ldr	r3, [pc, #404]	@ (80136a8 <_dtoa_r+0x590>)
 8013512:	2200      	movs	r2, #0
 8013514:	f7ec fec2 	bl	800029c <__adddf3>
 8013518:	4605      	mov	r5, r0
 801351a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801351e:	2c00      	cmp	r4, #0
 8013520:	d16a      	bne.n	80135f8 <_dtoa_r+0x4e0>
 8013522:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013526:	4b61      	ldr	r3, [pc, #388]	@ (80136ac <_dtoa_r+0x594>)
 8013528:	2200      	movs	r2, #0
 801352a:	f7ec feb5 	bl	8000298 <__aeabi_dsub>
 801352e:	4602      	mov	r2, r0
 8013530:	460b      	mov	r3, r1
 8013532:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013536:	462a      	mov	r2, r5
 8013538:	4633      	mov	r3, r6
 801353a:	f7ed faf5 	bl	8000b28 <__aeabi_dcmpgt>
 801353e:	2800      	cmp	r0, #0
 8013540:	f040 8298 	bne.w	8013a74 <_dtoa_r+0x95c>
 8013544:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013548:	462a      	mov	r2, r5
 801354a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801354e:	f7ed facd 	bl	8000aec <__aeabi_dcmplt>
 8013552:	bb38      	cbnz	r0, 80135a4 <_dtoa_r+0x48c>
 8013554:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8013558:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801355c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801355e:	2b00      	cmp	r3, #0
 8013560:	f2c0 8157 	blt.w	8013812 <_dtoa_r+0x6fa>
 8013564:	2f0e      	cmp	r7, #14
 8013566:	f300 8154 	bgt.w	8013812 <_dtoa_r+0x6fa>
 801356a:	4b4b      	ldr	r3, [pc, #300]	@ (8013698 <_dtoa_r+0x580>)
 801356c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013570:	ed93 7b00 	vldr	d7, [r3]
 8013574:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013576:	2b00      	cmp	r3, #0
 8013578:	ed8d 7b00 	vstr	d7, [sp]
 801357c:	f280 80e5 	bge.w	801374a <_dtoa_r+0x632>
 8013580:	9b03      	ldr	r3, [sp, #12]
 8013582:	2b00      	cmp	r3, #0
 8013584:	f300 80e1 	bgt.w	801374a <_dtoa_r+0x632>
 8013588:	d10c      	bne.n	80135a4 <_dtoa_r+0x48c>
 801358a:	4b48      	ldr	r3, [pc, #288]	@ (80136ac <_dtoa_r+0x594>)
 801358c:	2200      	movs	r2, #0
 801358e:	ec51 0b17 	vmov	r0, r1, d7
 8013592:	f7ed f839 	bl	8000608 <__aeabi_dmul>
 8013596:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801359a:	f7ed fabb 	bl	8000b14 <__aeabi_dcmpge>
 801359e:	2800      	cmp	r0, #0
 80135a0:	f000 8266 	beq.w	8013a70 <_dtoa_r+0x958>
 80135a4:	2400      	movs	r4, #0
 80135a6:	4625      	mov	r5, r4
 80135a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80135aa:	4656      	mov	r6, sl
 80135ac:	ea6f 0803 	mvn.w	r8, r3
 80135b0:	2700      	movs	r7, #0
 80135b2:	4621      	mov	r1, r4
 80135b4:	4648      	mov	r0, r9
 80135b6:	f000 ff55 	bl	8014464 <_Bfree>
 80135ba:	2d00      	cmp	r5, #0
 80135bc:	f000 80bd 	beq.w	801373a <_dtoa_r+0x622>
 80135c0:	b12f      	cbz	r7, 80135ce <_dtoa_r+0x4b6>
 80135c2:	42af      	cmp	r7, r5
 80135c4:	d003      	beq.n	80135ce <_dtoa_r+0x4b6>
 80135c6:	4639      	mov	r1, r7
 80135c8:	4648      	mov	r0, r9
 80135ca:	f000 ff4b 	bl	8014464 <_Bfree>
 80135ce:	4629      	mov	r1, r5
 80135d0:	4648      	mov	r0, r9
 80135d2:	f000 ff47 	bl	8014464 <_Bfree>
 80135d6:	e0b0      	b.n	801373a <_dtoa_r+0x622>
 80135d8:	07e2      	lsls	r2, r4, #31
 80135da:	d505      	bpl.n	80135e8 <_dtoa_r+0x4d0>
 80135dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80135e0:	f7ed f812 	bl	8000608 <__aeabi_dmul>
 80135e4:	3601      	adds	r6, #1
 80135e6:	2301      	movs	r3, #1
 80135e8:	1064      	asrs	r4, r4, #1
 80135ea:	3508      	adds	r5, #8
 80135ec:	e762      	b.n	80134b4 <_dtoa_r+0x39c>
 80135ee:	2602      	movs	r6, #2
 80135f0:	e765      	b.n	80134be <_dtoa_r+0x3a6>
 80135f2:	9c03      	ldr	r4, [sp, #12]
 80135f4:	46b8      	mov	r8, r7
 80135f6:	e784      	b.n	8013502 <_dtoa_r+0x3ea>
 80135f8:	4b27      	ldr	r3, [pc, #156]	@ (8013698 <_dtoa_r+0x580>)
 80135fa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80135fc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013600:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8013604:	4454      	add	r4, sl
 8013606:	2900      	cmp	r1, #0
 8013608:	d054      	beq.n	80136b4 <_dtoa_r+0x59c>
 801360a:	4929      	ldr	r1, [pc, #164]	@ (80136b0 <_dtoa_r+0x598>)
 801360c:	2000      	movs	r0, #0
 801360e:	f7ed f925 	bl	800085c <__aeabi_ddiv>
 8013612:	4633      	mov	r3, r6
 8013614:	462a      	mov	r2, r5
 8013616:	f7ec fe3f 	bl	8000298 <__aeabi_dsub>
 801361a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801361e:	4656      	mov	r6, sl
 8013620:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013624:	f7ed faa0 	bl	8000b68 <__aeabi_d2iz>
 8013628:	4605      	mov	r5, r0
 801362a:	f7ec ff83 	bl	8000534 <__aeabi_i2d>
 801362e:	4602      	mov	r2, r0
 8013630:	460b      	mov	r3, r1
 8013632:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013636:	f7ec fe2f 	bl	8000298 <__aeabi_dsub>
 801363a:	3530      	adds	r5, #48	@ 0x30
 801363c:	4602      	mov	r2, r0
 801363e:	460b      	mov	r3, r1
 8013640:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013644:	f806 5b01 	strb.w	r5, [r6], #1
 8013648:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801364c:	f7ed fa4e 	bl	8000aec <__aeabi_dcmplt>
 8013650:	2800      	cmp	r0, #0
 8013652:	d172      	bne.n	801373a <_dtoa_r+0x622>
 8013654:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013658:	4911      	ldr	r1, [pc, #68]	@ (80136a0 <_dtoa_r+0x588>)
 801365a:	2000      	movs	r0, #0
 801365c:	f7ec fe1c 	bl	8000298 <__aeabi_dsub>
 8013660:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013664:	f7ed fa42 	bl	8000aec <__aeabi_dcmplt>
 8013668:	2800      	cmp	r0, #0
 801366a:	f040 80b4 	bne.w	80137d6 <_dtoa_r+0x6be>
 801366e:	42a6      	cmp	r6, r4
 8013670:	f43f af70 	beq.w	8013554 <_dtoa_r+0x43c>
 8013674:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013678:	4b0a      	ldr	r3, [pc, #40]	@ (80136a4 <_dtoa_r+0x58c>)
 801367a:	2200      	movs	r2, #0
 801367c:	f7ec ffc4 	bl	8000608 <__aeabi_dmul>
 8013680:	4b08      	ldr	r3, [pc, #32]	@ (80136a4 <_dtoa_r+0x58c>)
 8013682:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013686:	2200      	movs	r2, #0
 8013688:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801368c:	f7ec ffbc 	bl	8000608 <__aeabi_dmul>
 8013690:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013694:	e7c4      	b.n	8013620 <_dtoa_r+0x508>
 8013696:	bf00      	nop
 8013698:	080163f0 	.word	0x080163f0
 801369c:	080163c8 	.word	0x080163c8
 80136a0:	3ff00000 	.word	0x3ff00000
 80136a4:	40240000 	.word	0x40240000
 80136a8:	401c0000 	.word	0x401c0000
 80136ac:	40140000 	.word	0x40140000
 80136b0:	3fe00000 	.word	0x3fe00000
 80136b4:	4631      	mov	r1, r6
 80136b6:	4628      	mov	r0, r5
 80136b8:	f7ec ffa6 	bl	8000608 <__aeabi_dmul>
 80136bc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80136c0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80136c2:	4656      	mov	r6, sl
 80136c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80136c8:	f7ed fa4e 	bl	8000b68 <__aeabi_d2iz>
 80136cc:	4605      	mov	r5, r0
 80136ce:	f7ec ff31 	bl	8000534 <__aeabi_i2d>
 80136d2:	4602      	mov	r2, r0
 80136d4:	460b      	mov	r3, r1
 80136d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80136da:	f7ec fddd 	bl	8000298 <__aeabi_dsub>
 80136de:	3530      	adds	r5, #48	@ 0x30
 80136e0:	f806 5b01 	strb.w	r5, [r6], #1
 80136e4:	4602      	mov	r2, r0
 80136e6:	460b      	mov	r3, r1
 80136e8:	42a6      	cmp	r6, r4
 80136ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80136ee:	f04f 0200 	mov.w	r2, #0
 80136f2:	d124      	bne.n	801373e <_dtoa_r+0x626>
 80136f4:	4baf      	ldr	r3, [pc, #700]	@ (80139b4 <_dtoa_r+0x89c>)
 80136f6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80136fa:	f7ec fdcf 	bl	800029c <__adddf3>
 80136fe:	4602      	mov	r2, r0
 8013700:	460b      	mov	r3, r1
 8013702:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013706:	f7ed fa0f 	bl	8000b28 <__aeabi_dcmpgt>
 801370a:	2800      	cmp	r0, #0
 801370c:	d163      	bne.n	80137d6 <_dtoa_r+0x6be>
 801370e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013712:	49a8      	ldr	r1, [pc, #672]	@ (80139b4 <_dtoa_r+0x89c>)
 8013714:	2000      	movs	r0, #0
 8013716:	f7ec fdbf 	bl	8000298 <__aeabi_dsub>
 801371a:	4602      	mov	r2, r0
 801371c:	460b      	mov	r3, r1
 801371e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013722:	f7ed f9e3 	bl	8000aec <__aeabi_dcmplt>
 8013726:	2800      	cmp	r0, #0
 8013728:	f43f af14 	beq.w	8013554 <_dtoa_r+0x43c>
 801372c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801372e:	1e73      	subs	r3, r6, #1
 8013730:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013732:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8013736:	2b30      	cmp	r3, #48	@ 0x30
 8013738:	d0f8      	beq.n	801372c <_dtoa_r+0x614>
 801373a:	4647      	mov	r7, r8
 801373c:	e03b      	b.n	80137b6 <_dtoa_r+0x69e>
 801373e:	4b9e      	ldr	r3, [pc, #632]	@ (80139b8 <_dtoa_r+0x8a0>)
 8013740:	f7ec ff62 	bl	8000608 <__aeabi_dmul>
 8013744:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013748:	e7bc      	b.n	80136c4 <_dtoa_r+0x5ac>
 801374a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801374e:	4656      	mov	r6, sl
 8013750:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013754:	4620      	mov	r0, r4
 8013756:	4629      	mov	r1, r5
 8013758:	f7ed f880 	bl	800085c <__aeabi_ddiv>
 801375c:	f7ed fa04 	bl	8000b68 <__aeabi_d2iz>
 8013760:	4680      	mov	r8, r0
 8013762:	f7ec fee7 	bl	8000534 <__aeabi_i2d>
 8013766:	e9dd 2300 	ldrd	r2, r3, [sp]
 801376a:	f7ec ff4d 	bl	8000608 <__aeabi_dmul>
 801376e:	4602      	mov	r2, r0
 8013770:	460b      	mov	r3, r1
 8013772:	4620      	mov	r0, r4
 8013774:	4629      	mov	r1, r5
 8013776:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801377a:	f7ec fd8d 	bl	8000298 <__aeabi_dsub>
 801377e:	f806 4b01 	strb.w	r4, [r6], #1
 8013782:	9d03      	ldr	r5, [sp, #12]
 8013784:	eba6 040a 	sub.w	r4, r6, sl
 8013788:	42a5      	cmp	r5, r4
 801378a:	4602      	mov	r2, r0
 801378c:	460b      	mov	r3, r1
 801378e:	d133      	bne.n	80137f8 <_dtoa_r+0x6e0>
 8013790:	f7ec fd84 	bl	800029c <__adddf3>
 8013794:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013798:	4604      	mov	r4, r0
 801379a:	460d      	mov	r5, r1
 801379c:	f7ed f9c4 	bl	8000b28 <__aeabi_dcmpgt>
 80137a0:	b9c0      	cbnz	r0, 80137d4 <_dtoa_r+0x6bc>
 80137a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80137a6:	4620      	mov	r0, r4
 80137a8:	4629      	mov	r1, r5
 80137aa:	f7ed f995 	bl	8000ad8 <__aeabi_dcmpeq>
 80137ae:	b110      	cbz	r0, 80137b6 <_dtoa_r+0x69e>
 80137b0:	f018 0f01 	tst.w	r8, #1
 80137b4:	d10e      	bne.n	80137d4 <_dtoa_r+0x6bc>
 80137b6:	9902      	ldr	r1, [sp, #8]
 80137b8:	4648      	mov	r0, r9
 80137ba:	f000 fe53 	bl	8014464 <_Bfree>
 80137be:	2300      	movs	r3, #0
 80137c0:	7033      	strb	r3, [r6, #0]
 80137c2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80137c4:	3701      	adds	r7, #1
 80137c6:	601f      	str	r7, [r3, #0]
 80137c8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80137ca:	2b00      	cmp	r3, #0
 80137cc:	f000 824b 	beq.w	8013c66 <_dtoa_r+0xb4e>
 80137d0:	601e      	str	r6, [r3, #0]
 80137d2:	e248      	b.n	8013c66 <_dtoa_r+0xb4e>
 80137d4:	46b8      	mov	r8, r7
 80137d6:	4633      	mov	r3, r6
 80137d8:	461e      	mov	r6, r3
 80137da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80137de:	2a39      	cmp	r2, #57	@ 0x39
 80137e0:	d106      	bne.n	80137f0 <_dtoa_r+0x6d8>
 80137e2:	459a      	cmp	sl, r3
 80137e4:	d1f8      	bne.n	80137d8 <_dtoa_r+0x6c0>
 80137e6:	2230      	movs	r2, #48	@ 0x30
 80137e8:	f108 0801 	add.w	r8, r8, #1
 80137ec:	f88a 2000 	strb.w	r2, [sl]
 80137f0:	781a      	ldrb	r2, [r3, #0]
 80137f2:	3201      	adds	r2, #1
 80137f4:	701a      	strb	r2, [r3, #0]
 80137f6:	e7a0      	b.n	801373a <_dtoa_r+0x622>
 80137f8:	4b6f      	ldr	r3, [pc, #444]	@ (80139b8 <_dtoa_r+0x8a0>)
 80137fa:	2200      	movs	r2, #0
 80137fc:	f7ec ff04 	bl	8000608 <__aeabi_dmul>
 8013800:	2200      	movs	r2, #0
 8013802:	2300      	movs	r3, #0
 8013804:	4604      	mov	r4, r0
 8013806:	460d      	mov	r5, r1
 8013808:	f7ed f966 	bl	8000ad8 <__aeabi_dcmpeq>
 801380c:	2800      	cmp	r0, #0
 801380e:	d09f      	beq.n	8013750 <_dtoa_r+0x638>
 8013810:	e7d1      	b.n	80137b6 <_dtoa_r+0x69e>
 8013812:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013814:	2a00      	cmp	r2, #0
 8013816:	f000 80ea 	beq.w	80139ee <_dtoa_r+0x8d6>
 801381a:	9a07      	ldr	r2, [sp, #28]
 801381c:	2a01      	cmp	r2, #1
 801381e:	f300 80cd 	bgt.w	80139bc <_dtoa_r+0x8a4>
 8013822:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8013824:	2a00      	cmp	r2, #0
 8013826:	f000 80c1 	beq.w	80139ac <_dtoa_r+0x894>
 801382a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801382e:	9c08      	ldr	r4, [sp, #32]
 8013830:	9e00      	ldr	r6, [sp, #0]
 8013832:	9a00      	ldr	r2, [sp, #0]
 8013834:	441a      	add	r2, r3
 8013836:	9200      	str	r2, [sp, #0]
 8013838:	9a06      	ldr	r2, [sp, #24]
 801383a:	2101      	movs	r1, #1
 801383c:	441a      	add	r2, r3
 801383e:	4648      	mov	r0, r9
 8013840:	9206      	str	r2, [sp, #24]
 8013842:	f000 ff0d 	bl	8014660 <__i2b>
 8013846:	4605      	mov	r5, r0
 8013848:	b166      	cbz	r6, 8013864 <_dtoa_r+0x74c>
 801384a:	9b06      	ldr	r3, [sp, #24]
 801384c:	2b00      	cmp	r3, #0
 801384e:	dd09      	ble.n	8013864 <_dtoa_r+0x74c>
 8013850:	42b3      	cmp	r3, r6
 8013852:	9a00      	ldr	r2, [sp, #0]
 8013854:	bfa8      	it	ge
 8013856:	4633      	movge	r3, r6
 8013858:	1ad2      	subs	r2, r2, r3
 801385a:	9200      	str	r2, [sp, #0]
 801385c:	9a06      	ldr	r2, [sp, #24]
 801385e:	1af6      	subs	r6, r6, r3
 8013860:	1ad3      	subs	r3, r2, r3
 8013862:	9306      	str	r3, [sp, #24]
 8013864:	9b08      	ldr	r3, [sp, #32]
 8013866:	b30b      	cbz	r3, 80138ac <_dtoa_r+0x794>
 8013868:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801386a:	2b00      	cmp	r3, #0
 801386c:	f000 80c6 	beq.w	80139fc <_dtoa_r+0x8e4>
 8013870:	2c00      	cmp	r4, #0
 8013872:	f000 80c0 	beq.w	80139f6 <_dtoa_r+0x8de>
 8013876:	4629      	mov	r1, r5
 8013878:	4622      	mov	r2, r4
 801387a:	4648      	mov	r0, r9
 801387c:	f000 ffa8 	bl	80147d0 <__pow5mult>
 8013880:	9a02      	ldr	r2, [sp, #8]
 8013882:	4601      	mov	r1, r0
 8013884:	4605      	mov	r5, r0
 8013886:	4648      	mov	r0, r9
 8013888:	f000 ff00 	bl	801468c <__multiply>
 801388c:	9902      	ldr	r1, [sp, #8]
 801388e:	4680      	mov	r8, r0
 8013890:	4648      	mov	r0, r9
 8013892:	f000 fde7 	bl	8014464 <_Bfree>
 8013896:	9b08      	ldr	r3, [sp, #32]
 8013898:	1b1b      	subs	r3, r3, r4
 801389a:	9308      	str	r3, [sp, #32]
 801389c:	f000 80b1 	beq.w	8013a02 <_dtoa_r+0x8ea>
 80138a0:	9a08      	ldr	r2, [sp, #32]
 80138a2:	4641      	mov	r1, r8
 80138a4:	4648      	mov	r0, r9
 80138a6:	f000 ff93 	bl	80147d0 <__pow5mult>
 80138aa:	9002      	str	r0, [sp, #8]
 80138ac:	2101      	movs	r1, #1
 80138ae:	4648      	mov	r0, r9
 80138b0:	f000 fed6 	bl	8014660 <__i2b>
 80138b4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80138b6:	4604      	mov	r4, r0
 80138b8:	2b00      	cmp	r3, #0
 80138ba:	f000 81d8 	beq.w	8013c6e <_dtoa_r+0xb56>
 80138be:	461a      	mov	r2, r3
 80138c0:	4601      	mov	r1, r0
 80138c2:	4648      	mov	r0, r9
 80138c4:	f000 ff84 	bl	80147d0 <__pow5mult>
 80138c8:	9b07      	ldr	r3, [sp, #28]
 80138ca:	2b01      	cmp	r3, #1
 80138cc:	4604      	mov	r4, r0
 80138ce:	f300 809f 	bgt.w	8013a10 <_dtoa_r+0x8f8>
 80138d2:	9b04      	ldr	r3, [sp, #16]
 80138d4:	2b00      	cmp	r3, #0
 80138d6:	f040 8097 	bne.w	8013a08 <_dtoa_r+0x8f0>
 80138da:	9b05      	ldr	r3, [sp, #20]
 80138dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80138e0:	2b00      	cmp	r3, #0
 80138e2:	f040 8093 	bne.w	8013a0c <_dtoa_r+0x8f4>
 80138e6:	9b05      	ldr	r3, [sp, #20]
 80138e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80138ec:	0d1b      	lsrs	r3, r3, #20
 80138ee:	051b      	lsls	r3, r3, #20
 80138f0:	b133      	cbz	r3, 8013900 <_dtoa_r+0x7e8>
 80138f2:	9b00      	ldr	r3, [sp, #0]
 80138f4:	3301      	adds	r3, #1
 80138f6:	9300      	str	r3, [sp, #0]
 80138f8:	9b06      	ldr	r3, [sp, #24]
 80138fa:	3301      	adds	r3, #1
 80138fc:	9306      	str	r3, [sp, #24]
 80138fe:	2301      	movs	r3, #1
 8013900:	9308      	str	r3, [sp, #32]
 8013902:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013904:	2b00      	cmp	r3, #0
 8013906:	f000 81b8 	beq.w	8013c7a <_dtoa_r+0xb62>
 801390a:	6923      	ldr	r3, [r4, #16]
 801390c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013910:	6918      	ldr	r0, [r3, #16]
 8013912:	f000 fe59 	bl	80145c8 <__hi0bits>
 8013916:	f1c0 0020 	rsb	r0, r0, #32
 801391a:	9b06      	ldr	r3, [sp, #24]
 801391c:	4418      	add	r0, r3
 801391e:	f010 001f 	ands.w	r0, r0, #31
 8013922:	f000 8082 	beq.w	8013a2a <_dtoa_r+0x912>
 8013926:	f1c0 0320 	rsb	r3, r0, #32
 801392a:	2b04      	cmp	r3, #4
 801392c:	dd73      	ble.n	8013a16 <_dtoa_r+0x8fe>
 801392e:	9b00      	ldr	r3, [sp, #0]
 8013930:	f1c0 001c 	rsb	r0, r0, #28
 8013934:	4403      	add	r3, r0
 8013936:	9300      	str	r3, [sp, #0]
 8013938:	9b06      	ldr	r3, [sp, #24]
 801393a:	4403      	add	r3, r0
 801393c:	4406      	add	r6, r0
 801393e:	9306      	str	r3, [sp, #24]
 8013940:	9b00      	ldr	r3, [sp, #0]
 8013942:	2b00      	cmp	r3, #0
 8013944:	dd05      	ble.n	8013952 <_dtoa_r+0x83a>
 8013946:	9902      	ldr	r1, [sp, #8]
 8013948:	461a      	mov	r2, r3
 801394a:	4648      	mov	r0, r9
 801394c:	f000 ff9a 	bl	8014884 <__lshift>
 8013950:	9002      	str	r0, [sp, #8]
 8013952:	9b06      	ldr	r3, [sp, #24]
 8013954:	2b00      	cmp	r3, #0
 8013956:	dd05      	ble.n	8013964 <_dtoa_r+0x84c>
 8013958:	4621      	mov	r1, r4
 801395a:	461a      	mov	r2, r3
 801395c:	4648      	mov	r0, r9
 801395e:	f000 ff91 	bl	8014884 <__lshift>
 8013962:	4604      	mov	r4, r0
 8013964:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013966:	2b00      	cmp	r3, #0
 8013968:	d061      	beq.n	8013a2e <_dtoa_r+0x916>
 801396a:	9802      	ldr	r0, [sp, #8]
 801396c:	4621      	mov	r1, r4
 801396e:	f000 fff5 	bl	801495c <__mcmp>
 8013972:	2800      	cmp	r0, #0
 8013974:	da5b      	bge.n	8013a2e <_dtoa_r+0x916>
 8013976:	2300      	movs	r3, #0
 8013978:	9902      	ldr	r1, [sp, #8]
 801397a:	220a      	movs	r2, #10
 801397c:	4648      	mov	r0, r9
 801397e:	f000 fd93 	bl	80144a8 <__multadd>
 8013982:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013984:	9002      	str	r0, [sp, #8]
 8013986:	f107 38ff 	add.w	r8, r7, #4294967295
 801398a:	2b00      	cmp	r3, #0
 801398c:	f000 8177 	beq.w	8013c7e <_dtoa_r+0xb66>
 8013990:	4629      	mov	r1, r5
 8013992:	2300      	movs	r3, #0
 8013994:	220a      	movs	r2, #10
 8013996:	4648      	mov	r0, r9
 8013998:	f000 fd86 	bl	80144a8 <__multadd>
 801399c:	f1bb 0f00 	cmp.w	fp, #0
 80139a0:	4605      	mov	r5, r0
 80139a2:	dc6f      	bgt.n	8013a84 <_dtoa_r+0x96c>
 80139a4:	9b07      	ldr	r3, [sp, #28]
 80139a6:	2b02      	cmp	r3, #2
 80139a8:	dc49      	bgt.n	8013a3e <_dtoa_r+0x926>
 80139aa:	e06b      	b.n	8013a84 <_dtoa_r+0x96c>
 80139ac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80139ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80139b2:	e73c      	b.n	801382e <_dtoa_r+0x716>
 80139b4:	3fe00000 	.word	0x3fe00000
 80139b8:	40240000 	.word	0x40240000
 80139bc:	9b03      	ldr	r3, [sp, #12]
 80139be:	1e5c      	subs	r4, r3, #1
 80139c0:	9b08      	ldr	r3, [sp, #32]
 80139c2:	42a3      	cmp	r3, r4
 80139c4:	db09      	blt.n	80139da <_dtoa_r+0x8c2>
 80139c6:	1b1c      	subs	r4, r3, r4
 80139c8:	9b03      	ldr	r3, [sp, #12]
 80139ca:	2b00      	cmp	r3, #0
 80139cc:	f6bf af30 	bge.w	8013830 <_dtoa_r+0x718>
 80139d0:	9b00      	ldr	r3, [sp, #0]
 80139d2:	9a03      	ldr	r2, [sp, #12]
 80139d4:	1a9e      	subs	r6, r3, r2
 80139d6:	2300      	movs	r3, #0
 80139d8:	e72b      	b.n	8013832 <_dtoa_r+0x71a>
 80139da:	9b08      	ldr	r3, [sp, #32]
 80139dc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80139de:	9408      	str	r4, [sp, #32]
 80139e0:	1ae3      	subs	r3, r4, r3
 80139e2:	441a      	add	r2, r3
 80139e4:	9e00      	ldr	r6, [sp, #0]
 80139e6:	9b03      	ldr	r3, [sp, #12]
 80139e8:	920d      	str	r2, [sp, #52]	@ 0x34
 80139ea:	2400      	movs	r4, #0
 80139ec:	e721      	b.n	8013832 <_dtoa_r+0x71a>
 80139ee:	9c08      	ldr	r4, [sp, #32]
 80139f0:	9e00      	ldr	r6, [sp, #0]
 80139f2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80139f4:	e728      	b.n	8013848 <_dtoa_r+0x730>
 80139f6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80139fa:	e751      	b.n	80138a0 <_dtoa_r+0x788>
 80139fc:	9a08      	ldr	r2, [sp, #32]
 80139fe:	9902      	ldr	r1, [sp, #8]
 8013a00:	e750      	b.n	80138a4 <_dtoa_r+0x78c>
 8013a02:	f8cd 8008 	str.w	r8, [sp, #8]
 8013a06:	e751      	b.n	80138ac <_dtoa_r+0x794>
 8013a08:	2300      	movs	r3, #0
 8013a0a:	e779      	b.n	8013900 <_dtoa_r+0x7e8>
 8013a0c:	9b04      	ldr	r3, [sp, #16]
 8013a0e:	e777      	b.n	8013900 <_dtoa_r+0x7e8>
 8013a10:	2300      	movs	r3, #0
 8013a12:	9308      	str	r3, [sp, #32]
 8013a14:	e779      	b.n	801390a <_dtoa_r+0x7f2>
 8013a16:	d093      	beq.n	8013940 <_dtoa_r+0x828>
 8013a18:	9a00      	ldr	r2, [sp, #0]
 8013a1a:	331c      	adds	r3, #28
 8013a1c:	441a      	add	r2, r3
 8013a1e:	9200      	str	r2, [sp, #0]
 8013a20:	9a06      	ldr	r2, [sp, #24]
 8013a22:	441a      	add	r2, r3
 8013a24:	441e      	add	r6, r3
 8013a26:	9206      	str	r2, [sp, #24]
 8013a28:	e78a      	b.n	8013940 <_dtoa_r+0x828>
 8013a2a:	4603      	mov	r3, r0
 8013a2c:	e7f4      	b.n	8013a18 <_dtoa_r+0x900>
 8013a2e:	9b03      	ldr	r3, [sp, #12]
 8013a30:	2b00      	cmp	r3, #0
 8013a32:	46b8      	mov	r8, r7
 8013a34:	dc20      	bgt.n	8013a78 <_dtoa_r+0x960>
 8013a36:	469b      	mov	fp, r3
 8013a38:	9b07      	ldr	r3, [sp, #28]
 8013a3a:	2b02      	cmp	r3, #2
 8013a3c:	dd1e      	ble.n	8013a7c <_dtoa_r+0x964>
 8013a3e:	f1bb 0f00 	cmp.w	fp, #0
 8013a42:	f47f adb1 	bne.w	80135a8 <_dtoa_r+0x490>
 8013a46:	4621      	mov	r1, r4
 8013a48:	465b      	mov	r3, fp
 8013a4a:	2205      	movs	r2, #5
 8013a4c:	4648      	mov	r0, r9
 8013a4e:	f000 fd2b 	bl	80144a8 <__multadd>
 8013a52:	4601      	mov	r1, r0
 8013a54:	4604      	mov	r4, r0
 8013a56:	9802      	ldr	r0, [sp, #8]
 8013a58:	f000 ff80 	bl	801495c <__mcmp>
 8013a5c:	2800      	cmp	r0, #0
 8013a5e:	f77f ada3 	ble.w	80135a8 <_dtoa_r+0x490>
 8013a62:	4656      	mov	r6, sl
 8013a64:	2331      	movs	r3, #49	@ 0x31
 8013a66:	f806 3b01 	strb.w	r3, [r6], #1
 8013a6a:	f108 0801 	add.w	r8, r8, #1
 8013a6e:	e59f      	b.n	80135b0 <_dtoa_r+0x498>
 8013a70:	9c03      	ldr	r4, [sp, #12]
 8013a72:	46b8      	mov	r8, r7
 8013a74:	4625      	mov	r5, r4
 8013a76:	e7f4      	b.n	8013a62 <_dtoa_r+0x94a>
 8013a78:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8013a7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013a7e:	2b00      	cmp	r3, #0
 8013a80:	f000 8101 	beq.w	8013c86 <_dtoa_r+0xb6e>
 8013a84:	2e00      	cmp	r6, #0
 8013a86:	dd05      	ble.n	8013a94 <_dtoa_r+0x97c>
 8013a88:	4629      	mov	r1, r5
 8013a8a:	4632      	mov	r2, r6
 8013a8c:	4648      	mov	r0, r9
 8013a8e:	f000 fef9 	bl	8014884 <__lshift>
 8013a92:	4605      	mov	r5, r0
 8013a94:	9b08      	ldr	r3, [sp, #32]
 8013a96:	2b00      	cmp	r3, #0
 8013a98:	d05c      	beq.n	8013b54 <_dtoa_r+0xa3c>
 8013a9a:	6869      	ldr	r1, [r5, #4]
 8013a9c:	4648      	mov	r0, r9
 8013a9e:	f000 fca1 	bl	80143e4 <_Balloc>
 8013aa2:	4606      	mov	r6, r0
 8013aa4:	b928      	cbnz	r0, 8013ab2 <_dtoa_r+0x99a>
 8013aa6:	4b82      	ldr	r3, [pc, #520]	@ (8013cb0 <_dtoa_r+0xb98>)
 8013aa8:	4602      	mov	r2, r0
 8013aaa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8013aae:	f7ff bb4a 	b.w	8013146 <_dtoa_r+0x2e>
 8013ab2:	692a      	ldr	r2, [r5, #16]
 8013ab4:	3202      	adds	r2, #2
 8013ab6:	0092      	lsls	r2, r2, #2
 8013ab8:	f105 010c 	add.w	r1, r5, #12
 8013abc:	300c      	adds	r0, #12
 8013abe:	f7ff fa68 	bl	8012f92 <memcpy>
 8013ac2:	2201      	movs	r2, #1
 8013ac4:	4631      	mov	r1, r6
 8013ac6:	4648      	mov	r0, r9
 8013ac8:	f000 fedc 	bl	8014884 <__lshift>
 8013acc:	f10a 0301 	add.w	r3, sl, #1
 8013ad0:	9300      	str	r3, [sp, #0]
 8013ad2:	eb0a 030b 	add.w	r3, sl, fp
 8013ad6:	9308      	str	r3, [sp, #32]
 8013ad8:	9b04      	ldr	r3, [sp, #16]
 8013ada:	f003 0301 	and.w	r3, r3, #1
 8013ade:	462f      	mov	r7, r5
 8013ae0:	9306      	str	r3, [sp, #24]
 8013ae2:	4605      	mov	r5, r0
 8013ae4:	9b00      	ldr	r3, [sp, #0]
 8013ae6:	9802      	ldr	r0, [sp, #8]
 8013ae8:	4621      	mov	r1, r4
 8013aea:	f103 3bff 	add.w	fp, r3, #4294967295
 8013aee:	f7ff fa8b 	bl	8013008 <quorem>
 8013af2:	4603      	mov	r3, r0
 8013af4:	3330      	adds	r3, #48	@ 0x30
 8013af6:	9003      	str	r0, [sp, #12]
 8013af8:	4639      	mov	r1, r7
 8013afa:	9802      	ldr	r0, [sp, #8]
 8013afc:	9309      	str	r3, [sp, #36]	@ 0x24
 8013afe:	f000 ff2d 	bl	801495c <__mcmp>
 8013b02:	462a      	mov	r2, r5
 8013b04:	9004      	str	r0, [sp, #16]
 8013b06:	4621      	mov	r1, r4
 8013b08:	4648      	mov	r0, r9
 8013b0a:	f000 ff43 	bl	8014994 <__mdiff>
 8013b0e:	68c2      	ldr	r2, [r0, #12]
 8013b10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b12:	4606      	mov	r6, r0
 8013b14:	bb02      	cbnz	r2, 8013b58 <_dtoa_r+0xa40>
 8013b16:	4601      	mov	r1, r0
 8013b18:	9802      	ldr	r0, [sp, #8]
 8013b1a:	f000 ff1f 	bl	801495c <__mcmp>
 8013b1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b20:	4602      	mov	r2, r0
 8013b22:	4631      	mov	r1, r6
 8013b24:	4648      	mov	r0, r9
 8013b26:	920c      	str	r2, [sp, #48]	@ 0x30
 8013b28:	9309      	str	r3, [sp, #36]	@ 0x24
 8013b2a:	f000 fc9b 	bl	8014464 <_Bfree>
 8013b2e:	9b07      	ldr	r3, [sp, #28]
 8013b30:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013b32:	9e00      	ldr	r6, [sp, #0]
 8013b34:	ea42 0103 	orr.w	r1, r2, r3
 8013b38:	9b06      	ldr	r3, [sp, #24]
 8013b3a:	4319      	orrs	r1, r3
 8013b3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b3e:	d10d      	bne.n	8013b5c <_dtoa_r+0xa44>
 8013b40:	2b39      	cmp	r3, #57	@ 0x39
 8013b42:	d027      	beq.n	8013b94 <_dtoa_r+0xa7c>
 8013b44:	9a04      	ldr	r2, [sp, #16]
 8013b46:	2a00      	cmp	r2, #0
 8013b48:	dd01      	ble.n	8013b4e <_dtoa_r+0xa36>
 8013b4a:	9b03      	ldr	r3, [sp, #12]
 8013b4c:	3331      	adds	r3, #49	@ 0x31
 8013b4e:	f88b 3000 	strb.w	r3, [fp]
 8013b52:	e52e      	b.n	80135b2 <_dtoa_r+0x49a>
 8013b54:	4628      	mov	r0, r5
 8013b56:	e7b9      	b.n	8013acc <_dtoa_r+0x9b4>
 8013b58:	2201      	movs	r2, #1
 8013b5a:	e7e2      	b.n	8013b22 <_dtoa_r+0xa0a>
 8013b5c:	9904      	ldr	r1, [sp, #16]
 8013b5e:	2900      	cmp	r1, #0
 8013b60:	db04      	blt.n	8013b6c <_dtoa_r+0xa54>
 8013b62:	9807      	ldr	r0, [sp, #28]
 8013b64:	4301      	orrs	r1, r0
 8013b66:	9806      	ldr	r0, [sp, #24]
 8013b68:	4301      	orrs	r1, r0
 8013b6a:	d120      	bne.n	8013bae <_dtoa_r+0xa96>
 8013b6c:	2a00      	cmp	r2, #0
 8013b6e:	ddee      	ble.n	8013b4e <_dtoa_r+0xa36>
 8013b70:	9902      	ldr	r1, [sp, #8]
 8013b72:	9300      	str	r3, [sp, #0]
 8013b74:	2201      	movs	r2, #1
 8013b76:	4648      	mov	r0, r9
 8013b78:	f000 fe84 	bl	8014884 <__lshift>
 8013b7c:	4621      	mov	r1, r4
 8013b7e:	9002      	str	r0, [sp, #8]
 8013b80:	f000 feec 	bl	801495c <__mcmp>
 8013b84:	2800      	cmp	r0, #0
 8013b86:	9b00      	ldr	r3, [sp, #0]
 8013b88:	dc02      	bgt.n	8013b90 <_dtoa_r+0xa78>
 8013b8a:	d1e0      	bne.n	8013b4e <_dtoa_r+0xa36>
 8013b8c:	07da      	lsls	r2, r3, #31
 8013b8e:	d5de      	bpl.n	8013b4e <_dtoa_r+0xa36>
 8013b90:	2b39      	cmp	r3, #57	@ 0x39
 8013b92:	d1da      	bne.n	8013b4a <_dtoa_r+0xa32>
 8013b94:	2339      	movs	r3, #57	@ 0x39
 8013b96:	f88b 3000 	strb.w	r3, [fp]
 8013b9a:	4633      	mov	r3, r6
 8013b9c:	461e      	mov	r6, r3
 8013b9e:	3b01      	subs	r3, #1
 8013ba0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8013ba4:	2a39      	cmp	r2, #57	@ 0x39
 8013ba6:	d04e      	beq.n	8013c46 <_dtoa_r+0xb2e>
 8013ba8:	3201      	adds	r2, #1
 8013baa:	701a      	strb	r2, [r3, #0]
 8013bac:	e501      	b.n	80135b2 <_dtoa_r+0x49a>
 8013bae:	2a00      	cmp	r2, #0
 8013bb0:	dd03      	ble.n	8013bba <_dtoa_r+0xaa2>
 8013bb2:	2b39      	cmp	r3, #57	@ 0x39
 8013bb4:	d0ee      	beq.n	8013b94 <_dtoa_r+0xa7c>
 8013bb6:	3301      	adds	r3, #1
 8013bb8:	e7c9      	b.n	8013b4e <_dtoa_r+0xa36>
 8013bba:	9a00      	ldr	r2, [sp, #0]
 8013bbc:	9908      	ldr	r1, [sp, #32]
 8013bbe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8013bc2:	428a      	cmp	r2, r1
 8013bc4:	d028      	beq.n	8013c18 <_dtoa_r+0xb00>
 8013bc6:	9902      	ldr	r1, [sp, #8]
 8013bc8:	2300      	movs	r3, #0
 8013bca:	220a      	movs	r2, #10
 8013bcc:	4648      	mov	r0, r9
 8013bce:	f000 fc6b 	bl	80144a8 <__multadd>
 8013bd2:	42af      	cmp	r7, r5
 8013bd4:	9002      	str	r0, [sp, #8]
 8013bd6:	f04f 0300 	mov.w	r3, #0
 8013bda:	f04f 020a 	mov.w	r2, #10
 8013bde:	4639      	mov	r1, r7
 8013be0:	4648      	mov	r0, r9
 8013be2:	d107      	bne.n	8013bf4 <_dtoa_r+0xadc>
 8013be4:	f000 fc60 	bl	80144a8 <__multadd>
 8013be8:	4607      	mov	r7, r0
 8013bea:	4605      	mov	r5, r0
 8013bec:	9b00      	ldr	r3, [sp, #0]
 8013bee:	3301      	adds	r3, #1
 8013bf0:	9300      	str	r3, [sp, #0]
 8013bf2:	e777      	b.n	8013ae4 <_dtoa_r+0x9cc>
 8013bf4:	f000 fc58 	bl	80144a8 <__multadd>
 8013bf8:	4629      	mov	r1, r5
 8013bfa:	4607      	mov	r7, r0
 8013bfc:	2300      	movs	r3, #0
 8013bfe:	220a      	movs	r2, #10
 8013c00:	4648      	mov	r0, r9
 8013c02:	f000 fc51 	bl	80144a8 <__multadd>
 8013c06:	4605      	mov	r5, r0
 8013c08:	e7f0      	b.n	8013bec <_dtoa_r+0xad4>
 8013c0a:	f1bb 0f00 	cmp.w	fp, #0
 8013c0e:	bfcc      	ite	gt
 8013c10:	465e      	movgt	r6, fp
 8013c12:	2601      	movle	r6, #1
 8013c14:	4456      	add	r6, sl
 8013c16:	2700      	movs	r7, #0
 8013c18:	9902      	ldr	r1, [sp, #8]
 8013c1a:	9300      	str	r3, [sp, #0]
 8013c1c:	2201      	movs	r2, #1
 8013c1e:	4648      	mov	r0, r9
 8013c20:	f000 fe30 	bl	8014884 <__lshift>
 8013c24:	4621      	mov	r1, r4
 8013c26:	9002      	str	r0, [sp, #8]
 8013c28:	f000 fe98 	bl	801495c <__mcmp>
 8013c2c:	2800      	cmp	r0, #0
 8013c2e:	dcb4      	bgt.n	8013b9a <_dtoa_r+0xa82>
 8013c30:	d102      	bne.n	8013c38 <_dtoa_r+0xb20>
 8013c32:	9b00      	ldr	r3, [sp, #0]
 8013c34:	07db      	lsls	r3, r3, #31
 8013c36:	d4b0      	bmi.n	8013b9a <_dtoa_r+0xa82>
 8013c38:	4633      	mov	r3, r6
 8013c3a:	461e      	mov	r6, r3
 8013c3c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013c40:	2a30      	cmp	r2, #48	@ 0x30
 8013c42:	d0fa      	beq.n	8013c3a <_dtoa_r+0xb22>
 8013c44:	e4b5      	b.n	80135b2 <_dtoa_r+0x49a>
 8013c46:	459a      	cmp	sl, r3
 8013c48:	d1a8      	bne.n	8013b9c <_dtoa_r+0xa84>
 8013c4a:	2331      	movs	r3, #49	@ 0x31
 8013c4c:	f108 0801 	add.w	r8, r8, #1
 8013c50:	f88a 3000 	strb.w	r3, [sl]
 8013c54:	e4ad      	b.n	80135b2 <_dtoa_r+0x49a>
 8013c56:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013c58:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8013cb4 <_dtoa_r+0xb9c>
 8013c5c:	b11b      	cbz	r3, 8013c66 <_dtoa_r+0xb4e>
 8013c5e:	f10a 0308 	add.w	r3, sl, #8
 8013c62:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8013c64:	6013      	str	r3, [r2, #0]
 8013c66:	4650      	mov	r0, sl
 8013c68:	b017      	add	sp, #92	@ 0x5c
 8013c6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c6e:	9b07      	ldr	r3, [sp, #28]
 8013c70:	2b01      	cmp	r3, #1
 8013c72:	f77f ae2e 	ble.w	80138d2 <_dtoa_r+0x7ba>
 8013c76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013c78:	9308      	str	r3, [sp, #32]
 8013c7a:	2001      	movs	r0, #1
 8013c7c:	e64d      	b.n	801391a <_dtoa_r+0x802>
 8013c7e:	f1bb 0f00 	cmp.w	fp, #0
 8013c82:	f77f aed9 	ble.w	8013a38 <_dtoa_r+0x920>
 8013c86:	4656      	mov	r6, sl
 8013c88:	9802      	ldr	r0, [sp, #8]
 8013c8a:	4621      	mov	r1, r4
 8013c8c:	f7ff f9bc 	bl	8013008 <quorem>
 8013c90:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8013c94:	f806 3b01 	strb.w	r3, [r6], #1
 8013c98:	eba6 020a 	sub.w	r2, r6, sl
 8013c9c:	4593      	cmp	fp, r2
 8013c9e:	ddb4      	ble.n	8013c0a <_dtoa_r+0xaf2>
 8013ca0:	9902      	ldr	r1, [sp, #8]
 8013ca2:	2300      	movs	r3, #0
 8013ca4:	220a      	movs	r2, #10
 8013ca6:	4648      	mov	r0, r9
 8013ca8:	f000 fbfe 	bl	80144a8 <__multadd>
 8013cac:	9002      	str	r0, [sp, #8]
 8013cae:	e7eb      	b.n	8013c88 <_dtoa_r+0xb70>
 8013cb0:	08016189 	.word	0x08016189
 8013cb4:	08016124 	.word	0x08016124

08013cb8 <_free_r>:
 8013cb8:	b538      	push	{r3, r4, r5, lr}
 8013cba:	4605      	mov	r5, r0
 8013cbc:	2900      	cmp	r1, #0
 8013cbe:	d041      	beq.n	8013d44 <_free_r+0x8c>
 8013cc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013cc4:	1f0c      	subs	r4, r1, #4
 8013cc6:	2b00      	cmp	r3, #0
 8013cc8:	bfb8      	it	lt
 8013cca:	18e4      	addlt	r4, r4, r3
 8013ccc:	f7fd f8ea 	bl	8010ea4 <__malloc_lock>
 8013cd0:	4a1d      	ldr	r2, [pc, #116]	@ (8013d48 <_free_r+0x90>)
 8013cd2:	6813      	ldr	r3, [r2, #0]
 8013cd4:	b933      	cbnz	r3, 8013ce4 <_free_r+0x2c>
 8013cd6:	6063      	str	r3, [r4, #4]
 8013cd8:	6014      	str	r4, [r2, #0]
 8013cda:	4628      	mov	r0, r5
 8013cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013ce0:	f7fd b8e6 	b.w	8010eb0 <__malloc_unlock>
 8013ce4:	42a3      	cmp	r3, r4
 8013ce6:	d908      	bls.n	8013cfa <_free_r+0x42>
 8013ce8:	6820      	ldr	r0, [r4, #0]
 8013cea:	1821      	adds	r1, r4, r0
 8013cec:	428b      	cmp	r3, r1
 8013cee:	bf01      	itttt	eq
 8013cf0:	6819      	ldreq	r1, [r3, #0]
 8013cf2:	685b      	ldreq	r3, [r3, #4]
 8013cf4:	1809      	addeq	r1, r1, r0
 8013cf6:	6021      	streq	r1, [r4, #0]
 8013cf8:	e7ed      	b.n	8013cd6 <_free_r+0x1e>
 8013cfa:	461a      	mov	r2, r3
 8013cfc:	685b      	ldr	r3, [r3, #4]
 8013cfe:	b10b      	cbz	r3, 8013d04 <_free_r+0x4c>
 8013d00:	42a3      	cmp	r3, r4
 8013d02:	d9fa      	bls.n	8013cfa <_free_r+0x42>
 8013d04:	6811      	ldr	r1, [r2, #0]
 8013d06:	1850      	adds	r0, r2, r1
 8013d08:	42a0      	cmp	r0, r4
 8013d0a:	d10b      	bne.n	8013d24 <_free_r+0x6c>
 8013d0c:	6820      	ldr	r0, [r4, #0]
 8013d0e:	4401      	add	r1, r0
 8013d10:	1850      	adds	r0, r2, r1
 8013d12:	4283      	cmp	r3, r0
 8013d14:	6011      	str	r1, [r2, #0]
 8013d16:	d1e0      	bne.n	8013cda <_free_r+0x22>
 8013d18:	6818      	ldr	r0, [r3, #0]
 8013d1a:	685b      	ldr	r3, [r3, #4]
 8013d1c:	6053      	str	r3, [r2, #4]
 8013d1e:	4408      	add	r0, r1
 8013d20:	6010      	str	r0, [r2, #0]
 8013d22:	e7da      	b.n	8013cda <_free_r+0x22>
 8013d24:	d902      	bls.n	8013d2c <_free_r+0x74>
 8013d26:	230c      	movs	r3, #12
 8013d28:	602b      	str	r3, [r5, #0]
 8013d2a:	e7d6      	b.n	8013cda <_free_r+0x22>
 8013d2c:	6820      	ldr	r0, [r4, #0]
 8013d2e:	1821      	adds	r1, r4, r0
 8013d30:	428b      	cmp	r3, r1
 8013d32:	bf04      	itt	eq
 8013d34:	6819      	ldreq	r1, [r3, #0]
 8013d36:	685b      	ldreq	r3, [r3, #4]
 8013d38:	6063      	str	r3, [r4, #4]
 8013d3a:	bf04      	itt	eq
 8013d3c:	1809      	addeq	r1, r1, r0
 8013d3e:	6021      	streq	r1, [r4, #0]
 8013d40:	6054      	str	r4, [r2, #4]
 8013d42:	e7ca      	b.n	8013cda <_free_r+0x22>
 8013d44:	bd38      	pop	{r3, r4, r5, pc}
 8013d46:	bf00      	nop
 8013d48:	200104e8 	.word	0x200104e8

08013d4c <rshift>:
 8013d4c:	6903      	ldr	r3, [r0, #16]
 8013d4e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8013d52:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013d56:	ea4f 1261 	mov.w	r2, r1, asr #5
 8013d5a:	f100 0414 	add.w	r4, r0, #20
 8013d5e:	dd45      	ble.n	8013dec <rshift+0xa0>
 8013d60:	f011 011f 	ands.w	r1, r1, #31
 8013d64:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8013d68:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8013d6c:	d10c      	bne.n	8013d88 <rshift+0x3c>
 8013d6e:	f100 0710 	add.w	r7, r0, #16
 8013d72:	4629      	mov	r1, r5
 8013d74:	42b1      	cmp	r1, r6
 8013d76:	d334      	bcc.n	8013de2 <rshift+0x96>
 8013d78:	1a9b      	subs	r3, r3, r2
 8013d7a:	009b      	lsls	r3, r3, #2
 8013d7c:	1eea      	subs	r2, r5, #3
 8013d7e:	4296      	cmp	r6, r2
 8013d80:	bf38      	it	cc
 8013d82:	2300      	movcc	r3, #0
 8013d84:	4423      	add	r3, r4
 8013d86:	e015      	b.n	8013db4 <rshift+0x68>
 8013d88:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8013d8c:	f1c1 0820 	rsb	r8, r1, #32
 8013d90:	40cf      	lsrs	r7, r1
 8013d92:	f105 0e04 	add.w	lr, r5, #4
 8013d96:	46a1      	mov	r9, r4
 8013d98:	4576      	cmp	r6, lr
 8013d9a:	46f4      	mov	ip, lr
 8013d9c:	d815      	bhi.n	8013dca <rshift+0x7e>
 8013d9e:	1a9a      	subs	r2, r3, r2
 8013da0:	0092      	lsls	r2, r2, #2
 8013da2:	3a04      	subs	r2, #4
 8013da4:	3501      	adds	r5, #1
 8013da6:	42ae      	cmp	r6, r5
 8013da8:	bf38      	it	cc
 8013daa:	2200      	movcc	r2, #0
 8013dac:	18a3      	adds	r3, r4, r2
 8013dae:	50a7      	str	r7, [r4, r2]
 8013db0:	b107      	cbz	r7, 8013db4 <rshift+0x68>
 8013db2:	3304      	adds	r3, #4
 8013db4:	1b1a      	subs	r2, r3, r4
 8013db6:	42a3      	cmp	r3, r4
 8013db8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8013dbc:	bf08      	it	eq
 8013dbe:	2300      	moveq	r3, #0
 8013dc0:	6102      	str	r2, [r0, #16]
 8013dc2:	bf08      	it	eq
 8013dc4:	6143      	streq	r3, [r0, #20]
 8013dc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013dca:	f8dc c000 	ldr.w	ip, [ip]
 8013dce:	fa0c fc08 	lsl.w	ip, ip, r8
 8013dd2:	ea4c 0707 	orr.w	r7, ip, r7
 8013dd6:	f849 7b04 	str.w	r7, [r9], #4
 8013dda:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013dde:	40cf      	lsrs	r7, r1
 8013de0:	e7da      	b.n	8013d98 <rshift+0x4c>
 8013de2:	f851 cb04 	ldr.w	ip, [r1], #4
 8013de6:	f847 cf04 	str.w	ip, [r7, #4]!
 8013dea:	e7c3      	b.n	8013d74 <rshift+0x28>
 8013dec:	4623      	mov	r3, r4
 8013dee:	e7e1      	b.n	8013db4 <rshift+0x68>

08013df0 <__hexdig_fun>:
 8013df0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8013df4:	2b09      	cmp	r3, #9
 8013df6:	d802      	bhi.n	8013dfe <__hexdig_fun+0xe>
 8013df8:	3820      	subs	r0, #32
 8013dfa:	b2c0      	uxtb	r0, r0
 8013dfc:	4770      	bx	lr
 8013dfe:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8013e02:	2b05      	cmp	r3, #5
 8013e04:	d801      	bhi.n	8013e0a <__hexdig_fun+0x1a>
 8013e06:	3847      	subs	r0, #71	@ 0x47
 8013e08:	e7f7      	b.n	8013dfa <__hexdig_fun+0xa>
 8013e0a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8013e0e:	2b05      	cmp	r3, #5
 8013e10:	d801      	bhi.n	8013e16 <__hexdig_fun+0x26>
 8013e12:	3827      	subs	r0, #39	@ 0x27
 8013e14:	e7f1      	b.n	8013dfa <__hexdig_fun+0xa>
 8013e16:	2000      	movs	r0, #0
 8013e18:	4770      	bx	lr
	...

08013e1c <__gethex>:
 8013e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e20:	b085      	sub	sp, #20
 8013e22:	468a      	mov	sl, r1
 8013e24:	9302      	str	r3, [sp, #8]
 8013e26:	680b      	ldr	r3, [r1, #0]
 8013e28:	9001      	str	r0, [sp, #4]
 8013e2a:	4690      	mov	r8, r2
 8013e2c:	1c9c      	adds	r4, r3, #2
 8013e2e:	46a1      	mov	r9, r4
 8013e30:	f814 0b01 	ldrb.w	r0, [r4], #1
 8013e34:	2830      	cmp	r0, #48	@ 0x30
 8013e36:	d0fa      	beq.n	8013e2e <__gethex+0x12>
 8013e38:	eba9 0303 	sub.w	r3, r9, r3
 8013e3c:	f1a3 0b02 	sub.w	fp, r3, #2
 8013e40:	f7ff ffd6 	bl	8013df0 <__hexdig_fun>
 8013e44:	4605      	mov	r5, r0
 8013e46:	2800      	cmp	r0, #0
 8013e48:	d168      	bne.n	8013f1c <__gethex+0x100>
 8013e4a:	49a0      	ldr	r1, [pc, #640]	@ (80140cc <__gethex+0x2b0>)
 8013e4c:	2201      	movs	r2, #1
 8013e4e:	4648      	mov	r0, r9
 8013e50:	f7fe ff39 	bl	8012cc6 <strncmp>
 8013e54:	4607      	mov	r7, r0
 8013e56:	2800      	cmp	r0, #0
 8013e58:	d167      	bne.n	8013f2a <__gethex+0x10e>
 8013e5a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8013e5e:	4626      	mov	r6, r4
 8013e60:	f7ff ffc6 	bl	8013df0 <__hexdig_fun>
 8013e64:	2800      	cmp	r0, #0
 8013e66:	d062      	beq.n	8013f2e <__gethex+0x112>
 8013e68:	4623      	mov	r3, r4
 8013e6a:	7818      	ldrb	r0, [r3, #0]
 8013e6c:	2830      	cmp	r0, #48	@ 0x30
 8013e6e:	4699      	mov	r9, r3
 8013e70:	f103 0301 	add.w	r3, r3, #1
 8013e74:	d0f9      	beq.n	8013e6a <__gethex+0x4e>
 8013e76:	f7ff ffbb 	bl	8013df0 <__hexdig_fun>
 8013e7a:	fab0 f580 	clz	r5, r0
 8013e7e:	096d      	lsrs	r5, r5, #5
 8013e80:	f04f 0b01 	mov.w	fp, #1
 8013e84:	464a      	mov	r2, r9
 8013e86:	4616      	mov	r6, r2
 8013e88:	3201      	adds	r2, #1
 8013e8a:	7830      	ldrb	r0, [r6, #0]
 8013e8c:	f7ff ffb0 	bl	8013df0 <__hexdig_fun>
 8013e90:	2800      	cmp	r0, #0
 8013e92:	d1f8      	bne.n	8013e86 <__gethex+0x6a>
 8013e94:	498d      	ldr	r1, [pc, #564]	@ (80140cc <__gethex+0x2b0>)
 8013e96:	2201      	movs	r2, #1
 8013e98:	4630      	mov	r0, r6
 8013e9a:	f7fe ff14 	bl	8012cc6 <strncmp>
 8013e9e:	2800      	cmp	r0, #0
 8013ea0:	d13f      	bne.n	8013f22 <__gethex+0x106>
 8013ea2:	b944      	cbnz	r4, 8013eb6 <__gethex+0x9a>
 8013ea4:	1c74      	adds	r4, r6, #1
 8013ea6:	4622      	mov	r2, r4
 8013ea8:	4616      	mov	r6, r2
 8013eaa:	3201      	adds	r2, #1
 8013eac:	7830      	ldrb	r0, [r6, #0]
 8013eae:	f7ff ff9f 	bl	8013df0 <__hexdig_fun>
 8013eb2:	2800      	cmp	r0, #0
 8013eb4:	d1f8      	bne.n	8013ea8 <__gethex+0x8c>
 8013eb6:	1ba4      	subs	r4, r4, r6
 8013eb8:	00a7      	lsls	r7, r4, #2
 8013eba:	7833      	ldrb	r3, [r6, #0]
 8013ebc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8013ec0:	2b50      	cmp	r3, #80	@ 0x50
 8013ec2:	d13e      	bne.n	8013f42 <__gethex+0x126>
 8013ec4:	7873      	ldrb	r3, [r6, #1]
 8013ec6:	2b2b      	cmp	r3, #43	@ 0x2b
 8013ec8:	d033      	beq.n	8013f32 <__gethex+0x116>
 8013eca:	2b2d      	cmp	r3, #45	@ 0x2d
 8013ecc:	d034      	beq.n	8013f38 <__gethex+0x11c>
 8013ece:	1c71      	adds	r1, r6, #1
 8013ed0:	2400      	movs	r4, #0
 8013ed2:	7808      	ldrb	r0, [r1, #0]
 8013ed4:	f7ff ff8c 	bl	8013df0 <__hexdig_fun>
 8013ed8:	1e43      	subs	r3, r0, #1
 8013eda:	b2db      	uxtb	r3, r3
 8013edc:	2b18      	cmp	r3, #24
 8013ede:	d830      	bhi.n	8013f42 <__gethex+0x126>
 8013ee0:	f1a0 0210 	sub.w	r2, r0, #16
 8013ee4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8013ee8:	f7ff ff82 	bl	8013df0 <__hexdig_fun>
 8013eec:	f100 3cff 	add.w	ip, r0, #4294967295
 8013ef0:	fa5f fc8c 	uxtb.w	ip, ip
 8013ef4:	f1bc 0f18 	cmp.w	ip, #24
 8013ef8:	f04f 030a 	mov.w	r3, #10
 8013efc:	d91e      	bls.n	8013f3c <__gethex+0x120>
 8013efe:	b104      	cbz	r4, 8013f02 <__gethex+0xe6>
 8013f00:	4252      	negs	r2, r2
 8013f02:	4417      	add	r7, r2
 8013f04:	f8ca 1000 	str.w	r1, [sl]
 8013f08:	b1ed      	cbz	r5, 8013f46 <__gethex+0x12a>
 8013f0a:	f1bb 0f00 	cmp.w	fp, #0
 8013f0e:	bf0c      	ite	eq
 8013f10:	2506      	moveq	r5, #6
 8013f12:	2500      	movne	r5, #0
 8013f14:	4628      	mov	r0, r5
 8013f16:	b005      	add	sp, #20
 8013f18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f1c:	2500      	movs	r5, #0
 8013f1e:	462c      	mov	r4, r5
 8013f20:	e7b0      	b.n	8013e84 <__gethex+0x68>
 8013f22:	2c00      	cmp	r4, #0
 8013f24:	d1c7      	bne.n	8013eb6 <__gethex+0x9a>
 8013f26:	4627      	mov	r7, r4
 8013f28:	e7c7      	b.n	8013eba <__gethex+0x9e>
 8013f2a:	464e      	mov	r6, r9
 8013f2c:	462f      	mov	r7, r5
 8013f2e:	2501      	movs	r5, #1
 8013f30:	e7c3      	b.n	8013eba <__gethex+0x9e>
 8013f32:	2400      	movs	r4, #0
 8013f34:	1cb1      	adds	r1, r6, #2
 8013f36:	e7cc      	b.n	8013ed2 <__gethex+0xb6>
 8013f38:	2401      	movs	r4, #1
 8013f3a:	e7fb      	b.n	8013f34 <__gethex+0x118>
 8013f3c:	fb03 0002 	mla	r0, r3, r2, r0
 8013f40:	e7ce      	b.n	8013ee0 <__gethex+0xc4>
 8013f42:	4631      	mov	r1, r6
 8013f44:	e7de      	b.n	8013f04 <__gethex+0xe8>
 8013f46:	eba6 0309 	sub.w	r3, r6, r9
 8013f4a:	3b01      	subs	r3, #1
 8013f4c:	4629      	mov	r1, r5
 8013f4e:	2b07      	cmp	r3, #7
 8013f50:	dc0a      	bgt.n	8013f68 <__gethex+0x14c>
 8013f52:	9801      	ldr	r0, [sp, #4]
 8013f54:	f000 fa46 	bl	80143e4 <_Balloc>
 8013f58:	4604      	mov	r4, r0
 8013f5a:	b940      	cbnz	r0, 8013f6e <__gethex+0x152>
 8013f5c:	4b5c      	ldr	r3, [pc, #368]	@ (80140d0 <__gethex+0x2b4>)
 8013f5e:	4602      	mov	r2, r0
 8013f60:	21e4      	movs	r1, #228	@ 0xe4
 8013f62:	485c      	ldr	r0, [pc, #368]	@ (80140d4 <__gethex+0x2b8>)
 8013f64:	f7ff f832 	bl	8012fcc <__assert_func>
 8013f68:	3101      	adds	r1, #1
 8013f6a:	105b      	asrs	r3, r3, #1
 8013f6c:	e7ef      	b.n	8013f4e <__gethex+0x132>
 8013f6e:	f100 0a14 	add.w	sl, r0, #20
 8013f72:	2300      	movs	r3, #0
 8013f74:	4655      	mov	r5, sl
 8013f76:	469b      	mov	fp, r3
 8013f78:	45b1      	cmp	r9, r6
 8013f7a:	d337      	bcc.n	8013fec <__gethex+0x1d0>
 8013f7c:	f845 bb04 	str.w	fp, [r5], #4
 8013f80:	eba5 050a 	sub.w	r5, r5, sl
 8013f84:	10ad      	asrs	r5, r5, #2
 8013f86:	6125      	str	r5, [r4, #16]
 8013f88:	4658      	mov	r0, fp
 8013f8a:	f000 fb1d 	bl	80145c8 <__hi0bits>
 8013f8e:	016d      	lsls	r5, r5, #5
 8013f90:	f8d8 6000 	ldr.w	r6, [r8]
 8013f94:	1a2d      	subs	r5, r5, r0
 8013f96:	42b5      	cmp	r5, r6
 8013f98:	dd54      	ble.n	8014044 <__gethex+0x228>
 8013f9a:	1bad      	subs	r5, r5, r6
 8013f9c:	4629      	mov	r1, r5
 8013f9e:	4620      	mov	r0, r4
 8013fa0:	f000 fea9 	bl	8014cf6 <__any_on>
 8013fa4:	4681      	mov	r9, r0
 8013fa6:	b178      	cbz	r0, 8013fc8 <__gethex+0x1ac>
 8013fa8:	1e6b      	subs	r3, r5, #1
 8013faa:	1159      	asrs	r1, r3, #5
 8013fac:	f003 021f 	and.w	r2, r3, #31
 8013fb0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8013fb4:	f04f 0901 	mov.w	r9, #1
 8013fb8:	fa09 f202 	lsl.w	r2, r9, r2
 8013fbc:	420a      	tst	r2, r1
 8013fbe:	d003      	beq.n	8013fc8 <__gethex+0x1ac>
 8013fc0:	454b      	cmp	r3, r9
 8013fc2:	dc36      	bgt.n	8014032 <__gethex+0x216>
 8013fc4:	f04f 0902 	mov.w	r9, #2
 8013fc8:	4629      	mov	r1, r5
 8013fca:	4620      	mov	r0, r4
 8013fcc:	f7ff febe 	bl	8013d4c <rshift>
 8013fd0:	442f      	add	r7, r5
 8013fd2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013fd6:	42bb      	cmp	r3, r7
 8013fd8:	da42      	bge.n	8014060 <__gethex+0x244>
 8013fda:	9801      	ldr	r0, [sp, #4]
 8013fdc:	4621      	mov	r1, r4
 8013fde:	f000 fa41 	bl	8014464 <_Bfree>
 8013fe2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013fe4:	2300      	movs	r3, #0
 8013fe6:	6013      	str	r3, [r2, #0]
 8013fe8:	25a3      	movs	r5, #163	@ 0xa3
 8013fea:	e793      	b.n	8013f14 <__gethex+0xf8>
 8013fec:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8013ff0:	2a2e      	cmp	r2, #46	@ 0x2e
 8013ff2:	d012      	beq.n	801401a <__gethex+0x1fe>
 8013ff4:	2b20      	cmp	r3, #32
 8013ff6:	d104      	bne.n	8014002 <__gethex+0x1e6>
 8013ff8:	f845 bb04 	str.w	fp, [r5], #4
 8013ffc:	f04f 0b00 	mov.w	fp, #0
 8014000:	465b      	mov	r3, fp
 8014002:	7830      	ldrb	r0, [r6, #0]
 8014004:	9303      	str	r3, [sp, #12]
 8014006:	f7ff fef3 	bl	8013df0 <__hexdig_fun>
 801400a:	9b03      	ldr	r3, [sp, #12]
 801400c:	f000 000f 	and.w	r0, r0, #15
 8014010:	4098      	lsls	r0, r3
 8014012:	ea4b 0b00 	orr.w	fp, fp, r0
 8014016:	3304      	adds	r3, #4
 8014018:	e7ae      	b.n	8013f78 <__gethex+0x15c>
 801401a:	45b1      	cmp	r9, r6
 801401c:	d8ea      	bhi.n	8013ff4 <__gethex+0x1d8>
 801401e:	492b      	ldr	r1, [pc, #172]	@ (80140cc <__gethex+0x2b0>)
 8014020:	9303      	str	r3, [sp, #12]
 8014022:	2201      	movs	r2, #1
 8014024:	4630      	mov	r0, r6
 8014026:	f7fe fe4e 	bl	8012cc6 <strncmp>
 801402a:	9b03      	ldr	r3, [sp, #12]
 801402c:	2800      	cmp	r0, #0
 801402e:	d1e1      	bne.n	8013ff4 <__gethex+0x1d8>
 8014030:	e7a2      	b.n	8013f78 <__gethex+0x15c>
 8014032:	1ea9      	subs	r1, r5, #2
 8014034:	4620      	mov	r0, r4
 8014036:	f000 fe5e 	bl	8014cf6 <__any_on>
 801403a:	2800      	cmp	r0, #0
 801403c:	d0c2      	beq.n	8013fc4 <__gethex+0x1a8>
 801403e:	f04f 0903 	mov.w	r9, #3
 8014042:	e7c1      	b.n	8013fc8 <__gethex+0x1ac>
 8014044:	da09      	bge.n	801405a <__gethex+0x23e>
 8014046:	1b75      	subs	r5, r6, r5
 8014048:	4621      	mov	r1, r4
 801404a:	9801      	ldr	r0, [sp, #4]
 801404c:	462a      	mov	r2, r5
 801404e:	f000 fc19 	bl	8014884 <__lshift>
 8014052:	1b7f      	subs	r7, r7, r5
 8014054:	4604      	mov	r4, r0
 8014056:	f100 0a14 	add.w	sl, r0, #20
 801405a:	f04f 0900 	mov.w	r9, #0
 801405e:	e7b8      	b.n	8013fd2 <__gethex+0x1b6>
 8014060:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8014064:	42bd      	cmp	r5, r7
 8014066:	dd6f      	ble.n	8014148 <__gethex+0x32c>
 8014068:	1bed      	subs	r5, r5, r7
 801406a:	42ae      	cmp	r6, r5
 801406c:	dc34      	bgt.n	80140d8 <__gethex+0x2bc>
 801406e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014072:	2b02      	cmp	r3, #2
 8014074:	d022      	beq.n	80140bc <__gethex+0x2a0>
 8014076:	2b03      	cmp	r3, #3
 8014078:	d024      	beq.n	80140c4 <__gethex+0x2a8>
 801407a:	2b01      	cmp	r3, #1
 801407c:	d115      	bne.n	80140aa <__gethex+0x28e>
 801407e:	42ae      	cmp	r6, r5
 8014080:	d113      	bne.n	80140aa <__gethex+0x28e>
 8014082:	2e01      	cmp	r6, #1
 8014084:	d10b      	bne.n	801409e <__gethex+0x282>
 8014086:	9a02      	ldr	r2, [sp, #8]
 8014088:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801408c:	6013      	str	r3, [r2, #0]
 801408e:	2301      	movs	r3, #1
 8014090:	6123      	str	r3, [r4, #16]
 8014092:	f8ca 3000 	str.w	r3, [sl]
 8014096:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014098:	2562      	movs	r5, #98	@ 0x62
 801409a:	601c      	str	r4, [r3, #0]
 801409c:	e73a      	b.n	8013f14 <__gethex+0xf8>
 801409e:	1e71      	subs	r1, r6, #1
 80140a0:	4620      	mov	r0, r4
 80140a2:	f000 fe28 	bl	8014cf6 <__any_on>
 80140a6:	2800      	cmp	r0, #0
 80140a8:	d1ed      	bne.n	8014086 <__gethex+0x26a>
 80140aa:	9801      	ldr	r0, [sp, #4]
 80140ac:	4621      	mov	r1, r4
 80140ae:	f000 f9d9 	bl	8014464 <_Bfree>
 80140b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80140b4:	2300      	movs	r3, #0
 80140b6:	6013      	str	r3, [r2, #0]
 80140b8:	2550      	movs	r5, #80	@ 0x50
 80140ba:	e72b      	b.n	8013f14 <__gethex+0xf8>
 80140bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80140be:	2b00      	cmp	r3, #0
 80140c0:	d1f3      	bne.n	80140aa <__gethex+0x28e>
 80140c2:	e7e0      	b.n	8014086 <__gethex+0x26a>
 80140c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80140c6:	2b00      	cmp	r3, #0
 80140c8:	d1dd      	bne.n	8014086 <__gethex+0x26a>
 80140ca:	e7ee      	b.n	80140aa <__gethex+0x28e>
 80140cc:	08016034 	.word	0x08016034
 80140d0:	08016189 	.word	0x08016189
 80140d4:	0801619a 	.word	0x0801619a
 80140d8:	1e6f      	subs	r7, r5, #1
 80140da:	f1b9 0f00 	cmp.w	r9, #0
 80140de:	d130      	bne.n	8014142 <__gethex+0x326>
 80140e0:	b127      	cbz	r7, 80140ec <__gethex+0x2d0>
 80140e2:	4639      	mov	r1, r7
 80140e4:	4620      	mov	r0, r4
 80140e6:	f000 fe06 	bl	8014cf6 <__any_on>
 80140ea:	4681      	mov	r9, r0
 80140ec:	117a      	asrs	r2, r7, #5
 80140ee:	2301      	movs	r3, #1
 80140f0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80140f4:	f007 071f 	and.w	r7, r7, #31
 80140f8:	40bb      	lsls	r3, r7
 80140fa:	4213      	tst	r3, r2
 80140fc:	4629      	mov	r1, r5
 80140fe:	4620      	mov	r0, r4
 8014100:	bf18      	it	ne
 8014102:	f049 0902 	orrne.w	r9, r9, #2
 8014106:	f7ff fe21 	bl	8013d4c <rshift>
 801410a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801410e:	1b76      	subs	r6, r6, r5
 8014110:	2502      	movs	r5, #2
 8014112:	f1b9 0f00 	cmp.w	r9, #0
 8014116:	d047      	beq.n	80141a8 <__gethex+0x38c>
 8014118:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801411c:	2b02      	cmp	r3, #2
 801411e:	d015      	beq.n	801414c <__gethex+0x330>
 8014120:	2b03      	cmp	r3, #3
 8014122:	d017      	beq.n	8014154 <__gethex+0x338>
 8014124:	2b01      	cmp	r3, #1
 8014126:	d109      	bne.n	801413c <__gethex+0x320>
 8014128:	f019 0f02 	tst.w	r9, #2
 801412c:	d006      	beq.n	801413c <__gethex+0x320>
 801412e:	f8da 3000 	ldr.w	r3, [sl]
 8014132:	ea49 0903 	orr.w	r9, r9, r3
 8014136:	f019 0f01 	tst.w	r9, #1
 801413a:	d10e      	bne.n	801415a <__gethex+0x33e>
 801413c:	f045 0510 	orr.w	r5, r5, #16
 8014140:	e032      	b.n	80141a8 <__gethex+0x38c>
 8014142:	f04f 0901 	mov.w	r9, #1
 8014146:	e7d1      	b.n	80140ec <__gethex+0x2d0>
 8014148:	2501      	movs	r5, #1
 801414a:	e7e2      	b.n	8014112 <__gethex+0x2f6>
 801414c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801414e:	f1c3 0301 	rsb	r3, r3, #1
 8014152:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014154:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014156:	2b00      	cmp	r3, #0
 8014158:	d0f0      	beq.n	801413c <__gethex+0x320>
 801415a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801415e:	f104 0314 	add.w	r3, r4, #20
 8014162:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8014166:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801416a:	f04f 0c00 	mov.w	ip, #0
 801416e:	4618      	mov	r0, r3
 8014170:	f853 2b04 	ldr.w	r2, [r3], #4
 8014174:	f1b2 3fff 	cmp.w	r2, #4294967295
 8014178:	d01b      	beq.n	80141b2 <__gethex+0x396>
 801417a:	3201      	adds	r2, #1
 801417c:	6002      	str	r2, [r0, #0]
 801417e:	2d02      	cmp	r5, #2
 8014180:	f104 0314 	add.w	r3, r4, #20
 8014184:	d13c      	bne.n	8014200 <__gethex+0x3e4>
 8014186:	f8d8 2000 	ldr.w	r2, [r8]
 801418a:	3a01      	subs	r2, #1
 801418c:	42b2      	cmp	r2, r6
 801418e:	d109      	bne.n	80141a4 <__gethex+0x388>
 8014190:	1171      	asrs	r1, r6, #5
 8014192:	2201      	movs	r2, #1
 8014194:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014198:	f006 061f 	and.w	r6, r6, #31
 801419c:	fa02 f606 	lsl.w	r6, r2, r6
 80141a0:	421e      	tst	r6, r3
 80141a2:	d13a      	bne.n	801421a <__gethex+0x3fe>
 80141a4:	f045 0520 	orr.w	r5, r5, #32
 80141a8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80141aa:	601c      	str	r4, [r3, #0]
 80141ac:	9b02      	ldr	r3, [sp, #8]
 80141ae:	601f      	str	r7, [r3, #0]
 80141b0:	e6b0      	b.n	8013f14 <__gethex+0xf8>
 80141b2:	4299      	cmp	r1, r3
 80141b4:	f843 cc04 	str.w	ip, [r3, #-4]
 80141b8:	d8d9      	bhi.n	801416e <__gethex+0x352>
 80141ba:	68a3      	ldr	r3, [r4, #8]
 80141bc:	459b      	cmp	fp, r3
 80141be:	db17      	blt.n	80141f0 <__gethex+0x3d4>
 80141c0:	6861      	ldr	r1, [r4, #4]
 80141c2:	9801      	ldr	r0, [sp, #4]
 80141c4:	3101      	adds	r1, #1
 80141c6:	f000 f90d 	bl	80143e4 <_Balloc>
 80141ca:	4681      	mov	r9, r0
 80141cc:	b918      	cbnz	r0, 80141d6 <__gethex+0x3ba>
 80141ce:	4b1a      	ldr	r3, [pc, #104]	@ (8014238 <__gethex+0x41c>)
 80141d0:	4602      	mov	r2, r0
 80141d2:	2184      	movs	r1, #132	@ 0x84
 80141d4:	e6c5      	b.n	8013f62 <__gethex+0x146>
 80141d6:	6922      	ldr	r2, [r4, #16]
 80141d8:	3202      	adds	r2, #2
 80141da:	f104 010c 	add.w	r1, r4, #12
 80141de:	0092      	lsls	r2, r2, #2
 80141e0:	300c      	adds	r0, #12
 80141e2:	f7fe fed6 	bl	8012f92 <memcpy>
 80141e6:	4621      	mov	r1, r4
 80141e8:	9801      	ldr	r0, [sp, #4]
 80141ea:	f000 f93b 	bl	8014464 <_Bfree>
 80141ee:	464c      	mov	r4, r9
 80141f0:	6923      	ldr	r3, [r4, #16]
 80141f2:	1c5a      	adds	r2, r3, #1
 80141f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80141f8:	6122      	str	r2, [r4, #16]
 80141fa:	2201      	movs	r2, #1
 80141fc:	615a      	str	r2, [r3, #20]
 80141fe:	e7be      	b.n	801417e <__gethex+0x362>
 8014200:	6922      	ldr	r2, [r4, #16]
 8014202:	455a      	cmp	r2, fp
 8014204:	dd0b      	ble.n	801421e <__gethex+0x402>
 8014206:	2101      	movs	r1, #1
 8014208:	4620      	mov	r0, r4
 801420a:	f7ff fd9f 	bl	8013d4c <rshift>
 801420e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014212:	3701      	adds	r7, #1
 8014214:	42bb      	cmp	r3, r7
 8014216:	f6ff aee0 	blt.w	8013fda <__gethex+0x1be>
 801421a:	2501      	movs	r5, #1
 801421c:	e7c2      	b.n	80141a4 <__gethex+0x388>
 801421e:	f016 061f 	ands.w	r6, r6, #31
 8014222:	d0fa      	beq.n	801421a <__gethex+0x3fe>
 8014224:	4453      	add	r3, sl
 8014226:	f1c6 0620 	rsb	r6, r6, #32
 801422a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801422e:	f000 f9cb 	bl	80145c8 <__hi0bits>
 8014232:	42b0      	cmp	r0, r6
 8014234:	dbe7      	blt.n	8014206 <__gethex+0x3ea>
 8014236:	e7f0      	b.n	801421a <__gethex+0x3fe>
 8014238:	08016189 	.word	0x08016189

0801423c <L_shift>:
 801423c:	f1c2 0208 	rsb	r2, r2, #8
 8014240:	0092      	lsls	r2, r2, #2
 8014242:	b570      	push	{r4, r5, r6, lr}
 8014244:	f1c2 0620 	rsb	r6, r2, #32
 8014248:	6843      	ldr	r3, [r0, #4]
 801424a:	6804      	ldr	r4, [r0, #0]
 801424c:	fa03 f506 	lsl.w	r5, r3, r6
 8014250:	432c      	orrs	r4, r5
 8014252:	40d3      	lsrs	r3, r2
 8014254:	6004      	str	r4, [r0, #0]
 8014256:	f840 3f04 	str.w	r3, [r0, #4]!
 801425a:	4288      	cmp	r0, r1
 801425c:	d3f4      	bcc.n	8014248 <L_shift+0xc>
 801425e:	bd70      	pop	{r4, r5, r6, pc}

08014260 <__match>:
 8014260:	b530      	push	{r4, r5, lr}
 8014262:	6803      	ldr	r3, [r0, #0]
 8014264:	3301      	adds	r3, #1
 8014266:	f811 4b01 	ldrb.w	r4, [r1], #1
 801426a:	b914      	cbnz	r4, 8014272 <__match+0x12>
 801426c:	6003      	str	r3, [r0, #0]
 801426e:	2001      	movs	r0, #1
 8014270:	bd30      	pop	{r4, r5, pc}
 8014272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014276:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801427a:	2d19      	cmp	r5, #25
 801427c:	bf98      	it	ls
 801427e:	3220      	addls	r2, #32
 8014280:	42a2      	cmp	r2, r4
 8014282:	d0f0      	beq.n	8014266 <__match+0x6>
 8014284:	2000      	movs	r0, #0
 8014286:	e7f3      	b.n	8014270 <__match+0x10>

08014288 <__hexnan>:
 8014288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801428c:	680b      	ldr	r3, [r1, #0]
 801428e:	6801      	ldr	r1, [r0, #0]
 8014290:	115e      	asrs	r6, r3, #5
 8014292:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8014296:	f013 031f 	ands.w	r3, r3, #31
 801429a:	b087      	sub	sp, #28
 801429c:	bf18      	it	ne
 801429e:	3604      	addne	r6, #4
 80142a0:	2500      	movs	r5, #0
 80142a2:	1f37      	subs	r7, r6, #4
 80142a4:	4682      	mov	sl, r0
 80142a6:	4690      	mov	r8, r2
 80142a8:	9301      	str	r3, [sp, #4]
 80142aa:	f846 5c04 	str.w	r5, [r6, #-4]
 80142ae:	46b9      	mov	r9, r7
 80142b0:	463c      	mov	r4, r7
 80142b2:	9502      	str	r5, [sp, #8]
 80142b4:	46ab      	mov	fp, r5
 80142b6:	784a      	ldrb	r2, [r1, #1]
 80142b8:	1c4b      	adds	r3, r1, #1
 80142ba:	9303      	str	r3, [sp, #12]
 80142bc:	b342      	cbz	r2, 8014310 <__hexnan+0x88>
 80142be:	4610      	mov	r0, r2
 80142c0:	9105      	str	r1, [sp, #20]
 80142c2:	9204      	str	r2, [sp, #16]
 80142c4:	f7ff fd94 	bl	8013df0 <__hexdig_fun>
 80142c8:	2800      	cmp	r0, #0
 80142ca:	d151      	bne.n	8014370 <__hexnan+0xe8>
 80142cc:	9a04      	ldr	r2, [sp, #16]
 80142ce:	9905      	ldr	r1, [sp, #20]
 80142d0:	2a20      	cmp	r2, #32
 80142d2:	d818      	bhi.n	8014306 <__hexnan+0x7e>
 80142d4:	9b02      	ldr	r3, [sp, #8]
 80142d6:	459b      	cmp	fp, r3
 80142d8:	dd13      	ble.n	8014302 <__hexnan+0x7a>
 80142da:	454c      	cmp	r4, r9
 80142dc:	d206      	bcs.n	80142ec <__hexnan+0x64>
 80142de:	2d07      	cmp	r5, #7
 80142e0:	dc04      	bgt.n	80142ec <__hexnan+0x64>
 80142e2:	462a      	mov	r2, r5
 80142e4:	4649      	mov	r1, r9
 80142e6:	4620      	mov	r0, r4
 80142e8:	f7ff ffa8 	bl	801423c <L_shift>
 80142ec:	4544      	cmp	r4, r8
 80142ee:	d952      	bls.n	8014396 <__hexnan+0x10e>
 80142f0:	2300      	movs	r3, #0
 80142f2:	f1a4 0904 	sub.w	r9, r4, #4
 80142f6:	f844 3c04 	str.w	r3, [r4, #-4]
 80142fa:	f8cd b008 	str.w	fp, [sp, #8]
 80142fe:	464c      	mov	r4, r9
 8014300:	461d      	mov	r5, r3
 8014302:	9903      	ldr	r1, [sp, #12]
 8014304:	e7d7      	b.n	80142b6 <__hexnan+0x2e>
 8014306:	2a29      	cmp	r2, #41	@ 0x29
 8014308:	d157      	bne.n	80143ba <__hexnan+0x132>
 801430a:	3102      	adds	r1, #2
 801430c:	f8ca 1000 	str.w	r1, [sl]
 8014310:	f1bb 0f00 	cmp.w	fp, #0
 8014314:	d051      	beq.n	80143ba <__hexnan+0x132>
 8014316:	454c      	cmp	r4, r9
 8014318:	d206      	bcs.n	8014328 <__hexnan+0xa0>
 801431a:	2d07      	cmp	r5, #7
 801431c:	dc04      	bgt.n	8014328 <__hexnan+0xa0>
 801431e:	462a      	mov	r2, r5
 8014320:	4649      	mov	r1, r9
 8014322:	4620      	mov	r0, r4
 8014324:	f7ff ff8a 	bl	801423c <L_shift>
 8014328:	4544      	cmp	r4, r8
 801432a:	d936      	bls.n	801439a <__hexnan+0x112>
 801432c:	f1a8 0204 	sub.w	r2, r8, #4
 8014330:	4623      	mov	r3, r4
 8014332:	f853 1b04 	ldr.w	r1, [r3], #4
 8014336:	f842 1f04 	str.w	r1, [r2, #4]!
 801433a:	429f      	cmp	r7, r3
 801433c:	d2f9      	bcs.n	8014332 <__hexnan+0xaa>
 801433e:	1b3b      	subs	r3, r7, r4
 8014340:	f023 0303 	bic.w	r3, r3, #3
 8014344:	3304      	adds	r3, #4
 8014346:	3401      	adds	r4, #1
 8014348:	3e03      	subs	r6, #3
 801434a:	42b4      	cmp	r4, r6
 801434c:	bf88      	it	hi
 801434e:	2304      	movhi	r3, #4
 8014350:	4443      	add	r3, r8
 8014352:	2200      	movs	r2, #0
 8014354:	f843 2b04 	str.w	r2, [r3], #4
 8014358:	429f      	cmp	r7, r3
 801435a:	d2fb      	bcs.n	8014354 <__hexnan+0xcc>
 801435c:	683b      	ldr	r3, [r7, #0]
 801435e:	b91b      	cbnz	r3, 8014368 <__hexnan+0xe0>
 8014360:	4547      	cmp	r7, r8
 8014362:	d128      	bne.n	80143b6 <__hexnan+0x12e>
 8014364:	2301      	movs	r3, #1
 8014366:	603b      	str	r3, [r7, #0]
 8014368:	2005      	movs	r0, #5
 801436a:	b007      	add	sp, #28
 801436c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014370:	3501      	adds	r5, #1
 8014372:	2d08      	cmp	r5, #8
 8014374:	f10b 0b01 	add.w	fp, fp, #1
 8014378:	dd06      	ble.n	8014388 <__hexnan+0x100>
 801437a:	4544      	cmp	r4, r8
 801437c:	d9c1      	bls.n	8014302 <__hexnan+0x7a>
 801437e:	2300      	movs	r3, #0
 8014380:	f844 3c04 	str.w	r3, [r4, #-4]
 8014384:	2501      	movs	r5, #1
 8014386:	3c04      	subs	r4, #4
 8014388:	6822      	ldr	r2, [r4, #0]
 801438a:	f000 000f 	and.w	r0, r0, #15
 801438e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8014392:	6020      	str	r0, [r4, #0]
 8014394:	e7b5      	b.n	8014302 <__hexnan+0x7a>
 8014396:	2508      	movs	r5, #8
 8014398:	e7b3      	b.n	8014302 <__hexnan+0x7a>
 801439a:	9b01      	ldr	r3, [sp, #4]
 801439c:	2b00      	cmp	r3, #0
 801439e:	d0dd      	beq.n	801435c <__hexnan+0xd4>
 80143a0:	f1c3 0320 	rsb	r3, r3, #32
 80143a4:	f04f 32ff 	mov.w	r2, #4294967295
 80143a8:	40da      	lsrs	r2, r3
 80143aa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80143ae:	4013      	ands	r3, r2
 80143b0:	f846 3c04 	str.w	r3, [r6, #-4]
 80143b4:	e7d2      	b.n	801435c <__hexnan+0xd4>
 80143b6:	3f04      	subs	r7, #4
 80143b8:	e7d0      	b.n	801435c <__hexnan+0xd4>
 80143ba:	2004      	movs	r0, #4
 80143bc:	e7d5      	b.n	801436a <__hexnan+0xe2>

080143be <__ascii_mbtowc>:
 80143be:	b082      	sub	sp, #8
 80143c0:	b901      	cbnz	r1, 80143c4 <__ascii_mbtowc+0x6>
 80143c2:	a901      	add	r1, sp, #4
 80143c4:	b142      	cbz	r2, 80143d8 <__ascii_mbtowc+0x1a>
 80143c6:	b14b      	cbz	r3, 80143dc <__ascii_mbtowc+0x1e>
 80143c8:	7813      	ldrb	r3, [r2, #0]
 80143ca:	600b      	str	r3, [r1, #0]
 80143cc:	7812      	ldrb	r2, [r2, #0]
 80143ce:	1e10      	subs	r0, r2, #0
 80143d0:	bf18      	it	ne
 80143d2:	2001      	movne	r0, #1
 80143d4:	b002      	add	sp, #8
 80143d6:	4770      	bx	lr
 80143d8:	4610      	mov	r0, r2
 80143da:	e7fb      	b.n	80143d4 <__ascii_mbtowc+0x16>
 80143dc:	f06f 0001 	mvn.w	r0, #1
 80143e0:	e7f8      	b.n	80143d4 <__ascii_mbtowc+0x16>
	...

080143e4 <_Balloc>:
 80143e4:	b570      	push	{r4, r5, r6, lr}
 80143e6:	69c6      	ldr	r6, [r0, #28]
 80143e8:	4604      	mov	r4, r0
 80143ea:	460d      	mov	r5, r1
 80143ec:	b976      	cbnz	r6, 801440c <_Balloc+0x28>
 80143ee:	2010      	movs	r0, #16
 80143f0:	f7fc fcae 	bl	8010d50 <malloc>
 80143f4:	4602      	mov	r2, r0
 80143f6:	61e0      	str	r0, [r4, #28]
 80143f8:	b920      	cbnz	r0, 8014404 <_Balloc+0x20>
 80143fa:	4b18      	ldr	r3, [pc, #96]	@ (801445c <_Balloc+0x78>)
 80143fc:	4818      	ldr	r0, [pc, #96]	@ (8014460 <_Balloc+0x7c>)
 80143fe:	216b      	movs	r1, #107	@ 0x6b
 8014400:	f7fe fde4 	bl	8012fcc <__assert_func>
 8014404:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014408:	6006      	str	r6, [r0, #0]
 801440a:	60c6      	str	r6, [r0, #12]
 801440c:	69e6      	ldr	r6, [r4, #28]
 801440e:	68f3      	ldr	r3, [r6, #12]
 8014410:	b183      	cbz	r3, 8014434 <_Balloc+0x50>
 8014412:	69e3      	ldr	r3, [r4, #28]
 8014414:	68db      	ldr	r3, [r3, #12]
 8014416:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801441a:	b9b8      	cbnz	r0, 801444c <_Balloc+0x68>
 801441c:	2101      	movs	r1, #1
 801441e:	fa01 f605 	lsl.w	r6, r1, r5
 8014422:	1d72      	adds	r2, r6, #5
 8014424:	0092      	lsls	r2, r2, #2
 8014426:	4620      	mov	r0, r4
 8014428:	f001 f88f 	bl	801554a <_calloc_r>
 801442c:	b160      	cbz	r0, 8014448 <_Balloc+0x64>
 801442e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8014432:	e00e      	b.n	8014452 <_Balloc+0x6e>
 8014434:	2221      	movs	r2, #33	@ 0x21
 8014436:	2104      	movs	r1, #4
 8014438:	4620      	mov	r0, r4
 801443a:	f001 f886 	bl	801554a <_calloc_r>
 801443e:	69e3      	ldr	r3, [r4, #28]
 8014440:	60f0      	str	r0, [r6, #12]
 8014442:	68db      	ldr	r3, [r3, #12]
 8014444:	2b00      	cmp	r3, #0
 8014446:	d1e4      	bne.n	8014412 <_Balloc+0x2e>
 8014448:	2000      	movs	r0, #0
 801444a:	bd70      	pop	{r4, r5, r6, pc}
 801444c:	6802      	ldr	r2, [r0, #0]
 801444e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8014452:	2300      	movs	r3, #0
 8014454:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8014458:	e7f7      	b.n	801444a <_Balloc+0x66>
 801445a:	bf00      	nop
 801445c:	0801606f 	.word	0x0801606f
 8014460:	080161fa 	.word	0x080161fa

08014464 <_Bfree>:
 8014464:	b570      	push	{r4, r5, r6, lr}
 8014466:	69c6      	ldr	r6, [r0, #28]
 8014468:	4605      	mov	r5, r0
 801446a:	460c      	mov	r4, r1
 801446c:	b976      	cbnz	r6, 801448c <_Bfree+0x28>
 801446e:	2010      	movs	r0, #16
 8014470:	f7fc fc6e 	bl	8010d50 <malloc>
 8014474:	4602      	mov	r2, r0
 8014476:	61e8      	str	r0, [r5, #28]
 8014478:	b920      	cbnz	r0, 8014484 <_Bfree+0x20>
 801447a:	4b09      	ldr	r3, [pc, #36]	@ (80144a0 <_Bfree+0x3c>)
 801447c:	4809      	ldr	r0, [pc, #36]	@ (80144a4 <_Bfree+0x40>)
 801447e:	218f      	movs	r1, #143	@ 0x8f
 8014480:	f7fe fda4 	bl	8012fcc <__assert_func>
 8014484:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014488:	6006      	str	r6, [r0, #0]
 801448a:	60c6      	str	r6, [r0, #12]
 801448c:	b13c      	cbz	r4, 801449e <_Bfree+0x3a>
 801448e:	69eb      	ldr	r3, [r5, #28]
 8014490:	6862      	ldr	r2, [r4, #4]
 8014492:	68db      	ldr	r3, [r3, #12]
 8014494:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8014498:	6021      	str	r1, [r4, #0]
 801449a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801449e:	bd70      	pop	{r4, r5, r6, pc}
 80144a0:	0801606f 	.word	0x0801606f
 80144a4:	080161fa 	.word	0x080161fa

080144a8 <__multadd>:
 80144a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80144ac:	690d      	ldr	r5, [r1, #16]
 80144ae:	4607      	mov	r7, r0
 80144b0:	460c      	mov	r4, r1
 80144b2:	461e      	mov	r6, r3
 80144b4:	f101 0c14 	add.w	ip, r1, #20
 80144b8:	2000      	movs	r0, #0
 80144ba:	f8dc 3000 	ldr.w	r3, [ip]
 80144be:	b299      	uxth	r1, r3
 80144c0:	fb02 6101 	mla	r1, r2, r1, r6
 80144c4:	0c1e      	lsrs	r6, r3, #16
 80144c6:	0c0b      	lsrs	r3, r1, #16
 80144c8:	fb02 3306 	mla	r3, r2, r6, r3
 80144cc:	b289      	uxth	r1, r1
 80144ce:	3001      	adds	r0, #1
 80144d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80144d4:	4285      	cmp	r5, r0
 80144d6:	f84c 1b04 	str.w	r1, [ip], #4
 80144da:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80144de:	dcec      	bgt.n	80144ba <__multadd+0x12>
 80144e0:	b30e      	cbz	r6, 8014526 <__multadd+0x7e>
 80144e2:	68a3      	ldr	r3, [r4, #8]
 80144e4:	42ab      	cmp	r3, r5
 80144e6:	dc19      	bgt.n	801451c <__multadd+0x74>
 80144e8:	6861      	ldr	r1, [r4, #4]
 80144ea:	4638      	mov	r0, r7
 80144ec:	3101      	adds	r1, #1
 80144ee:	f7ff ff79 	bl	80143e4 <_Balloc>
 80144f2:	4680      	mov	r8, r0
 80144f4:	b928      	cbnz	r0, 8014502 <__multadd+0x5a>
 80144f6:	4602      	mov	r2, r0
 80144f8:	4b0c      	ldr	r3, [pc, #48]	@ (801452c <__multadd+0x84>)
 80144fa:	480d      	ldr	r0, [pc, #52]	@ (8014530 <__multadd+0x88>)
 80144fc:	21ba      	movs	r1, #186	@ 0xba
 80144fe:	f7fe fd65 	bl	8012fcc <__assert_func>
 8014502:	6922      	ldr	r2, [r4, #16]
 8014504:	3202      	adds	r2, #2
 8014506:	f104 010c 	add.w	r1, r4, #12
 801450a:	0092      	lsls	r2, r2, #2
 801450c:	300c      	adds	r0, #12
 801450e:	f7fe fd40 	bl	8012f92 <memcpy>
 8014512:	4621      	mov	r1, r4
 8014514:	4638      	mov	r0, r7
 8014516:	f7ff ffa5 	bl	8014464 <_Bfree>
 801451a:	4644      	mov	r4, r8
 801451c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8014520:	3501      	adds	r5, #1
 8014522:	615e      	str	r6, [r3, #20]
 8014524:	6125      	str	r5, [r4, #16]
 8014526:	4620      	mov	r0, r4
 8014528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801452c:	08016189 	.word	0x08016189
 8014530:	080161fa 	.word	0x080161fa

08014534 <__s2b>:
 8014534:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014538:	460c      	mov	r4, r1
 801453a:	4615      	mov	r5, r2
 801453c:	461f      	mov	r7, r3
 801453e:	2209      	movs	r2, #9
 8014540:	3308      	adds	r3, #8
 8014542:	4606      	mov	r6, r0
 8014544:	fb93 f3f2 	sdiv	r3, r3, r2
 8014548:	2100      	movs	r1, #0
 801454a:	2201      	movs	r2, #1
 801454c:	429a      	cmp	r2, r3
 801454e:	db09      	blt.n	8014564 <__s2b+0x30>
 8014550:	4630      	mov	r0, r6
 8014552:	f7ff ff47 	bl	80143e4 <_Balloc>
 8014556:	b940      	cbnz	r0, 801456a <__s2b+0x36>
 8014558:	4602      	mov	r2, r0
 801455a:	4b19      	ldr	r3, [pc, #100]	@ (80145c0 <__s2b+0x8c>)
 801455c:	4819      	ldr	r0, [pc, #100]	@ (80145c4 <__s2b+0x90>)
 801455e:	21d3      	movs	r1, #211	@ 0xd3
 8014560:	f7fe fd34 	bl	8012fcc <__assert_func>
 8014564:	0052      	lsls	r2, r2, #1
 8014566:	3101      	adds	r1, #1
 8014568:	e7f0      	b.n	801454c <__s2b+0x18>
 801456a:	9b08      	ldr	r3, [sp, #32]
 801456c:	6143      	str	r3, [r0, #20]
 801456e:	2d09      	cmp	r5, #9
 8014570:	f04f 0301 	mov.w	r3, #1
 8014574:	6103      	str	r3, [r0, #16]
 8014576:	dd16      	ble.n	80145a6 <__s2b+0x72>
 8014578:	f104 0909 	add.w	r9, r4, #9
 801457c:	46c8      	mov	r8, r9
 801457e:	442c      	add	r4, r5
 8014580:	f818 3b01 	ldrb.w	r3, [r8], #1
 8014584:	4601      	mov	r1, r0
 8014586:	3b30      	subs	r3, #48	@ 0x30
 8014588:	220a      	movs	r2, #10
 801458a:	4630      	mov	r0, r6
 801458c:	f7ff ff8c 	bl	80144a8 <__multadd>
 8014590:	45a0      	cmp	r8, r4
 8014592:	d1f5      	bne.n	8014580 <__s2b+0x4c>
 8014594:	f1a5 0408 	sub.w	r4, r5, #8
 8014598:	444c      	add	r4, r9
 801459a:	1b2d      	subs	r5, r5, r4
 801459c:	1963      	adds	r3, r4, r5
 801459e:	42bb      	cmp	r3, r7
 80145a0:	db04      	blt.n	80145ac <__s2b+0x78>
 80145a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80145a6:	340a      	adds	r4, #10
 80145a8:	2509      	movs	r5, #9
 80145aa:	e7f6      	b.n	801459a <__s2b+0x66>
 80145ac:	f814 3b01 	ldrb.w	r3, [r4], #1
 80145b0:	4601      	mov	r1, r0
 80145b2:	3b30      	subs	r3, #48	@ 0x30
 80145b4:	220a      	movs	r2, #10
 80145b6:	4630      	mov	r0, r6
 80145b8:	f7ff ff76 	bl	80144a8 <__multadd>
 80145bc:	e7ee      	b.n	801459c <__s2b+0x68>
 80145be:	bf00      	nop
 80145c0:	08016189 	.word	0x08016189
 80145c4:	080161fa 	.word	0x080161fa

080145c8 <__hi0bits>:
 80145c8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80145cc:	4603      	mov	r3, r0
 80145ce:	bf36      	itet	cc
 80145d0:	0403      	lslcc	r3, r0, #16
 80145d2:	2000      	movcs	r0, #0
 80145d4:	2010      	movcc	r0, #16
 80145d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80145da:	bf3c      	itt	cc
 80145dc:	021b      	lslcc	r3, r3, #8
 80145de:	3008      	addcc	r0, #8
 80145e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80145e4:	bf3c      	itt	cc
 80145e6:	011b      	lslcc	r3, r3, #4
 80145e8:	3004      	addcc	r0, #4
 80145ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80145ee:	bf3c      	itt	cc
 80145f0:	009b      	lslcc	r3, r3, #2
 80145f2:	3002      	addcc	r0, #2
 80145f4:	2b00      	cmp	r3, #0
 80145f6:	db05      	blt.n	8014604 <__hi0bits+0x3c>
 80145f8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80145fc:	f100 0001 	add.w	r0, r0, #1
 8014600:	bf08      	it	eq
 8014602:	2020      	moveq	r0, #32
 8014604:	4770      	bx	lr

08014606 <__lo0bits>:
 8014606:	6803      	ldr	r3, [r0, #0]
 8014608:	4602      	mov	r2, r0
 801460a:	f013 0007 	ands.w	r0, r3, #7
 801460e:	d00b      	beq.n	8014628 <__lo0bits+0x22>
 8014610:	07d9      	lsls	r1, r3, #31
 8014612:	d421      	bmi.n	8014658 <__lo0bits+0x52>
 8014614:	0798      	lsls	r0, r3, #30
 8014616:	bf49      	itett	mi
 8014618:	085b      	lsrmi	r3, r3, #1
 801461a:	089b      	lsrpl	r3, r3, #2
 801461c:	2001      	movmi	r0, #1
 801461e:	6013      	strmi	r3, [r2, #0]
 8014620:	bf5c      	itt	pl
 8014622:	6013      	strpl	r3, [r2, #0]
 8014624:	2002      	movpl	r0, #2
 8014626:	4770      	bx	lr
 8014628:	b299      	uxth	r1, r3
 801462a:	b909      	cbnz	r1, 8014630 <__lo0bits+0x2a>
 801462c:	0c1b      	lsrs	r3, r3, #16
 801462e:	2010      	movs	r0, #16
 8014630:	b2d9      	uxtb	r1, r3
 8014632:	b909      	cbnz	r1, 8014638 <__lo0bits+0x32>
 8014634:	3008      	adds	r0, #8
 8014636:	0a1b      	lsrs	r3, r3, #8
 8014638:	0719      	lsls	r1, r3, #28
 801463a:	bf04      	itt	eq
 801463c:	091b      	lsreq	r3, r3, #4
 801463e:	3004      	addeq	r0, #4
 8014640:	0799      	lsls	r1, r3, #30
 8014642:	bf04      	itt	eq
 8014644:	089b      	lsreq	r3, r3, #2
 8014646:	3002      	addeq	r0, #2
 8014648:	07d9      	lsls	r1, r3, #31
 801464a:	d403      	bmi.n	8014654 <__lo0bits+0x4e>
 801464c:	085b      	lsrs	r3, r3, #1
 801464e:	f100 0001 	add.w	r0, r0, #1
 8014652:	d003      	beq.n	801465c <__lo0bits+0x56>
 8014654:	6013      	str	r3, [r2, #0]
 8014656:	4770      	bx	lr
 8014658:	2000      	movs	r0, #0
 801465a:	4770      	bx	lr
 801465c:	2020      	movs	r0, #32
 801465e:	4770      	bx	lr

08014660 <__i2b>:
 8014660:	b510      	push	{r4, lr}
 8014662:	460c      	mov	r4, r1
 8014664:	2101      	movs	r1, #1
 8014666:	f7ff febd 	bl	80143e4 <_Balloc>
 801466a:	4602      	mov	r2, r0
 801466c:	b928      	cbnz	r0, 801467a <__i2b+0x1a>
 801466e:	4b05      	ldr	r3, [pc, #20]	@ (8014684 <__i2b+0x24>)
 8014670:	4805      	ldr	r0, [pc, #20]	@ (8014688 <__i2b+0x28>)
 8014672:	f240 1145 	movw	r1, #325	@ 0x145
 8014676:	f7fe fca9 	bl	8012fcc <__assert_func>
 801467a:	2301      	movs	r3, #1
 801467c:	6144      	str	r4, [r0, #20]
 801467e:	6103      	str	r3, [r0, #16]
 8014680:	bd10      	pop	{r4, pc}
 8014682:	bf00      	nop
 8014684:	08016189 	.word	0x08016189
 8014688:	080161fa 	.word	0x080161fa

0801468c <__multiply>:
 801468c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014690:	4617      	mov	r7, r2
 8014692:	690a      	ldr	r2, [r1, #16]
 8014694:	693b      	ldr	r3, [r7, #16]
 8014696:	429a      	cmp	r2, r3
 8014698:	bfa8      	it	ge
 801469a:	463b      	movge	r3, r7
 801469c:	4689      	mov	r9, r1
 801469e:	bfa4      	itt	ge
 80146a0:	460f      	movge	r7, r1
 80146a2:	4699      	movge	r9, r3
 80146a4:	693d      	ldr	r5, [r7, #16]
 80146a6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80146aa:	68bb      	ldr	r3, [r7, #8]
 80146ac:	6879      	ldr	r1, [r7, #4]
 80146ae:	eb05 060a 	add.w	r6, r5, sl
 80146b2:	42b3      	cmp	r3, r6
 80146b4:	b085      	sub	sp, #20
 80146b6:	bfb8      	it	lt
 80146b8:	3101      	addlt	r1, #1
 80146ba:	f7ff fe93 	bl	80143e4 <_Balloc>
 80146be:	b930      	cbnz	r0, 80146ce <__multiply+0x42>
 80146c0:	4602      	mov	r2, r0
 80146c2:	4b41      	ldr	r3, [pc, #260]	@ (80147c8 <__multiply+0x13c>)
 80146c4:	4841      	ldr	r0, [pc, #260]	@ (80147cc <__multiply+0x140>)
 80146c6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80146ca:	f7fe fc7f 	bl	8012fcc <__assert_func>
 80146ce:	f100 0414 	add.w	r4, r0, #20
 80146d2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80146d6:	4623      	mov	r3, r4
 80146d8:	2200      	movs	r2, #0
 80146da:	4573      	cmp	r3, lr
 80146dc:	d320      	bcc.n	8014720 <__multiply+0x94>
 80146de:	f107 0814 	add.w	r8, r7, #20
 80146e2:	f109 0114 	add.w	r1, r9, #20
 80146e6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80146ea:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80146ee:	9302      	str	r3, [sp, #8]
 80146f0:	1beb      	subs	r3, r5, r7
 80146f2:	3b15      	subs	r3, #21
 80146f4:	f023 0303 	bic.w	r3, r3, #3
 80146f8:	3304      	adds	r3, #4
 80146fa:	3715      	adds	r7, #21
 80146fc:	42bd      	cmp	r5, r7
 80146fe:	bf38      	it	cc
 8014700:	2304      	movcc	r3, #4
 8014702:	9301      	str	r3, [sp, #4]
 8014704:	9b02      	ldr	r3, [sp, #8]
 8014706:	9103      	str	r1, [sp, #12]
 8014708:	428b      	cmp	r3, r1
 801470a:	d80c      	bhi.n	8014726 <__multiply+0x9a>
 801470c:	2e00      	cmp	r6, #0
 801470e:	dd03      	ble.n	8014718 <__multiply+0x8c>
 8014710:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8014714:	2b00      	cmp	r3, #0
 8014716:	d055      	beq.n	80147c4 <__multiply+0x138>
 8014718:	6106      	str	r6, [r0, #16]
 801471a:	b005      	add	sp, #20
 801471c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014720:	f843 2b04 	str.w	r2, [r3], #4
 8014724:	e7d9      	b.n	80146da <__multiply+0x4e>
 8014726:	f8b1 a000 	ldrh.w	sl, [r1]
 801472a:	f1ba 0f00 	cmp.w	sl, #0
 801472e:	d01f      	beq.n	8014770 <__multiply+0xe4>
 8014730:	46c4      	mov	ip, r8
 8014732:	46a1      	mov	r9, r4
 8014734:	2700      	movs	r7, #0
 8014736:	f85c 2b04 	ldr.w	r2, [ip], #4
 801473a:	f8d9 3000 	ldr.w	r3, [r9]
 801473e:	fa1f fb82 	uxth.w	fp, r2
 8014742:	b29b      	uxth	r3, r3
 8014744:	fb0a 330b 	mla	r3, sl, fp, r3
 8014748:	443b      	add	r3, r7
 801474a:	f8d9 7000 	ldr.w	r7, [r9]
 801474e:	0c12      	lsrs	r2, r2, #16
 8014750:	0c3f      	lsrs	r7, r7, #16
 8014752:	fb0a 7202 	mla	r2, sl, r2, r7
 8014756:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801475a:	b29b      	uxth	r3, r3
 801475c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014760:	4565      	cmp	r5, ip
 8014762:	f849 3b04 	str.w	r3, [r9], #4
 8014766:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801476a:	d8e4      	bhi.n	8014736 <__multiply+0xaa>
 801476c:	9b01      	ldr	r3, [sp, #4]
 801476e:	50e7      	str	r7, [r4, r3]
 8014770:	9b03      	ldr	r3, [sp, #12]
 8014772:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8014776:	3104      	adds	r1, #4
 8014778:	f1b9 0f00 	cmp.w	r9, #0
 801477c:	d020      	beq.n	80147c0 <__multiply+0x134>
 801477e:	6823      	ldr	r3, [r4, #0]
 8014780:	4647      	mov	r7, r8
 8014782:	46a4      	mov	ip, r4
 8014784:	f04f 0a00 	mov.w	sl, #0
 8014788:	f8b7 b000 	ldrh.w	fp, [r7]
 801478c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8014790:	fb09 220b 	mla	r2, r9, fp, r2
 8014794:	4452      	add	r2, sl
 8014796:	b29b      	uxth	r3, r3
 8014798:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801479c:	f84c 3b04 	str.w	r3, [ip], #4
 80147a0:	f857 3b04 	ldr.w	r3, [r7], #4
 80147a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80147a8:	f8bc 3000 	ldrh.w	r3, [ip]
 80147ac:	fb09 330a 	mla	r3, r9, sl, r3
 80147b0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80147b4:	42bd      	cmp	r5, r7
 80147b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80147ba:	d8e5      	bhi.n	8014788 <__multiply+0xfc>
 80147bc:	9a01      	ldr	r2, [sp, #4]
 80147be:	50a3      	str	r3, [r4, r2]
 80147c0:	3404      	adds	r4, #4
 80147c2:	e79f      	b.n	8014704 <__multiply+0x78>
 80147c4:	3e01      	subs	r6, #1
 80147c6:	e7a1      	b.n	801470c <__multiply+0x80>
 80147c8:	08016189 	.word	0x08016189
 80147cc:	080161fa 	.word	0x080161fa

080147d0 <__pow5mult>:
 80147d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80147d4:	4615      	mov	r5, r2
 80147d6:	f012 0203 	ands.w	r2, r2, #3
 80147da:	4607      	mov	r7, r0
 80147dc:	460e      	mov	r6, r1
 80147de:	d007      	beq.n	80147f0 <__pow5mult+0x20>
 80147e0:	4c25      	ldr	r4, [pc, #148]	@ (8014878 <__pow5mult+0xa8>)
 80147e2:	3a01      	subs	r2, #1
 80147e4:	2300      	movs	r3, #0
 80147e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80147ea:	f7ff fe5d 	bl	80144a8 <__multadd>
 80147ee:	4606      	mov	r6, r0
 80147f0:	10ad      	asrs	r5, r5, #2
 80147f2:	d03d      	beq.n	8014870 <__pow5mult+0xa0>
 80147f4:	69fc      	ldr	r4, [r7, #28]
 80147f6:	b97c      	cbnz	r4, 8014818 <__pow5mult+0x48>
 80147f8:	2010      	movs	r0, #16
 80147fa:	f7fc faa9 	bl	8010d50 <malloc>
 80147fe:	4602      	mov	r2, r0
 8014800:	61f8      	str	r0, [r7, #28]
 8014802:	b928      	cbnz	r0, 8014810 <__pow5mult+0x40>
 8014804:	4b1d      	ldr	r3, [pc, #116]	@ (801487c <__pow5mult+0xac>)
 8014806:	481e      	ldr	r0, [pc, #120]	@ (8014880 <__pow5mult+0xb0>)
 8014808:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801480c:	f7fe fbde 	bl	8012fcc <__assert_func>
 8014810:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014814:	6004      	str	r4, [r0, #0]
 8014816:	60c4      	str	r4, [r0, #12]
 8014818:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801481c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014820:	b94c      	cbnz	r4, 8014836 <__pow5mult+0x66>
 8014822:	f240 2171 	movw	r1, #625	@ 0x271
 8014826:	4638      	mov	r0, r7
 8014828:	f7ff ff1a 	bl	8014660 <__i2b>
 801482c:	2300      	movs	r3, #0
 801482e:	f8c8 0008 	str.w	r0, [r8, #8]
 8014832:	4604      	mov	r4, r0
 8014834:	6003      	str	r3, [r0, #0]
 8014836:	f04f 0900 	mov.w	r9, #0
 801483a:	07eb      	lsls	r3, r5, #31
 801483c:	d50a      	bpl.n	8014854 <__pow5mult+0x84>
 801483e:	4631      	mov	r1, r6
 8014840:	4622      	mov	r2, r4
 8014842:	4638      	mov	r0, r7
 8014844:	f7ff ff22 	bl	801468c <__multiply>
 8014848:	4631      	mov	r1, r6
 801484a:	4680      	mov	r8, r0
 801484c:	4638      	mov	r0, r7
 801484e:	f7ff fe09 	bl	8014464 <_Bfree>
 8014852:	4646      	mov	r6, r8
 8014854:	106d      	asrs	r5, r5, #1
 8014856:	d00b      	beq.n	8014870 <__pow5mult+0xa0>
 8014858:	6820      	ldr	r0, [r4, #0]
 801485a:	b938      	cbnz	r0, 801486c <__pow5mult+0x9c>
 801485c:	4622      	mov	r2, r4
 801485e:	4621      	mov	r1, r4
 8014860:	4638      	mov	r0, r7
 8014862:	f7ff ff13 	bl	801468c <__multiply>
 8014866:	6020      	str	r0, [r4, #0]
 8014868:	f8c0 9000 	str.w	r9, [r0]
 801486c:	4604      	mov	r4, r0
 801486e:	e7e4      	b.n	801483a <__pow5mult+0x6a>
 8014870:	4630      	mov	r0, r6
 8014872:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014876:	bf00      	nop
 8014878:	080163bc 	.word	0x080163bc
 801487c:	0801606f 	.word	0x0801606f
 8014880:	080161fa 	.word	0x080161fa

08014884 <__lshift>:
 8014884:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014888:	460c      	mov	r4, r1
 801488a:	6849      	ldr	r1, [r1, #4]
 801488c:	6923      	ldr	r3, [r4, #16]
 801488e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8014892:	68a3      	ldr	r3, [r4, #8]
 8014894:	4607      	mov	r7, r0
 8014896:	4691      	mov	r9, r2
 8014898:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801489c:	f108 0601 	add.w	r6, r8, #1
 80148a0:	42b3      	cmp	r3, r6
 80148a2:	db0b      	blt.n	80148bc <__lshift+0x38>
 80148a4:	4638      	mov	r0, r7
 80148a6:	f7ff fd9d 	bl	80143e4 <_Balloc>
 80148aa:	4605      	mov	r5, r0
 80148ac:	b948      	cbnz	r0, 80148c2 <__lshift+0x3e>
 80148ae:	4602      	mov	r2, r0
 80148b0:	4b28      	ldr	r3, [pc, #160]	@ (8014954 <__lshift+0xd0>)
 80148b2:	4829      	ldr	r0, [pc, #164]	@ (8014958 <__lshift+0xd4>)
 80148b4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80148b8:	f7fe fb88 	bl	8012fcc <__assert_func>
 80148bc:	3101      	adds	r1, #1
 80148be:	005b      	lsls	r3, r3, #1
 80148c0:	e7ee      	b.n	80148a0 <__lshift+0x1c>
 80148c2:	2300      	movs	r3, #0
 80148c4:	f100 0114 	add.w	r1, r0, #20
 80148c8:	f100 0210 	add.w	r2, r0, #16
 80148cc:	4618      	mov	r0, r3
 80148ce:	4553      	cmp	r3, sl
 80148d0:	db33      	blt.n	801493a <__lshift+0xb6>
 80148d2:	6920      	ldr	r0, [r4, #16]
 80148d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80148d8:	f104 0314 	add.w	r3, r4, #20
 80148dc:	f019 091f 	ands.w	r9, r9, #31
 80148e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80148e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80148e8:	d02b      	beq.n	8014942 <__lshift+0xbe>
 80148ea:	f1c9 0e20 	rsb	lr, r9, #32
 80148ee:	468a      	mov	sl, r1
 80148f0:	2200      	movs	r2, #0
 80148f2:	6818      	ldr	r0, [r3, #0]
 80148f4:	fa00 f009 	lsl.w	r0, r0, r9
 80148f8:	4310      	orrs	r0, r2
 80148fa:	f84a 0b04 	str.w	r0, [sl], #4
 80148fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8014902:	459c      	cmp	ip, r3
 8014904:	fa22 f20e 	lsr.w	r2, r2, lr
 8014908:	d8f3      	bhi.n	80148f2 <__lshift+0x6e>
 801490a:	ebac 0304 	sub.w	r3, ip, r4
 801490e:	3b15      	subs	r3, #21
 8014910:	f023 0303 	bic.w	r3, r3, #3
 8014914:	3304      	adds	r3, #4
 8014916:	f104 0015 	add.w	r0, r4, #21
 801491a:	4560      	cmp	r0, ip
 801491c:	bf88      	it	hi
 801491e:	2304      	movhi	r3, #4
 8014920:	50ca      	str	r2, [r1, r3]
 8014922:	b10a      	cbz	r2, 8014928 <__lshift+0xa4>
 8014924:	f108 0602 	add.w	r6, r8, #2
 8014928:	3e01      	subs	r6, #1
 801492a:	4638      	mov	r0, r7
 801492c:	612e      	str	r6, [r5, #16]
 801492e:	4621      	mov	r1, r4
 8014930:	f7ff fd98 	bl	8014464 <_Bfree>
 8014934:	4628      	mov	r0, r5
 8014936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801493a:	f842 0f04 	str.w	r0, [r2, #4]!
 801493e:	3301      	adds	r3, #1
 8014940:	e7c5      	b.n	80148ce <__lshift+0x4a>
 8014942:	3904      	subs	r1, #4
 8014944:	f853 2b04 	ldr.w	r2, [r3], #4
 8014948:	f841 2f04 	str.w	r2, [r1, #4]!
 801494c:	459c      	cmp	ip, r3
 801494e:	d8f9      	bhi.n	8014944 <__lshift+0xc0>
 8014950:	e7ea      	b.n	8014928 <__lshift+0xa4>
 8014952:	bf00      	nop
 8014954:	08016189 	.word	0x08016189
 8014958:	080161fa 	.word	0x080161fa

0801495c <__mcmp>:
 801495c:	690a      	ldr	r2, [r1, #16]
 801495e:	4603      	mov	r3, r0
 8014960:	6900      	ldr	r0, [r0, #16]
 8014962:	1a80      	subs	r0, r0, r2
 8014964:	b530      	push	{r4, r5, lr}
 8014966:	d10e      	bne.n	8014986 <__mcmp+0x2a>
 8014968:	3314      	adds	r3, #20
 801496a:	3114      	adds	r1, #20
 801496c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8014970:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8014974:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014978:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801497c:	4295      	cmp	r5, r2
 801497e:	d003      	beq.n	8014988 <__mcmp+0x2c>
 8014980:	d205      	bcs.n	801498e <__mcmp+0x32>
 8014982:	f04f 30ff 	mov.w	r0, #4294967295
 8014986:	bd30      	pop	{r4, r5, pc}
 8014988:	42a3      	cmp	r3, r4
 801498a:	d3f3      	bcc.n	8014974 <__mcmp+0x18>
 801498c:	e7fb      	b.n	8014986 <__mcmp+0x2a>
 801498e:	2001      	movs	r0, #1
 8014990:	e7f9      	b.n	8014986 <__mcmp+0x2a>
	...

08014994 <__mdiff>:
 8014994:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014998:	4689      	mov	r9, r1
 801499a:	4606      	mov	r6, r0
 801499c:	4611      	mov	r1, r2
 801499e:	4648      	mov	r0, r9
 80149a0:	4614      	mov	r4, r2
 80149a2:	f7ff ffdb 	bl	801495c <__mcmp>
 80149a6:	1e05      	subs	r5, r0, #0
 80149a8:	d112      	bne.n	80149d0 <__mdiff+0x3c>
 80149aa:	4629      	mov	r1, r5
 80149ac:	4630      	mov	r0, r6
 80149ae:	f7ff fd19 	bl	80143e4 <_Balloc>
 80149b2:	4602      	mov	r2, r0
 80149b4:	b928      	cbnz	r0, 80149c2 <__mdiff+0x2e>
 80149b6:	4b3f      	ldr	r3, [pc, #252]	@ (8014ab4 <__mdiff+0x120>)
 80149b8:	f240 2137 	movw	r1, #567	@ 0x237
 80149bc:	483e      	ldr	r0, [pc, #248]	@ (8014ab8 <__mdiff+0x124>)
 80149be:	f7fe fb05 	bl	8012fcc <__assert_func>
 80149c2:	2301      	movs	r3, #1
 80149c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80149c8:	4610      	mov	r0, r2
 80149ca:	b003      	add	sp, #12
 80149cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80149d0:	bfbc      	itt	lt
 80149d2:	464b      	movlt	r3, r9
 80149d4:	46a1      	movlt	r9, r4
 80149d6:	4630      	mov	r0, r6
 80149d8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80149dc:	bfba      	itte	lt
 80149de:	461c      	movlt	r4, r3
 80149e0:	2501      	movlt	r5, #1
 80149e2:	2500      	movge	r5, #0
 80149e4:	f7ff fcfe 	bl	80143e4 <_Balloc>
 80149e8:	4602      	mov	r2, r0
 80149ea:	b918      	cbnz	r0, 80149f4 <__mdiff+0x60>
 80149ec:	4b31      	ldr	r3, [pc, #196]	@ (8014ab4 <__mdiff+0x120>)
 80149ee:	f240 2145 	movw	r1, #581	@ 0x245
 80149f2:	e7e3      	b.n	80149bc <__mdiff+0x28>
 80149f4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80149f8:	6926      	ldr	r6, [r4, #16]
 80149fa:	60c5      	str	r5, [r0, #12]
 80149fc:	f109 0310 	add.w	r3, r9, #16
 8014a00:	f109 0514 	add.w	r5, r9, #20
 8014a04:	f104 0e14 	add.w	lr, r4, #20
 8014a08:	f100 0b14 	add.w	fp, r0, #20
 8014a0c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8014a10:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8014a14:	9301      	str	r3, [sp, #4]
 8014a16:	46d9      	mov	r9, fp
 8014a18:	f04f 0c00 	mov.w	ip, #0
 8014a1c:	9b01      	ldr	r3, [sp, #4]
 8014a1e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8014a22:	f853 af04 	ldr.w	sl, [r3, #4]!
 8014a26:	9301      	str	r3, [sp, #4]
 8014a28:	fa1f f38a 	uxth.w	r3, sl
 8014a2c:	4619      	mov	r1, r3
 8014a2e:	b283      	uxth	r3, r0
 8014a30:	1acb      	subs	r3, r1, r3
 8014a32:	0c00      	lsrs	r0, r0, #16
 8014a34:	4463      	add	r3, ip
 8014a36:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8014a3a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8014a3e:	b29b      	uxth	r3, r3
 8014a40:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8014a44:	4576      	cmp	r6, lr
 8014a46:	f849 3b04 	str.w	r3, [r9], #4
 8014a4a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014a4e:	d8e5      	bhi.n	8014a1c <__mdiff+0x88>
 8014a50:	1b33      	subs	r3, r6, r4
 8014a52:	3b15      	subs	r3, #21
 8014a54:	f023 0303 	bic.w	r3, r3, #3
 8014a58:	3415      	adds	r4, #21
 8014a5a:	3304      	adds	r3, #4
 8014a5c:	42a6      	cmp	r6, r4
 8014a5e:	bf38      	it	cc
 8014a60:	2304      	movcc	r3, #4
 8014a62:	441d      	add	r5, r3
 8014a64:	445b      	add	r3, fp
 8014a66:	461e      	mov	r6, r3
 8014a68:	462c      	mov	r4, r5
 8014a6a:	4544      	cmp	r4, r8
 8014a6c:	d30e      	bcc.n	8014a8c <__mdiff+0xf8>
 8014a6e:	f108 0103 	add.w	r1, r8, #3
 8014a72:	1b49      	subs	r1, r1, r5
 8014a74:	f021 0103 	bic.w	r1, r1, #3
 8014a78:	3d03      	subs	r5, #3
 8014a7a:	45a8      	cmp	r8, r5
 8014a7c:	bf38      	it	cc
 8014a7e:	2100      	movcc	r1, #0
 8014a80:	440b      	add	r3, r1
 8014a82:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014a86:	b191      	cbz	r1, 8014aae <__mdiff+0x11a>
 8014a88:	6117      	str	r7, [r2, #16]
 8014a8a:	e79d      	b.n	80149c8 <__mdiff+0x34>
 8014a8c:	f854 1b04 	ldr.w	r1, [r4], #4
 8014a90:	46e6      	mov	lr, ip
 8014a92:	0c08      	lsrs	r0, r1, #16
 8014a94:	fa1c fc81 	uxtah	ip, ip, r1
 8014a98:	4471      	add	r1, lr
 8014a9a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8014a9e:	b289      	uxth	r1, r1
 8014aa0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8014aa4:	f846 1b04 	str.w	r1, [r6], #4
 8014aa8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014aac:	e7dd      	b.n	8014a6a <__mdiff+0xd6>
 8014aae:	3f01      	subs	r7, #1
 8014ab0:	e7e7      	b.n	8014a82 <__mdiff+0xee>
 8014ab2:	bf00      	nop
 8014ab4:	08016189 	.word	0x08016189
 8014ab8:	080161fa 	.word	0x080161fa

08014abc <__ulp>:
 8014abc:	b082      	sub	sp, #8
 8014abe:	ed8d 0b00 	vstr	d0, [sp]
 8014ac2:	9a01      	ldr	r2, [sp, #4]
 8014ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8014b04 <__ulp+0x48>)
 8014ac6:	4013      	ands	r3, r2
 8014ac8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8014acc:	2b00      	cmp	r3, #0
 8014ace:	dc08      	bgt.n	8014ae2 <__ulp+0x26>
 8014ad0:	425b      	negs	r3, r3
 8014ad2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8014ad6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8014ada:	da04      	bge.n	8014ae6 <__ulp+0x2a>
 8014adc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8014ae0:	4113      	asrs	r3, r2
 8014ae2:	2200      	movs	r2, #0
 8014ae4:	e008      	b.n	8014af8 <__ulp+0x3c>
 8014ae6:	f1a2 0314 	sub.w	r3, r2, #20
 8014aea:	2b1e      	cmp	r3, #30
 8014aec:	bfda      	itte	le
 8014aee:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8014af2:	40da      	lsrle	r2, r3
 8014af4:	2201      	movgt	r2, #1
 8014af6:	2300      	movs	r3, #0
 8014af8:	4619      	mov	r1, r3
 8014afa:	4610      	mov	r0, r2
 8014afc:	ec41 0b10 	vmov	d0, r0, r1
 8014b00:	b002      	add	sp, #8
 8014b02:	4770      	bx	lr
 8014b04:	7ff00000 	.word	0x7ff00000

08014b08 <__b2d>:
 8014b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014b0c:	6906      	ldr	r6, [r0, #16]
 8014b0e:	f100 0814 	add.w	r8, r0, #20
 8014b12:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8014b16:	1f37      	subs	r7, r6, #4
 8014b18:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8014b1c:	4610      	mov	r0, r2
 8014b1e:	f7ff fd53 	bl	80145c8 <__hi0bits>
 8014b22:	f1c0 0320 	rsb	r3, r0, #32
 8014b26:	280a      	cmp	r0, #10
 8014b28:	600b      	str	r3, [r1, #0]
 8014b2a:	491b      	ldr	r1, [pc, #108]	@ (8014b98 <__b2d+0x90>)
 8014b2c:	dc15      	bgt.n	8014b5a <__b2d+0x52>
 8014b2e:	f1c0 0c0b 	rsb	ip, r0, #11
 8014b32:	fa22 f30c 	lsr.w	r3, r2, ip
 8014b36:	45b8      	cmp	r8, r7
 8014b38:	ea43 0501 	orr.w	r5, r3, r1
 8014b3c:	bf34      	ite	cc
 8014b3e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8014b42:	2300      	movcs	r3, #0
 8014b44:	3015      	adds	r0, #21
 8014b46:	fa02 f000 	lsl.w	r0, r2, r0
 8014b4a:	fa23 f30c 	lsr.w	r3, r3, ip
 8014b4e:	4303      	orrs	r3, r0
 8014b50:	461c      	mov	r4, r3
 8014b52:	ec45 4b10 	vmov	d0, r4, r5
 8014b56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014b5a:	45b8      	cmp	r8, r7
 8014b5c:	bf3a      	itte	cc
 8014b5e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8014b62:	f1a6 0708 	subcc.w	r7, r6, #8
 8014b66:	2300      	movcs	r3, #0
 8014b68:	380b      	subs	r0, #11
 8014b6a:	d012      	beq.n	8014b92 <__b2d+0x8a>
 8014b6c:	f1c0 0120 	rsb	r1, r0, #32
 8014b70:	fa23 f401 	lsr.w	r4, r3, r1
 8014b74:	4082      	lsls	r2, r0
 8014b76:	4322      	orrs	r2, r4
 8014b78:	4547      	cmp	r7, r8
 8014b7a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8014b7e:	bf8c      	ite	hi
 8014b80:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8014b84:	2200      	movls	r2, #0
 8014b86:	4083      	lsls	r3, r0
 8014b88:	40ca      	lsrs	r2, r1
 8014b8a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8014b8e:	4313      	orrs	r3, r2
 8014b90:	e7de      	b.n	8014b50 <__b2d+0x48>
 8014b92:	ea42 0501 	orr.w	r5, r2, r1
 8014b96:	e7db      	b.n	8014b50 <__b2d+0x48>
 8014b98:	3ff00000 	.word	0x3ff00000

08014b9c <__d2b>:
 8014b9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014ba0:	460f      	mov	r7, r1
 8014ba2:	2101      	movs	r1, #1
 8014ba4:	ec59 8b10 	vmov	r8, r9, d0
 8014ba8:	4616      	mov	r6, r2
 8014baa:	f7ff fc1b 	bl	80143e4 <_Balloc>
 8014bae:	4604      	mov	r4, r0
 8014bb0:	b930      	cbnz	r0, 8014bc0 <__d2b+0x24>
 8014bb2:	4602      	mov	r2, r0
 8014bb4:	4b23      	ldr	r3, [pc, #140]	@ (8014c44 <__d2b+0xa8>)
 8014bb6:	4824      	ldr	r0, [pc, #144]	@ (8014c48 <__d2b+0xac>)
 8014bb8:	f240 310f 	movw	r1, #783	@ 0x30f
 8014bbc:	f7fe fa06 	bl	8012fcc <__assert_func>
 8014bc0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014bc4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014bc8:	b10d      	cbz	r5, 8014bce <__d2b+0x32>
 8014bca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014bce:	9301      	str	r3, [sp, #4]
 8014bd0:	f1b8 0300 	subs.w	r3, r8, #0
 8014bd4:	d023      	beq.n	8014c1e <__d2b+0x82>
 8014bd6:	4668      	mov	r0, sp
 8014bd8:	9300      	str	r3, [sp, #0]
 8014bda:	f7ff fd14 	bl	8014606 <__lo0bits>
 8014bde:	e9dd 1200 	ldrd	r1, r2, [sp]
 8014be2:	b1d0      	cbz	r0, 8014c1a <__d2b+0x7e>
 8014be4:	f1c0 0320 	rsb	r3, r0, #32
 8014be8:	fa02 f303 	lsl.w	r3, r2, r3
 8014bec:	430b      	orrs	r3, r1
 8014bee:	40c2      	lsrs	r2, r0
 8014bf0:	6163      	str	r3, [r4, #20]
 8014bf2:	9201      	str	r2, [sp, #4]
 8014bf4:	9b01      	ldr	r3, [sp, #4]
 8014bf6:	61a3      	str	r3, [r4, #24]
 8014bf8:	2b00      	cmp	r3, #0
 8014bfa:	bf0c      	ite	eq
 8014bfc:	2201      	moveq	r2, #1
 8014bfe:	2202      	movne	r2, #2
 8014c00:	6122      	str	r2, [r4, #16]
 8014c02:	b1a5      	cbz	r5, 8014c2e <__d2b+0x92>
 8014c04:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014c08:	4405      	add	r5, r0
 8014c0a:	603d      	str	r5, [r7, #0]
 8014c0c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8014c10:	6030      	str	r0, [r6, #0]
 8014c12:	4620      	mov	r0, r4
 8014c14:	b003      	add	sp, #12
 8014c16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014c1a:	6161      	str	r1, [r4, #20]
 8014c1c:	e7ea      	b.n	8014bf4 <__d2b+0x58>
 8014c1e:	a801      	add	r0, sp, #4
 8014c20:	f7ff fcf1 	bl	8014606 <__lo0bits>
 8014c24:	9b01      	ldr	r3, [sp, #4]
 8014c26:	6163      	str	r3, [r4, #20]
 8014c28:	3020      	adds	r0, #32
 8014c2a:	2201      	movs	r2, #1
 8014c2c:	e7e8      	b.n	8014c00 <__d2b+0x64>
 8014c2e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014c32:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8014c36:	6038      	str	r0, [r7, #0]
 8014c38:	6918      	ldr	r0, [r3, #16]
 8014c3a:	f7ff fcc5 	bl	80145c8 <__hi0bits>
 8014c3e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8014c42:	e7e5      	b.n	8014c10 <__d2b+0x74>
 8014c44:	08016189 	.word	0x08016189
 8014c48:	080161fa 	.word	0x080161fa

08014c4c <__ratio>:
 8014c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c50:	b085      	sub	sp, #20
 8014c52:	e9cd 1000 	strd	r1, r0, [sp]
 8014c56:	a902      	add	r1, sp, #8
 8014c58:	f7ff ff56 	bl	8014b08 <__b2d>
 8014c5c:	9800      	ldr	r0, [sp, #0]
 8014c5e:	a903      	add	r1, sp, #12
 8014c60:	ec55 4b10 	vmov	r4, r5, d0
 8014c64:	f7ff ff50 	bl	8014b08 <__b2d>
 8014c68:	9b01      	ldr	r3, [sp, #4]
 8014c6a:	6919      	ldr	r1, [r3, #16]
 8014c6c:	9b00      	ldr	r3, [sp, #0]
 8014c6e:	691b      	ldr	r3, [r3, #16]
 8014c70:	1ac9      	subs	r1, r1, r3
 8014c72:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8014c76:	1a9b      	subs	r3, r3, r2
 8014c78:	ec5b ab10 	vmov	sl, fp, d0
 8014c7c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8014c80:	2b00      	cmp	r3, #0
 8014c82:	bfce      	itee	gt
 8014c84:	462a      	movgt	r2, r5
 8014c86:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8014c8a:	465a      	movle	r2, fp
 8014c8c:	462f      	mov	r7, r5
 8014c8e:	46d9      	mov	r9, fp
 8014c90:	bfcc      	ite	gt
 8014c92:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8014c96:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8014c9a:	464b      	mov	r3, r9
 8014c9c:	4652      	mov	r2, sl
 8014c9e:	4620      	mov	r0, r4
 8014ca0:	4639      	mov	r1, r7
 8014ca2:	f7eb fddb 	bl	800085c <__aeabi_ddiv>
 8014ca6:	ec41 0b10 	vmov	d0, r0, r1
 8014caa:	b005      	add	sp, #20
 8014cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014cb0 <__copybits>:
 8014cb0:	3901      	subs	r1, #1
 8014cb2:	b570      	push	{r4, r5, r6, lr}
 8014cb4:	1149      	asrs	r1, r1, #5
 8014cb6:	6914      	ldr	r4, [r2, #16]
 8014cb8:	3101      	adds	r1, #1
 8014cba:	f102 0314 	add.w	r3, r2, #20
 8014cbe:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8014cc2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8014cc6:	1f05      	subs	r5, r0, #4
 8014cc8:	42a3      	cmp	r3, r4
 8014cca:	d30c      	bcc.n	8014ce6 <__copybits+0x36>
 8014ccc:	1aa3      	subs	r3, r4, r2
 8014cce:	3b11      	subs	r3, #17
 8014cd0:	f023 0303 	bic.w	r3, r3, #3
 8014cd4:	3211      	adds	r2, #17
 8014cd6:	42a2      	cmp	r2, r4
 8014cd8:	bf88      	it	hi
 8014cda:	2300      	movhi	r3, #0
 8014cdc:	4418      	add	r0, r3
 8014cde:	2300      	movs	r3, #0
 8014ce0:	4288      	cmp	r0, r1
 8014ce2:	d305      	bcc.n	8014cf0 <__copybits+0x40>
 8014ce4:	bd70      	pop	{r4, r5, r6, pc}
 8014ce6:	f853 6b04 	ldr.w	r6, [r3], #4
 8014cea:	f845 6f04 	str.w	r6, [r5, #4]!
 8014cee:	e7eb      	b.n	8014cc8 <__copybits+0x18>
 8014cf0:	f840 3b04 	str.w	r3, [r0], #4
 8014cf4:	e7f4      	b.n	8014ce0 <__copybits+0x30>

08014cf6 <__any_on>:
 8014cf6:	f100 0214 	add.w	r2, r0, #20
 8014cfa:	6900      	ldr	r0, [r0, #16]
 8014cfc:	114b      	asrs	r3, r1, #5
 8014cfe:	4298      	cmp	r0, r3
 8014d00:	b510      	push	{r4, lr}
 8014d02:	db11      	blt.n	8014d28 <__any_on+0x32>
 8014d04:	dd0a      	ble.n	8014d1c <__any_on+0x26>
 8014d06:	f011 011f 	ands.w	r1, r1, #31
 8014d0a:	d007      	beq.n	8014d1c <__any_on+0x26>
 8014d0c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8014d10:	fa24 f001 	lsr.w	r0, r4, r1
 8014d14:	fa00 f101 	lsl.w	r1, r0, r1
 8014d18:	428c      	cmp	r4, r1
 8014d1a:	d10b      	bne.n	8014d34 <__any_on+0x3e>
 8014d1c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014d20:	4293      	cmp	r3, r2
 8014d22:	d803      	bhi.n	8014d2c <__any_on+0x36>
 8014d24:	2000      	movs	r0, #0
 8014d26:	bd10      	pop	{r4, pc}
 8014d28:	4603      	mov	r3, r0
 8014d2a:	e7f7      	b.n	8014d1c <__any_on+0x26>
 8014d2c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014d30:	2900      	cmp	r1, #0
 8014d32:	d0f5      	beq.n	8014d20 <__any_on+0x2a>
 8014d34:	2001      	movs	r0, #1
 8014d36:	e7f6      	b.n	8014d26 <__any_on+0x30>

08014d38 <__ascii_wctomb>:
 8014d38:	4603      	mov	r3, r0
 8014d3a:	4608      	mov	r0, r1
 8014d3c:	b141      	cbz	r1, 8014d50 <__ascii_wctomb+0x18>
 8014d3e:	2aff      	cmp	r2, #255	@ 0xff
 8014d40:	d904      	bls.n	8014d4c <__ascii_wctomb+0x14>
 8014d42:	228a      	movs	r2, #138	@ 0x8a
 8014d44:	601a      	str	r2, [r3, #0]
 8014d46:	f04f 30ff 	mov.w	r0, #4294967295
 8014d4a:	4770      	bx	lr
 8014d4c:	700a      	strb	r2, [r1, #0]
 8014d4e:	2001      	movs	r0, #1
 8014d50:	4770      	bx	lr

08014d52 <__ssputs_r>:
 8014d52:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014d56:	688e      	ldr	r6, [r1, #8]
 8014d58:	461f      	mov	r7, r3
 8014d5a:	42be      	cmp	r6, r7
 8014d5c:	680b      	ldr	r3, [r1, #0]
 8014d5e:	4682      	mov	sl, r0
 8014d60:	460c      	mov	r4, r1
 8014d62:	4690      	mov	r8, r2
 8014d64:	d82d      	bhi.n	8014dc2 <__ssputs_r+0x70>
 8014d66:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014d6a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014d6e:	d026      	beq.n	8014dbe <__ssputs_r+0x6c>
 8014d70:	6965      	ldr	r5, [r4, #20]
 8014d72:	6909      	ldr	r1, [r1, #16]
 8014d74:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014d78:	eba3 0901 	sub.w	r9, r3, r1
 8014d7c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014d80:	1c7b      	adds	r3, r7, #1
 8014d82:	444b      	add	r3, r9
 8014d84:	106d      	asrs	r5, r5, #1
 8014d86:	429d      	cmp	r5, r3
 8014d88:	bf38      	it	cc
 8014d8a:	461d      	movcc	r5, r3
 8014d8c:	0553      	lsls	r3, r2, #21
 8014d8e:	d527      	bpl.n	8014de0 <__ssputs_r+0x8e>
 8014d90:	4629      	mov	r1, r5
 8014d92:	f7fc f807 	bl	8010da4 <_malloc_r>
 8014d96:	4606      	mov	r6, r0
 8014d98:	b360      	cbz	r0, 8014df4 <__ssputs_r+0xa2>
 8014d9a:	6921      	ldr	r1, [r4, #16]
 8014d9c:	464a      	mov	r2, r9
 8014d9e:	f7fe f8f8 	bl	8012f92 <memcpy>
 8014da2:	89a3      	ldrh	r3, [r4, #12]
 8014da4:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014da8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014dac:	81a3      	strh	r3, [r4, #12]
 8014dae:	6126      	str	r6, [r4, #16]
 8014db0:	6165      	str	r5, [r4, #20]
 8014db2:	444e      	add	r6, r9
 8014db4:	eba5 0509 	sub.w	r5, r5, r9
 8014db8:	6026      	str	r6, [r4, #0]
 8014dba:	60a5      	str	r5, [r4, #8]
 8014dbc:	463e      	mov	r6, r7
 8014dbe:	42be      	cmp	r6, r7
 8014dc0:	d900      	bls.n	8014dc4 <__ssputs_r+0x72>
 8014dc2:	463e      	mov	r6, r7
 8014dc4:	6820      	ldr	r0, [r4, #0]
 8014dc6:	4632      	mov	r2, r6
 8014dc8:	4641      	mov	r1, r8
 8014dca:	f000 fb7b 	bl	80154c4 <memmove>
 8014dce:	68a3      	ldr	r3, [r4, #8]
 8014dd0:	1b9b      	subs	r3, r3, r6
 8014dd2:	60a3      	str	r3, [r4, #8]
 8014dd4:	6823      	ldr	r3, [r4, #0]
 8014dd6:	4433      	add	r3, r6
 8014dd8:	6023      	str	r3, [r4, #0]
 8014dda:	2000      	movs	r0, #0
 8014ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014de0:	462a      	mov	r2, r5
 8014de2:	f000 fbc6 	bl	8015572 <_realloc_r>
 8014de6:	4606      	mov	r6, r0
 8014de8:	2800      	cmp	r0, #0
 8014dea:	d1e0      	bne.n	8014dae <__ssputs_r+0x5c>
 8014dec:	6921      	ldr	r1, [r4, #16]
 8014dee:	4650      	mov	r0, sl
 8014df0:	f7fe ff62 	bl	8013cb8 <_free_r>
 8014df4:	230c      	movs	r3, #12
 8014df6:	f8ca 3000 	str.w	r3, [sl]
 8014dfa:	89a3      	ldrh	r3, [r4, #12]
 8014dfc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014e00:	81a3      	strh	r3, [r4, #12]
 8014e02:	f04f 30ff 	mov.w	r0, #4294967295
 8014e06:	e7e9      	b.n	8014ddc <__ssputs_r+0x8a>

08014e08 <_svfiprintf_r>:
 8014e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e0c:	4698      	mov	r8, r3
 8014e0e:	898b      	ldrh	r3, [r1, #12]
 8014e10:	061b      	lsls	r3, r3, #24
 8014e12:	b09d      	sub	sp, #116	@ 0x74
 8014e14:	4607      	mov	r7, r0
 8014e16:	460d      	mov	r5, r1
 8014e18:	4614      	mov	r4, r2
 8014e1a:	d510      	bpl.n	8014e3e <_svfiprintf_r+0x36>
 8014e1c:	690b      	ldr	r3, [r1, #16]
 8014e1e:	b973      	cbnz	r3, 8014e3e <_svfiprintf_r+0x36>
 8014e20:	2140      	movs	r1, #64	@ 0x40
 8014e22:	f7fb ffbf 	bl	8010da4 <_malloc_r>
 8014e26:	6028      	str	r0, [r5, #0]
 8014e28:	6128      	str	r0, [r5, #16]
 8014e2a:	b930      	cbnz	r0, 8014e3a <_svfiprintf_r+0x32>
 8014e2c:	230c      	movs	r3, #12
 8014e2e:	603b      	str	r3, [r7, #0]
 8014e30:	f04f 30ff 	mov.w	r0, #4294967295
 8014e34:	b01d      	add	sp, #116	@ 0x74
 8014e36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e3a:	2340      	movs	r3, #64	@ 0x40
 8014e3c:	616b      	str	r3, [r5, #20]
 8014e3e:	2300      	movs	r3, #0
 8014e40:	9309      	str	r3, [sp, #36]	@ 0x24
 8014e42:	2320      	movs	r3, #32
 8014e44:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014e48:	f8cd 800c 	str.w	r8, [sp, #12]
 8014e4c:	2330      	movs	r3, #48	@ 0x30
 8014e4e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8014fec <_svfiprintf_r+0x1e4>
 8014e52:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014e56:	f04f 0901 	mov.w	r9, #1
 8014e5a:	4623      	mov	r3, r4
 8014e5c:	469a      	mov	sl, r3
 8014e5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014e62:	b10a      	cbz	r2, 8014e68 <_svfiprintf_r+0x60>
 8014e64:	2a25      	cmp	r2, #37	@ 0x25
 8014e66:	d1f9      	bne.n	8014e5c <_svfiprintf_r+0x54>
 8014e68:	ebba 0b04 	subs.w	fp, sl, r4
 8014e6c:	d00b      	beq.n	8014e86 <_svfiprintf_r+0x7e>
 8014e6e:	465b      	mov	r3, fp
 8014e70:	4622      	mov	r2, r4
 8014e72:	4629      	mov	r1, r5
 8014e74:	4638      	mov	r0, r7
 8014e76:	f7ff ff6c 	bl	8014d52 <__ssputs_r>
 8014e7a:	3001      	adds	r0, #1
 8014e7c:	f000 80a7 	beq.w	8014fce <_svfiprintf_r+0x1c6>
 8014e80:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014e82:	445a      	add	r2, fp
 8014e84:	9209      	str	r2, [sp, #36]	@ 0x24
 8014e86:	f89a 3000 	ldrb.w	r3, [sl]
 8014e8a:	2b00      	cmp	r3, #0
 8014e8c:	f000 809f 	beq.w	8014fce <_svfiprintf_r+0x1c6>
 8014e90:	2300      	movs	r3, #0
 8014e92:	f04f 32ff 	mov.w	r2, #4294967295
 8014e96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014e9a:	f10a 0a01 	add.w	sl, sl, #1
 8014e9e:	9304      	str	r3, [sp, #16]
 8014ea0:	9307      	str	r3, [sp, #28]
 8014ea2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014ea6:	931a      	str	r3, [sp, #104]	@ 0x68
 8014ea8:	4654      	mov	r4, sl
 8014eaa:	2205      	movs	r2, #5
 8014eac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014eb0:	484e      	ldr	r0, [pc, #312]	@ (8014fec <_svfiprintf_r+0x1e4>)
 8014eb2:	f7eb f995 	bl	80001e0 <memchr>
 8014eb6:	9a04      	ldr	r2, [sp, #16]
 8014eb8:	b9d8      	cbnz	r0, 8014ef2 <_svfiprintf_r+0xea>
 8014eba:	06d0      	lsls	r0, r2, #27
 8014ebc:	bf44      	itt	mi
 8014ebe:	2320      	movmi	r3, #32
 8014ec0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014ec4:	0711      	lsls	r1, r2, #28
 8014ec6:	bf44      	itt	mi
 8014ec8:	232b      	movmi	r3, #43	@ 0x2b
 8014eca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014ece:	f89a 3000 	ldrb.w	r3, [sl]
 8014ed2:	2b2a      	cmp	r3, #42	@ 0x2a
 8014ed4:	d015      	beq.n	8014f02 <_svfiprintf_r+0xfa>
 8014ed6:	9a07      	ldr	r2, [sp, #28]
 8014ed8:	4654      	mov	r4, sl
 8014eda:	2000      	movs	r0, #0
 8014edc:	f04f 0c0a 	mov.w	ip, #10
 8014ee0:	4621      	mov	r1, r4
 8014ee2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014ee6:	3b30      	subs	r3, #48	@ 0x30
 8014ee8:	2b09      	cmp	r3, #9
 8014eea:	d94b      	bls.n	8014f84 <_svfiprintf_r+0x17c>
 8014eec:	b1b0      	cbz	r0, 8014f1c <_svfiprintf_r+0x114>
 8014eee:	9207      	str	r2, [sp, #28]
 8014ef0:	e014      	b.n	8014f1c <_svfiprintf_r+0x114>
 8014ef2:	eba0 0308 	sub.w	r3, r0, r8
 8014ef6:	fa09 f303 	lsl.w	r3, r9, r3
 8014efa:	4313      	orrs	r3, r2
 8014efc:	9304      	str	r3, [sp, #16]
 8014efe:	46a2      	mov	sl, r4
 8014f00:	e7d2      	b.n	8014ea8 <_svfiprintf_r+0xa0>
 8014f02:	9b03      	ldr	r3, [sp, #12]
 8014f04:	1d19      	adds	r1, r3, #4
 8014f06:	681b      	ldr	r3, [r3, #0]
 8014f08:	9103      	str	r1, [sp, #12]
 8014f0a:	2b00      	cmp	r3, #0
 8014f0c:	bfbb      	ittet	lt
 8014f0e:	425b      	neglt	r3, r3
 8014f10:	f042 0202 	orrlt.w	r2, r2, #2
 8014f14:	9307      	strge	r3, [sp, #28]
 8014f16:	9307      	strlt	r3, [sp, #28]
 8014f18:	bfb8      	it	lt
 8014f1a:	9204      	strlt	r2, [sp, #16]
 8014f1c:	7823      	ldrb	r3, [r4, #0]
 8014f1e:	2b2e      	cmp	r3, #46	@ 0x2e
 8014f20:	d10a      	bne.n	8014f38 <_svfiprintf_r+0x130>
 8014f22:	7863      	ldrb	r3, [r4, #1]
 8014f24:	2b2a      	cmp	r3, #42	@ 0x2a
 8014f26:	d132      	bne.n	8014f8e <_svfiprintf_r+0x186>
 8014f28:	9b03      	ldr	r3, [sp, #12]
 8014f2a:	1d1a      	adds	r2, r3, #4
 8014f2c:	681b      	ldr	r3, [r3, #0]
 8014f2e:	9203      	str	r2, [sp, #12]
 8014f30:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014f34:	3402      	adds	r4, #2
 8014f36:	9305      	str	r3, [sp, #20]
 8014f38:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014ffc <_svfiprintf_r+0x1f4>
 8014f3c:	7821      	ldrb	r1, [r4, #0]
 8014f3e:	2203      	movs	r2, #3
 8014f40:	4650      	mov	r0, sl
 8014f42:	f7eb f94d 	bl	80001e0 <memchr>
 8014f46:	b138      	cbz	r0, 8014f58 <_svfiprintf_r+0x150>
 8014f48:	9b04      	ldr	r3, [sp, #16]
 8014f4a:	eba0 000a 	sub.w	r0, r0, sl
 8014f4e:	2240      	movs	r2, #64	@ 0x40
 8014f50:	4082      	lsls	r2, r0
 8014f52:	4313      	orrs	r3, r2
 8014f54:	3401      	adds	r4, #1
 8014f56:	9304      	str	r3, [sp, #16]
 8014f58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014f5c:	4824      	ldr	r0, [pc, #144]	@ (8014ff0 <_svfiprintf_r+0x1e8>)
 8014f5e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014f62:	2206      	movs	r2, #6
 8014f64:	f7eb f93c 	bl	80001e0 <memchr>
 8014f68:	2800      	cmp	r0, #0
 8014f6a:	d036      	beq.n	8014fda <_svfiprintf_r+0x1d2>
 8014f6c:	4b21      	ldr	r3, [pc, #132]	@ (8014ff4 <_svfiprintf_r+0x1ec>)
 8014f6e:	bb1b      	cbnz	r3, 8014fb8 <_svfiprintf_r+0x1b0>
 8014f70:	9b03      	ldr	r3, [sp, #12]
 8014f72:	3307      	adds	r3, #7
 8014f74:	f023 0307 	bic.w	r3, r3, #7
 8014f78:	3308      	adds	r3, #8
 8014f7a:	9303      	str	r3, [sp, #12]
 8014f7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014f7e:	4433      	add	r3, r6
 8014f80:	9309      	str	r3, [sp, #36]	@ 0x24
 8014f82:	e76a      	b.n	8014e5a <_svfiprintf_r+0x52>
 8014f84:	fb0c 3202 	mla	r2, ip, r2, r3
 8014f88:	460c      	mov	r4, r1
 8014f8a:	2001      	movs	r0, #1
 8014f8c:	e7a8      	b.n	8014ee0 <_svfiprintf_r+0xd8>
 8014f8e:	2300      	movs	r3, #0
 8014f90:	3401      	adds	r4, #1
 8014f92:	9305      	str	r3, [sp, #20]
 8014f94:	4619      	mov	r1, r3
 8014f96:	f04f 0c0a 	mov.w	ip, #10
 8014f9a:	4620      	mov	r0, r4
 8014f9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014fa0:	3a30      	subs	r2, #48	@ 0x30
 8014fa2:	2a09      	cmp	r2, #9
 8014fa4:	d903      	bls.n	8014fae <_svfiprintf_r+0x1a6>
 8014fa6:	2b00      	cmp	r3, #0
 8014fa8:	d0c6      	beq.n	8014f38 <_svfiprintf_r+0x130>
 8014faa:	9105      	str	r1, [sp, #20]
 8014fac:	e7c4      	b.n	8014f38 <_svfiprintf_r+0x130>
 8014fae:	fb0c 2101 	mla	r1, ip, r1, r2
 8014fb2:	4604      	mov	r4, r0
 8014fb4:	2301      	movs	r3, #1
 8014fb6:	e7f0      	b.n	8014f9a <_svfiprintf_r+0x192>
 8014fb8:	ab03      	add	r3, sp, #12
 8014fba:	9300      	str	r3, [sp, #0]
 8014fbc:	462a      	mov	r2, r5
 8014fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8014ff8 <_svfiprintf_r+0x1f0>)
 8014fc0:	a904      	add	r1, sp, #16
 8014fc2:	4638      	mov	r0, r7
 8014fc4:	f7fc feb4 	bl	8011d30 <_printf_float>
 8014fc8:	1c42      	adds	r2, r0, #1
 8014fca:	4606      	mov	r6, r0
 8014fcc:	d1d6      	bne.n	8014f7c <_svfiprintf_r+0x174>
 8014fce:	89ab      	ldrh	r3, [r5, #12]
 8014fd0:	065b      	lsls	r3, r3, #25
 8014fd2:	f53f af2d 	bmi.w	8014e30 <_svfiprintf_r+0x28>
 8014fd6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014fd8:	e72c      	b.n	8014e34 <_svfiprintf_r+0x2c>
 8014fda:	ab03      	add	r3, sp, #12
 8014fdc:	9300      	str	r3, [sp, #0]
 8014fde:	462a      	mov	r2, r5
 8014fe0:	4b05      	ldr	r3, [pc, #20]	@ (8014ff8 <_svfiprintf_r+0x1f0>)
 8014fe2:	a904      	add	r1, sp, #16
 8014fe4:	4638      	mov	r0, r7
 8014fe6:	f7fd f93b 	bl	8012260 <_printf_i>
 8014fea:	e7ed      	b.n	8014fc8 <_svfiprintf_r+0x1c0>
 8014fec:	08016253 	.word	0x08016253
 8014ff0:	0801625d 	.word	0x0801625d
 8014ff4:	08011d31 	.word	0x08011d31
 8014ff8:	08014d53 	.word	0x08014d53
 8014ffc:	08016259 	.word	0x08016259

08015000 <__sfputc_r>:
 8015000:	6893      	ldr	r3, [r2, #8]
 8015002:	3b01      	subs	r3, #1
 8015004:	2b00      	cmp	r3, #0
 8015006:	b410      	push	{r4}
 8015008:	6093      	str	r3, [r2, #8]
 801500a:	da08      	bge.n	801501e <__sfputc_r+0x1e>
 801500c:	6994      	ldr	r4, [r2, #24]
 801500e:	42a3      	cmp	r3, r4
 8015010:	db01      	blt.n	8015016 <__sfputc_r+0x16>
 8015012:	290a      	cmp	r1, #10
 8015014:	d103      	bne.n	801501e <__sfputc_r+0x1e>
 8015016:	f85d 4b04 	ldr.w	r4, [sp], #4
 801501a:	f7fd bdaa 	b.w	8012b72 <__swbuf_r>
 801501e:	6813      	ldr	r3, [r2, #0]
 8015020:	1c58      	adds	r0, r3, #1
 8015022:	6010      	str	r0, [r2, #0]
 8015024:	7019      	strb	r1, [r3, #0]
 8015026:	4608      	mov	r0, r1
 8015028:	f85d 4b04 	ldr.w	r4, [sp], #4
 801502c:	4770      	bx	lr

0801502e <__sfputs_r>:
 801502e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015030:	4606      	mov	r6, r0
 8015032:	460f      	mov	r7, r1
 8015034:	4614      	mov	r4, r2
 8015036:	18d5      	adds	r5, r2, r3
 8015038:	42ac      	cmp	r4, r5
 801503a:	d101      	bne.n	8015040 <__sfputs_r+0x12>
 801503c:	2000      	movs	r0, #0
 801503e:	e007      	b.n	8015050 <__sfputs_r+0x22>
 8015040:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015044:	463a      	mov	r2, r7
 8015046:	4630      	mov	r0, r6
 8015048:	f7ff ffda 	bl	8015000 <__sfputc_r>
 801504c:	1c43      	adds	r3, r0, #1
 801504e:	d1f3      	bne.n	8015038 <__sfputs_r+0xa>
 8015050:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015054 <_vfiprintf_r>:
 8015054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015058:	460d      	mov	r5, r1
 801505a:	b09d      	sub	sp, #116	@ 0x74
 801505c:	4614      	mov	r4, r2
 801505e:	4698      	mov	r8, r3
 8015060:	4606      	mov	r6, r0
 8015062:	b118      	cbz	r0, 801506c <_vfiprintf_r+0x18>
 8015064:	6a03      	ldr	r3, [r0, #32]
 8015066:	b90b      	cbnz	r3, 801506c <_vfiprintf_r+0x18>
 8015068:	f7fd fcb2 	bl	80129d0 <__sinit>
 801506c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801506e:	07d9      	lsls	r1, r3, #31
 8015070:	d405      	bmi.n	801507e <_vfiprintf_r+0x2a>
 8015072:	89ab      	ldrh	r3, [r5, #12]
 8015074:	059a      	lsls	r2, r3, #22
 8015076:	d402      	bmi.n	801507e <_vfiprintf_r+0x2a>
 8015078:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801507a:	f7fd ff88 	bl	8012f8e <__retarget_lock_acquire_recursive>
 801507e:	89ab      	ldrh	r3, [r5, #12]
 8015080:	071b      	lsls	r3, r3, #28
 8015082:	d501      	bpl.n	8015088 <_vfiprintf_r+0x34>
 8015084:	692b      	ldr	r3, [r5, #16]
 8015086:	b99b      	cbnz	r3, 80150b0 <_vfiprintf_r+0x5c>
 8015088:	4629      	mov	r1, r5
 801508a:	4630      	mov	r0, r6
 801508c:	f7fd fdb0 	bl	8012bf0 <__swsetup_r>
 8015090:	b170      	cbz	r0, 80150b0 <_vfiprintf_r+0x5c>
 8015092:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015094:	07dc      	lsls	r4, r3, #31
 8015096:	d504      	bpl.n	80150a2 <_vfiprintf_r+0x4e>
 8015098:	f04f 30ff 	mov.w	r0, #4294967295
 801509c:	b01d      	add	sp, #116	@ 0x74
 801509e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80150a2:	89ab      	ldrh	r3, [r5, #12]
 80150a4:	0598      	lsls	r0, r3, #22
 80150a6:	d4f7      	bmi.n	8015098 <_vfiprintf_r+0x44>
 80150a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80150aa:	f7fd ff71 	bl	8012f90 <__retarget_lock_release_recursive>
 80150ae:	e7f3      	b.n	8015098 <_vfiprintf_r+0x44>
 80150b0:	2300      	movs	r3, #0
 80150b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80150b4:	2320      	movs	r3, #32
 80150b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80150ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80150be:	2330      	movs	r3, #48	@ 0x30
 80150c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015270 <_vfiprintf_r+0x21c>
 80150c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80150c8:	f04f 0901 	mov.w	r9, #1
 80150cc:	4623      	mov	r3, r4
 80150ce:	469a      	mov	sl, r3
 80150d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80150d4:	b10a      	cbz	r2, 80150da <_vfiprintf_r+0x86>
 80150d6:	2a25      	cmp	r2, #37	@ 0x25
 80150d8:	d1f9      	bne.n	80150ce <_vfiprintf_r+0x7a>
 80150da:	ebba 0b04 	subs.w	fp, sl, r4
 80150de:	d00b      	beq.n	80150f8 <_vfiprintf_r+0xa4>
 80150e0:	465b      	mov	r3, fp
 80150e2:	4622      	mov	r2, r4
 80150e4:	4629      	mov	r1, r5
 80150e6:	4630      	mov	r0, r6
 80150e8:	f7ff ffa1 	bl	801502e <__sfputs_r>
 80150ec:	3001      	adds	r0, #1
 80150ee:	f000 80a7 	beq.w	8015240 <_vfiprintf_r+0x1ec>
 80150f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80150f4:	445a      	add	r2, fp
 80150f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80150f8:	f89a 3000 	ldrb.w	r3, [sl]
 80150fc:	2b00      	cmp	r3, #0
 80150fe:	f000 809f 	beq.w	8015240 <_vfiprintf_r+0x1ec>
 8015102:	2300      	movs	r3, #0
 8015104:	f04f 32ff 	mov.w	r2, #4294967295
 8015108:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801510c:	f10a 0a01 	add.w	sl, sl, #1
 8015110:	9304      	str	r3, [sp, #16]
 8015112:	9307      	str	r3, [sp, #28]
 8015114:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015118:	931a      	str	r3, [sp, #104]	@ 0x68
 801511a:	4654      	mov	r4, sl
 801511c:	2205      	movs	r2, #5
 801511e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015122:	4853      	ldr	r0, [pc, #332]	@ (8015270 <_vfiprintf_r+0x21c>)
 8015124:	f7eb f85c 	bl	80001e0 <memchr>
 8015128:	9a04      	ldr	r2, [sp, #16]
 801512a:	b9d8      	cbnz	r0, 8015164 <_vfiprintf_r+0x110>
 801512c:	06d1      	lsls	r1, r2, #27
 801512e:	bf44      	itt	mi
 8015130:	2320      	movmi	r3, #32
 8015132:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015136:	0713      	lsls	r3, r2, #28
 8015138:	bf44      	itt	mi
 801513a:	232b      	movmi	r3, #43	@ 0x2b
 801513c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015140:	f89a 3000 	ldrb.w	r3, [sl]
 8015144:	2b2a      	cmp	r3, #42	@ 0x2a
 8015146:	d015      	beq.n	8015174 <_vfiprintf_r+0x120>
 8015148:	9a07      	ldr	r2, [sp, #28]
 801514a:	4654      	mov	r4, sl
 801514c:	2000      	movs	r0, #0
 801514e:	f04f 0c0a 	mov.w	ip, #10
 8015152:	4621      	mov	r1, r4
 8015154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015158:	3b30      	subs	r3, #48	@ 0x30
 801515a:	2b09      	cmp	r3, #9
 801515c:	d94b      	bls.n	80151f6 <_vfiprintf_r+0x1a2>
 801515e:	b1b0      	cbz	r0, 801518e <_vfiprintf_r+0x13a>
 8015160:	9207      	str	r2, [sp, #28]
 8015162:	e014      	b.n	801518e <_vfiprintf_r+0x13a>
 8015164:	eba0 0308 	sub.w	r3, r0, r8
 8015168:	fa09 f303 	lsl.w	r3, r9, r3
 801516c:	4313      	orrs	r3, r2
 801516e:	9304      	str	r3, [sp, #16]
 8015170:	46a2      	mov	sl, r4
 8015172:	e7d2      	b.n	801511a <_vfiprintf_r+0xc6>
 8015174:	9b03      	ldr	r3, [sp, #12]
 8015176:	1d19      	adds	r1, r3, #4
 8015178:	681b      	ldr	r3, [r3, #0]
 801517a:	9103      	str	r1, [sp, #12]
 801517c:	2b00      	cmp	r3, #0
 801517e:	bfbb      	ittet	lt
 8015180:	425b      	neglt	r3, r3
 8015182:	f042 0202 	orrlt.w	r2, r2, #2
 8015186:	9307      	strge	r3, [sp, #28]
 8015188:	9307      	strlt	r3, [sp, #28]
 801518a:	bfb8      	it	lt
 801518c:	9204      	strlt	r2, [sp, #16]
 801518e:	7823      	ldrb	r3, [r4, #0]
 8015190:	2b2e      	cmp	r3, #46	@ 0x2e
 8015192:	d10a      	bne.n	80151aa <_vfiprintf_r+0x156>
 8015194:	7863      	ldrb	r3, [r4, #1]
 8015196:	2b2a      	cmp	r3, #42	@ 0x2a
 8015198:	d132      	bne.n	8015200 <_vfiprintf_r+0x1ac>
 801519a:	9b03      	ldr	r3, [sp, #12]
 801519c:	1d1a      	adds	r2, r3, #4
 801519e:	681b      	ldr	r3, [r3, #0]
 80151a0:	9203      	str	r2, [sp, #12]
 80151a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80151a6:	3402      	adds	r4, #2
 80151a8:	9305      	str	r3, [sp, #20]
 80151aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015280 <_vfiprintf_r+0x22c>
 80151ae:	7821      	ldrb	r1, [r4, #0]
 80151b0:	2203      	movs	r2, #3
 80151b2:	4650      	mov	r0, sl
 80151b4:	f7eb f814 	bl	80001e0 <memchr>
 80151b8:	b138      	cbz	r0, 80151ca <_vfiprintf_r+0x176>
 80151ba:	9b04      	ldr	r3, [sp, #16]
 80151bc:	eba0 000a 	sub.w	r0, r0, sl
 80151c0:	2240      	movs	r2, #64	@ 0x40
 80151c2:	4082      	lsls	r2, r0
 80151c4:	4313      	orrs	r3, r2
 80151c6:	3401      	adds	r4, #1
 80151c8:	9304      	str	r3, [sp, #16]
 80151ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80151ce:	4829      	ldr	r0, [pc, #164]	@ (8015274 <_vfiprintf_r+0x220>)
 80151d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80151d4:	2206      	movs	r2, #6
 80151d6:	f7eb f803 	bl	80001e0 <memchr>
 80151da:	2800      	cmp	r0, #0
 80151dc:	d03f      	beq.n	801525e <_vfiprintf_r+0x20a>
 80151de:	4b26      	ldr	r3, [pc, #152]	@ (8015278 <_vfiprintf_r+0x224>)
 80151e0:	bb1b      	cbnz	r3, 801522a <_vfiprintf_r+0x1d6>
 80151e2:	9b03      	ldr	r3, [sp, #12]
 80151e4:	3307      	adds	r3, #7
 80151e6:	f023 0307 	bic.w	r3, r3, #7
 80151ea:	3308      	adds	r3, #8
 80151ec:	9303      	str	r3, [sp, #12]
 80151ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80151f0:	443b      	add	r3, r7
 80151f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80151f4:	e76a      	b.n	80150cc <_vfiprintf_r+0x78>
 80151f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80151fa:	460c      	mov	r4, r1
 80151fc:	2001      	movs	r0, #1
 80151fe:	e7a8      	b.n	8015152 <_vfiprintf_r+0xfe>
 8015200:	2300      	movs	r3, #0
 8015202:	3401      	adds	r4, #1
 8015204:	9305      	str	r3, [sp, #20]
 8015206:	4619      	mov	r1, r3
 8015208:	f04f 0c0a 	mov.w	ip, #10
 801520c:	4620      	mov	r0, r4
 801520e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015212:	3a30      	subs	r2, #48	@ 0x30
 8015214:	2a09      	cmp	r2, #9
 8015216:	d903      	bls.n	8015220 <_vfiprintf_r+0x1cc>
 8015218:	2b00      	cmp	r3, #0
 801521a:	d0c6      	beq.n	80151aa <_vfiprintf_r+0x156>
 801521c:	9105      	str	r1, [sp, #20]
 801521e:	e7c4      	b.n	80151aa <_vfiprintf_r+0x156>
 8015220:	fb0c 2101 	mla	r1, ip, r1, r2
 8015224:	4604      	mov	r4, r0
 8015226:	2301      	movs	r3, #1
 8015228:	e7f0      	b.n	801520c <_vfiprintf_r+0x1b8>
 801522a:	ab03      	add	r3, sp, #12
 801522c:	9300      	str	r3, [sp, #0]
 801522e:	462a      	mov	r2, r5
 8015230:	4b12      	ldr	r3, [pc, #72]	@ (801527c <_vfiprintf_r+0x228>)
 8015232:	a904      	add	r1, sp, #16
 8015234:	4630      	mov	r0, r6
 8015236:	f7fc fd7b 	bl	8011d30 <_printf_float>
 801523a:	4607      	mov	r7, r0
 801523c:	1c78      	adds	r0, r7, #1
 801523e:	d1d6      	bne.n	80151ee <_vfiprintf_r+0x19a>
 8015240:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015242:	07d9      	lsls	r1, r3, #31
 8015244:	d405      	bmi.n	8015252 <_vfiprintf_r+0x1fe>
 8015246:	89ab      	ldrh	r3, [r5, #12]
 8015248:	059a      	lsls	r2, r3, #22
 801524a:	d402      	bmi.n	8015252 <_vfiprintf_r+0x1fe>
 801524c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801524e:	f7fd fe9f 	bl	8012f90 <__retarget_lock_release_recursive>
 8015252:	89ab      	ldrh	r3, [r5, #12]
 8015254:	065b      	lsls	r3, r3, #25
 8015256:	f53f af1f 	bmi.w	8015098 <_vfiprintf_r+0x44>
 801525a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801525c:	e71e      	b.n	801509c <_vfiprintf_r+0x48>
 801525e:	ab03      	add	r3, sp, #12
 8015260:	9300      	str	r3, [sp, #0]
 8015262:	462a      	mov	r2, r5
 8015264:	4b05      	ldr	r3, [pc, #20]	@ (801527c <_vfiprintf_r+0x228>)
 8015266:	a904      	add	r1, sp, #16
 8015268:	4630      	mov	r0, r6
 801526a:	f7fc fff9 	bl	8012260 <_printf_i>
 801526e:	e7e4      	b.n	801523a <_vfiprintf_r+0x1e6>
 8015270:	08016253 	.word	0x08016253
 8015274:	0801625d 	.word	0x0801625d
 8015278:	08011d31 	.word	0x08011d31
 801527c:	0801502f 	.word	0x0801502f
 8015280:	08016259 	.word	0x08016259

08015284 <__sflush_r>:
 8015284:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801528c:	0716      	lsls	r6, r2, #28
 801528e:	4605      	mov	r5, r0
 8015290:	460c      	mov	r4, r1
 8015292:	d454      	bmi.n	801533e <__sflush_r+0xba>
 8015294:	684b      	ldr	r3, [r1, #4]
 8015296:	2b00      	cmp	r3, #0
 8015298:	dc02      	bgt.n	80152a0 <__sflush_r+0x1c>
 801529a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801529c:	2b00      	cmp	r3, #0
 801529e:	dd48      	ble.n	8015332 <__sflush_r+0xae>
 80152a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80152a2:	2e00      	cmp	r6, #0
 80152a4:	d045      	beq.n	8015332 <__sflush_r+0xae>
 80152a6:	2300      	movs	r3, #0
 80152a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80152ac:	682f      	ldr	r7, [r5, #0]
 80152ae:	6a21      	ldr	r1, [r4, #32]
 80152b0:	602b      	str	r3, [r5, #0]
 80152b2:	d030      	beq.n	8015316 <__sflush_r+0x92>
 80152b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80152b6:	89a3      	ldrh	r3, [r4, #12]
 80152b8:	0759      	lsls	r1, r3, #29
 80152ba:	d505      	bpl.n	80152c8 <__sflush_r+0x44>
 80152bc:	6863      	ldr	r3, [r4, #4]
 80152be:	1ad2      	subs	r2, r2, r3
 80152c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80152c2:	b10b      	cbz	r3, 80152c8 <__sflush_r+0x44>
 80152c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80152c6:	1ad2      	subs	r2, r2, r3
 80152c8:	2300      	movs	r3, #0
 80152ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80152cc:	6a21      	ldr	r1, [r4, #32]
 80152ce:	4628      	mov	r0, r5
 80152d0:	47b0      	blx	r6
 80152d2:	1c43      	adds	r3, r0, #1
 80152d4:	89a3      	ldrh	r3, [r4, #12]
 80152d6:	d106      	bne.n	80152e6 <__sflush_r+0x62>
 80152d8:	6829      	ldr	r1, [r5, #0]
 80152da:	291d      	cmp	r1, #29
 80152dc:	d82b      	bhi.n	8015336 <__sflush_r+0xb2>
 80152de:	4a2a      	ldr	r2, [pc, #168]	@ (8015388 <__sflush_r+0x104>)
 80152e0:	40ca      	lsrs	r2, r1
 80152e2:	07d6      	lsls	r6, r2, #31
 80152e4:	d527      	bpl.n	8015336 <__sflush_r+0xb2>
 80152e6:	2200      	movs	r2, #0
 80152e8:	6062      	str	r2, [r4, #4]
 80152ea:	04d9      	lsls	r1, r3, #19
 80152ec:	6922      	ldr	r2, [r4, #16]
 80152ee:	6022      	str	r2, [r4, #0]
 80152f0:	d504      	bpl.n	80152fc <__sflush_r+0x78>
 80152f2:	1c42      	adds	r2, r0, #1
 80152f4:	d101      	bne.n	80152fa <__sflush_r+0x76>
 80152f6:	682b      	ldr	r3, [r5, #0]
 80152f8:	b903      	cbnz	r3, 80152fc <__sflush_r+0x78>
 80152fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80152fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80152fe:	602f      	str	r7, [r5, #0]
 8015300:	b1b9      	cbz	r1, 8015332 <__sflush_r+0xae>
 8015302:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015306:	4299      	cmp	r1, r3
 8015308:	d002      	beq.n	8015310 <__sflush_r+0x8c>
 801530a:	4628      	mov	r0, r5
 801530c:	f7fe fcd4 	bl	8013cb8 <_free_r>
 8015310:	2300      	movs	r3, #0
 8015312:	6363      	str	r3, [r4, #52]	@ 0x34
 8015314:	e00d      	b.n	8015332 <__sflush_r+0xae>
 8015316:	2301      	movs	r3, #1
 8015318:	4628      	mov	r0, r5
 801531a:	47b0      	blx	r6
 801531c:	4602      	mov	r2, r0
 801531e:	1c50      	adds	r0, r2, #1
 8015320:	d1c9      	bne.n	80152b6 <__sflush_r+0x32>
 8015322:	682b      	ldr	r3, [r5, #0]
 8015324:	2b00      	cmp	r3, #0
 8015326:	d0c6      	beq.n	80152b6 <__sflush_r+0x32>
 8015328:	2b1d      	cmp	r3, #29
 801532a:	d001      	beq.n	8015330 <__sflush_r+0xac>
 801532c:	2b16      	cmp	r3, #22
 801532e:	d11e      	bne.n	801536e <__sflush_r+0xea>
 8015330:	602f      	str	r7, [r5, #0]
 8015332:	2000      	movs	r0, #0
 8015334:	e022      	b.n	801537c <__sflush_r+0xf8>
 8015336:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801533a:	b21b      	sxth	r3, r3
 801533c:	e01b      	b.n	8015376 <__sflush_r+0xf2>
 801533e:	690f      	ldr	r7, [r1, #16]
 8015340:	2f00      	cmp	r7, #0
 8015342:	d0f6      	beq.n	8015332 <__sflush_r+0xae>
 8015344:	0793      	lsls	r3, r2, #30
 8015346:	680e      	ldr	r6, [r1, #0]
 8015348:	bf08      	it	eq
 801534a:	694b      	ldreq	r3, [r1, #20]
 801534c:	600f      	str	r7, [r1, #0]
 801534e:	bf18      	it	ne
 8015350:	2300      	movne	r3, #0
 8015352:	eba6 0807 	sub.w	r8, r6, r7
 8015356:	608b      	str	r3, [r1, #8]
 8015358:	f1b8 0f00 	cmp.w	r8, #0
 801535c:	dde9      	ble.n	8015332 <__sflush_r+0xae>
 801535e:	6a21      	ldr	r1, [r4, #32]
 8015360:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8015362:	4643      	mov	r3, r8
 8015364:	463a      	mov	r2, r7
 8015366:	4628      	mov	r0, r5
 8015368:	47b0      	blx	r6
 801536a:	2800      	cmp	r0, #0
 801536c:	dc08      	bgt.n	8015380 <__sflush_r+0xfc>
 801536e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015372:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015376:	81a3      	strh	r3, [r4, #12]
 8015378:	f04f 30ff 	mov.w	r0, #4294967295
 801537c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015380:	4407      	add	r7, r0
 8015382:	eba8 0800 	sub.w	r8, r8, r0
 8015386:	e7e7      	b.n	8015358 <__sflush_r+0xd4>
 8015388:	20400001 	.word	0x20400001

0801538c <_fflush_r>:
 801538c:	b538      	push	{r3, r4, r5, lr}
 801538e:	690b      	ldr	r3, [r1, #16]
 8015390:	4605      	mov	r5, r0
 8015392:	460c      	mov	r4, r1
 8015394:	b913      	cbnz	r3, 801539c <_fflush_r+0x10>
 8015396:	2500      	movs	r5, #0
 8015398:	4628      	mov	r0, r5
 801539a:	bd38      	pop	{r3, r4, r5, pc}
 801539c:	b118      	cbz	r0, 80153a6 <_fflush_r+0x1a>
 801539e:	6a03      	ldr	r3, [r0, #32]
 80153a0:	b90b      	cbnz	r3, 80153a6 <_fflush_r+0x1a>
 80153a2:	f7fd fb15 	bl	80129d0 <__sinit>
 80153a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80153aa:	2b00      	cmp	r3, #0
 80153ac:	d0f3      	beq.n	8015396 <_fflush_r+0xa>
 80153ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80153b0:	07d0      	lsls	r0, r2, #31
 80153b2:	d404      	bmi.n	80153be <_fflush_r+0x32>
 80153b4:	0599      	lsls	r1, r3, #22
 80153b6:	d402      	bmi.n	80153be <_fflush_r+0x32>
 80153b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80153ba:	f7fd fde8 	bl	8012f8e <__retarget_lock_acquire_recursive>
 80153be:	4628      	mov	r0, r5
 80153c0:	4621      	mov	r1, r4
 80153c2:	f7ff ff5f 	bl	8015284 <__sflush_r>
 80153c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80153c8:	07da      	lsls	r2, r3, #31
 80153ca:	4605      	mov	r5, r0
 80153cc:	d4e4      	bmi.n	8015398 <_fflush_r+0xc>
 80153ce:	89a3      	ldrh	r3, [r4, #12]
 80153d0:	059b      	lsls	r3, r3, #22
 80153d2:	d4e1      	bmi.n	8015398 <_fflush_r+0xc>
 80153d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80153d6:	f7fd fddb 	bl	8012f90 <__retarget_lock_release_recursive>
 80153da:	e7dd      	b.n	8015398 <_fflush_r+0xc>

080153dc <fiprintf>:
 80153dc:	b40e      	push	{r1, r2, r3}
 80153de:	b503      	push	{r0, r1, lr}
 80153e0:	4601      	mov	r1, r0
 80153e2:	ab03      	add	r3, sp, #12
 80153e4:	4805      	ldr	r0, [pc, #20]	@ (80153fc <fiprintf+0x20>)
 80153e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80153ea:	6800      	ldr	r0, [r0, #0]
 80153ec:	9301      	str	r3, [sp, #4]
 80153ee:	f7ff fe31 	bl	8015054 <_vfiprintf_r>
 80153f2:	b002      	add	sp, #8
 80153f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80153f8:	b003      	add	sp, #12
 80153fa:	4770      	bx	lr
 80153fc:	200001a4 	.word	0x200001a4

08015400 <__swhatbuf_r>:
 8015400:	b570      	push	{r4, r5, r6, lr}
 8015402:	460c      	mov	r4, r1
 8015404:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015408:	2900      	cmp	r1, #0
 801540a:	b096      	sub	sp, #88	@ 0x58
 801540c:	4615      	mov	r5, r2
 801540e:	461e      	mov	r6, r3
 8015410:	da0d      	bge.n	801542e <__swhatbuf_r+0x2e>
 8015412:	89a3      	ldrh	r3, [r4, #12]
 8015414:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015418:	f04f 0100 	mov.w	r1, #0
 801541c:	bf14      	ite	ne
 801541e:	2340      	movne	r3, #64	@ 0x40
 8015420:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015424:	2000      	movs	r0, #0
 8015426:	6031      	str	r1, [r6, #0]
 8015428:	602b      	str	r3, [r5, #0]
 801542a:	b016      	add	sp, #88	@ 0x58
 801542c:	bd70      	pop	{r4, r5, r6, pc}
 801542e:	466a      	mov	r2, sp
 8015430:	f000 f862 	bl	80154f8 <_fstat_r>
 8015434:	2800      	cmp	r0, #0
 8015436:	dbec      	blt.n	8015412 <__swhatbuf_r+0x12>
 8015438:	9901      	ldr	r1, [sp, #4]
 801543a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801543e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8015442:	4259      	negs	r1, r3
 8015444:	4159      	adcs	r1, r3
 8015446:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801544a:	e7eb      	b.n	8015424 <__swhatbuf_r+0x24>

0801544c <__smakebuf_r>:
 801544c:	898b      	ldrh	r3, [r1, #12]
 801544e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015450:	079d      	lsls	r5, r3, #30
 8015452:	4606      	mov	r6, r0
 8015454:	460c      	mov	r4, r1
 8015456:	d507      	bpl.n	8015468 <__smakebuf_r+0x1c>
 8015458:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801545c:	6023      	str	r3, [r4, #0]
 801545e:	6123      	str	r3, [r4, #16]
 8015460:	2301      	movs	r3, #1
 8015462:	6163      	str	r3, [r4, #20]
 8015464:	b003      	add	sp, #12
 8015466:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015468:	ab01      	add	r3, sp, #4
 801546a:	466a      	mov	r2, sp
 801546c:	f7ff ffc8 	bl	8015400 <__swhatbuf_r>
 8015470:	9f00      	ldr	r7, [sp, #0]
 8015472:	4605      	mov	r5, r0
 8015474:	4639      	mov	r1, r7
 8015476:	4630      	mov	r0, r6
 8015478:	f7fb fc94 	bl	8010da4 <_malloc_r>
 801547c:	b948      	cbnz	r0, 8015492 <__smakebuf_r+0x46>
 801547e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015482:	059a      	lsls	r2, r3, #22
 8015484:	d4ee      	bmi.n	8015464 <__smakebuf_r+0x18>
 8015486:	f023 0303 	bic.w	r3, r3, #3
 801548a:	f043 0302 	orr.w	r3, r3, #2
 801548e:	81a3      	strh	r3, [r4, #12]
 8015490:	e7e2      	b.n	8015458 <__smakebuf_r+0xc>
 8015492:	89a3      	ldrh	r3, [r4, #12]
 8015494:	6020      	str	r0, [r4, #0]
 8015496:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801549a:	81a3      	strh	r3, [r4, #12]
 801549c:	9b01      	ldr	r3, [sp, #4]
 801549e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80154a2:	b15b      	cbz	r3, 80154bc <__smakebuf_r+0x70>
 80154a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80154a8:	4630      	mov	r0, r6
 80154aa:	f000 f837 	bl	801551c <_isatty_r>
 80154ae:	b128      	cbz	r0, 80154bc <__smakebuf_r+0x70>
 80154b0:	89a3      	ldrh	r3, [r4, #12]
 80154b2:	f023 0303 	bic.w	r3, r3, #3
 80154b6:	f043 0301 	orr.w	r3, r3, #1
 80154ba:	81a3      	strh	r3, [r4, #12]
 80154bc:	89a3      	ldrh	r3, [r4, #12]
 80154be:	431d      	orrs	r5, r3
 80154c0:	81a5      	strh	r5, [r4, #12]
 80154c2:	e7cf      	b.n	8015464 <__smakebuf_r+0x18>

080154c4 <memmove>:
 80154c4:	4288      	cmp	r0, r1
 80154c6:	b510      	push	{r4, lr}
 80154c8:	eb01 0402 	add.w	r4, r1, r2
 80154cc:	d902      	bls.n	80154d4 <memmove+0x10>
 80154ce:	4284      	cmp	r4, r0
 80154d0:	4623      	mov	r3, r4
 80154d2:	d807      	bhi.n	80154e4 <memmove+0x20>
 80154d4:	1e43      	subs	r3, r0, #1
 80154d6:	42a1      	cmp	r1, r4
 80154d8:	d008      	beq.n	80154ec <memmove+0x28>
 80154da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80154de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80154e2:	e7f8      	b.n	80154d6 <memmove+0x12>
 80154e4:	4402      	add	r2, r0
 80154e6:	4601      	mov	r1, r0
 80154e8:	428a      	cmp	r2, r1
 80154ea:	d100      	bne.n	80154ee <memmove+0x2a>
 80154ec:	bd10      	pop	{r4, pc}
 80154ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80154f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80154f6:	e7f7      	b.n	80154e8 <memmove+0x24>

080154f8 <_fstat_r>:
 80154f8:	b538      	push	{r3, r4, r5, lr}
 80154fa:	4d07      	ldr	r5, [pc, #28]	@ (8015518 <_fstat_r+0x20>)
 80154fc:	2300      	movs	r3, #0
 80154fe:	4604      	mov	r4, r0
 8015500:	4608      	mov	r0, r1
 8015502:	4611      	mov	r1, r2
 8015504:	602b      	str	r3, [r5, #0]
 8015506:	f7ee f917 	bl	8003738 <_fstat>
 801550a:	1c43      	adds	r3, r0, #1
 801550c:	d102      	bne.n	8015514 <_fstat_r+0x1c>
 801550e:	682b      	ldr	r3, [r5, #0]
 8015510:	b103      	cbz	r3, 8015514 <_fstat_r+0x1c>
 8015512:	6023      	str	r3, [r4, #0]
 8015514:	bd38      	pop	{r3, r4, r5, pc}
 8015516:	bf00      	nop
 8015518:	20010628 	.word	0x20010628

0801551c <_isatty_r>:
 801551c:	b538      	push	{r3, r4, r5, lr}
 801551e:	4d06      	ldr	r5, [pc, #24]	@ (8015538 <_isatty_r+0x1c>)
 8015520:	2300      	movs	r3, #0
 8015522:	4604      	mov	r4, r0
 8015524:	4608      	mov	r0, r1
 8015526:	602b      	str	r3, [r5, #0]
 8015528:	f7ee f916 	bl	8003758 <_isatty>
 801552c:	1c43      	adds	r3, r0, #1
 801552e:	d102      	bne.n	8015536 <_isatty_r+0x1a>
 8015530:	682b      	ldr	r3, [r5, #0]
 8015532:	b103      	cbz	r3, 8015536 <_isatty_r+0x1a>
 8015534:	6023      	str	r3, [r4, #0]
 8015536:	bd38      	pop	{r3, r4, r5, pc}
 8015538:	20010628 	.word	0x20010628

0801553c <abort>:
 801553c:	b508      	push	{r3, lr}
 801553e:	2006      	movs	r0, #6
 8015540:	f000 f86e 	bl	8015620 <raise>
 8015544:	2001      	movs	r0, #1
 8015546:	f7ee f8a7 	bl	8003698 <_exit>

0801554a <_calloc_r>:
 801554a:	b570      	push	{r4, r5, r6, lr}
 801554c:	fba1 5402 	umull	r5, r4, r1, r2
 8015550:	b934      	cbnz	r4, 8015560 <_calloc_r+0x16>
 8015552:	4629      	mov	r1, r5
 8015554:	f7fb fc26 	bl	8010da4 <_malloc_r>
 8015558:	4606      	mov	r6, r0
 801555a:	b928      	cbnz	r0, 8015568 <_calloc_r+0x1e>
 801555c:	4630      	mov	r0, r6
 801555e:	bd70      	pop	{r4, r5, r6, pc}
 8015560:	220c      	movs	r2, #12
 8015562:	6002      	str	r2, [r0, #0]
 8015564:	2600      	movs	r6, #0
 8015566:	e7f9      	b.n	801555c <_calloc_r+0x12>
 8015568:	462a      	mov	r2, r5
 801556a:	4621      	mov	r1, r4
 801556c:	f7fd fb96 	bl	8012c9c <memset>
 8015570:	e7f4      	b.n	801555c <_calloc_r+0x12>

08015572 <_realloc_r>:
 8015572:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015576:	4607      	mov	r7, r0
 8015578:	4614      	mov	r4, r2
 801557a:	460d      	mov	r5, r1
 801557c:	b921      	cbnz	r1, 8015588 <_realloc_r+0x16>
 801557e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015582:	4611      	mov	r1, r2
 8015584:	f7fb bc0e 	b.w	8010da4 <_malloc_r>
 8015588:	b92a      	cbnz	r2, 8015596 <_realloc_r+0x24>
 801558a:	f7fe fb95 	bl	8013cb8 <_free_r>
 801558e:	4625      	mov	r5, r4
 8015590:	4628      	mov	r0, r5
 8015592:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015596:	f000 f85f 	bl	8015658 <_malloc_usable_size_r>
 801559a:	4284      	cmp	r4, r0
 801559c:	4606      	mov	r6, r0
 801559e:	d802      	bhi.n	80155a6 <_realloc_r+0x34>
 80155a0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80155a4:	d8f4      	bhi.n	8015590 <_realloc_r+0x1e>
 80155a6:	4621      	mov	r1, r4
 80155a8:	4638      	mov	r0, r7
 80155aa:	f7fb fbfb 	bl	8010da4 <_malloc_r>
 80155ae:	4680      	mov	r8, r0
 80155b0:	b908      	cbnz	r0, 80155b6 <_realloc_r+0x44>
 80155b2:	4645      	mov	r5, r8
 80155b4:	e7ec      	b.n	8015590 <_realloc_r+0x1e>
 80155b6:	42b4      	cmp	r4, r6
 80155b8:	4622      	mov	r2, r4
 80155ba:	4629      	mov	r1, r5
 80155bc:	bf28      	it	cs
 80155be:	4632      	movcs	r2, r6
 80155c0:	f7fd fce7 	bl	8012f92 <memcpy>
 80155c4:	4629      	mov	r1, r5
 80155c6:	4638      	mov	r0, r7
 80155c8:	f7fe fb76 	bl	8013cb8 <_free_r>
 80155cc:	e7f1      	b.n	80155b2 <_realloc_r+0x40>

080155ce <_raise_r>:
 80155ce:	291f      	cmp	r1, #31
 80155d0:	b538      	push	{r3, r4, r5, lr}
 80155d2:	4605      	mov	r5, r0
 80155d4:	460c      	mov	r4, r1
 80155d6:	d904      	bls.n	80155e2 <_raise_r+0x14>
 80155d8:	2316      	movs	r3, #22
 80155da:	6003      	str	r3, [r0, #0]
 80155dc:	f04f 30ff 	mov.w	r0, #4294967295
 80155e0:	bd38      	pop	{r3, r4, r5, pc}
 80155e2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80155e4:	b112      	cbz	r2, 80155ec <_raise_r+0x1e>
 80155e6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80155ea:	b94b      	cbnz	r3, 8015600 <_raise_r+0x32>
 80155ec:	4628      	mov	r0, r5
 80155ee:	f000 f831 	bl	8015654 <_getpid_r>
 80155f2:	4622      	mov	r2, r4
 80155f4:	4601      	mov	r1, r0
 80155f6:	4628      	mov	r0, r5
 80155f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80155fc:	f000 b818 	b.w	8015630 <_kill_r>
 8015600:	2b01      	cmp	r3, #1
 8015602:	d00a      	beq.n	801561a <_raise_r+0x4c>
 8015604:	1c59      	adds	r1, r3, #1
 8015606:	d103      	bne.n	8015610 <_raise_r+0x42>
 8015608:	2316      	movs	r3, #22
 801560a:	6003      	str	r3, [r0, #0]
 801560c:	2001      	movs	r0, #1
 801560e:	e7e7      	b.n	80155e0 <_raise_r+0x12>
 8015610:	2100      	movs	r1, #0
 8015612:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015616:	4620      	mov	r0, r4
 8015618:	4798      	blx	r3
 801561a:	2000      	movs	r0, #0
 801561c:	e7e0      	b.n	80155e0 <_raise_r+0x12>
	...

08015620 <raise>:
 8015620:	4b02      	ldr	r3, [pc, #8]	@ (801562c <raise+0xc>)
 8015622:	4601      	mov	r1, r0
 8015624:	6818      	ldr	r0, [r3, #0]
 8015626:	f7ff bfd2 	b.w	80155ce <_raise_r>
 801562a:	bf00      	nop
 801562c:	200001a4 	.word	0x200001a4

08015630 <_kill_r>:
 8015630:	b538      	push	{r3, r4, r5, lr}
 8015632:	4d07      	ldr	r5, [pc, #28]	@ (8015650 <_kill_r+0x20>)
 8015634:	2300      	movs	r3, #0
 8015636:	4604      	mov	r4, r0
 8015638:	4608      	mov	r0, r1
 801563a:	4611      	mov	r1, r2
 801563c:	602b      	str	r3, [r5, #0]
 801563e:	f7ee f81b 	bl	8003678 <_kill>
 8015642:	1c43      	adds	r3, r0, #1
 8015644:	d102      	bne.n	801564c <_kill_r+0x1c>
 8015646:	682b      	ldr	r3, [r5, #0]
 8015648:	b103      	cbz	r3, 801564c <_kill_r+0x1c>
 801564a:	6023      	str	r3, [r4, #0]
 801564c:	bd38      	pop	{r3, r4, r5, pc}
 801564e:	bf00      	nop
 8015650:	20010628 	.word	0x20010628

08015654 <_getpid_r>:
 8015654:	f7ee b808 	b.w	8003668 <_getpid>

08015658 <_malloc_usable_size_r>:
 8015658:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801565c:	1f18      	subs	r0, r3, #4
 801565e:	2b00      	cmp	r3, #0
 8015660:	bfbc      	itt	lt
 8015662:	580b      	ldrlt	r3, [r1, r0]
 8015664:	18c0      	addlt	r0, r0, r3
 8015666:	4770      	bx	lr

08015668 <_init>:
 8015668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801566a:	bf00      	nop
 801566c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801566e:	bc08      	pop	{r3}
 8015670:	469e      	mov	lr, r3
 8015672:	4770      	bx	lr

08015674 <_fini>:
 8015674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015676:	bf00      	nop
 8015678:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801567a:	bc08      	pop	{r3}
 801567c:	469e      	mov	lr, r3
 801567e:	4770      	bx	lr
