#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000026e56a0 .scope module, "openmips_min_sopc_tb" "openmips_min_sopc_tb" 2 37;
 .timescale -9 -12;
v000000000276eb30_0 .var "CLOCK_50", 0 0;
v000000000276f170_0 .var "rst", 0 0;
S_00000000026e5820 .scope module, "openmips_min_sopc0" "openmips_min_sopc" 2 54, 3 42 0, S_00000000026e56a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
v00000000027707f0_0 .net "clk", 0 0, v000000000276eb30_0;  1 drivers
v000000000276e950_0 .net "inst", 31 0, v0000000002770750_0;  1 drivers
v000000000276fb70_0 .net "inst_addr", 31 0, L_00000000026ed930;  1 drivers
v000000000276ebd0_0 .net "rom_ce", 0 0, v000000000276cd00_0;  1 drivers
v000000000276ec70_0 .net "rst", 0 0, v000000000276f170_0;  1 drivers
S_0000000002692c30 .scope module, "cpu0" "cpu" 3 55, 4 34 0, S_00000000026e5820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "rom_data_i"
    .port_info 3 /OUTPUT 32 "rom_addr_o"
    .port_info 4 /OUTPUT 1 "rom_ce_o"
L_00000000026ed930 .functor BUFZ 32, v000000000276cee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000276d8e0_0 .net "clk", 0 0, v000000000276eb30_0;  alias, 1 drivers
v000000000276ce40_0 .net "ex_aluop_i", 7 0, v0000000002b03140_0;  1 drivers
v000000000276d840_0 .net "ex_alusel_i", 2 0, v0000000002b021a0_0;  1 drivers
v000000000276da20_0 .net "ex_reg1_i", 31 0, v0000000002b03e60_0;  1 drivers
v000000000276dd40_0 .net "ex_reg2_i", 31 0, v0000000002b02c40_0;  1 drivers
v000000000276dde0_0 .net "ex_wd_i", 4 0, v0000000002b02e20_0;  1 drivers
v000000000276e600_0 .net "ex_wd_o", 4 0, v000000000274b8b0_0;  1 drivers
v000000000276de80_0 .net "ex_wdata_o", 31 0, v000000000274b9f0_0;  1 drivers
v000000000276df20_0 .net "ex_wreg_i", 0 0, v0000000002b03f00_0;  1 drivers
v000000000276d020_0 .net "ex_wreg_o", 0 0, v000000000274bd10_0;  1 drivers
v000000000276c940_0 .net "id_aluop_o", 7 0, v000000000274b6d0_0;  1 drivers
v000000000276c9e0_0 .net "id_alusel_o", 2 0, v0000000002b02ec0_0;  1 drivers
v000000000276e380_0 .net "id_inst_i", 31 0, v0000000002b02600_0;  1 drivers
v000000000276ca80_0 .net "id_pc_i", 31 0, v0000000002b036e0_0;  1 drivers
v000000000276cb20_0 .net "id_reg1_o", 31 0, v0000000002b030a0_0;  1 drivers
v000000000276d0c0_0 .net "id_reg2_o", 31 0, v0000000002b038c0_0;  1 drivers
v000000000276d160_0 .net "id_wd_o", 4 0, v0000000002b03500_0;  1 drivers
v000000000276d5c0_0 .net "id_wreg_o", 0 0, v0000000002b02740_0;  1 drivers
v000000000276e420_0 .net "mem_wd_i", 4 0, v000000000274b1d0_0;  1 drivers
v000000000276cbc0_0 .net "mem_wd_o", 4 0, v0000000002b02880_0;  1 drivers
v000000000276e4c0_0 .net "mem_wdata_i", 31 0, v000000000274b270_0;  1 drivers
v000000000276e560_0 .net "mem_wdata_o", 31 0, v0000000002b03000_0;  1 drivers
v000000000276e6a0_0 .net "mem_wreg_i", 0 0, v000000000274b590_0;  1 drivers
v000000000276e740_0 .net "mem_wreg_o", 0 0, v000000000276d3e0_0;  1 drivers
v000000000276f7b0_0 .net "pc", 31 0, v000000000276cee0_0;  1 drivers
v0000000002770390_0 .net "reg1_addr", 4 0, v0000000002b02100_0;  1 drivers
v000000000276ed10_0 .net "reg1_data", 31 0, v000000000276dca0_0;  1 drivers
v000000000276f5d0_0 .net "reg1_read", 0 0, v0000000002b024c0_0;  1 drivers
v0000000002770610_0 .net "reg2_addr", 4 0, v0000000002b03dc0_0;  1 drivers
v000000000276ea90_0 .net "reg2_data", 31 0, v000000000276dfc0_0;  1 drivers
v0000000002770570_0 .net "reg2_read", 0 0, v0000000002b02f60_0;  1 drivers
v000000000276f850_0 .net "rom_addr_o", 31 0, L_00000000026ed930;  alias, 1 drivers
v000000000276edb0_0 .net "rom_ce_o", 0 0, v000000000276cd00_0;  alias, 1 drivers
v0000000002770430_0 .net "rom_data_i", 31 0, v0000000002770750_0;  alias, 1 drivers
v000000000276f990_0 .net "rst", 0 0, v000000000276f170_0;  alias, 1 drivers
v00000000027704d0_0 .net "wb_wd_i", 4 0, v000000000276dc00_0;  1 drivers
v00000000027702f0_0 .net "wb_wdata_i", 31 0, v000000000276d340_0;  1 drivers
v000000000276f530_0 .net "wb_wreg_i", 0 0, v000000000276d2a0_0;  1 drivers
S_0000000002692db0 .scope module, "ex0" "ex" 4 160, 5 23 0, S_0000000002692c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 3 "alusel_i"
    .port_info 2 /INPUT 8 "aluop_i"
    .port_info 3 /INPUT 32 "reg1_i"
    .port_info 4 /INPUT 32 "reg2_i"
    .port_info 5 /INPUT 5 "wd_i"
    .port_info 6 /INPUT 1 "wreg_i"
    .port_info 7 /OUTPUT 5 "wd_o"
    .port_info 8 /OUTPUT 1 "wreg_o"
    .port_info 9 /OUTPUT 32 "wdata_o"
v000000000274bb30_0 .net "aluop_i", 7 0, v0000000002b03140_0;  alias, 1 drivers
v000000000274bc70_0 .net "alusel_i", 2 0, v0000000002b021a0_0;  alias, 1 drivers
v000000000274bef0_0 .var "logicres", 31 0;
v000000000274bf90_0 .net "reg1_i", 31 0, v0000000002b03e60_0;  alias, 1 drivers
v000000000274b810_0 .net "reg2_i", 31 0, v0000000002b02c40_0;  alias, 1 drivers
v000000000274b770_0 .net "rst", 0 0, v000000000276f170_0;  alias, 1 drivers
v000000000274b950_0 .var "shiftres", 31 0;
v000000000274b3b0_0 .net "wd_i", 4 0, v0000000002b02e20_0;  alias, 1 drivers
v000000000274b8b0_0 .var "wd_o", 4 0;
v000000000274b9f0_0 .var "wdata_o", 31 0;
v000000000274b450_0 .net "wreg_i", 0 0, v0000000002b03f00_0;  alias, 1 drivers
v000000000274bd10_0 .var "wreg_o", 0 0;
E_0000000002747880 .event edge, v000000000274b770_0, v000000000274bc70_0, v000000000274bef0_0, v000000000274b950_0;
E_0000000002747500/0 .event edge, v000000000274b770_0, v000000000274b3b0_0, v000000000274b450_0, v000000000274bb30_0;
E_0000000002747500/1 .event edge, v000000000274bf90_0, v000000000274b810_0;
E_0000000002747500 .event/or E_0000000002747500/0, E_0000000002747500/1;
S_000000000271a1a0 .scope module, "ex_mem0" "ex_mem" 4 175, 6 43 0, S_0000000002692c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "ex_wd"
    .port_info 3 /INPUT 1 "ex_wreg"
    .port_info 4 /INPUT 32 "ex_wdata"
    .port_info 5 /OUTPUT 5 "mem_wd"
    .port_info 6 /OUTPUT 1 "mem_wreg"
    .port_info 7 /OUTPUT 32 "mem_wdata"
v000000000274be50_0 .net "clk", 0 0, v000000000276eb30_0;  alias, 1 drivers
v000000000274c030_0 .net "ex_wd", 4 0, v000000000274b8b0_0;  alias, 1 drivers
v000000000274b130_0 .net "ex_wdata", 31 0, v000000000274b9f0_0;  alias, 1 drivers
v000000000274ba90_0 .net "ex_wreg", 0 0, v000000000274bd10_0;  alias, 1 drivers
v000000000274b1d0_0 .var "mem_wd", 4 0;
v000000000274b270_0 .var "mem_wdata", 31 0;
v000000000274b590_0 .var "mem_wreg", 0 0;
v000000000274b630_0 .net "rst", 0 0, v000000000276f170_0;  alias, 1 drivers
E_0000000002747400 .event posedge, v000000000274be50_0;
S_000000000271a320 .scope module, "id0" "id" 4 98, 7 23 0, S_0000000002692c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /INPUT 32 "inst_i"
    .port_info 3 /INPUT 32 "reg1_data_i"
    .port_info 4 /INPUT 32 "reg2_data_i"
    .port_info 5 /INPUT 32 "mem_wdata_i"
    .port_info 6 /INPUT 5 "mem_wd_i"
    .port_info 7 /INPUT 1 "mem_wreg_i"
    .port_info 8 /INPUT 32 "ex_wdata_i"
    .port_info 9 /INPUT 5 "ex_wd_i"
    .port_info 10 /INPUT 1 "ex_wreg_i"
    .port_info 11 /OUTPUT 8 "aluop_o"
    .port_info 12 /OUTPUT 3 "alusel_o"
    .port_info 13 /OUTPUT 5 "wd_o"
    .port_info 14 /OUTPUT 1 "wreg_o"
    .port_info 15 /OUTPUT 5 "reg2_addr_o"
    .port_info 16 /OUTPUT 1 "reg2_read_o"
    .port_info 17 /OUTPUT 5 "reg1_addr_o"
    .port_info 18 /OUTPUT 1 "reg1_read_o"
    .port_info 19 /OUTPUT 32 "reg1_o"
    .port_info 20 /OUTPUT 32 "reg2_o"
v000000000274b6d0_0 .var "aluop_o", 7 0;
v0000000002b02ec0_0 .var "alusel_o", 2 0;
v0000000002b031e0_0 .net "ex_wd_i", 4 0, v000000000274b8b0_0;  alias, 1 drivers
v0000000002b03780_0 .net "ex_wdata_i", 31 0, v000000000274b9f0_0;  alias, 1 drivers
v0000000002b03280_0 .net "ex_wreg_i", 0 0, v000000000274bd10_0;  alias, 1 drivers
v0000000002b03960_0 .var "immi", 31 0;
v0000000002b03320_0 .net "inst_i", 31 0, v0000000002b02600_0;  alias, 1 drivers
v0000000002b02d80_0 .net "mem_wd_i", 4 0, v0000000002b02880_0;  alias, 1 drivers
v0000000002b02b00_0 .net "mem_wdata_i", 31 0, v0000000002b03000_0;  alias, 1 drivers
v0000000002b03820_0 .net "mem_wreg_i", 0 0, v000000000276d3e0_0;  alias, 1 drivers
v0000000002b03be0_0 .net "op1", 5 0, L_0000000002770070;  1 drivers
v0000000002b03c80_0 .net "op2", 4 0, L_000000000276f670;  1 drivers
v0000000002b03d20_0 .net "op3", 5 0, L_000000000276fd50;  1 drivers
v0000000002b02240_0 .net "op4", 4 0, L_00000000027701b0;  1 drivers
v0000000002b02920_0 .net "pc_i", 31 0, v0000000002b036e0_0;  alias, 1 drivers
v0000000002b02100_0 .var "reg1_addr_o", 4 0;
v0000000002b03460_0 .net "reg1_data_i", 31 0, v000000000276dca0_0;  alias, 1 drivers
v0000000002b030a0_0 .var "reg1_o", 31 0;
v0000000002b024c0_0 .var "reg1_read_o", 0 0;
v0000000002b03dc0_0 .var "reg2_addr_o", 4 0;
v0000000002b033c0_0 .net "reg2_data_i", 31 0, v000000000276dfc0_0;  alias, 1 drivers
v0000000002b038c0_0 .var "reg2_o", 31 0;
v0000000002b02f60_0 .var "reg2_read_o", 0 0;
v0000000002b02060_0 .net "rst", 0 0, v000000000276f170_0;  alias, 1 drivers
v0000000002b03500_0 .var "wd_o", 4 0;
v0000000002b02740_0 .var "wreg_o", 0 0;
E_00000000027476c0/0 .event edge, v000000000274b770_0, v0000000002b024c0_0, v000000000274bd10_0, v000000000274b8b0_0;
E_00000000027476c0/1 .event edge, v0000000002b02100_0, v000000000274b9f0_0, v0000000002b03820_0, v0000000002b02d80_0;
E_00000000027476c0/2 .event edge, v0000000002b02b00_0, v0000000002b03460_0, v0000000002b03960_0, v0000000002b02f60_0;
E_00000000027476c0/3 .event edge, v0000000002b03dc0_0, v0000000002b033c0_0;
E_00000000027476c0 .event/or E_00000000027476c0/0, E_00000000027476c0/1, E_00000000027476c0/2, E_00000000027476c0/3;
E_0000000002747700/0 .event edge, v000000000274b770_0, v0000000002b03be0_0, v0000000002b03320_0, v0000000002b03d20_0;
E_0000000002747700/1 .event edge, v0000000002b03c80_0;
E_0000000002747700 .event/or E_0000000002747700/0, E_0000000002747700/1;
L_0000000002770070 .part v0000000002b02600_0, 26, 6;
L_000000000276f670 .part v0000000002b02600_0, 6, 5;
L_000000000276fd50 .part v0000000002b02600_0, 0, 6;
L_00000000027701b0 .part v0000000002b02600_0, 16, 5;
S_00000000000be820 .scope module, "id_ex0" "id_ex" 4 142, 8 23 0, S_0000000002692c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 3 "id_alusel"
    .port_info 3 /INPUT 8 "id_aluop"
    .port_info 4 /INPUT 32 "id_reg1"
    .port_info 5 /INPUT 32 "id_reg2"
    .port_info 6 /INPUT 5 "id_wd"
    .port_info 7 /INPUT 1 "id_wreg"
    .port_info 8 /OUTPUT 3 "ex_alusel"
    .port_info 9 /OUTPUT 8 "ex_aluop"
    .port_info 10 /OUTPUT 32 "ex_reg1"
    .port_info 11 /OUTPUT 32 "ex_reg2"
    .port_info 12 /OUTPUT 5 "ex_wd"
    .port_info 13 /OUTPUT 1 "ex_wreg"
v0000000002b02ce0_0 .net "clk", 0 0, v000000000276eb30_0;  alias, 1 drivers
v0000000002b03140_0 .var "ex_aluop", 7 0;
v0000000002b021a0_0 .var "ex_alusel", 2 0;
v0000000002b03e60_0 .var "ex_reg1", 31 0;
v0000000002b02c40_0 .var "ex_reg2", 31 0;
v0000000002b02e20_0 .var "ex_wd", 4 0;
v0000000002b03f00_0 .var "ex_wreg", 0 0;
v0000000002b035a0_0 .net "id_aluop", 7 0, v000000000274b6d0_0;  alias, 1 drivers
v0000000002b022e0_0 .net "id_alusel", 2 0, v0000000002b02ec0_0;  alias, 1 drivers
v0000000002b03640_0 .net "id_reg1", 31 0, v0000000002b030a0_0;  alias, 1 drivers
v0000000002b029c0_0 .net "id_reg2", 31 0, v0000000002b038c0_0;  alias, 1 drivers
v0000000002b03a00_0 .net "id_wd", 4 0, v0000000002b03500_0;  alias, 1 drivers
v0000000002b02380_0 .net "id_wreg", 0 0, v0000000002b02740_0;  alias, 1 drivers
v0000000002b02420_0 .net "rst", 0 0, v000000000276f170_0;  alias, 1 drivers
S_00000000026ee430 .scope module, "if_id0" "if_id" 4 90, 9 23 0, S_0000000002692c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "if_pc"
    .port_info 3 /INPUT 32 "if_inst"
    .port_info 4 /OUTPUT 32 "id_pc"
    .port_info 5 /OUTPUT 32 "id_inst"
v0000000002b02560_0 .net "clk", 0 0, v000000000276eb30_0;  alias, 1 drivers
v0000000002b02600_0 .var "id_inst", 31 0;
v0000000002b036e0_0 .var "id_pc", 31 0;
v0000000002b026a0_0 .net "if_inst", 31 0, v0000000002770750_0;  alias, 1 drivers
v0000000002b03aa0_0 .net "if_pc", 31 0, v000000000276cee0_0;  alias, 1 drivers
v0000000002b03b40_0 .net "rst", 0 0, v000000000276f170_0;  alias, 1 drivers
S_00000000026ee5b0 .scope module, "mem0" "mem" 4 187, 10 23 0, S_0000000002692c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 5 "wd_i"
    .port_info 2 /INPUT 1 "wreg_i"
    .port_info 3 /INPUT 32 "wdata_i"
    .port_info 4 /OUTPUT 5 "wd_o"
    .port_info 5 /OUTPUT 1 "wreg_o"
    .port_info 6 /OUTPUT 32 "wdata_o"
v0000000002b02ba0_0 .net "rst", 0 0, v000000000276f170_0;  alias, 1 drivers
v0000000002b027e0_0 .net "wd_i", 4 0, v000000000274b1d0_0;  alias, 1 drivers
v0000000002b02880_0 .var "wd_o", 4 0;
v0000000002b02a60_0 .net "wdata_i", 31 0, v000000000274b270_0;  alias, 1 drivers
v0000000002b03000_0 .var "wdata_o", 31 0;
v000000000276d200_0 .net "wreg_i", 0 0, v000000000274b590_0;  alias, 1 drivers
v000000000276d3e0_0 .var "wreg_o", 0 0;
E_00000000027475c0 .event edge, v000000000274b770_0, v000000000274b1d0_0, v000000000274b590_0, v000000000274b270_0;
S_00000000026c6c40 .scope module, "mem_wb0" "mem_wb" 4 199, 11 23 0, S_0000000002692c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "mem_wd"
    .port_info 3 /INPUT 1 "mem_wreg"
    .port_info 4 /INPUT 32 "mem_wdata"
    .port_info 5 /OUTPUT 5 "wb_wd"
    .port_info 6 /OUTPUT 1 "wb_wreg"
    .port_info 7 /OUTPUT 32 "wb_wdata"
v000000000276d660_0 .net "clk", 0 0, v000000000276eb30_0;  alias, 1 drivers
v000000000276dac0_0 .net "mem_wd", 4 0, v0000000002b02880_0;  alias, 1 drivers
v000000000276db60_0 .net "mem_wdata", 31 0, v0000000002b03000_0;  alias, 1 drivers
v000000000276e060_0 .net "mem_wreg", 0 0, v000000000276d3e0_0;  alias, 1 drivers
v000000000276d980_0 .net "rst", 0 0, v000000000276f170_0;  alias, 1 drivers
v000000000276dc00_0 .var "wb_wd", 4 0;
v000000000276d340_0 .var "wb_wdata", 31 0;
v000000000276d2a0_0 .var "wb_wreg", 0 0;
S_00000000026c6dc0 .scope module, "pc_rom0" "pc_rom" 4 84, 12 23 0, S_0000000002692c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /OUTPUT 1 "ce"
v000000000276cd00_0 .var "ce", 0 0;
v000000000276e100_0 .net "clk", 0 0, v000000000276eb30_0;  alias, 1 drivers
v000000000276cee0_0 .var "pc", 31 0;
v000000000276d700_0 .net "rst", 0 0, v000000000276f170_0;  alias, 1 drivers
S_00000000026feb40 .scope module, "regfile0" "regfile" 4 126, 13 23 0, S_0000000002692c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "waddr"
    .port_info 3 /INPUT 32 "wdata"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 5 "raddr1"
    .port_info 6 /INPUT 1 "re1"
    .port_info 7 /OUTPUT 32 "rdata1"
    .port_info 8 /INPUT 5 "raddr2"
    .port_info 9 /INPUT 1 "re2"
    .port_info 10 /OUTPUT 32 "rdata2"
v000000000276e1a0_0 .net "clk", 0 0, v000000000276eb30_0;  alias, 1 drivers
v000000000276d7a0_0 .net "raddr1", 4 0, v0000000002b02100_0;  alias, 1 drivers
v000000000276e240_0 .net "raddr2", 4 0, v0000000002b03dc0_0;  alias, 1 drivers
v000000000276dca0_0 .var "rdata1", 31 0;
v000000000276dfc0_0 .var "rdata2", 31 0;
v000000000276d480_0 .net "re1", 0 0, v0000000002b024c0_0;  alias, 1 drivers
v000000000276d520_0 .net "re2", 0 0, v0000000002b02f60_0;  alias, 1 drivers
v000000000276e7e0 .array "register", 31 0, 31 0;
v000000000276e2e0_0 .net "rst", 0 0, v000000000276f170_0;  alias, 1 drivers
v000000000276cda0_0 .net "waddr", 4 0, v000000000276dc00_0;  alias, 1 drivers
v000000000276cc60_0 .net "wdata", 31 0, v000000000276d340_0;  alias, 1 drivers
v000000000276cf80_0 .net "we", 0 0, v000000000276d2a0_0;  alias, 1 drivers
E_0000000002747540/0 .event edge, v0000000002b02100_0, v0000000002b024c0_0, v000000000276dc00_0, v000000000276d2a0_0;
v000000000276e7e0_0 .array/port v000000000276e7e0, 0;
v000000000276e7e0_1 .array/port v000000000276e7e0, 1;
v000000000276e7e0_2 .array/port v000000000276e7e0, 2;
E_0000000002747540/1 .event edge, v000000000276d340_0, v000000000276e7e0_0, v000000000276e7e0_1, v000000000276e7e0_2;
v000000000276e7e0_3 .array/port v000000000276e7e0, 3;
v000000000276e7e0_4 .array/port v000000000276e7e0, 4;
v000000000276e7e0_5 .array/port v000000000276e7e0, 5;
v000000000276e7e0_6 .array/port v000000000276e7e0, 6;
E_0000000002747540/2 .event edge, v000000000276e7e0_3, v000000000276e7e0_4, v000000000276e7e0_5, v000000000276e7e0_6;
v000000000276e7e0_7 .array/port v000000000276e7e0, 7;
v000000000276e7e0_8 .array/port v000000000276e7e0, 8;
v000000000276e7e0_9 .array/port v000000000276e7e0, 9;
v000000000276e7e0_10 .array/port v000000000276e7e0, 10;
E_0000000002747540/3 .event edge, v000000000276e7e0_7, v000000000276e7e0_8, v000000000276e7e0_9, v000000000276e7e0_10;
v000000000276e7e0_11 .array/port v000000000276e7e0, 11;
v000000000276e7e0_12 .array/port v000000000276e7e0, 12;
v000000000276e7e0_13 .array/port v000000000276e7e0, 13;
v000000000276e7e0_14 .array/port v000000000276e7e0, 14;
E_0000000002747540/4 .event edge, v000000000276e7e0_11, v000000000276e7e0_12, v000000000276e7e0_13, v000000000276e7e0_14;
v000000000276e7e0_15 .array/port v000000000276e7e0, 15;
v000000000276e7e0_16 .array/port v000000000276e7e0, 16;
v000000000276e7e0_17 .array/port v000000000276e7e0, 17;
v000000000276e7e0_18 .array/port v000000000276e7e0, 18;
E_0000000002747540/5 .event edge, v000000000276e7e0_15, v000000000276e7e0_16, v000000000276e7e0_17, v000000000276e7e0_18;
v000000000276e7e0_19 .array/port v000000000276e7e0, 19;
v000000000276e7e0_20 .array/port v000000000276e7e0, 20;
v000000000276e7e0_21 .array/port v000000000276e7e0, 21;
v000000000276e7e0_22 .array/port v000000000276e7e0, 22;
E_0000000002747540/6 .event edge, v000000000276e7e0_19, v000000000276e7e0_20, v000000000276e7e0_21, v000000000276e7e0_22;
v000000000276e7e0_23 .array/port v000000000276e7e0, 23;
v000000000276e7e0_24 .array/port v000000000276e7e0, 24;
v000000000276e7e0_25 .array/port v000000000276e7e0, 25;
v000000000276e7e0_26 .array/port v000000000276e7e0, 26;
E_0000000002747540/7 .event edge, v000000000276e7e0_23, v000000000276e7e0_24, v000000000276e7e0_25, v000000000276e7e0_26;
v000000000276e7e0_27 .array/port v000000000276e7e0, 27;
v000000000276e7e0_28 .array/port v000000000276e7e0, 28;
v000000000276e7e0_29 .array/port v000000000276e7e0, 29;
v000000000276e7e0_30 .array/port v000000000276e7e0, 30;
E_0000000002747540/8 .event edge, v000000000276e7e0_27, v000000000276e7e0_28, v000000000276e7e0_29, v000000000276e7e0_30;
v000000000276e7e0_31 .array/port v000000000276e7e0, 31;
E_0000000002747540/9 .event edge, v000000000276e7e0_31, v0000000002b02f60_0, v0000000002b03dc0_0;
E_0000000002747540 .event/or E_0000000002747540/0, E_0000000002747540/1, E_0000000002747540/2, E_0000000002747540/3, E_0000000002747540/4, E_0000000002747540/5, E_0000000002747540/6, E_0000000002747540/7, E_0000000002747540/8, E_0000000002747540/9;
S_00000000027081b0 .scope module, "inst_rom0" "inst_rom" 3 65, 14 35 0, S_00000000026e5820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ce"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /OUTPUT 32 "inst"
v000000000276fa30_0 .net "addr", 31 0, L_00000000026ed930;  alias, 1 drivers
v00000000027706b0_0 .net "ce", 0 0, v000000000276cd00_0;  alias, 1 drivers
v0000000002770750_0 .var "inst", 31 0;
v000000000276f490 .array "inst_mem", 50 0, 31 0;
v000000000276f490_0 .array/port v000000000276f490, 0;
v000000000276f490_1 .array/port v000000000276f490, 1;
E_0000000002748c40/0 .event edge, v000000000276cd00_0, v000000000276f850_0, v000000000276f490_0, v000000000276f490_1;
v000000000276f490_2 .array/port v000000000276f490, 2;
v000000000276f490_3 .array/port v000000000276f490, 3;
v000000000276f490_4 .array/port v000000000276f490, 4;
v000000000276f490_5 .array/port v000000000276f490, 5;
E_0000000002748c40/1 .event edge, v000000000276f490_2, v000000000276f490_3, v000000000276f490_4, v000000000276f490_5;
v000000000276f490_6 .array/port v000000000276f490, 6;
v000000000276f490_7 .array/port v000000000276f490, 7;
v000000000276f490_8 .array/port v000000000276f490, 8;
v000000000276f490_9 .array/port v000000000276f490, 9;
E_0000000002748c40/2 .event edge, v000000000276f490_6, v000000000276f490_7, v000000000276f490_8, v000000000276f490_9;
v000000000276f490_10 .array/port v000000000276f490, 10;
v000000000276f490_11 .array/port v000000000276f490, 11;
v000000000276f490_12 .array/port v000000000276f490, 12;
v000000000276f490_13 .array/port v000000000276f490, 13;
E_0000000002748c40/3 .event edge, v000000000276f490_10, v000000000276f490_11, v000000000276f490_12, v000000000276f490_13;
v000000000276f490_14 .array/port v000000000276f490, 14;
v000000000276f490_15 .array/port v000000000276f490, 15;
v000000000276f490_16 .array/port v000000000276f490, 16;
v000000000276f490_17 .array/port v000000000276f490, 17;
E_0000000002748c40/4 .event edge, v000000000276f490_14, v000000000276f490_15, v000000000276f490_16, v000000000276f490_17;
v000000000276f490_18 .array/port v000000000276f490, 18;
v000000000276f490_19 .array/port v000000000276f490, 19;
v000000000276f490_20 .array/port v000000000276f490, 20;
v000000000276f490_21 .array/port v000000000276f490, 21;
E_0000000002748c40/5 .event edge, v000000000276f490_18, v000000000276f490_19, v000000000276f490_20, v000000000276f490_21;
v000000000276f490_22 .array/port v000000000276f490, 22;
v000000000276f490_23 .array/port v000000000276f490, 23;
v000000000276f490_24 .array/port v000000000276f490, 24;
v000000000276f490_25 .array/port v000000000276f490, 25;
E_0000000002748c40/6 .event edge, v000000000276f490_22, v000000000276f490_23, v000000000276f490_24, v000000000276f490_25;
v000000000276f490_26 .array/port v000000000276f490, 26;
v000000000276f490_27 .array/port v000000000276f490, 27;
v000000000276f490_28 .array/port v000000000276f490, 28;
v000000000276f490_29 .array/port v000000000276f490, 29;
E_0000000002748c40/7 .event edge, v000000000276f490_26, v000000000276f490_27, v000000000276f490_28, v000000000276f490_29;
v000000000276f490_30 .array/port v000000000276f490, 30;
v000000000276f490_31 .array/port v000000000276f490, 31;
v000000000276f490_32 .array/port v000000000276f490, 32;
v000000000276f490_33 .array/port v000000000276f490, 33;
E_0000000002748c40/8 .event edge, v000000000276f490_30, v000000000276f490_31, v000000000276f490_32, v000000000276f490_33;
v000000000276f490_34 .array/port v000000000276f490, 34;
v000000000276f490_35 .array/port v000000000276f490, 35;
v000000000276f490_36 .array/port v000000000276f490, 36;
v000000000276f490_37 .array/port v000000000276f490, 37;
E_0000000002748c40/9 .event edge, v000000000276f490_34, v000000000276f490_35, v000000000276f490_36, v000000000276f490_37;
v000000000276f490_38 .array/port v000000000276f490, 38;
v000000000276f490_39 .array/port v000000000276f490, 39;
v000000000276f490_40 .array/port v000000000276f490, 40;
v000000000276f490_41 .array/port v000000000276f490, 41;
E_0000000002748c40/10 .event edge, v000000000276f490_38, v000000000276f490_39, v000000000276f490_40, v000000000276f490_41;
v000000000276f490_42 .array/port v000000000276f490, 42;
v000000000276f490_43 .array/port v000000000276f490, 43;
v000000000276f490_44 .array/port v000000000276f490, 44;
v000000000276f490_45 .array/port v000000000276f490, 45;
E_0000000002748c40/11 .event edge, v000000000276f490_42, v000000000276f490_43, v000000000276f490_44, v000000000276f490_45;
v000000000276f490_46 .array/port v000000000276f490, 46;
v000000000276f490_47 .array/port v000000000276f490, 47;
v000000000276f490_48 .array/port v000000000276f490, 48;
v000000000276f490_49 .array/port v000000000276f490, 49;
E_0000000002748c40/12 .event edge, v000000000276f490_46, v000000000276f490_47, v000000000276f490_48, v000000000276f490_49;
v000000000276f490_50 .array/port v000000000276f490, 50;
E_0000000002748c40/13 .event edge, v000000000276f490_50;
E_0000000002748c40 .event/or E_0000000002748c40/0, E_0000000002748c40/1, E_0000000002748c40/2, E_0000000002748c40/3, E_0000000002748c40/4, E_0000000002748c40/5, E_0000000002748c40/6, E_0000000002748c40/7, E_0000000002748c40/8, E_0000000002748c40/9, E_0000000002748c40/10, E_0000000002748c40/11, E_0000000002748c40/12, E_0000000002748c40/13;
    .scope S_00000000026c6dc0;
T_0 ;
    %wait E_0000000002747400;
    %load/vec4 v000000000276cd00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000276cee0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000276d700_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000276cee0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000000000276cee0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000000000276cee0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000026ee430;
T_1 ;
    %wait E_0000000002747400;
    %load/vec4 v0000000002b03b40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002b036e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002b02600_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000002b03aa0_0;
    %assign/vec4 v0000000002b036e0_0, 0;
    %load/vec4 v0000000002b026a0_0;
    %assign/vec4 v0000000002b02600_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000271a320;
T_2 ;
    %wait E_0000000002747700;
    %load/vec4 v0000000002b02060_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000274b6d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002b02ec0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002b02100_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002b03dc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002b03500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002b03960_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000002b03be0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000274b6d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000002b02ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b024c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b02f60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002b03500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b02740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002b03960_0, 0;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v000000000274b6d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000002b02ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b024c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b02f60_0, 0;
    %load/vec4 v0000000002b03320_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000000002b02100_0, 0;
    %load/vec4 v0000000002b03320_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000000002b03500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b02740_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000000002b03320_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002b03960_0, 0;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 36, 0, 8;
    %assign/vec4 v000000000274b6d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000002b02ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b024c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b02f60_0, 0;
    %load/vec4 v0000000002b03320_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000000002b02100_0, 0;
    %load/vec4 v0000000002b03320_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000000002b03500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b02740_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000000002b03320_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002b03960_0, 0;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 38, 0, 8;
    %assign/vec4 v000000000274b6d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000002b02ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b024c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b02f60_0, 0;
    %load/vec4 v0000000002b03320_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000000002b02100_0, 0;
    %load/vec4 v0000000002b03320_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000000002b03500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b02740_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000000002b03320_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002b03960_0, 0;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v000000000274b6d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000002b02ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b024c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b02f60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002b02100_0, 0;
    %load/vec4 v0000000002b03320_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000000002b03500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b02740_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000000002b03320_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002b03960_0, 0;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000274b6d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002b02ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b024c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b02f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b02740_0, 0;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0000000002b03320_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000000002b03500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002b03960_0, 0;
    %load/vec4 v0000000002b03d20_0;
    %pad/u 8;
    %pushi/vec4 36, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002b03d20_0;
    %pad/u 8;
    %pushi/vec4 38, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000002b03d20_0;
    %pad/u 8;
    %pushi/vec4 39, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000002b03d20_0;
    %pad/u 8;
    %pushi/vec4 37, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0000000002b03d20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000274b6d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000002b02ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b024c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b02f60_0, 0;
    %load/vec4 v0000000002b03320_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000000002b02100_0, 0;
    %load/vec4 v0000000002b03320_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000000002b03dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b02740_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0000000002b03d20_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002b03d20_0;
    %pad/u 8;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000002b03d20_0;
    %pad/u 8;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0000000002b03d20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000274b6d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000002b02ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b024c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b02f60_0, 0;
    %load/vec4 v0000000002b03320_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000000002b03dc0_0, 0;
    %pushi/vec4 0, 0, 26;
    %load/vec4 v0000000002b03c80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000000002b03960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b02740_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000000002b03d20_0;
    %pad/u 8;
    %pushi/vec4 4, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002b03d20_0;
    %pad/u 8;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000002b03d20_0;
    %pad/u 8;
    %pushi/vec4 7, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000000002b03d20_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %assign/vec4 v000000000274b6d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000002b02ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b024c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b02f60_0, 0;
    %load/vec4 v0000000002b03320_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000000002b02100_0, 0;
    %load/vec4 v0000000002b03320_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000000002b03dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b02740_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000000002b03d20_0;
    %pad/u 8;
    %cmpi/e 15, 0, 8;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000274b6d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002b02ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b024c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b02f60_0, 0;
    %load/vec4 v0000000002b03320_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000000002b02100_0, 0;
    %load/vec4 v0000000002b03320_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000000002b03dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b02740_0, 0;
T_2.16 ;
T_2.15 ;
T_2.13 ;
T_2.11 ;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000000000271a320;
T_3 ;
    %wait E_00000000027476c0;
    %load/vec4 v0000000002b02060_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002b030a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002b038c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000002b024c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0000000002b03280_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002b031e0_0;
    %load/vec4 v0000000002b02100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000000002b03780_0;
    %assign/vec4 v0000000002b030a0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000000002b03820_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002b02d80_0;
    %load/vec4 v0000000002b02100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0000000002b02b00_0;
    %assign/vec4 v0000000002b030a0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0000000002b03460_0;
    %assign/vec4 v0000000002b030a0_0, 0;
T_3.7 ;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000000002b03960_0;
    %assign/vec4 v0000000002b030a0_0, 0;
T_3.3 ;
    %load/vec4 v0000000002b02f60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0000000002b03280_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002b031e0_0;
    %load/vec4 v0000000002b03dc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0000000002b03780_0;
    %assign/vec4 v0000000002b038c0_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0000000002b03820_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002b02d80_0;
    %load/vec4 v0000000002b03dc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v0000000002b02b00_0;
    %assign/vec4 v0000000002b038c0_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0000000002b033c0_0;
    %assign/vec4 v0000000002b038c0_0, 0;
T_3.13 ;
T_3.11 ;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0000000002b03960_0;
    %assign/vec4 v0000000002b038c0_0, 0;
T_3.9 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000026feb40;
T_4 ;
    %wait E_0000000002747400;
    %load/vec4 v000000000276e2e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000000000276cf80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000276cda0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000000000276cc60_0;
    %load/vec4 v000000000276cda0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000276e7e0, 0, 4;
T_4.2 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000026feb40;
T_5 ;
    %wait E_0000000002747540;
    %load/vec4 v000000000276d7a0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v000000000276d480_0;
    %cmpi/e 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000276dca0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000276d7a0_0;
    %load/vec4 v000000000276cda0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000276cf80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000000000276cc60_0;
    %assign/vec4 v000000000276dca0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000000000276d7a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000276e7e0, 4;
    %assign/vec4 v000000000276dca0_0, 0;
T_5.3 ;
T_5.1 ;
    %load/vec4 v000000000276d7a0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v000000000276d520_0;
    %cmpi/e 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000276dfc0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000000000276e240_0;
    %load/vec4 v000000000276cda0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000276cf80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v000000000276cc60_0;
    %assign/vec4 v000000000276dfc0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v000000000276e240_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000276e7e0, 4;
    %assign/vec4 v000000000276dfc0_0, 0;
T_5.7 ;
T_5.5 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000000be820;
T_6 ;
    %wait E_0000000002747400;
    %load/vec4 v0000000002b02420_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002b021a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002b03140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002b03e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002b02c40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002b02e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b03f00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000002b022e0_0;
    %assign/vec4 v0000000002b021a0_0, 0;
    %load/vec4 v0000000002b035a0_0;
    %assign/vec4 v0000000002b03140_0, 0;
    %load/vec4 v0000000002b03640_0;
    %assign/vec4 v0000000002b03e60_0, 0;
    %load/vec4 v0000000002b029c0_0;
    %assign/vec4 v0000000002b02c40_0, 0;
    %load/vec4 v0000000002b03a00_0;
    %assign/vec4 v0000000002b02e20_0, 0;
    %load/vec4 v0000000002b02380_0;
    %assign/vec4 v0000000002b03f00_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000002692db0;
T_7 ;
    %wait E_0000000002747500;
    %load/vec4 v000000000274b770_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000274b8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000274bd10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000000000274b3b0_0;
    %assign/vec4 v000000000274b8b0_0, 0;
    %load/vec4 v000000000274b450_0;
    %assign/vec4 v000000000274bd10_0, 0;
    %load/vec4 v000000000274bb30_0;
    %dup/vec4;
    %pushi/vec4 37, 0, 8;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 8;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 8;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000274bef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000274b950_0, 0;
    %jmp T_7.10;
T_7.2 ;
    %load/vec4 v000000000274bf90_0;
    %load/vec4 v000000000274b810_0;
    %or;
    %assign/vec4 v000000000274bef0_0, 0;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v000000000274bf90_0;
    %load/vec4 v000000000274b810_0;
    %and;
    %assign/vec4 v000000000274bef0_0, 0;
    %jmp T_7.10;
T_7.4 ;
    %load/vec4 v000000000274bf90_0;
    %load/vec4 v000000000274b810_0;
    %xor;
    %assign/vec4 v000000000274bef0_0, 0;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v000000000274bf90_0;
    %load/vec4 v000000000274b810_0;
    %or;
    %inv;
    %assign/vec4 v000000000274bef0_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v000000000274b810_0;
    %load/vec4 v000000000274bf90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v000000000274b950_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v000000000274b810_0;
    %load/vec4 v000000000274bf90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v000000000274b950_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000274b810_0;
    %load/vec4 v000000000274bf90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %assign/vec4 v000000000274b950_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000002692db0;
T_8 ;
    %wait E_0000000002747880;
    %load/vec4 v000000000274b770_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000274b9f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000000000274bc70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000274b9f0_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v000000000274bef0_0;
    %assign/vec4 v000000000274b9f0_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v000000000274b950_0;
    %assign/vec4 v000000000274b9f0_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000271a1a0;
T_9 ;
    %wait E_0000000002747400;
    %load/vec4 v000000000274b630_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000274b270_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000274b1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000274b590_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000000000274b130_0;
    %assign/vec4 v000000000274b270_0, 0;
    %load/vec4 v000000000274c030_0;
    %assign/vec4 v000000000274b1d0_0, 0;
    %load/vec4 v000000000274ba90_0;
    %assign/vec4 v000000000274b590_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000026ee5b0;
T_10 ;
    %wait E_00000000027475c0;
    %load/vec4 v0000000002b02ba0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002b02880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000276d3e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002b03000_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000002b027e0_0;
    %assign/vec4 v0000000002b02880_0, 0;
    %load/vec4 v000000000276d200_0;
    %assign/vec4 v000000000276d3e0_0, 0;
    %load/vec4 v0000000002b02a60_0;
    %assign/vec4 v0000000002b03000_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000026c6c40;
T_11 ;
    %wait E_0000000002747400;
    %load/vec4 v000000000276d980_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000276d340_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000276dc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000276d2a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000000000276db60_0;
    %assign/vec4 v000000000276d340_0, 0;
    %load/vec4 v000000000276dac0_0;
    %assign/vec4 v000000000276dc00_0, 0;
    %load/vec4 v000000000276e060_0;
    %assign/vec4 v000000000276d2a0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000000027081b0;
T_12 ;
    %vpi_call 14 46 "$readmemh", "inst_rom.data", v000000000276f490 {0 0 0};
    %end;
    .thread T_12;
    .scope S_00000000027081b0;
T_13 ;
    %wait E_0000000002748c40;
    %load/vec4 v00000000027706b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002770750_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000000000276fa30_0;
    %parti/s 18, 2, 3;
    %ix/vec4 4;
    %load/vec4a v000000000276f490, 4;
    %assign/vec4 v0000000002770750_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000026e56a0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000276eb30_0, 0, 1;
T_14.0 ;
    %delay 10000, 0;
    %load/vec4 v000000000276eb30_0;
    %inv;
    %store/vec4 v000000000276eb30_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_00000000026e56a0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000276f170_0, 0, 1;
    %delay 195000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000276f170_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 51 "$stop" {0 0 0};
    %end;
    .thread T_15;
    .scope S_00000000026e56a0;
T_16 ;
    %vpi_call 2 60 "$monitor", "%d\012regs[0]\011=\011%b\012regs[1]\011=\011%b\012regs[2]\011=\011%b\012regs[3]\011=\011%b\012regs[4]\011=\011%b\012raddr1\011=\011%b\012raddr2\011=\011%b\012waddr\011=\011%b\012wdata\011=\011%b\012rdata1\011=\011%b\012rdata2\011=\011%b\012pc_i\011=\011%b\012inst_i\011=\011%b\012aluop\011=\011%b\012alusel\011=\011%b\012reg1\011=\011%b\012reg2\011=\011%b\012wdata_o\011=\011%b\012wd_o\011=\011%b\012wreg_o\011=\011%b\012", $stime, &A<v000000000276e7e0, 0>, &A<v000000000276e7e0, 1>, &A<v000000000276e7e0, 2>, &A<v000000000276e7e0, 3>, &A<v000000000276e7e0, 4>, v000000000276d7a0_0, v000000000276e240_0, v000000000276cda0_0, v000000000276cc60_0, v000000000276dca0_0, v000000000276dfc0_0, v0000000002b02920_0, v0000000002b03320_0, v000000000274bb30_0, v000000000274bc70_0, v000000000274bf90_0, v000000000274b810_0, v000000000274b9f0_0, v000000000274b8b0_0, v000000000274bd10_0, " " {0 0 0};
    %vpi_call 2 83 "$dumpfile", "openmips_min_sopc_tb.vcd" {0 0 0};
    %vpi_call 2 84 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000026e5820 {0 0 0};
    %delay 800000, 0;
    %vpi_call 2 86 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "openmips_min_sopc_tb.v";
    "./openmips_min_sopc.v";
    "./cpu.v";
    "./ex.v";
    "./ex_mem.v";
    "./id.v";
    "./id_ex.v";
    "./if_id.v";
    "./mem.v";
    "./mem_wb.v";
    "./pc.v";
    "./regfile.v";
    "./inst_rom.v";
