

================================================================
== Vitis HLS Report for 'drive_group_head_phase'
================================================================
* Date:           Thu Nov 27 09:35:05 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        drive_group_head_phase
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        7|  20.000 ns|  70.000 ns|    3|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.99>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 0"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln181 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:181]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i52 %head_ctx_ref, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i52 %head_ctx_ref"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %group_idx"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_idx, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_idx"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_idx, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_r"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%start_r_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_r" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:183]   --->   Operation 16 'read' 'start_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:183]   --->   Operation 17 'read' 'layer_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%group_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %group_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:183]   --->   Operation 18 'read' 'group_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %group_idx_read, i32 2, i32 31" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:199]   --->   Operation 19 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.99ns)   --->   "%icmp_ln199 = icmp_sgt  i30 %tmp, i30 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:199]   --->   Operation 20 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %if.end, void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:199]   --->   Operation 21 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i32 %group_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:202]   --->   Operation 22 'zext' 'zext_ln202' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i32 %group_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:202]   --->   Operation 23 'trunc' 'trunc_ln202' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%head_ctx_ref_addr = getelementptr i52 %head_ctx_ref, i64 0, i64 %zext_ln202" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 24 'getelementptr' 'head_ctx_ref_addr' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%head_ctx_ref_load = load i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 25 'load' 'head_ctx_ref_load' <Predicate = (!icmp_ln199)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>

State 2 <SV = 1> <Delay = 3.17>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln202, i3 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:202]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 27 [1/2] ( I:0.67ns O:0.67ns )   --->   "%head_ctx_ref_load = load i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 27 'load' 'head_ctx_ref_load' <Predicate = (!icmp_ln199)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i52 %head_ctx_ref_load" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 28 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i52 %head_ctx_ref_load" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 29 'trunc' 'trunc_ln203_1' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.01ns)   --->   "%icmp_ln203 = icmp_eq  i32 %trunc_ln203_1, i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 30 'icmp' 'icmp_ln203' <Predicate = (!icmp_ln199)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.42ns)   --->   "%br_ln203 = br i1 %icmp_ln203, void %if.then3, void %if.end4" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 31 'br' 'br_ln203' <Predicate = (!icmp_ln199)> <Delay = 0.42>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %head_ctx_ref_load, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:6->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:204]   --->   Operation 32 'bitselect' 'tmp_28' <Predicate = (!icmp_ln199 & !icmp_ln203)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln6 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i1.i19.i32, i1 %tmp_28, i19 0, i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:6->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:204]   --->   Operation 33 'bitconcatenate' 'or_ln6' <Predicate = (!icmp_ln199 & !icmp_ln203)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:11->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:204]   --->   Operation 34 'zext' 'zext_ln11' <Predicate = (!icmp_ln199 & !icmp_ln203)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln11 = store i52 %or_ln6, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:11->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:204]   --->   Operation 35 'store' 'store_ln11' <Predicate = (!icmp_ln199 & !icmp_ln203)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%br_ln205 = br void %if.end4" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:205]   --->   Operation 36 'br' 'br_ln205' <Predicate = (!icmp_ln199 & !icmp_ln203)> <Delay = 0.42>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%phi_ln203 = phi i51 %zext_ln11, void %if.then3, i51 %trunc_ln203, void %if.end" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 37 'phi' 'phi_ln203' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i51.i32.i32, i51 %phi_ln203, i32 32, i32 39" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:207]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.76ns)   --->   "%icmp_ln207 = icmp_eq  i8 %trunc_ln, i8 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:207]   --->   Operation 39 'icmp' 'icmp_ln207' <Predicate = (!icmp_ln199)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln207, void %if.then6, void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:207]   --->   Operation 40 'br' 'br_ln207' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.76ns)   --->   "%icmp_ln208 = icmp_eq  i8 %trunc_ln, i8 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:208]   --->   Operation 41 'icmp' 'icmp_ln208' <Predicate = (!icmp_ln199 & !icmp_ln207)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.28ns)   --->   "%and_ln208 = and i1 %icmp_ln208, i1 %start_r_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:208]   --->   Operation 42 'and' 'and_ln208' <Predicate = (!icmp_ln199 & !icmp_ln207)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln218 = br void %if.then6._crit_edge" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 43 'br' 'br_ln218' <Predicate = (icmp_ln207) | (icmp_ln199)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i1.i51, i1 %and_ln208, i51 %phi_ln203" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:208]   --->   Operation 44 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln208 = store i52 %or_ln, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:208]   --->   Operation 45 'store' 'store_ln208' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 1.44>
ST_4 : Operation 46 [2/2] (1.44ns)   --->   "%head_done = call i1 @run_single_head, i52 %head_ctx_ref, i5 %shl_ln, i32 %layer_idx_read, i1 %and_ln208, i1 %Q_started, i1 %K_started, i1 %V_started, i1 %att_scores_started, i1 %val_scale_started, i1 %softmax_started, i1 %att_value_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:209]   --->   Operation 46 'call' 'head_done' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 1.68>
ST_5 : Operation 47 [1/2] (1.25ns)   --->   "%head_done = call i1 @run_single_head, i52 %head_ctx_ref, i5 %shl_ln, i32 %layer_idx_read, i1 %and_ln208, i1 %Q_started, i1 %K_started, i1 %V_started, i1 %att_scores_started, i1 %val_scale_started, i1 %softmax_started, i1 %att_value_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:209]   --->   Operation 47 'call' 'head_done' <Predicate = (!icmp_ln199 & !icmp_ln207)> <Delay = 1.25> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 48 [1/1] (0.42ns)   --->   "%br_ln218 = br i1 %head_done, void %if.then6._crit_edge1, void %if.then6._crit_edge" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 48 'br' 'br_ln218' <Predicate = (!icmp_ln199 & !icmp_ln207)> <Delay = 0.42>
ST_5 : Operation 49 [1/1] (0.42ns)   --->   "%br_ln218 = br void %if.then6._crit_edge1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 49 'br' 'br_ln218' <Predicate = (head_done) | (icmp_ln207) | (icmp_ln199)> <Delay = 0.42>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty = phi i1 1, void %if.then6._crit_edge, i1 0, void %if.then6"   --->   Operation 50 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln223 = ret i1 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:223]   --->   Operation 51 'ret' 'ret_ln223' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.996ns
The critical path consists of the following:
	wire read operation ('group_idx_read', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:183) on port 'group_idx' (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:183) [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln199', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:199) [26]  (0.996 ns)

 <State 2>: 3.172ns
The critical path consists of the following:
	'load' operation 52 bit ('head_ctx_ref_load', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203) on array 'head_ctx_ref' [33]  (0.677 ns)
	'icmp' operation 1 bit ('icmp_ln203', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203) [36]  (1.016 ns)
	multiplexor before 'phi' operation 51 bit ('phi_ln203', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203) with incoming values : ('trunc_ln203', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203) ('zext_ln11', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:11->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:204) [45]  (0.427 ns)
	'phi' operation 51 bit ('phi_ln203', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203) with incoming values : ('trunc_ln203', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203) ('zext_ln11', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:11->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:204) [45]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln208', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:208) [50]  (0.765 ns)
	'and' operation 1 bit ('and_ln208', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:208) [51]  (0.287 ns)

 <State 3>: 0.677ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln208', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:208) of variable 'or_ln', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:208 on array 'head_ctx_ref' [53]  (0.677 ns)

 <State 4>: 1.443ns
The critical path consists of the following:
	'call' operation 1 bit ('head_done', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:209) to 'run_single_head' [54]  (1.443 ns)

 <State 5>: 1.681ns
The critical path consists of the following:
	'call' operation 1 bit ('head_done', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:209) to 'run_single_head' [54]  (1.254 ns)
	multiplexor before 'phi' operation 1 bit ('empty') [61]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
