0.6
2019.2
Nov  6 2019
21:57:16
E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.sim/sim_1/synth/func/xsim/tb_asd_4_func_synth.v,1742927401,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sim_1/new/tb_asd_4.v,,asd_4;glbl,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sim_1/new/tb_asd_4.v,1742927095,verilog,,,,tb_asd_4,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sim_1/new/tb_rca_16.v,1742919147,verilog,,,,tb_rca_16,,,,,,,,
