---
// Auto-generated instruction documentation
// Do not edit by hand

[[inst_hl_sw_upr]]
==== HL.SW.UPR

*Syntax:* hl.sw.upr SrcD, [SrcL, SrcR<{.sw,.uw,.neg}>], ->{t, u, Rd}

*Description:* Long (48-bit) instruction encoding.

*Encoding:*

image::../generated/encodings/enc_hl_sw_upr.svg[HL.SW.UPR encoding,width=800]

*Uop-Class:* STA/PRE_INDEX

*Compression:* HL48 (len=48)

*Uop-Class payload:* `{"addr_mode": "PRE_INDEX", "agu_kind": "STA", "note": "User confirmed all stores are AGU/STA + STD", "source": "group_rule", "split": ["AGU", "STD"], "uop_kind": "AGU"}`
