|TOP
clk24 => clk24.IN3
speakers[1] <= PhaseShifter:GeneratedPhaseShifters[1].ps.out
speakers[2] <= PhaseShifter:GeneratedPhaseShifters[2].ps.out
speakers[3] <= PhaseShifter:GeneratedPhaseShifters[3].ps.out
speakers[4] <= PhaseShifter:GeneratedPhaseShifters[4].ps.out
speakers[5] <= PhaseShifter:GeneratedPhaseShifters[5].ps.out
speakers[6] <= PhaseShifter:GeneratedPhaseShifters[6].ps.out
speakers[7] <= PhaseShifter:GeneratedPhaseShifters[7].ps.out
speakers[8] <= PhaseShifter:GeneratedPhaseShifters[8].ps.out
speakers[9] <= PhaseShifter:GeneratedPhaseShifters[9].ps.out
speakers[10] <= PhaseShifter:GeneratedPhaseShifters[10].ps.out
speakers[11] <= PhaseShifter:GeneratedPhaseShifters[11].ps.out
speakers[12] <= PhaseShifter:GeneratedPhaseShifters[12].ps.out
speakers[13] <= PhaseShifter:GeneratedPhaseShifters[13].ps.out
speakers[14] <= PhaseShifter:GeneratedPhaseShifters[14].ps.out
speakers[15] <= PhaseShifter:GeneratedPhaseShifters[15].ps.out
speakers[16] <= PhaseShifter:GeneratedPhaseShifters[16].ps.out
speakers[17] <= PhaseShifter:GeneratedPhaseShifters[17].ps.out
speakers[18] <= PhaseShifter:GeneratedPhaseShifters[18].ps.out
speakers[19] <= PhaseShifter:GeneratedPhaseShifters[19].ps.out
speakers[20] <= PhaseShifter:GeneratedPhaseShifters[20].ps.out
speakers[21] <= PhaseShifter:GeneratedPhaseShifters[21].ps.out
speakers[22] <= PhaseShifter:GeneratedPhaseShifters[22].ps.out
speakers[23] <= PhaseShifter:GeneratedPhaseShifters[23].ps.out
speakers[24] <= PhaseShifter:GeneratedPhaseShifters[24].ps.out
speakers[25] <= PhaseShifter:GeneratedPhaseShifters[25].ps.out
speakers[26] <= PhaseShifter:GeneratedPhaseShifters[26].ps.out
speakers[27] <= PhaseShifter:GeneratedPhaseShifters[27].ps.out
speakers[28] <= PhaseShifter:GeneratedPhaseShifters[28].ps.out
speakers[29] <= PhaseShifter:GeneratedPhaseShifters[29].ps.out
speakers[30] <= PhaseShifter:GeneratedPhaseShifters[30].ps.out
speakers[31] <= PhaseShifter:GeneratedPhaseShifters[31].ps.out
speakers[32] <= PhaseShifter:GeneratedPhaseShifters[32].ps.out
speakers[33] <= PhaseShifter:GeneratedPhaseShifters[33].ps.out
speakers[34] <= PhaseShifter:GeneratedPhaseShifters[34].ps.out
speakers[35] <= PhaseShifter:GeneratedPhaseShifters[35].ps.out
speakers[36] <= PhaseShifter:GeneratedPhaseShifters[36].ps.out
speakers[37] <= PhaseShifter:GeneratedPhaseShifters[37].ps.out
SCK => SCK.IN1
RXD => RXD.IN1
TXD <= SerialSlave:ss.TXD
PCKO => PCKO.IN2
VSYNC <= PDC:pdc.VSYNC
HSYNC <= PDC:pdc.HSYNC
PIXCLK <= PDC:pdc.PIXCLK
PIXD[0] <= PDC:pdc.PIXD
PIXD[1] <= PDC:pdc.PIXD
PIXD[2] <= PDC:pdc.PIXD
PIXD[3] <= PDC:pdc.PIXD
PIXD[4] <= PDC:pdc.PIXD
PIXD[5] <= PDC:pdc.PIXD
PIXD[6] <= PDC:pdc.PIXD
PIXD[7] <= PDC:pdc.PIXD
MIC[1] => MIC[1].IN1
MIC[2] => MIC[2].IN1
MIC[3] => MIC[3].IN1
MIC[4] => MIC[4].IN1
MIC[5] => MIC[5].IN1
MIC[6] => MIC[6].IN1
MIC[7] => MIC[7].IN1
MIC[8] => MIC[8].IN1
MIC[9] => MIC[9].IN1
MIC[10] => MIC[10].IN1
MIC[11] => MIC[11].IN1
MIC[12] => MIC[12].IN1
MICCLK[0] <= clk4_8.DB_MAX_OUTPUT_PORT_TYPE
MICCLK[1] <= clk4_8.DB_MAX_OUTPUT_PORT_TYPE
LED[0] <= LED.DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= register[4][1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= <VCC>


|TOP|PowerOnReset:por
clk => por.CLK
clk => por_counter[0].CLK
clk => por_counter[1].CLK
clk => por_counter[2].CLK
clk => por_counter[3].CLK
clk => por_counter[4].CLK
clk => por_counter[5].CLK
clk => por_counter[6].CLK
clk => por_counter[7].CLK
clk => por_counter[8].CLK
clk => por_counter[9].CLK
clk => por_counter[10].CLK
clk => por_counter[11].CLK
clk => por_counter[12].CLK
pll_locked => por_counter.OUTPUTSELECT
pll_locked => por_counter.OUTPUTSELECT
pll_locked => por_counter.OUTPUTSELECT
pll_locked => por_counter.OUTPUTSELECT
pll_locked => por_counter.OUTPUTSELECT
pll_locked => por_counter.OUTPUTSELECT
pll_locked => por_counter.OUTPUTSELECT
pll_locked => por_counter.OUTPUTSELECT
pll_locked => por_counter.OUTPUTSELECT
pll_locked => por_counter.OUTPUTSELECT
pll_locked => por_counter.OUTPUTSELECT
pll_locked => por_counter.OUTPUTSELECT
pll_locked => por_counter.OUTPUTSELECT
pll_locked => por.OUTPUTSELECT
res_n <= por.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PLL:pll
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|TOP|PLL:pll|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|TOP|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|TOP|SerialSlave:ss
res_n => BitCounter[0].IN1
res_n => recieveBuffer[0].ACLR
res_n => recieveBuffer[1].ACLR
res_n => recieveBuffer[2].ACLR
res_n => recieveBuffer[3].ACLR
res_n => recieveBuffer[4].ACLR
res_n => recieveBuffer[5].ACLR
res_n => recieveBuffer[6].ACLR
res_n => recieveBuffer[7].ACLR
res_n => sendBuffer[0].ACLR
res_n => sendBuffer[1].ACLR
res_n => sendBuffer[2].ACLR
res_n => sendBuffer[3].ACLR
res_n => sendBuffer[4].ACLR
res_n => sendBuffer[5].ACLR
res_n => sendBuffer[6].ACLR
res_n => sendBuffer[7].ACLR
clk => preSCK[0].CLK
clk => preSCK[1].CLK
clk => preSCK[2].CLK
clk => preSCK[3].CLK
clk => preSCK[4].CLK
clk => preSCK[5].CLK
clk => preSCK[6].CLK
clk => preSCK[7].CLK
clk => preSCK[8].CLK
clk => preSCK[9].CLK
clk => preSCK[10].CLK
clk => preSCK[11].CLK
clk => preSCK[12].CLK
clk => preSCK[13].CLK
clk => preSCK[14].CLK
clk => preSCK[15].CLK
SCK => recieveBuffer.OUTPUTSELECT
SCK => recieveBuffer.OUTPUTSELECT
SCK => recieveBuffer.OUTPUTSELECT
SCK => recieveBuffer.OUTPUTSELECT
SCK => recieveBuffer.OUTPUTSELECT
SCK => recieveBuffer.OUTPUTSELECT
SCK => recieveBuffer.OUTPUTSELECT
SCK => recieveBuffer.OUTPUTSELECT
SCK => BitCounter.OUTPUTSELECT
SCK => BitCounter.OUTPUTSELECT
SCK => BitCounter.OUTPUTSELECT
SCK => BitCounter.OUTPUTSELECT
SCK => sendBuffer.OUTPUTSELECT
SCK => sendBuffer.OUTPUTSELECT
SCK => sendBuffer.OUTPUTSELECT
SCK => sendBuffer.OUTPUTSELECT
SCK => sendBuffer.OUTPUTSELECT
SCK => sendBuffer.OUTPUTSELECT
SCK => sendBuffer.OUTPUTSELECT
SCK => sendBuffer.OUTPUTSELECT
SCK => preSCK[0].DATAIN
RXD => recieveBuffer.DATAB
TXD <= sendBuffer[0].DB_MAX_OUTPUT_PORT_TYPE
sendData[0] => sendBuffer.DATAB
sendData[1] => sendBuffer.DATAB
sendData[2] => sendBuffer.DATAB
sendData[3] => sendBuffer.DATAB
sendData[4] => sendBuffer.DATAB
sendData[5] => sendBuffer.DATAB
sendData[6] => sendBuffer.DATAB
sendData[7] => sendBuffer.DATAB
recievedData[0] <= recieveBuffer[0].DB_MAX_OUTPUT_PORT_TYPE
recievedData[1] <= recieveBuffer[1].DB_MAX_OUTPUT_PORT_TYPE
recievedData[2] <= recieveBuffer[2].DB_MAX_OUTPUT_PORT_TYPE
recievedData[3] <= recieveBuffer[3].DB_MAX_OUTPUT_PORT_TYPE
recievedData[4] <= recieveBuffer[4].DB_MAX_OUTPUT_PORT_TYPE
recievedData[5] <= recieveBuffer[5].DB_MAX_OUTPUT_PORT_TYPE
recievedData[6] <= recieveBuffer[6].DB_MAX_OUTPUT_PORT_TYPE
recievedData[7] <= recieveBuffer[7].DB_MAX_OUTPUT_PORT_TYPE
recieved <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[1].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[2].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[3].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[4].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[5].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[6].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[7].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[8].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[9].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[10].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[11].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[12].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[13].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[14].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[15].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[16].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[17].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[18].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[19].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[20].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[21].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[22].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[23].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[24].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[25].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[26].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[27].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[28].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[29].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[30].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[31].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[32].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[33].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[34].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[35].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[36].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PhaseShifter:GeneratedPhaseShifters[37].ps
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
shift[0] => Mux0.IN3
shift[1] => Mux0.IN2
shift[2] => Mux0.IN1
shift[3] => Mux0.IN0
in => Q[0].DATAIN
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[1].mic
res_n => res_n.IN2
clk4_8 => clk4_8.IN2
clk0_3 => ~NO_FANOUT~
dataIn => inputBuf.DATAB
dataOut[0] <= fir_result_buf[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= fir_result_buf[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= fir_result_buf[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= fir_result_buf[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= fir_result_buf[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= fir_result_buf[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= fir_result_buf[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= fir_result_buf[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= fir_result_buf[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= fir_result_buf[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= fir_result_buf[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= fir_result_buf[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= fir_result_buf[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= fir_result_buf[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= fir_result_buf[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= fir_result_buf[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= fir_result_buf[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= fir_result_buf[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= fir_result_buf[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= fir_result_buf[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= fir_result_buf[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[1].mic|CIC:cic
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => d_d7[0].CLK
clk => d_d7[1].CLK
clk => d_d7[2].CLK
clk => d_d7[3].CLK
clk => d_d7[4].CLK
clk => d_d7[5].CLK
clk => d_d7[6].CLK
clk => d_d7[7].CLK
clk => d_d7[8].CLK
clk => d_d7[9].CLK
clk => d_d7[10].CLK
clk => d_d7[11].CLK
clk => d_d7[12].CLK
clk => d_d7[13].CLK
clk => d_d7[14].CLK
clk => d_d7[15].CLK
clk => d_d7[16].CLK
clk => d_d6[0].CLK
clk => d_d6[1].CLK
clk => d_d6[2].CLK
clk => d_d6[3].CLK
clk => d_d6[4].CLK
clk => d_d6[5].CLK
clk => d_d6[6].CLK
clk => d_d6[7].CLK
clk => d_d6[8].CLK
clk => d_d6[9].CLK
clk => d_d6[10].CLK
clk => d_d6[11].CLK
clk => d_d6[12].CLK
clk => d_d6[13].CLK
clk => d_d6[14].CLK
clk => d_d6[15].CLK
clk => d_d6[16].CLK
clk => d_d5[0].CLK
clk => d_d5[1].CLK
clk => d_d5[2].CLK
clk => d_d5[3].CLK
clk => d_d5[4].CLK
clk => d_d5[5].CLK
clk => d_d5[6].CLK
clk => d_d5[7].CLK
clk => d_d5[8].CLK
clk => d_d5[9].CLK
clk => d_d5[10].CLK
clk => d_d5[11].CLK
clk => d_d5[12].CLK
clk => d_d5[13].CLK
clk => d_d5[14].CLK
clk => d_d5[15].CLK
clk => d_d5[16].CLK
clk => d8[9].CLK
clk => d8[10].CLK
clk => d8[11].CLK
clk => d8[12].CLK
clk => d8[13].CLK
clk => d8[14].CLK
clk => d8[15].CLK
clk => d8[16].CLK
clk => d7[0].CLK
clk => d7[1].CLK
clk => d7[2].CLK
clk => d7[3].CLK
clk => d7[4].CLK
clk => d7[5].CLK
clk => d7[6].CLK
clk => d7[7].CLK
clk => d7[8].CLK
clk => d7[9].CLK
clk => d7[10].CLK
clk => d7[11].CLK
clk => d7[12].CLK
clk => d7[13].CLK
clk => d7[14].CLK
clk => d7[15].CLK
clk => d7[16].CLK
clk => d6[0].CLK
clk => d6[1].CLK
clk => d6[2].CLK
clk => d6[3].CLK
clk => d6[4].CLK
clk => d6[5].CLK
clk => d6[6].CLK
clk => d6[7].CLK
clk => d6[8].CLK
clk => d6[9].CLK
clk => d6[10].CLK
clk => d6[11].CLK
clk => d6[12].CLK
clk => d6[13].CLK
clk => d6[14].CLK
clk => d6[15].CLK
clk => d6[16].CLK
clk => d5[0].CLK
clk => d5[1].CLK
clk => d5[2].CLK
clk => d5[3].CLK
clk => d5[4].CLK
clk => d5[5].CLK
clk => d5[6].CLK
clk => d5[7].CLK
clk => d5[8].CLK
clk => d5[9].CLK
clk => d5[10].CLK
clk => d5[11].CLK
clk => d5[12].CLK
clk => d5[13].CLK
clk => d5[14].CLK
clk => d5[15].CLK
clk => d5[16].CLK
clk => d_d_temp[0].CLK
clk => d_d_temp[1].CLK
clk => d_d_temp[2].CLK
clk => d_d_temp[3].CLK
clk => d_d_temp[4].CLK
clk => d_d_temp[5].CLK
clk => d_d_temp[6].CLK
clk => d_d_temp[7].CLK
clk => d_d_temp[8].CLK
clk => d_d_temp[9].CLK
clk => d_d_temp[10].CLK
clk => d_d_temp[11].CLK
clk => d_d_temp[12].CLK
clk => d_d_temp[13].CLK
clk => d_d_temp[14].CLK
clk => d_d_temp[15].CLK
clk => d_d_temp[16].CLK
clk => out_valid~reg0.CLK
clk => valid_comb.CLK
clk => d_temp[0].CLK
clk => d_temp[1].CLK
clk => d_temp[2].CLK
clk => d_temp[3].CLK
clk => d_temp[4].CLK
clk => d_temp[5].CLK
clk => d_temp[6].CLK
clk => d_temp[7].CLK
clk => d_temp[8].CLK
clk => d_temp[9].CLK
clk => d_temp[10].CLK
clk => d_temp[11].CLK
clk => d_temp[12].CLK
clk => d_temp[13].CLK
clk => d_temp[14].CLK
clk => d_temp[15].CLK
clk => d_temp[16].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => d4[0].CLK
clk => d4[1].CLK
clk => d4[2].CLK
clk => d4[3].CLK
clk => d4[4].CLK
clk => d4[5].CLK
clk => d4[6].CLK
clk => d4[7].CLK
clk => d4[8].CLK
clk => d4[9].CLK
clk => d4[10].CLK
clk => d4[11].CLK
clk => d4[12].CLK
clk => d4[13].CLK
clk => d4[14].CLK
clk => d4[15].CLK
clk => d4[16].CLK
clk => d3[0].CLK
clk => d3[1].CLK
clk => d3[2].CLK
clk => d3[3].CLK
clk => d3[4].CLK
clk => d3[5].CLK
clk => d3[6].CLK
clk => d3[7].CLK
clk => d3[8].CLK
clk => d3[9].CLK
clk => d3[10].CLK
clk => d3[11].CLK
clk => d3[12].CLK
clk => d3[13].CLK
clk => d3[14].CLK
clk => d3[15].CLK
clk => d3[16].CLK
clk => d2[0].CLK
clk => d2[1].CLK
clk => d2[2].CLK
clk => d2[3].CLK
clk => d2[4].CLK
clk => d2[5].CLK
clk => d2[6].CLK
clk => d2[7].CLK
clk => d2[8].CLK
clk => d2[9].CLK
clk => d2[10].CLK
clk => d2[11].CLK
clk => d2[12].CLK
clk => d2[13].CLK
clk => d2[14].CLK
clk => d2[15].CLK
clk => d2[16].CLK
clk => d1[0].CLK
clk => d1[1].CLK
clk => d1[2].CLK
clk => d1[3].CLK
clk => d1[4].CLK
clk => d1[5].CLK
clk => d1[6].CLK
clk => d1[7].CLK
clk => d1[8].CLK
clk => d1[9].CLK
clk => d1[10].CLK
clk => d1[11].CLK
clk => d1[12].CLK
clk => d1[13].CLK
clk => d1[14].CLK
clk => d1[15].CLK
clk => d1[16].CLK
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => valid_comb.ENA
in[0] => Add0.IN17
in[1] => Add0.IN16
in[2] => Add0.IN15
in[3] => Add0.IN14
in[4] => Add0.IN13
in[5] => Add0.IN12
in[6] => Add0.IN11
in[7] => Add0.IN1
in[7] => Add0.IN2
in[7] => Add0.IN3
in[7] => Add0.IN4
in[7] => Add0.IN5
in[7] => Add0.IN6
in[7] => Add0.IN7
in[7] => Add0.IN8
in[7] => Add0.IN9
in[7] => Add0.IN10
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[1].mic|FIR:fir
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[2] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[3] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[4] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[5] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[6] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[7] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[8] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[9] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[10] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[11] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[12] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[13] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[14] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[15] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[16] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[17] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[18] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[19] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[20] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_valid <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
ast_source_error[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
clk => clk.IN1
reset_n => reset_n.IN1


|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0
clk => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.clk
reset_n => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.reset_n
ast_sink_data[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[0]
ast_sink_data[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[1]
ast_sink_data[2] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[2]
ast_sink_data[3] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[3]
ast_sink_data[4] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[4]
ast_sink_data[5] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[5]
ast_sink_data[6] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[6]
ast_sink_data[7] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[7]
ast_sink_valid => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_valid
ast_sink_error[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[0]
ast_sink_error[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[1]
ast_source_data[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[0]
ast_source_data[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[1]
ast_source_data[2] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[2]
ast_source_data[3] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[3]
ast_source_data[4] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[4]
ast_source_data[5] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[5]
ast_source_data[6] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[6]
ast_source_data[7] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[7]
ast_source_data[8] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[8]
ast_source_data[9] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[9]
ast_source_data[10] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[10]
ast_source_data[11] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[11]
ast_source_data[12] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[12]
ast_source_data[13] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[13]
ast_source_data[14] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[14]
ast_source_data[15] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[15]
ast_source_data[16] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[16]
ast_source_data[17] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[17]
ast_source_data[18] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[18]
ast_source_data[19] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[19]
ast_source_data[20] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[20]
ast_source_valid <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[0]
ast_source_error[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[1]


|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => FIR_fir_compiler_ii_0_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_13.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_13.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_13.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_13.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_13.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_13.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_13.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_13.xin[7]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_sym_add0_o[0].CLK
clk => u0_m0_wo0_sym_add0_o[1].CLK
clk => u0_m0_wo0_sym_add0_o[2].CLK
clk => u0_m0_wo0_sym_add0_o[3].CLK
clk => u0_m0_wo0_sym_add0_o[4].CLK
clk => u0_m0_wo0_sym_add0_o[5].CLK
clk => u0_m0_wo0_sym_add0_o[6].CLK
clk => u0_m0_wo0_sym_add0_o[7].CLK
clk => u0_m0_wo0_sym_add0_o[8].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_eq.CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_q[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_symSuppress_0_seq_eq.CLK
clk => u0_m0_wo0_symSuppress_0_seq_q[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_13.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_16.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem.clock0
clk => dspba_delay:d_xIn_0_13.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_cm0_q[0].PRESET
areset => u0_m0_wo0_cm0_q[1].PRESET
areset => u0_m0_wo0_cm0_q[2].PRESET
areset => u0_m0_wo0_cm0_q[3].PRESET
areset => u0_m0_wo0_cm0_q[4].PRESET
areset => u0_m0_wo0_cm0_q[5].PRESET
areset => u0_m0_wo0_cm0_q[6].PRESET
areset => u0_m0_wo0_cm0_q[7].ACLR
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_sym_add0_o[0].ACLR
areset => u0_m0_wo0_sym_add0_o[1].ACLR
areset => u0_m0_wo0_sym_add0_o[2].ACLR
areset => u0_m0_wo0_sym_add0_o[3].ACLR
areset => u0_m0_wo0_sym_add0_o[4].ACLR
areset => u0_m0_wo0_sym_add0_o[5].ACLR
areset => u0_m0_wo0_sym_add0_o[6].ACLR
areset => u0_m0_wo0_sym_add0_o[7].ACLR
areset => u0_m0_wo0_sym_add0_o[8].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_eq.ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_q[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_symSuppress_0_seq_eq.ACLR
areset => u0_m0_wo0_symSuppress_0_seq_q[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_13.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_16.aclr
areset => dspba_delay:d_xIn_0_13.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.ACLR


|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
wren_a => altsyncram_ctm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ctm3:auto_generated.data_a[0]
data_a[1] => altsyncram_ctm3:auto_generated.data_a[1]
data_a[2] => altsyncram_ctm3:auto_generated.data_a[2]
data_a[3] => altsyncram_ctm3:auto_generated.data_a[3]
data_a[4] => altsyncram_ctm3:auto_generated.data_a[4]
data_a[5] => altsyncram_ctm3:auto_generated.data_a[5]
data_a[6] => altsyncram_ctm3:auto_generated.data_a[6]
data_a[7] => altsyncram_ctm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_ctm3:auto_generated.address_a[0]
address_a[1] => altsyncram_ctm3:auto_generated.address_a[1]
address_a[2] => altsyncram_ctm3:auto_generated.address_a[2]
address_a[3] => altsyncram_ctm3:auto_generated.address_a[3]
address_a[4] => altsyncram_ctm3:auto_generated.address_a[4]
address_b[0] => altsyncram_ctm3:auto_generated.address_b[0]
address_b[1] => altsyncram_ctm3:auto_generated.address_b[1]
address_b[2] => altsyncram_ctm3:auto_generated.address_b[2]
address_b[3] => altsyncram_ctm3:auto_generated.address_b[3]
address_b[4] => altsyncram_ctm3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ctm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_ctm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_ctm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_ctm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_ctm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_ctm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_ctm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_ctm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_ctm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
wren_a => altsyncram_etm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_etm3:auto_generated.data_a[0]
data_a[1] => altsyncram_etm3:auto_generated.data_a[1]
data_a[2] => altsyncram_etm3:auto_generated.data_a[2]
data_a[3] => altsyncram_etm3:auto_generated.data_a[3]
data_a[4] => altsyncram_etm3:auto_generated.data_a[4]
data_a[5] => altsyncram_etm3:auto_generated.data_a[5]
data_a[6] => altsyncram_etm3:auto_generated.data_a[6]
data_a[7] => altsyncram_etm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_etm3:auto_generated.address_a[0]
address_a[1] => altsyncram_etm3:auto_generated.address_a[1]
address_a[2] => altsyncram_etm3:auto_generated.address_a[2]
address_a[3] => altsyncram_etm3:auto_generated.address_a[3]
address_b[0] => altsyncram_etm3:auto_generated.address_b[0]
address_b[1] => altsyncram_etm3:auto_generated.address_b[1]
address_b[2] => altsyncram_etm3:auto_generated.address_b[2]
address_b[3] => altsyncram_etm3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_etm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_etm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_etm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_etm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_etm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_etm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_etm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_etm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_etm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
dataa[0] => mult_1mt:auto_generated.dataa[0]
dataa[1] => mult_1mt:auto_generated.dataa[1]
dataa[2] => mult_1mt:auto_generated.dataa[2]
dataa[3] => mult_1mt:auto_generated.dataa[3]
dataa[4] => mult_1mt:auto_generated.dataa[4]
dataa[5] => mult_1mt:auto_generated.dataa[5]
dataa[6] => mult_1mt:auto_generated.dataa[6]
dataa[7] => mult_1mt:auto_generated.dataa[7]
datab[0] => mult_1mt:auto_generated.datab[0]
datab[1] => mult_1mt:auto_generated.datab[1]
datab[2] => mult_1mt:auto_generated.datab[2]
datab[3] => mult_1mt:auto_generated.datab[3]
datab[4] => mult_1mt:auto_generated.datab[4]
datab[5] => mult_1mt:auto_generated.datab[5]
datab[6] => mult_1mt:auto_generated.datab[6]
datab[7] => mult_1mt:auto_generated.datab[7]
datab[8] => mult_1mt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_1mt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_1mt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_1mt:auto_generated.result[0]
result[1] <= mult_1mt:auto_generated.result[1]
result[2] <= mult_1mt:auto_generated.result[2]
result[3] <= mult_1mt:auto_generated.result[3]
result[4] <= mult_1mt:auto_generated.result[4]
result[5] <= mult_1mt:auto_generated.result[5]
result[6] <= mult_1mt:auto_generated.result[6]
result[7] <= mult_1mt:auto_generated.result[7]
result[8] <= mult_1mt:auto_generated.result[8]
result[9] <= mult_1mt:auto_generated.result[9]
result[10] <= mult_1mt:auto_generated.result[10]
result[11] <= mult_1mt:auto_generated.result[11]
result[12] <= mult_1mt:auto_generated.result[12]
result[13] <= mult_1mt:auto_generated.result[13]
result[14] <= mult_1mt:auto_generated.result[14]
result[15] <= mult_1mt:auto_generated.result[15]
result[16] <= mult_1mt:auto_generated.result[16]


|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16


|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[2].mic
res_n => res_n.IN2
clk4_8 => clk4_8.IN2
clk0_3 => ~NO_FANOUT~
dataIn => inputBuf.DATAB
dataOut[0] <= fir_result_buf[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= fir_result_buf[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= fir_result_buf[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= fir_result_buf[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= fir_result_buf[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= fir_result_buf[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= fir_result_buf[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= fir_result_buf[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= fir_result_buf[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= fir_result_buf[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= fir_result_buf[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= fir_result_buf[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= fir_result_buf[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= fir_result_buf[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= fir_result_buf[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= fir_result_buf[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= fir_result_buf[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= fir_result_buf[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= fir_result_buf[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= fir_result_buf[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= fir_result_buf[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[2].mic|CIC:cic
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => d_d7[0].CLK
clk => d_d7[1].CLK
clk => d_d7[2].CLK
clk => d_d7[3].CLK
clk => d_d7[4].CLK
clk => d_d7[5].CLK
clk => d_d7[6].CLK
clk => d_d7[7].CLK
clk => d_d7[8].CLK
clk => d_d7[9].CLK
clk => d_d7[10].CLK
clk => d_d7[11].CLK
clk => d_d7[12].CLK
clk => d_d7[13].CLK
clk => d_d7[14].CLK
clk => d_d7[15].CLK
clk => d_d7[16].CLK
clk => d_d6[0].CLK
clk => d_d6[1].CLK
clk => d_d6[2].CLK
clk => d_d6[3].CLK
clk => d_d6[4].CLK
clk => d_d6[5].CLK
clk => d_d6[6].CLK
clk => d_d6[7].CLK
clk => d_d6[8].CLK
clk => d_d6[9].CLK
clk => d_d6[10].CLK
clk => d_d6[11].CLK
clk => d_d6[12].CLK
clk => d_d6[13].CLK
clk => d_d6[14].CLK
clk => d_d6[15].CLK
clk => d_d6[16].CLK
clk => d_d5[0].CLK
clk => d_d5[1].CLK
clk => d_d5[2].CLK
clk => d_d5[3].CLK
clk => d_d5[4].CLK
clk => d_d5[5].CLK
clk => d_d5[6].CLK
clk => d_d5[7].CLK
clk => d_d5[8].CLK
clk => d_d5[9].CLK
clk => d_d5[10].CLK
clk => d_d5[11].CLK
clk => d_d5[12].CLK
clk => d_d5[13].CLK
clk => d_d5[14].CLK
clk => d_d5[15].CLK
clk => d_d5[16].CLK
clk => d8[9].CLK
clk => d8[10].CLK
clk => d8[11].CLK
clk => d8[12].CLK
clk => d8[13].CLK
clk => d8[14].CLK
clk => d8[15].CLK
clk => d8[16].CLK
clk => d7[0].CLK
clk => d7[1].CLK
clk => d7[2].CLK
clk => d7[3].CLK
clk => d7[4].CLK
clk => d7[5].CLK
clk => d7[6].CLK
clk => d7[7].CLK
clk => d7[8].CLK
clk => d7[9].CLK
clk => d7[10].CLK
clk => d7[11].CLK
clk => d7[12].CLK
clk => d7[13].CLK
clk => d7[14].CLK
clk => d7[15].CLK
clk => d7[16].CLK
clk => d6[0].CLK
clk => d6[1].CLK
clk => d6[2].CLK
clk => d6[3].CLK
clk => d6[4].CLK
clk => d6[5].CLK
clk => d6[6].CLK
clk => d6[7].CLK
clk => d6[8].CLK
clk => d6[9].CLK
clk => d6[10].CLK
clk => d6[11].CLK
clk => d6[12].CLK
clk => d6[13].CLK
clk => d6[14].CLK
clk => d6[15].CLK
clk => d6[16].CLK
clk => d5[0].CLK
clk => d5[1].CLK
clk => d5[2].CLK
clk => d5[3].CLK
clk => d5[4].CLK
clk => d5[5].CLK
clk => d5[6].CLK
clk => d5[7].CLK
clk => d5[8].CLK
clk => d5[9].CLK
clk => d5[10].CLK
clk => d5[11].CLK
clk => d5[12].CLK
clk => d5[13].CLK
clk => d5[14].CLK
clk => d5[15].CLK
clk => d5[16].CLK
clk => d_d_temp[0].CLK
clk => d_d_temp[1].CLK
clk => d_d_temp[2].CLK
clk => d_d_temp[3].CLK
clk => d_d_temp[4].CLK
clk => d_d_temp[5].CLK
clk => d_d_temp[6].CLK
clk => d_d_temp[7].CLK
clk => d_d_temp[8].CLK
clk => d_d_temp[9].CLK
clk => d_d_temp[10].CLK
clk => d_d_temp[11].CLK
clk => d_d_temp[12].CLK
clk => d_d_temp[13].CLK
clk => d_d_temp[14].CLK
clk => d_d_temp[15].CLK
clk => d_d_temp[16].CLK
clk => out_valid~reg0.CLK
clk => valid_comb.CLK
clk => d_temp[0].CLK
clk => d_temp[1].CLK
clk => d_temp[2].CLK
clk => d_temp[3].CLK
clk => d_temp[4].CLK
clk => d_temp[5].CLK
clk => d_temp[6].CLK
clk => d_temp[7].CLK
clk => d_temp[8].CLK
clk => d_temp[9].CLK
clk => d_temp[10].CLK
clk => d_temp[11].CLK
clk => d_temp[12].CLK
clk => d_temp[13].CLK
clk => d_temp[14].CLK
clk => d_temp[15].CLK
clk => d_temp[16].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => d4[0].CLK
clk => d4[1].CLK
clk => d4[2].CLK
clk => d4[3].CLK
clk => d4[4].CLK
clk => d4[5].CLK
clk => d4[6].CLK
clk => d4[7].CLK
clk => d4[8].CLK
clk => d4[9].CLK
clk => d4[10].CLK
clk => d4[11].CLK
clk => d4[12].CLK
clk => d4[13].CLK
clk => d4[14].CLK
clk => d4[15].CLK
clk => d4[16].CLK
clk => d3[0].CLK
clk => d3[1].CLK
clk => d3[2].CLK
clk => d3[3].CLK
clk => d3[4].CLK
clk => d3[5].CLK
clk => d3[6].CLK
clk => d3[7].CLK
clk => d3[8].CLK
clk => d3[9].CLK
clk => d3[10].CLK
clk => d3[11].CLK
clk => d3[12].CLK
clk => d3[13].CLK
clk => d3[14].CLK
clk => d3[15].CLK
clk => d3[16].CLK
clk => d2[0].CLK
clk => d2[1].CLK
clk => d2[2].CLK
clk => d2[3].CLK
clk => d2[4].CLK
clk => d2[5].CLK
clk => d2[6].CLK
clk => d2[7].CLK
clk => d2[8].CLK
clk => d2[9].CLK
clk => d2[10].CLK
clk => d2[11].CLK
clk => d2[12].CLK
clk => d2[13].CLK
clk => d2[14].CLK
clk => d2[15].CLK
clk => d2[16].CLK
clk => d1[0].CLK
clk => d1[1].CLK
clk => d1[2].CLK
clk => d1[3].CLK
clk => d1[4].CLK
clk => d1[5].CLK
clk => d1[6].CLK
clk => d1[7].CLK
clk => d1[8].CLK
clk => d1[9].CLK
clk => d1[10].CLK
clk => d1[11].CLK
clk => d1[12].CLK
clk => d1[13].CLK
clk => d1[14].CLK
clk => d1[15].CLK
clk => d1[16].CLK
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => valid_comb.ENA
in[0] => Add0.IN17
in[1] => Add0.IN16
in[2] => Add0.IN15
in[3] => Add0.IN14
in[4] => Add0.IN13
in[5] => Add0.IN12
in[6] => Add0.IN11
in[7] => Add0.IN1
in[7] => Add0.IN2
in[7] => Add0.IN3
in[7] => Add0.IN4
in[7] => Add0.IN5
in[7] => Add0.IN6
in[7] => Add0.IN7
in[7] => Add0.IN8
in[7] => Add0.IN9
in[7] => Add0.IN10
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[2].mic|FIR:fir
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[2] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[3] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[4] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[5] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[6] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[7] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[8] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[9] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[10] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[11] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[12] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[13] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[14] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[15] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[16] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[17] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[18] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[19] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[20] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_valid <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
ast_source_error[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
clk => clk.IN1
reset_n => reset_n.IN1


|TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0
clk => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.clk
reset_n => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.reset_n
ast_sink_data[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[0]
ast_sink_data[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[1]
ast_sink_data[2] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[2]
ast_sink_data[3] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[3]
ast_sink_data[4] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[4]
ast_sink_data[5] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[5]
ast_sink_data[6] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[6]
ast_sink_data[7] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[7]
ast_sink_valid => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_valid
ast_sink_error[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[0]
ast_sink_error[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[1]
ast_source_data[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[0]
ast_source_data[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[1]
ast_source_data[2] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[2]
ast_source_data[3] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[3]
ast_source_data[4] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[4]
ast_source_data[5] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[5]
ast_source_data[6] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[6]
ast_source_data[7] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[7]
ast_source_data[8] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[8]
ast_source_data[9] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[9]
ast_source_data[10] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[10]
ast_source_data[11] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[11]
ast_source_data[12] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[12]
ast_source_data[13] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[13]
ast_source_data[14] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[14]
ast_source_data[15] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[15]
ast_source_data[16] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[16]
ast_source_data[17] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[17]
ast_source_data[18] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[18]
ast_source_data[19] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[19]
ast_source_data[20] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[20]
ast_source_valid <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[0]
ast_source_error[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[1]


|TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => FIR_fir_compiler_ii_0_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_13.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_13.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_13.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_13.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_13.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_13.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_13.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_13.xin[7]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_sym_add0_o[0].CLK
clk => u0_m0_wo0_sym_add0_o[1].CLK
clk => u0_m0_wo0_sym_add0_o[2].CLK
clk => u0_m0_wo0_sym_add0_o[3].CLK
clk => u0_m0_wo0_sym_add0_o[4].CLK
clk => u0_m0_wo0_sym_add0_o[5].CLK
clk => u0_m0_wo0_sym_add0_o[6].CLK
clk => u0_m0_wo0_sym_add0_o[7].CLK
clk => u0_m0_wo0_sym_add0_o[8].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_eq.CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_q[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_symSuppress_0_seq_eq.CLK
clk => u0_m0_wo0_symSuppress_0_seq_q[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_13.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_16.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem.clock0
clk => dspba_delay:d_xIn_0_13.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_cm0_q[0].PRESET
areset => u0_m0_wo0_cm0_q[1].PRESET
areset => u0_m0_wo0_cm0_q[2].PRESET
areset => u0_m0_wo0_cm0_q[3].PRESET
areset => u0_m0_wo0_cm0_q[4].PRESET
areset => u0_m0_wo0_cm0_q[5].PRESET
areset => u0_m0_wo0_cm0_q[6].PRESET
areset => u0_m0_wo0_cm0_q[7].ACLR
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_sym_add0_o[0].ACLR
areset => u0_m0_wo0_sym_add0_o[1].ACLR
areset => u0_m0_wo0_sym_add0_o[2].ACLR
areset => u0_m0_wo0_sym_add0_o[3].ACLR
areset => u0_m0_wo0_sym_add0_o[4].ACLR
areset => u0_m0_wo0_sym_add0_o[5].ACLR
areset => u0_m0_wo0_sym_add0_o[6].ACLR
areset => u0_m0_wo0_sym_add0_o[7].ACLR
areset => u0_m0_wo0_sym_add0_o[8].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_eq.ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_q[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_symSuppress_0_seq_eq.ACLR
areset => u0_m0_wo0_symSuppress_0_seq_q[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_13.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_16.aclr
areset => dspba_delay:d_xIn_0_13.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.ACLR


|TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
wren_a => altsyncram_ctm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ctm3:auto_generated.data_a[0]
data_a[1] => altsyncram_ctm3:auto_generated.data_a[1]
data_a[2] => altsyncram_ctm3:auto_generated.data_a[2]
data_a[3] => altsyncram_ctm3:auto_generated.data_a[3]
data_a[4] => altsyncram_ctm3:auto_generated.data_a[4]
data_a[5] => altsyncram_ctm3:auto_generated.data_a[5]
data_a[6] => altsyncram_ctm3:auto_generated.data_a[6]
data_a[7] => altsyncram_ctm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_ctm3:auto_generated.address_a[0]
address_a[1] => altsyncram_ctm3:auto_generated.address_a[1]
address_a[2] => altsyncram_ctm3:auto_generated.address_a[2]
address_a[3] => altsyncram_ctm3:auto_generated.address_a[3]
address_a[4] => altsyncram_ctm3:auto_generated.address_a[4]
address_b[0] => altsyncram_ctm3:auto_generated.address_b[0]
address_b[1] => altsyncram_ctm3:auto_generated.address_b[1]
address_b[2] => altsyncram_ctm3:auto_generated.address_b[2]
address_b[3] => altsyncram_ctm3:auto_generated.address_b[3]
address_b[4] => altsyncram_ctm3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ctm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_ctm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_ctm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_ctm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_ctm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_ctm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_ctm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_ctm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_ctm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
wren_a => altsyncram_etm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_etm3:auto_generated.data_a[0]
data_a[1] => altsyncram_etm3:auto_generated.data_a[1]
data_a[2] => altsyncram_etm3:auto_generated.data_a[2]
data_a[3] => altsyncram_etm3:auto_generated.data_a[3]
data_a[4] => altsyncram_etm3:auto_generated.data_a[4]
data_a[5] => altsyncram_etm3:auto_generated.data_a[5]
data_a[6] => altsyncram_etm3:auto_generated.data_a[6]
data_a[7] => altsyncram_etm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_etm3:auto_generated.address_a[0]
address_a[1] => altsyncram_etm3:auto_generated.address_a[1]
address_a[2] => altsyncram_etm3:auto_generated.address_a[2]
address_a[3] => altsyncram_etm3:auto_generated.address_a[3]
address_b[0] => altsyncram_etm3:auto_generated.address_b[0]
address_b[1] => altsyncram_etm3:auto_generated.address_b[1]
address_b[2] => altsyncram_etm3:auto_generated.address_b[2]
address_b[3] => altsyncram_etm3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_etm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_etm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_etm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_etm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_etm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_etm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_etm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_etm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_etm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
dataa[0] => mult_1mt:auto_generated.dataa[0]
dataa[1] => mult_1mt:auto_generated.dataa[1]
dataa[2] => mult_1mt:auto_generated.dataa[2]
dataa[3] => mult_1mt:auto_generated.dataa[3]
dataa[4] => mult_1mt:auto_generated.dataa[4]
dataa[5] => mult_1mt:auto_generated.dataa[5]
dataa[6] => mult_1mt:auto_generated.dataa[6]
dataa[7] => mult_1mt:auto_generated.dataa[7]
datab[0] => mult_1mt:auto_generated.datab[0]
datab[1] => mult_1mt:auto_generated.datab[1]
datab[2] => mult_1mt:auto_generated.datab[2]
datab[3] => mult_1mt:auto_generated.datab[3]
datab[4] => mult_1mt:auto_generated.datab[4]
datab[5] => mult_1mt:auto_generated.datab[5]
datab[6] => mult_1mt:auto_generated.datab[6]
datab[7] => mult_1mt:auto_generated.datab[7]
datab[8] => mult_1mt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_1mt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_1mt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_1mt:auto_generated.result[0]
result[1] <= mult_1mt:auto_generated.result[1]
result[2] <= mult_1mt:auto_generated.result[2]
result[3] <= mult_1mt:auto_generated.result[3]
result[4] <= mult_1mt:auto_generated.result[4]
result[5] <= mult_1mt:auto_generated.result[5]
result[6] <= mult_1mt:auto_generated.result[6]
result[7] <= mult_1mt:auto_generated.result[7]
result[8] <= mult_1mt:auto_generated.result[8]
result[9] <= mult_1mt:auto_generated.result[9]
result[10] <= mult_1mt:auto_generated.result[10]
result[11] <= mult_1mt:auto_generated.result[11]
result[12] <= mult_1mt:auto_generated.result[12]
result[13] <= mult_1mt:auto_generated.result[13]
result[14] <= mult_1mt:auto_generated.result[14]
result[15] <= mult_1mt:auto_generated.result[15]
result[16] <= mult_1mt:auto_generated.result[16]


|TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16


|TOP|Mic:GeneratedMics[2].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[3].mic
res_n => res_n.IN2
clk4_8 => clk4_8.IN2
clk0_3 => ~NO_FANOUT~
dataIn => inputBuf.DATAB
dataOut[0] <= fir_result_buf[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= fir_result_buf[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= fir_result_buf[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= fir_result_buf[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= fir_result_buf[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= fir_result_buf[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= fir_result_buf[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= fir_result_buf[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= fir_result_buf[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= fir_result_buf[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= fir_result_buf[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= fir_result_buf[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= fir_result_buf[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= fir_result_buf[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= fir_result_buf[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= fir_result_buf[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= fir_result_buf[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= fir_result_buf[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= fir_result_buf[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= fir_result_buf[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= fir_result_buf[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[3].mic|CIC:cic
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => d_d7[0].CLK
clk => d_d7[1].CLK
clk => d_d7[2].CLK
clk => d_d7[3].CLK
clk => d_d7[4].CLK
clk => d_d7[5].CLK
clk => d_d7[6].CLK
clk => d_d7[7].CLK
clk => d_d7[8].CLK
clk => d_d7[9].CLK
clk => d_d7[10].CLK
clk => d_d7[11].CLK
clk => d_d7[12].CLK
clk => d_d7[13].CLK
clk => d_d7[14].CLK
clk => d_d7[15].CLK
clk => d_d7[16].CLK
clk => d_d6[0].CLK
clk => d_d6[1].CLK
clk => d_d6[2].CLK
clk => d_d6[3].CLK
clk => d_d6[4].CLK
clk => d_d6[5].CLK
clk => d_d6[6].CLK
clk => d_d6[7].CLK
clk => d_d6[8].CLK
clk => d_d6[9].CLK
clk => d_d6[10].CLK
clk => d_d6[11].CLK
clk => d_d6[12].CLK
clk => d_d6[13].CLK
clk => d_d6[14].CLK
clk => d_d6[15].CLK
clk => d_d6[16].CLK
clk => d_d5[0].CLK
clk => d_d5[1].CLK
clk => d_d5[2].CLK
clk => d_d5[3].CLK
clk => d_d5[4].CLK
clk => d_d5[5].CLK
clk => d_d5[6].CLK
clk => d_d5[7].CLK
clk => d_d5[8].CLK
clk => d_d5[9].CLK
clk => d_d5[10].CLK
clk => d_d5[11].CLK
clk => d_d5[12].CLK
clk => d_d5[13].CLK
clk => d_d5[14].CLK
clk => d_d5[15].CLK
clk => d_d5[16].CLK
clk => d8[9].CLK
clk => d8[10].CLK
clk => d8[11].CLK
clk => d8[12].CLK
clk => d8[13].CLK
clk => d8[14].CLK
clk => d8[15].CLK
clk => d8[16].CLK
clk => d7[0].CLK
clk => d7[1].CLK
clk => d7[2].CLK
clk => d7[3].CLK
clk => d7[4].CLK
clk => d7[5].CLK
clk => d7[6].CLK
clk => d7[7].CLK
clk => d7[8].CLK
clk => d7[9].CLK
clk => d7[10].CLK
clk => d7[11].CLK
clk => d7[12].CLK
clk => d7[13].CLK
clk => d7[14].CLK
clk => d7[15].CLK
clk => d7[16].CLK
clk => d6[0].CLK
clk => d6[1].CLK
clk => d6[2].CLK
clk => d6[3].CLK
clk => d6[4].CLK
clk => d6[5].CLK
clk => d6[6].CLK
clk => d6[7].CLK
clk => d6[8].CLK
clk => d6[9].CLK
clk => d6[10].CLK
clk => d6[11].CLK
clk => d6[12].CLK
clk => d6[13].CLK
clk => d6[14].CLK
clk => d6[15].CLK
clk => d6[16].CLK
clk => d5[0].CLK
clk => d5[1].CLK
clk => d5[2].CLK
clk => d5[3].CLK
clk => d5[4].CLK
clk => d5[5].CLK
clk => d5[6].CLK
clk => d5[7].CLK
clk => d5[8].CLK
clk => d5[9].CLK
clk => d5[10].CLK
clk => d5[11].CLK
clk => d5[12].CLK
clk => d5[13].CLK
clk => d5[14].CLK
clk => d5[15].CLK
clk => d5[16].CLK
clk => d_d_temp[0].CLK
clk => d_d_temp[1].CLK
clk => d_d_temp[2].CLK
clk => d_d_temp[3].CLK
clk => d_d_temp[4].CLK
clk => d_d_temp[5].CLK
clk => d_d_temp[6].CLK
clk => d_d_temp[7].CLK
clk => d_d_temp[8].CLK
clk => d_d_temp[9].CLK
clk => d_d_temp[10].CLK
clk => d_d_temp[11].CLK
clk => d_d_temp[12].CLK
clk => d_d_temp[13].CLK
clk => d_d_temp[14].CLK
clk => d_d_temp[15].CLK
clk => d_d_temp[16].CLK
clk => out_valid~reg0.CLK
clk => valid_comb.CLK
clk => d_temp[0].CLK
clk => d_temp[1].CLK
clk => d_temp[2].CLK
clk => d_temp[3].CLK
clk => d_temp[4].CLK
clk => d_temp[5].CLK
clk => d_temp[6].CLK
clk => d_temp[7].CLK
clk => d_temp[8].CLK
clk => d_temp[9].CLK
clk => d_temp[10].CLK
clk => d_temp[11].CLK
clk => d_temp[12].CLK
clk => d_temp[13].CLK
clk => d_temp[14].CLK
clk => d_temp[15].CLK
clk => d_temp[16].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => d4[0].CLK
clk => d4[1].CLK
clk => d4[2].CLK
clk => d4[3].CLK
clk => d4[4].CLK
clk => d4[5].CLK
clk => d4[6].CLK
clk => d4[7].CLK
clk => d4[8].CLK
clk => d4[9].CLK
clk => d4[10].CLK
clk => d4[11].CLK
clk => d4[12].CLK
clk => d4[13].CLK
clk => d4[14].CLK
clk => d4[15].CLK
clk => d4[16].CLK
clk => d3[0].CLK
clk => d3[1].CLK
clk => d3[2].CLK
clk => d3[3].CLK
clk => d3[4].CLK
clk => d3[5].CLK
clk => d3[6].CLK
clk => d3[7].CLK
clk => d3[8].CLK
clk => d3[9].CLK
clk => d3[10].CLK
clk => d3[11].CLK
clk => d3[12].CLK
clk => d3[13].CLK
clk => d3[14].CLK
clk => d3[15].CLK
clk => d3[16].CLK
clk => d2[0].CLK
clk => d2[1].CLK
clk => d2[2].CLK
clk => d2[3].CLK
clk => d2[4].CLK
clk => d2[5].CLK
clk => d2[6].CLK
clk => d2[7].CLK
clk => d2[8].CLK
clk => d2[9].CLK
clk => d2[10].CLK
clk => d2[11].CLK
clk => d2[12].CLK
clk => d2[13].CLK
clk => d2[14].CLK
clk => d2[15].CLK
clk => d2[16].CLK
clk => d1[0].CLK
clk => d1[1].CLK
clk => d1[2].CLK
clk => d1[3].CLK
clk => d1[4].CLK
clk => d1[5].CLK
clk => d1[6].CLK
clk => d1[7].CLK
clk => d1[8].CLK
clk => d1[9].CLK
clk => d1[10].CLK
clk => d1[11].CLK
clk => d1[12].CLK
clk => d1[13].CLK
clk => d1[14].CLK
clk => d1[15].CLK
clk => d1[16].CLK
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => valid_comb.ENA
in[0] => Add0.IN17
in[1] => Add0.IN16
in[2] => Add0.IN15
in[3] => Add0.IN14
in[4] => Add0.IN13
in[5] => Add0.IN12
in[6] => Add0.IN11
in[7] => Add0.IN1
in[7] => Add0.IN2
in[7] => Add0.IN3
in[7] => Add0.IN4
in[7] => Add0.IN5
in[7] => Add0.IN6
in[7] => Add0.IN7
in[7] => Add0.IN8
in[7] => Add0.IN9
in[7] => Add0.IN10
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[3].mic|FIR:fir
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[2] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[3] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[4] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[5] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[6] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[7] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[8] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[9] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[10] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[11] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[12] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[13] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[14] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[15] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[16] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[17] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[18] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[19] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[20] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_valid <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
ast_source_error[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
clk => clk.IN1
reset_n => reset_n.IN1


|TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0
clk => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.clk
reset_n => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.reset_n
ast_sink_data[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[0]
ast_sink_data[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[1]
ast_sink_data[2] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[2]
ast_sink_data[3] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[3]
ast_sink_data[4] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[4]
ast_sink_data[5] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[5]
ast_sink_data[6] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[6]
ast_sink_data[7] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[7]
ast_sink_valid => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_valid
ast_sink_error[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[0]
ast_sink_error[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[1]
ast_source_data[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[0]
ast_source_data[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[1]
ast_source_data[2] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[2]
ast_source_data[3] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[3]
ast_source_data[4] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[4]
ast_source_data[5] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[5]
ast_source_data[6] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[6]
ast_source_data[7] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[7]
ast_source_data[8] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[8]
ast_source_data[9] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[9]
ast_source_data[10] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[10]
ast_source_data[11] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[11]
ast_source_data[12] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[12]
ast_source_data[13] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[13]
ast_source_data[14] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[14]
ast_source_data[15] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[15]
ast_source_data[16] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[16]
ast_source_data[17] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[17]
ast_source_data[18] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[18]
ast_source_data[19] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[19]
ast_source_data[20] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[20]
ast_source_valid <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[0]
ast_source_error[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[1]


|TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => FIR_fir_compiler_ii_0_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_13.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_13.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_13.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_13.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_13.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_13.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_13.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_13.xin[7]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_sym_add0_o[0].CLK
clk => u0_m0_wo0_sym_add0_o[1].CLK
clk => u0_m0_wo0_sym_add0_o[2].CLK
clk => u0_m0_wo0_sym_add0_o[3].CLK
clk => u0_m0_wo0_sym_add0_o[4].CLK
clk => u0_m0_wo0_sym_add0_o[5].CLK
clk => u0_m0_wo0_sym_add0_o[6].CLK
clk => u0_m0_wo0_sym_add0_o[7].CLK
clk => u0_m0_wo0_sym_add0_o[8].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_eq.CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_q[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_symSuppress_0_seq_eq.CLK
clk => u0_m0_wo0_symSuppress_0_seq_q[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_13.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_16.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem.clock0
clk => dspba_delay:d_xIn_0_13.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_cm0_q[0].PRESET
areset => u0_m0_wo0_cm0_q[1].PRESET
areset => u0_m0_wo0_cm0_q[2].PRESET
areset => u0_m0_wo0_cm0_q[3].PRESET
areset => u0_m0_wo0_cm0_q[4].PRESET
areset => u0_m0_wo0_cm0_q[5].PRESET
areset => u0_m0_wo0_cm0_q[6].PRESET
areset => u0_m0_wo0_cm0_q[7].ACLR
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_sym_add0_o[0].ACLR
areset => u0_m0_wo0_sym_add0_o[1].ACLR
areset => u0_m0_wo0_sym_add0_o[2].ACLR
areset => u0_m0_wo0_sym_add0_o[3].ACLR
areset => u0_m0_wo0_sym_add0_o[4].ACLR
areset => u0_m0_wo0_sym_add0_o[5].ACLR
areset => u0_m0_wo0_sym_add0_o[6].ACLR
areset => u0_m0_wo0_sym_add0_o[7].ACLR
areset => u0_m0_wo0_sym_add0_o[8].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_eq.ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_q[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_symSuppress_0_seq_eq.ACLR
areset => u0_m0_wo0_symSuppress_0_seq_q[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_13.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_16.aclr
areset => dspba_delay:d_xIn_0_13.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.ACLR


|TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
wren_a => altsyncram_ctm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ctm3:auto_generated.data_a[0]
data_a[1] => altsyncram_ctm3:auto_generated.data_a[1]
data_a[2] => altsyncram_ctm3:auto_generated.data_a[2]
data_a[3] => altsyncram_ctm3:auto_generated.data_a[3]
data_a[4] => altsyncram_ctm3:auto_generated.data_a[4]
data_a[5] => altsyncram_ctm3:auto_generated.data_a[5]
data_a[6] => altsyncram_ctm3:auto_generated.data_a[6]
data_a[7] => altsyncram_ctm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_ctm3:auto_generated.address_a[0]
address_a[1] => altsyncram_ctm3:auto_generated.address_a[1]
address_a[2] => altsyncram_ctm3:auto_generated.address_a[2]
address_a[3] => altsyncram_ctm3:auto_generated.address_a[3]
address_a[4] => altsyncram_ctm3:auto_generated.address_a[4]
address_b[0] => altsyncram_ctm3:auto_generated.address_b[0]
address_b[1] => altsyncram_ctm3:auto_generated.address_b[1]
address_b[2] => altsyncram_ctm3:auto_generated.address_b[2]
address_b[3] => altsyncram_ctm3:auto_generated.address_b[3]
address_b[4] => altsyncram_ctm3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ctm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_ctm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_ctm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_ctm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_ctm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_ctm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_ctm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_ctm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_ctm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
wren_a => altsyncram_etm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_etm3:auto_generated.data_a[0]
data_a[1] => altsyncram_etm3:auto_generated.data_a[1]
data_a[2] => altsyncram_etm3:auto_generated.data_a[2]
data_a[3] => altsyncram_etm3:auto_generated.data_a[3]
data_a[4] => altsyncram_etm3:auto_generated.data_a[4]
data_a[5] => altsyncram_etm3:auto_generated.data_a[5]
data_a[6] => altsyncram_etm3:auto_generated.data_a[6]
data_a[7] => altsyncram_etm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_etm3:auto_generated.address_a[0]
address_a[1] => altsyncram_etm3:auto_generated.address_a[1]
address_a[2] => altsyncram_etm3:auto_generated.address_a[2]
address_a[3] => altsyncram_etm3:auto_generated.address_a[3]
address_b[0] => altsyncram_etm3:auto_generated.address_b[0]
address_b[1] => altsyncram_etm3:auto_generated.address_b[1]
address_b[2] => altsyncram_etm3:auto_generated.address_b[2]
address_b[3] => altsyncram_etm3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_etm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_etm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_etm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_etm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_etm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_etm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_etm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_etm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_etm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
dataa[0] => mult_1mt:auto_generated.dataa[0]
dataa[1] => mult_1mt:auto_generated.dataa[1]
dataa[2] => mult_1mt:auto_generated.dataa[2]
dataa[3] => mult_1mt:auto_generated.dataa[3]
dataa[4] => mult_1mt:auto_generated.dataa[4]
dataa[5] => mult_1mt:auto_generated.dataa[5]
dataa[6] => mult_1mt:auto_generated.dataa[6]
dataa[7] => mult_1mt:auto_generated.dataa[7]
datab[0] => mult_1mt:auto_generated.datab[0]
datab[1] => mult_1mt:auto_generated.datab[1]
datab[2] => mult_1mt:auto_generated.datab[2]
datab[3] => mult_1mt:auto_generated.datab[3]
datab[4] => mult_1mt:auto_generated.datab[4]
datab[5] => mult_1mt:auto_generated.datab[5]
datab[6] => mult_1mt:auto_generated.datab[6]
datab[7] => mult_1mt:auto_generated.datab[7]
datab[8] => mult_1mt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_1mt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_1mt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_1mt:auto_generated.result[0]
result[1] <= mult_1mt:auto_generated.result[1]
result[2] <= mult_1mt:auto_generated.result[2]
result[3] <= mult_1mt:auto_generated.result[3]
result[4] <= mult_1mt:auto_generated.result[4]
result[5] <= mult_1mt:auto_generated.result[5]
result[6] <= mult_1mt:auto_generated.result[6]
result[7] <= mult_1mt:auto_generated.result[7]
result[8] <= mult_1mt:auto_generated.result[8]
result[9] <= mult_1mt:auto_generated.result[9]
result[10] <= mult_1mt:auto_generated.result[10]
result[11] <= mult_1mt:auto_generated.result[11]
result[12] <= mult_1mt:auto_generated.result[12]
result[13] <= mult_1mt:auto_generated.result[13]
result[14] <= mult_1mt:auto_generated.result[14]
result[15] <= mult_1mt:auto_generated.result[15]
result[16] <= mult_1mt:auto_generated.result[16]


|TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16


|TOP|Mic:GeneratedMics[3].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[4].mic
res_n => res_n.IN2
clk4_8 => clk4_8.IN2
clk0_3 => ~NO_FANOUT~
dataIn => inputBuf.DATAB
dataOut[0] <= fir_result_buf[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= fir_result_buf[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= fir_result_buf[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= fir_result_buf[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= fir_result_buf[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= fir_result_buf[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= fir_result_buf[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= fir_result_buf[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= fir_result_buf[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= fir_result_buf[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= fir_result_buf[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= fir_result_buf[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= fir_result_buf[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= fir_result_buf[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= fir_result_buf[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= fir_result_buf[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= fir_result_buf[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= fir_result_buf[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= fir_result_buf[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= fir_result_buf[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= fir_result_buf[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[4].mic|CIC:cic
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => d_d7[0].CLK
clk => d_d7[1].CLK
clk => d_d7[2].CLK
clk => d_d7[3].CLK
clk => d_d7[4].CLK
clk => d_d7[5].CLK
clk => d_d7[6].CLK
clk => d_d7[7].CLK
clk => d_d7[8].CLK
clk => d_d7[9].CLK
clk => d_d7[10].CLK
clk => d_d7[11].CLK
clk => d_d7[12].CLK
clk => d_d7[13].CLK
clk => d_d7[14].CLK
clk => d_d7[15].CLK
clk => d_d7[16].CLK
clk => d_d6[0].CLK
clk => d_d6[1].CLK
clk => d_d6[2].CLK
clk => d_d6[3].CLK
clk => d_d6[4].CLK
clk => d_d6[5].CLK
clk => d_d6[6].CLK
clk => d_d6[7].CLK
clk => d_d6[8].CLK
clk => d_d6[9].CLK
clk => d_d6[10].CLK
clk => d_d6[11].CLK
clk => d_d6[12].CLK
clk => d_d6[13].CLK
clk => d_d6[14].CLK
clk => d_d6[15].CLK
clk => d_d6[16].CLK
clk => d_d5[0].CLK
clk => d_d5[1].CLK
clk => d_d5[2].CLK
clk => d_d5[3].CLK
clk => d_d5[4].CLK
clk => d_d5[5].CLK
clk => d_d5[6].CLK
clk => d_d5[7].CLK
clk => d_d5[8].CLK
clk => d_d5[9].CLK
clk => d_d5[10].CLK
clk => d_d5[11].CLK
clk => d_d5[12].CLK
clk => d_d5[13].CLK
clk => d_d5[14].CLK
clk => d_d5[15].CLK
clk => d_d5[16].CLK
clk => d8[9].CLK
clk => d8[10].CLK
clk => d8[11].CLK
clk => d8[12].CLK
clk => d8[13].CLK
clk => d8[14].CLK
clk => d8[15].CLK
clk => d8[16].CLK
clk => d7[0].CLK
clk => d7[1].CLK
clk => d7[2].CLK
clk => d7[3].CLK
clk => d7[4].CLK
clk => d7[5].CLK
clk => d7[6].CLK
clk => d7[7].CLK
clk => d7[8].CLK
clk => d7[9].CLK
clk => d7[10].CLK
clk => d7[11].CLK
clk => d7[12].CLK
clk => d7[13].CLK
clk => d7[14].CLK
clk => d7[15].CLK
clk => d7[16].CLK
clk => d6[0].CLK
clk => d6[1].CLK
clk => d6[2].CLK
clk => d6[3].CLK
clk => d6[4].CLK
clk => d6[5].CLK
clk => d6[6].CLK
clk => d6[7].CLK
clk => d6[8].CLK
clk => d6[9].CLK
clk => d6[10].CLK
clk => d6[11].CLK
clk => d6[12].CLK
clk => d6[13].CLK
clk => d6[14].CLK
clk => d6[15].CLK
clk => d6[16].CLK
clk => d5[0].CLK
clk => d5[1].CLK
clk => d5[2].CLK
clk => d5[3].CLK
clk => d5[4].CLK
clk => d5[5].CLK
clk => d5[6].CLK
clk => d5[7].CLK
clk => d5[8].CLK
clk => d5[9].CLK
clk => d5[10].CLK
clk => d5[11].CLK
clk => d5[12].CLK
clk => d5[13].CLK
clk => d5[14].CLK
clk => d5[15].CLK
clk => d5[16].CLK
clk => d_d_temp[0].CLK
clk => d_d_temp[1].CLK
clk => d_d_temp[2].CLK
clk => d_d_temp[3].CLK
clk => d_d_temp[4].CLK
clk => d_d_temp[5].CLK
clk => d_d_temp[6].CLK
clk => d_d_temp[7].CLK
clk => d_d_temp[8].CLK
clk => d_d_temp[9].CLK
clk => d_d_temp[10].CLK
clk => d_d_temp[11].CLK
clk => d_d_temp[12].CLK
clk => d_d_temp[13].CLK
clk => d_d_temp[14].CLK
clk => d_d_temp[15].CLK
clk => d_d_temp[16].CLK
clk => out_valid~reg0.CLK
clk => valid_comb.CLK
clk => d_temp[0].CLK
clk => d_temp[1].CLK
clk => d_temp[2].CLK
clk => d_temp[3].CLK
clk => d_temp[4].CLK
clk => d_temp[5].CLK
clk => d_temp[6].CLK
clk => d_temp[7].CLK
clk => d_temp[8].CLK
clk => d_temp[9].CLK
clk => d_temp[10].CLK
clk => d_temp[11].CLK
clk => d_temp[12].CLK
clk => d_temp[13].CLK
clk => d_temp[14].CLK
clk => d_temp[15].CLK
clk => d_temp[16].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => d4[0].CLK
clk => d4[1].CLK
clk => d4[2].CLK
clk => d4[3].CLK
clk => d4[4].CLK
clk => d4[5].CLK
clk => d4[6].CLK
clk => d4[7].CLK
clk => d4[8].CLK
clk => d4[9].CLK
clk => d4[10].CLK
clk => d4[11].CLK
clk => d4[12].CLK
clk => d4[13].CLK
clk => d4[14].CLK
clk => d4[15].CLK
clk => d4[16].CLK
clk => d3[0].CLK
clk => d3[1].CLK
clk => d3[2].CLK
clk => d3[3].CLK
clk => d3[4].CLK
clk => d3[5].CLK
clk => d3[6].CLK
clk => d3[7].CLK
clk => d3[8].CLK
clk => d3[9].CLK
clk => d3[10].CLK
clk => d3[11].CLK
clk => d3[12].CLK
clk => d3[13].CLK
clk => d3[14].CLK
clk => d3[15].CLK
clk => d3[16].CLK
clk => d2[0].CLK
clk => d2[1].CLK
clk => d2[2].CLK
clk => d2[3].CLK
clk => d2[4].CLK
clk => d2[5].CLK
clk => d2[6].CLK
clk => d2[7].CLK
clk => d2[8].CLK
clk => d2[9].CLK
clk => d2[10].CLK
clk => d2[11].CLK
clk => d2[12].CLK
clk => d2[13].CLK
clk => d2[14].CLK
clk => d2[15].CLK
clk => d2[16].CLK
clk => d1[0].CLK
clk => d1[1].CLK
clk => d1[2].CLK
clk => d1[3].CLK
clk => d1[4].CLK
clk => d1[5].CLK
clk => d1[6].CLK
clk => d1[7].CLK
clk => d1[8].CLK
clk => d1[9].CLK
clk => d1[10].CLK
clk => d1[11].CLK
clk => d1[12].CLK
clk => d1[13].CLK
clk => d1[14].CLK
clk => d1[15].CLK
clk => d1[16].CLK
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => valid_comb.ENA
in[0] => Add0.IN17
in[1] => Add0.IN16
in[2] => Add0.IN15
in[3] => Add0.IN14
in[4] => Add0.IN13
in[5] => Add0.IN12
in[6] => Add0.IN11
in[7] => Add0.IN1
in[7] => Add0.IN2
in[7] => Add0.IN3
in[7] => Add0.IN4
in[7] => Add0.IN5
in[7] => Add0.IN6
in[7] => Add0.IN7
in[7] => Add0.IN8
in[7] => Add0.IN9
in[7] => Add0.IN10
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[4].mic|FIR:fir
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[2] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[3] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[4] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[5] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[6] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[7] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[8] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[9] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[10] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[11] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[12] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[13] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[14] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[15] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[16] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[17] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[18] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[19] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[20] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_valid <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
ast_source_error[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
clk => clk.IN1
reset_n => reset_n.IN1


|TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0
clk => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.clk
reset_n => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.reset_n
ast_sink_data[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[0]
ast_sink_data[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[1]
ast_sink_data[2] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[2]
ast_sink_data[3] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[3]
ast_sink_data[4] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[4]
ast_sink_data[5] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[5]
ast_sink_data[6] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[6]
ast_sink_data[7] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[7]
ast_sink_valid => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_valid
ast_sink_error[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[0]
ast_sink_error[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[1]
ast_source_data[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[0]
ast_source_data[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[1]
ast_source_data[2] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[2]
ast_source_data[3] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[3]
ast_source_data[4] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[4]
ast_source_data[5] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[5]
ast_source_data[6] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[6]
ast_source_data[7] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[7]
ast_source_data[8] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[8]
ast_source_data[9] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[9]
ast_source_data[10] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[10]
ast_source_data[11] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[11]
ast_source_data[12] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[12]
ast_source_data[13] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[13]
ast_source_data[14] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[14]
ast_source_data[15] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[15]
ast_source_data[16] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[16]
ast_source_data[17] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[17]
ast_source_data[18] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[18]
ast_source_data[19] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[19]
ast_source_data[20] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[20]
ast_source_valid <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[0]
ast_source_error[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[1]


|TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => FIR_fir_compiler_ii_0_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_13.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_13.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_13.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_13.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_13.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_13.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_13.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_13.xin[7]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_sym_add0_o[0].CLK
clk => u0_m0_wo0_sym_add0_o[1].CLK
clk => u0_m0_wo0_sym_add0_o[2].CLK
clk => u0_m0_wo0_sym_add0_o[3].CLK
clk => u0_m0_wo0_sym_add0_o[4].CLK
clk => u0_m0_wo0_sym_add0_o[5].CLK
clk => u0_m0_wo0_sym_add0_o[6].CLK
clk => u0_m0_wo0_sym_add0_o[7].CLK
clk => u0_m0_wo0_sym_add0_o[8].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_eq.CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_q[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_symSuppress_0_seq_eq.CLK
clk => u0_m0_wo0_symSuppress_0_seq_q[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_13.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_16.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem.clock0
clk => dspba_delay:d_xIn_0_13.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_cm0_q[0].PRESET
areset => u0_m0_wo0_cm0_q[1].PRESET
areset => u0_m0_wo0_cm0_q[2].PRESET
areset => u0_m0_wo0_cm0_q[3].PRESET
areset => u0_m0_wo0_cm0_q[4].PRESET
areset => u0_m0_wo0_cm0_q[5].PRESET
areset => u0_m0_wo0_cm0_q[6].PRESET
areset => u0_m0_wo0_cm0_q[7].ACLR
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_sym_add0_o[0].ACLR
areset => u0_m0_wo0_sym_add0_o[1].ACLR
areset => u0_m0_wo0_sym_add0_o[2].ACLR
areset => u0_m0_wo0_sym_add0_o[3].ACLR
areset => u0_m0_wo0_sym_add0_o[4].ACLR
areset => u0_m0_wo0_sym_add0_o[5].ACLR
areset => u0_m0_wo0_sym_add0_o[6].ACLR
areset => u0_m0_wo0_sym_add0_o[7].ACLR
areset => u0_m0_wo0_sym_add0_o[8].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_eq.ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_q[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_symSuppress_0_seq_eq.ACLR
areset => u0_m0_wo0_symSuppress_0_seq_q[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_13.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_16.aclr
areset => dspba_delay:d_xIn_0_13.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.ACLR


|TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
wren_a => altsyncram_ctm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ctm3:auto_generated.data_a[0]
data_a[1] => altsyncram_ctm3:auto_generated.data_a[1]
data_a[2] => altsyncram_ctm3:auto_generated.data_a[2]
data_a[3] => altsyncram_ctm3:auto_generated.data_a[3]
data_a[4] => altsyncram_ctm3:auto_generated.data_a[4]
data_a[5] => altsyncram_ctm3:auto_generated.data_a[5]
data_a[6] => altsyncram_ctm3:auto_generated.data_a[6]
data_a[7] => altsyncram_ctm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_ctm3:auto_generated.address_a[0]
address_a[1] => altsyncram_ctm3:auto_generated.address_a[1]
address_a[2] => altsyncram_ctm3:auto_generated.address_a[2]
address_a[3] => altsyncram_ctm3:auto_generated.address_a[3]
address_a[4] => altsyncram_ctm3:auto_generated.address_a[4]
address_b[0] => altsyncram_ctm3:auto_generated.address_b[0]
address_b[1] => altsyncram_ctm3:auto_generated.address_b[1]
address_b[2] => altsyncram_ctm3:auto_generated.address_b[2]
address_b[3] => altsyncram_ctm3:auto_generated.address_b[3]
address_b[4] => altsyncram_ctm3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ctm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_ctm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_ctm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_ctm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_ctm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_ctm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_ctm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_ctm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_ctm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
wren_a => altsyncram_etm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_etm3:auto_generated.data_a[0]
data_a[1] => altsyncram_etm3:auto_generated.data_a[1]
data_a[2] => altsyncram_etm3:auto_generated.data_a[2]
data_a[3] => altsyncram_etm3:auto_generated.data_a[3]
data_a[4] => altsyncram_etm3:auto_generated.data_a[4]
data_a[5] => altsyncram_etm3:auto_generated.data_a[5]
data_a[6] => altsyncram_etm3:auto_generated.data_a[6]
data_a[7] => altsyncram_etm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_etm3:auto_generated.address_a[0]
address_a[1] => altsyncram_etm3:auto_generated.address_a[1]
address_a[2] => altsyncram_etm3:auto_generated.address_a[2]
address_a[3] => altsyncram_etm3:auto_generated.address_a[3]
address_b[0] => altsyncram_etm3:auto_generated.address_b[0]
address_b[1] => altsyncram_etm3:auto_generated.address_b[1]
address_b[2] => altsyncram_etm3:auto_generated.address_b[2]
address_b[3] => altsyncram_etm3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_etm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_etm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_etm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_etm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_etm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_etm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_etm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_etm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_etm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
dataa[0] => mult_1mt:auto_generated.dataa[0]
dataa[1] => mult_1mt:auto_generated.dataa[1]
dataa[2] => mult_1mt:auto_generated.dataa[2]
dataa[3] => mult_1mt:auto_generated.dataa[3]
dataa[4] => mult_1mt:auto_generated.dataa[4]
dataa[5] => mult_1mt:auto_generated.dataa[5]
dataa[6] => mult_1mt:auto_generated.dataa[6]
dataa[7] => mult_1mt:auto_generated.dataa[7]
datab[0] => mult_1mt:auto_generated.datab[0]
datab[1] => mult_1mt:auto_generated.datab[1]
datab[2] => mult_1mt:auto_generated.datab[2]
datab[3] => mult_1mt:auto_generated.datab[3]
datab[4] => mult_1mt:auto_generated.datab[4]
datab[5] => mult_1mt:auto_generated.datab[5]
datab[6] => mult_1mt:auto_generated.datab[6]
datab[7] => mult_1mt:auto_generated.datab[7]
datab[8] => mult_1mt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_1mt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_1mt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_1mt:auto_generated.result[0]
result[1] <= mult_1mt:auto_generated.result[1]
result[2] <= mult_1mt:auto_generated.result[2]
result[3] <= mult_1mt:auto_generated.result[3]
result[4] <= mult_1mt:auto_generated.result[4]
result[5] <= mult_1mt:auto_generated.result[5]
result[6] <= mult_1mt:auto_generated.result[6]
result[7] <= mult_1mt:auto_generated.result[7]
result[8] <= mult_1mt:auto_generated.result[8]
result[9] <= mult_1mt:auto_generated.result[9]
result[10] <= mult_1mt:auto_generated.result[10]
result[11] <= mult_1mt:auto_generated.result[11]
result[12] <= mult_1mt:auto_generated.result[12]
result[13] <= mult_1mt:auto_generated.result[13]
result[14] <= mult_1mt:auto_generated.result[14]
result[15] <= mult_1mt:auto_generated.result[15]
result[16] <= mult_1mt:auto_generated.result[16]


|TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16


|TOP|Mic:GeneratedMics[4].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[5].mic
res_n => res_n.IN2
clk4_8 => clk4_8.IN2
clk0_3 => ~NO_FANOUT~
dataIn => inputBuf.DATAB
dataOut[0] <= fir_result_buf[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= fir_result_buf[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= fir_result_buf[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= fir_result_buf[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= fir_result_buf[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= fir_result_buf[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= fir_result_buf[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= fir_result_buf[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= fir_result_buf[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= fir_result_buf[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= fir_result_buf[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= fir_result_buf[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= fir_result_buf[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= fir_result_buf[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= fir_result_buf[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= fir_result_buf[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= fir_result_buf[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= fir_result_buf[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= fir_result_buf[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= fir_result_buf[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= fir_result_buf[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[5].mic|CIC:cic
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => d_d7[0].CLK
clk => d_d7[1].CLK
clk => d_d7[2].CLK
clk => d_d7[3].CLK
clk => d_d7[4].CLK
clk => d_d7[5].CLK
clk => d_d7[6].CLK
clk => d_d7[7].CLK
clk => d_d7[8].CLK
clk => d_d7[9].CLK
clk => d_d7[10].CLK
clk => d_d7[11].CLK
clk => d_d7[12].CLK
clk => d_d7[13].CLK
clk => d_d7[14].CLK
clk => d_d7[15].CLK
clk => d_d7[16].CLK
clk => d_d6[0].CLK
clk => d_d6[1].CLK
clk => d_d6[2].CLK
clk => d_d6[3].CLK
clk => d_d6[4].CLK
clk => d_d6[5].CLK
clk => d_d6[6].CLK
clk => d_d6[7].CLK
clk => d_d6[8].CLK
clk => d_d6[9].CLK
clk => d_d6[10].CLK
clk => d_d6[11].CLK
clk => d_d6[12].CLK
clk => d_d6[13].CLK
clk => d_d6[14].CLK
clk => d_d6[15].CLK
clk => d_d6[16].CLK
clk => d_d5[0].CLK
clk => d_d5[1].CLK
clk => d_d5[2].CLK
clk => d_d5[3].CLK
clk => d_d5[4].CLK
clk => d_d5[5].CLK
clk => d_d5[6].CLK
clk => d_d5[7].CLK
clk => d_d5[8].CLK
clk => d_d5[9].CLK
clk => d_d5[10].CLK
clk => d_d5[11].CLK
clk => d_d5[12].CLK
clk => d_d5[13].CLK
clk => d_d5[14].CLK
clk => d_d5[15].CLK
clk => d_d5[16].CLK
clk => d8[9].CLK
clk => d8[10].CLK
clk => d8[11].CLK
clk => d8[12].CLK
clk => d8[13].CLK
clk => d8[14].CLK
clk => d8[15].CLK
clk => d8[16].CLK
clk => d7[0].CLK
clk => d7[1].CLK
clk => d7[2].CLK
clk => d7[3].CLK
clk => d7[4].CLK
clk => d7[5].CLK
clk => d7[6].CLK
clk => d7[7].CLK
clk => d7[8].CLK
clk => d7[9].CLK
clk => d7[10].CLK
clk => d7[11].CLK
clk => d7[12].CLK
clk => d7[13].CLK
clk => d7[14].CLK
clk => d7[15].CLK
clk => d7[16].CLK
clk => d6[0].CLK
clk => d6[1].CLK
clk => d6[2].CLK
clk => d6[3].CLK
clk => d6[4].CLK
clk => d6[5].CLK
clk => d6[6].CLK
clk => d6[7].CLK
clk => d6[8].CLK
clk => d6[9].CLK
clk => d6[10].CLK
clk => d6[11].CLK
clk => d6[12].CLK
clk => d6[13].CLK
clk => d6[14].CLK
clk => d6[15].CLK
clk => d6[16].CLK
clk => d5[0].CLK
clk => d5[1].CLK
clk => d5[2].CLK
clk => d5[3].CLK
clk => d5[4].CLK
clk => d5[5].CLK
clk => d5[6].CLK
clk => d5[7].CLK
clk => d5[8].CLK
clk => d5[9].CLK
clk => d5[10].CLK
clk => d5[11].CLK
clk => d5[12].CLK
clk => d5[13].CLK
clk => d5[14].CLK
clk => d5[15].CLK
clk => d5[16].CLK
clk => d_d_temp[0].CLK
clk => d_d_temp[1].CLK
clk => d_d_temp[2].CLK
clk => d_d_temp[3].CLK
clk => d_d_temp[4].CLK
clk => d_d_temp[5].CLK
clk => d_d_temp[6].CLK
clk => d_d_temp[7].CLK
clk => d_d_temp[8].CLK
clk => d_d_temp[9].CLK
clk => d_d_temp[10].CLK
clk => d_d_temp[11].CLK
clk => d_d_temp[12].CLK
clk => d_d_temp[13].CLK
clk => d_d_temp[14].CLK
clk => d_d_temp[15].CLK
clk => d_d_temp[16].CLK
clk => out_valid~reg0.CLK
clk => valid_comb.CLK
clk => d_temp[0].CLK
clk => d_temp[1].CLK
clk => d_temp[2].CLK
clk => d_temp[3].CLK
clk => d_temp[4].CLK
clk => d_temp[5].CLK
clk => d_temp[6].CLK
clk => d_temp[7].CLK
clk => d_temp[8].CLK
clk => d_temp[9].CLK
clk => d_temp[10].CLK
clk => d_temp[11].CLK
clk => d_temp[12].CLK
clk => d_temp[13].CLK
clk => d_temp[14].CLK
clk => d_temp[15].CLK
clk => d_temp[16].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => d4[0].CLK
clk => d4[1].CLK
clk => d4[2].CLK
clk => d4[3].CLK
clk => d4[4].CLK
clk => d4[5].CLK
clk => d4[6].CLK
clk => d4[7].CLK
clk => d4[8].CLK
clk => d4[9].CLK
clk => d4[10].CLK
clk => d4[11].CLK
clk => d4[12].CLK
clk => d4[13].CLK
clk => d4[14].CLK
clk => d4[15].CLK
clk => d4[16].CLK
clk => d3[0].CLK
clk => d3[1].CLK
clk => d3[2].CLK
clk => d3[3].CLK
clk => d3[4].CLK
clk => d3[5].CLK
clk => d3[6].CLK
clk => d3[7].CLK
clk => d3[8].CLK
clk => d3[9].CLK
clk => d3[10].CLK
clk => d3[11].CLK
clk => d3[12].CLK
clk => d3[13].CLK
clk => d3[14].CLK
clk => d3[15].CLK
clk => d3[16].CLK
clk => d2[0].CLK
clk => d2[1].CLK
clk => d2[2].CLK
clk => d2[3].CLK
clk => d2[4].CLK
clk => d2[5].CLK
clk => d2[6].CLK
clk => d2[7].CLK
clk => d2[8].CLK
clk => d2[9].CLK
clk => d2[10].CLK
clk => d2[11].CLK
clk => d2[12].CLK
clk => d2[13].CLK
clk => d2[14].CLK
clk => d2[15].CLK
clk => d2[16].CLK
clk => d1[0].CLK
clk => d1[1].CLK
clk => d1[2].CLK
clk => d1[3].CLK
clk => d1[4].CLK
clk => d1[5].CLK
clk => d1[6].CLK
clk => d1[7].CLK
clk => d1[8].CLK
clk => d1[9].CLK
clk => d1[10].CLK
clk => d1[11].CLK
clk => d1[12].CLK
clk => d1[13].CLK
clk => d1[14].CLK
clk => d1[15].CLK
clk => d1[16].CLK
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => valid_comb.ENA
in[0] => Add0.IN17
in[1] => Add0.IN16
in[2] => Add0.IN15
in[3] => Add0.IN14
in[4] => Add0.IN13
in[5] => Add0.IN12
in[6] => Add0.IN11
in[7] => Add0.IN1
in[7] => Add0.IN2
in[7] => Add0.IN3
in[7] => Add0.IN4
in[7] => Add0.IN5
in[7] => Add0.IN6
in[7] => Add0.IN7
in[7] => Add0.IN8
in[7] => Add0.IN9
in[7] => Add0.IN10
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[5].mic|FIR:fir
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[2] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[3] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[4] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[5] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[6] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[7] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[8] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[9] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[10] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[11] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[12] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[13] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[14] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[15] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[16] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[17] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[18] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[19] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[20] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_valid <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
ast_source_error[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
clk => clk.IN1
reset_n => reset_n.IN1


|TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0
clk => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.clk
reset_n => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.reset_n
ast_sink_data[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[0]
ast_sink_data[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[1]
ast_sink_data[2] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[2]
ast_sink_data[3] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[3]
ast_sink_data[4] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[4]
ast_sink_data[5] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[5]
ast_sink_data[6] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[6]
ast_sink_data[7] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[7]
ast_sink_valid => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_valid
ast_sink_error[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[0]
ast_sink_error[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[1]
ast_source_data[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[0]
ast_source_data[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[1]
ast_source_data[2] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[2]
ast_source_data[3] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[3]
ast_source_data[4] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[4]
ast_source_data[5] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[5]
ast_source_data[6] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[6]
ast_source_data[7] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[7]
ast_source_data[8] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[8]
ast_source_data[9] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[9]
ast_source_data[10] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[10]
ast_source_data[11] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[11]
ast_source_data[12] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[12]
ast_source_data[13] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[13]
ast_source_data[14] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[14]
ast_source_data[15] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[15]
ast_source_data[16] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[16]
ast_source_data[17] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[17]
ast_source_data[18] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[18]
ast_source_data[19] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[19]
ast_source_data[20] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[20]
ast_source_valid <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[0]
ast_source_error[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[1]


|TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => FIR_fir_compiler_ii_0_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_13.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_13.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_13.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_13.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_13.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_13.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_13.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_13.xin[7]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_sym_add0_o[0].CLK
clk => u0_m0_wo0_sym_add0_o[1].CLK
clk => u0_m0_wo0_sym_add0_o[2].CLK
clk => u0_m0_wo0_sym_add0_o[3].CLK
clk => u0_m0_wo0_sym_add0_o[4].CLK
clk => u0_m0_wo0_sym_add0_o[5].CLK
clk => u0_m0_wo0_sym_add0_o[6].CLK
clk => u0_m0_wo0_sym_add0_o[7].CLK
clk => u0_m0_wo0_sym_add0_o[8].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_eq.CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_q[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_symSuppress_0_seq_eq.CLK
clk => u0_m0_wo0_symSuppress_0_seq_q[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_13.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_16.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem.clock0
clk => dspba_delay:d_xIn_0_13.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_cm0_q[0].PRESET
areset => u0_m0_wo0_cm0_q[1].PRESET
areset => u0_m0_wo0_cm0_q[2].PRESET
areset => u0_m0_wo0_cm0_q[3].PRESET
areset => u0_m0_wo0_cm0_q[4].PRESET
areset => u0_m0_wo0_cm0_q[5].PRESET
areset => u0_m0_wo0_cm0_q[6].PRESET
areset => u0_m0_wo0_cm0_q[7].ACLR
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_sym_add0_o[0].ACLR
areset => u0_m0_wo0_sym_add0_o[1].ACLR
areset => u0_m0_wo0_sym_add0_o[2].ACLR
areset => u0_m0_wo0_sym_add0_o[3].ACLR
areset => u0_m0_wo0_sym_add0_o[4].ACLR
areset => u0_m0_wo0_sym_add0_o[5].ACLR
areset => u0_m0_wo0_sym_add0_o[6].ACLR
areset => u0_m0_wo0_sym_add0_o[7].ACLR
areset => u0_m0_wo0_sym_add0_o[8].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_eq.ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_q[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_symSuppress_0_seq_eq.ACLR
areset => u0_m0_wo0_symSuppress_0_seq_q[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_13.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_16.aclr
areset => dspba_delay:d_xIn_0_13.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.ACLR


|TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
wren_a => altsyncram_ctm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ctm3:auto_generated.data_a[0]
data_a[1] => altsyncram_ctm3:auto_generated.data_a[1]
data_a[2] => altsyncram_ctm3:auto_generated.data_a[2]
data_a[3] => altsyncram_ctm3:auto_generated.data_a[3]
data_a[4] => altsyncram_ctm3:auto_generated.data_a[4]
data_a[5] => altsyncram_ctm3:auto_generated.data_a[5]
data_a[6] => altsyncram_ctm3:auto_generated.data_a[6]
data_a[7] => altsyncram_ctm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_ctm3:auto_generated.address_a[0]
address_a[1] => altsyncram_ctm3:auto_generated.address_a[1]
address_a[2] => altsyncram_ctm3:auto_generated.address_a[2]
address_a[3] => altsyncram_ctm3:auto_generated.address_a[3]
address_a[4] => altsyncram_ctm3:auto_generated.address_a[4]
address_b[0] => altsyncram_ctm3:auto_generated.address_b[0]
address_b[1] => altsyncram_ctm3:auto_generated.address_b[1]
address_b[2] => altsyncram_ctm3:auto_generated.address_b[2]
address_b[3] => altsyncram_ctm3:auto_generated.address_b[3]
address_b[4] => altsyncram_ctm3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ctm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_ctm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_ctm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_ctm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_ctm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_ctm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_ctm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_ctm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_ctm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
wren_a => altsyncram_etm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_etm3:auto_generated.data_a[0]
data_a[1] => altsyncram_etm3:auto_generated.data_a[1]
data_a[2] => altsyncram_etm3:auto_generated.data_a[2]
data_a[3] => altsyncram_etm3:auto_generated.data_a[3]
data_a[4] => altsyncram_etm3:auto_generated.data_a[4]
data_a[5] => altsyncram_etm3:auto_generated.data_a[5]
data_a[6] => altsyncram_etm3:auto_generated.data_a[6]
data_a[7] => altsyncram_etm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_etm3:auto_generated.address_a[0]
address_a[1] => altsyncram_etm3:auto_generated.address_a[1]
address_a[2] => altsyncram_etm3:auto_generated.address_a[2]
address_a[3] => altsyncram_etm3:auto_generated.address_a[3]
address_b[0] => altsyncram_etm3:auto_generated.address_b[0]
address_b[1] => altsyncram_etm3:auto_generated.address_b[1]
address_b[2] => altsyncram_etm3:auto_generated.address_b[2]
address_b[3] => altsyncram_etm3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_etm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_etm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_etm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_etm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_etm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_etm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_etm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_etm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_etm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
dataa[0] => mult_1mt:auto_generated.dataa[0]
dataa[1] => mult_1mt:auto_generated.dataa[1]
dataa[2] => mult_1mt:auto_generated.dataa[2]
dataa[3] => mult_1mt:auto_generated.dataa[3]
dataa[4] => mult_1mt:auto_generated.dataa[4]
dataa[5] => mult_1mt:auto_generated.dataa[5]
dataa[6] => mult_1mt:auto_generated.dataa[6]
dataa[7] => mult_1mt:auto_generated.dataa[7]
datab[0] => mult_1mt:auto_generated.datab[0]
datab[1] => mult_1mt:auto_generated.datab[1]
datab[2] => mult_1mt:auto_generated.datab[2]
datab[3] => mult_1mt:auto_generated.datab[3]
datab[4] => mult_1mt:auto_generated.datab[4]
datab[5] => mult_1mt:auto_generated.datab[5]
datab[6] => mult_1mt:auto_generated.datab[6]
datab[7] => mult_1mt:auto_generated.datab[7]
datab[8] => mult_1mt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_1mt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_1mt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_1mt:auto_generated.result[0]
result[1] <= mult_1mt:auto_generated.result[1]
result[2] <= mult_1mt:auto_generated.result[2]
result[3] <= mult_1mt:auto_generated.result[3]
result[4] <= mult_1mt:auto_generated.result[4]
result[5] <= mult_1mt:auto_generated.result[5]
result[6] <= mult_1mt:auto_generated.result[6]
result[7] <= mult_1mt:auto_generated.result[7]
result[8] <= mult_1mt:auto_generated.result[8]
result[9] <= mult_1mt:auto_generated.result[9]
result[10] <= mult_1mt:auto_generated.result[10]
result[11] <= mult_1mt:auto_generated.result[11]
result[12] <= mult_1mt:auto_generated.result[12]
result[13] <= mult_1mt:auto_generated.result[13]
result[14] <= mult_1mt:auto_generated.result[14]
result[15] <= mult_1mt:auto_generated.result[15]
result[16] <= mult_1mt:auto_generated.result[16]


|TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16


|TOP|Mic:GeneratedMics[5].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[6].mic
res_n => res_n.IN2
clk4_8 => clk4_8.IN2
clk0_3 => ~NO_FANOUT~
dataIn => inputBuf.DATAB
dataOut[0] <= fir_result_buf[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= fir_result_buf[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= fir_result_buf[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= fir_result_buf[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= fir_result_buf[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= fir_result_buf[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= fir_result_buf[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= fir_result_buf[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= fir_result_buf[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= fir_result_buf[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= fir_result_buf[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= fir_result_buf[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= fir_result_buf[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= fir_result_buf[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= fir_result_buf[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= fir_result_buf[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= fir_result_buf[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= fir_result_buf[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= fir_result_buf[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= fir_result_buf[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= fir_result_buf[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[6].mic|CIC:cic
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => d_d7[0].CLK
clk => d_d7[1].CLK
clk => d_d7[2].CLK
clk => d_d7[3].CLK
clk => d_d7[4].CLK
clk => d_d7[5].CLK
clk => d_d7[6].CLK
clk => d_d7[7].CLK
clk => d_d7[8].CLK
clk => d_d7[9].CLK
clk => d_d7[10].CLK
clk => d_d7[11].CLK
clk => d_d7[12].CLK
clk => d_d7[13].CLK
clk => d_d7[14].CLK
clk => d_d7[15].CLK
clk => d_d7[16].CLK
clk => d_d6[0].CLK
clk => d_d6[1].CLK
clk => d_d6[2].CLK
clk => d_d6[3].CLK
clk => d_d6[4].CLK
clk => d_d6[5].CLK
clk => d_d6[6].CLK
clk => d_d6[7].CLK
clk => d_d6[8].CLK
clk => d_d6[9].CLK
clk => d_d6[10].CLK
clk => d_d6[11].CLK
clk => d_d6[12].CLK
clk => d_d6[13].CLK
clk => d_d6[14].CLK
clk => d_d6[15].CLK
clk => d_d6[16].CLK
clk => d_d5[0].CLK
clk => d_d5[1].CLK
clk => d_d5[2].CLK
clk => d_d5[3].CLK
clk => d_d5[4].CLK
clk => d_d5[5].CLK
clk => d_d5[6].CLK
clk => d_d5[7].CLK
clk => d_d5[8].CLK
clk => d_d5[9].CLK
clk => d_d5[10].CLK
clk => d_d5[11].CLK
clk => d_d5[12].CLK
clk => d_d5[13].CLK
clk => d_d5[14].CLK
clk => d_d5[15].CLK
clk => d_d5[16].CLK
clk => d8[9].CLK
clk => d8[10].CLK
clk => d8[11].CLK
clk => d8[12].CLK
clk => d8[13].CLK
clk => d8[14].CLK
clk => d8[15].CLK
clk => d8[16].CLK
clk => d7[0].CLK
clk => d7[1].CLK
clk => d7[2].CLK
clk => d7[3].CLK
clk => d7[4].CLK
clk => d7[5].CLK
clk => d7[6].CLK
clk => d7[7].CLK
clk => d7[8].CLK
clk => d7[9].CLK
clk => d7[10].CLK
clk => d7[11].CLK
clk => d7[12].CLK
clk => d7[13].CLK
clk => d7[14].CLK
clk => d7[15].CLK
clk => d7[16].CLK
clk => d6[0].CLK
clk => d6[1].CLK
clk => d6[2].CLK
clk => d6[3].CLK
clk => d6[4].CLK
clk => d6[5].CLK
clk => d6[6].CLK
clk => d6[7].CLK
clk => d6[8].CLK
clk => d6[9].CLK
clk => d6[10].CLK
clk => d6[11].CLK
clk => d6[12].CLK
clk => d6[13].CLK
clk => d6[14].CLK
clk => d6[15].CLK
clk => d6[16].CLK
clk => d5[0].CLK
clk => d5[1].CLK
clk => d5[2].CLK
clk => d5[3].CLK
clk => d5[4].CLK
clk => d5[5].CLK
clk => d5[6].CLK
clk => d5[7].CLK
clk => d5[8].CLK
clk => d5[9].CLK
clk => d5[10].CLK
clk => d5[11].CLK
clk => d5[12].CLK
clk => d5[13].CLK
clk => d5[14].CLK
clk => d5[15].CLK
clk => d5[16].CLK
clk => d_d_temp[0].CLK
clk => d_d_temp[1].CLK
clk => d_d_temp[2].CLK
clk => d_d_temp[3].CLK
clk => d_d_temp[4].CLK
clk => d_d_temp[5].CLK
clk => d_d_temp[6].CLK
clk => d_d_temp[7].CLK
clk => d_d_temp[8].CLK
clk => d_d_temp[9].CLK
clk => d_d_temp[10].CLK
clk => d_d_temp[11].CLK
clk => d_d_temp[12].CLK
clk => d_d_temp[13].CLK
clk => d_d_temp[14].CLK
clk => d_d_temp[15].CLK
clk => d_d_temp[16].CLK
clk => out_valid~reg0.CLK
clk => valid_comb.CLK
clk => d_temp[0].CLK
clk => d_temp[1].CLK
clk => d_temp[2].CLK
clk => d_temp[3].CLK
clk => d_temp[4].CLK
clk => d_temp[5].CLK
clk => d_temp[6].CLK
clk => d_temp[7].CLK
clk => d_temp[8].CLK
clk => d_temp[9].CLK
clk => d_temp[10].CLK
clk => d_temp[11].CLK
clk => d_temp[12].CLK
clk => d_temp[13].CLK
clk => d_temp[14].CLK
clk => d_temp[15].CLK
clk => d_temp[16].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => d4[0].CLK
clk => d4[1].CLK
clk => d4[2].CLK
clk => d4[3].CLK
clk => d4[4].CLK
clk => d4[5].CLK
clk => d4[6].CLK
clk => d4[7].CLK
clk => d4[8].CLK
clk => d4[9].CLK
clk => d4[10].CLK
clk => d4[11].CLK
clk => d4[12].CLK
clk => d4[13].CLK
clk => d4[14].CLK
clk => d4[15].CLK
clk => d4[16].CLK
clk => d3[0].CLK
clk => d3[1].CLK
clk => d3[2].CLK
clk => d3[3].CLK
clk => d3[4].CLK
clk => d3[5].CLK
clk => d3[6].CLK
clk => d3[7].CLK
clk => d3[8].CLK
clk => d3[9].CLK
clk => d3[10].CLK
clk => d3[11].CLK
clk => d3[12].CLK
clk => d3[13].CLK
clk => d3[14].CLK
clk => d3[15].CLK
clk => d3[16].CLK
clk => d2[0].CLK
clk => d2[1].CLK
clk => d2[2].CLK
clk => d2[3].CLK
clk => d2[4].CLK
clk => d2[5].CLK
clk => d2[6].CLK
clk => d2[7].CLK
clk => d2[8].CLK
clk => d2[9].CLK
clk => d2[10].CLK
clk => d2[11].CLK
clk => d2[12].CLK
clk => d2[13].CLK
clk => d2[14].CLK
clk => d2[15].CLK
clk => d2[16].CLK
clk => d1[0].CLK
clk => d1[1].CLK
clk => d1[2].CLK
clk => d1[3].CLK
clk => d1[4].CLK
clk => d1[5].CLK
clk => d1[6].CLK
clk => d1[7].CLK
clk => d1[8].CLK
clk => d1[9].CLK
clk => d1[10].CLK
clk => d1[11].CLK
clk => d1[12].CLK
clk => d1[13].CLK
clk => d1[14].CLK
clk => d1[15].CLK
clk => d1[16].CLK
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => valid_comb.ENA
in[0] => Add0.IN17
in[1] => Add0.IN16
in[2] => Add0.IN15
in[3] => Add0.IN14
in[4] => Add0.IN13
in[5] => Add0.IN12
in[6] => Add0.IN11
in[7] => Add0.IN1
in[7] => Add0.IN2
in[7] => Add0.IN3
in[7] => Add0.IN4
in[7] => Add0.IN5
in[7] => Add0.IN6
in[7] => Add0.IN7
in[7] => Add0.IN8
in[7] => Add0.IN9
in[7] => Add0.IN10
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[6].mic|FIR:fir
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[2] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[3] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[4] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[5] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[6] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[7] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[8] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[9] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[10] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[11] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[12] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[13] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[14] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[15] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[16] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[17] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[18] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[19] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[20] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_valid <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
ast_source_error[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
clk => clk.IN1
reset_n => reset_n.IN1


|TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0
clk => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.clk
reset_n => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.reset_n
ast_sink_data[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[0]
ast_sink_data[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[1]
ast_sink_data[2] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[2]
ast_sink_data[3] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[3]
ast_sink_data[4] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[4]
ast_sink_data[5] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[5]
ast_sink_data[6] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[6]
ast_sink_data[7] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[7]
ast_sink_valid => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_valid
ast_sink_error[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[0]
ast_sink_error[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[1]
ast_source_data[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[0]
ast_source_data[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[1]
ast_source_data[2] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[2]
ast_source_data[3] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[3]
ast_source_data[4] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[4]
ast_source_data[5] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[5]
ast_source_data[6] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[6]
ast_source_data[7] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[7]
ast_source_data[8] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[8]
ast_source_data[9] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[9]
ast_source_data[10] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[10]
ast_source_data[11] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[11]
ast_source_data[12] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[12]
ast_source_data[13] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[13]
ast_source_data[14] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[14]
ast_source_data[15] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[15]
ast_source_data[16] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[16]
ast_source_data[17] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[17]
ast_source_data[18] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[18]
ast_source_data[19] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[19]
ast_source_data[20] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[20]
ast_source_valid <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[0]
ast_source_error[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[1]


|TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => FIR_fir_compiler_ii_0_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_13.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_13.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_13.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_13.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_13.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_13.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_13.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_13.xin[7]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_sym_add0_o[0].CLK
clk => u0_m0_wo0_sym_add0_o[1].CLK
clk => u0_m0_wo0_sym_add0_o[2].CLK
clk => u0_m0_wo0_sym_add0_o[3].CLK
clk => u0_m0_wo0_sym_add0_o[4].CLK
clk => u0_m0_wo0_sym_add0_o[5].CLK
clk => u0_m0_wo0_sym_add0_o[6].CLK
clk => u0_m0_wo0_sym_add0_o[7].CLK
clk => u0_m0_wo0_sym_add0_o[8].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_eq.CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_q[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_symSuppress_0_seq_eq.CLK
clk => u0_m0_wo0_symSuppress_0_seq_q[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_13.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_16.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem.clock0
clk => dspba_delay:d_xIn_0_13.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_cm0_q[0].PRESET
areset => u0_m0_wo0_cm0_q[1].PRESET
areset => u0_m0_wo0_cm0_q[2].PRESET
areset => u0_m0_wo0_cm0_q[3].PRESET
areset => u0_m0_wo0_cm0_q[4].PRESET
areset => u0_m0_wo0_cm0_q[5].PRESET
areset => u0_m0_wo0_cm0_q[6].PRESET
areset => u0_m0_wo0_cm0_q[7].ACLR
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_sym_add0_o[0].ACLR
areset => u0_m0_wo0_sym_add0_o[1].ACLR
areset => u0_m0_wo0_sym_add0_o[2].ACLR
areset => u0_m0_wo0_sym_add0_o[3].ACLR
areset => u0_m0_wo0_sym_add0_o[4].ACLR
areset => u0_m0_wo0_sym_add0_o[5].ACLR
areset => u0_m0_wo0_sym_add0_o[6].ACLR
areset => u0_m0_wo0_sym_add0_o[7].ACLR
areset => u0_m0_wo0_sym_add0_o[8].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_eq.ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_q[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_symSuppress_0_seq_eq.ACLR
areset => u0_m0_wo0_symSuppress_0_seq_q[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_13.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_16.aclr
areset => dspba_delay:d_xIn_0_13.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.ACLR


|TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
wren_a => altsyncram_ctm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ctm3:auto_generated.data_a[0]
data_a[1] => altsyncram_ctm3:auto_generated.data_a[1]
data_a[2] => altsyncram_ctm3:auto_generated.data_a[2]
data_a[3] => altsyncram_ctm3:auto_generated.data_a[3]
data_a[4] => altsyncram_ctm3:auto_generated.data_a[4]
data_a[5] => altsyncram_ctm3:auto_generated.data_a[5]
data_a[6] => altsyncram_ctm3:auto_generated.data_a[6]
data_a[7] => altsyncram_ctm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_ctm3:auto_generated.address_a[0]
address_a[1] => altsyncram_ctm3:auto_generated.address_a[1]
address_a[2] => altsyncram_ctm3:auto_generated.address_a[2]
address_a[3] => altsyncram_ctm3:auto_generated.address_a[3]
address_a[4] => altsyncram_ctm3:auto_generated.address_a[4]
address_b[0] => altsyncram_ctm3:auto_generated.address_b[0]
address_b[1] => altsyncram_ctm3:auto_generated.address_b[1]
address_b[2] => altsyncram_ctm3:auto_generated.address_b[2]
address_b[3] => altsyncram_ctm3:auto_generated.address_b[3]
address_b[4] => altsyncram_ctm3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ctm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_ctm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_ctm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_ctm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_ctm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_ctm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_ctm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_ctm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_ctm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
wren_a => altsyncram_etm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_etm3:auto_generated.data_a[0]
data_a[1] => altsyncram_etm3:auto_generated.data_a[1]
data_a[2] => altsyncram_etm3:auto_generated.data_a[2]
data_a[3] => altsyncram_etm3:auto_generated.data_a[3]
data_a[4] => altsyncram_etm3:auto_generated.data_a[4]
data_a[5] => altsyncram_etm3:auto_generated.data_a[5]
data_a[6] => altsyncram_etm3:auto_generated.data_a[6]
data_a[7] => altsyncram_etm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_etm3:auto_generated.address_a[0]
address_a[1] => altsyncram_etm3:auto_generated.address_a[1]
address_a[2] => altsyncram_etm3:auto_generated.address_a[2]
address_a[3] => altsyncram_etm3:auto_generated.address_a[3]
address_b[0] => altsyncram_etm3:auto_generated.address_b[0]
address_b[1] => altsyncram_etm3:auto_generated.address_b[1]
address_b[2] => altsyncram_etm3:auto_generated.address_b[2]
address_b[3] => altsyncram_etm3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_etm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_etm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_etm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_etm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_etm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_etm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_etm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_etm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_etm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
dataa[0] => mult_1mt:auto_generated.dataa[0]
dataa[1] => mult_1mt:auto_generated.dataa[1]
dataa[2] => mult_1mt:auto_generated.dataa[2]
dataa[3] => mult_1mt:auto_generated.dataa[3]
dataa[4] => mult_1mt:auto_generated.dataa[4]
dataa[5] => mult_1mt:auto_generated.dataa[5]
dataa[6] => mult_1mt:auto_generated.dataa[6]
dataa[7] => mult_1mt:auto_generated.dataa[7]
datab[0] => mult_1mt:auto_generated.datab[0]
datab[1] => mult_1mt:auto_generated.datab[1]
datab[2] => mult_1mt:auto_generated.datab[2]
datab[3] => mult_1mt:auto_generated.datab[3]
datab[4] => mult_1mt:auto_generated.datab[4]
datab[5] => mult_1mt:auto_generated.datab[5]
datab[6] => mult_1mt:auto_generated.datab[6]
datab[7] => mult_1mt:auto_generated.datab[7]
datab[8] => mult_1mt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_1mt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_1mt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_1mt:auto_generated.result[0]
result[1] <= mult_1mt:auto_generated.result[1]
result[2] <= mult_1mt:auto_generated.result[2]
result[3] <= mult_1mt:auto_generated.result[3]
result[4] <= mult_1mt:auto_generated.result[4]
result[5] <= mult_1mt:auto_generated.result[5]
result[6] <= mult_1mt:auto_generated.result[6]
result[7] <= mult_1mt:auto_generated.result[7]
result[8] <= mult_1mt:auto_generated.result[8]
result[9] <= mult_1mt:auto_generated.result[9]
result[10] <= mult_1mt:auto_generated.result[10]
result[11] <= mult_1mt:auto_generated.result[11]
result[12] <= mult_1mt:auto_generated.result[12]
result[13] <= mult_1mt:auto_generated.result[13]
result[14] <= mult_1mt:auto_generated.result[14]
result[15] <= mult_1mt:auto_generated.result[15]
result[16] <= mult_1mt:auto_generated.result[16]


|TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16


|TOP|Mic:GeneratedMics[6].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[7].mic
res_n => res_n.IN2
clk4_8 => clk4_8.IN2
clk0_3 => ~NO_FANOUT~
dataIn => inputBuf.DATAB
dataOut[0] <= fir_result_buf[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= fir_result_buf[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= fir_result_buf[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= fir_result_buf[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= fir_result_buf[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= fir_result_buf[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= fir_result_buf[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= fir_result_buf[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= fir_result_buf[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= fir_result_buf[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= fir_result_buf[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= fir_result_buf[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= fir_result_buf[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= fir_result_buf[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= fir_result_buf[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= fir_result_buf[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= fir_result_buf[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= fir_result_buf[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= fir_result_buf[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= fir_result_buf[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= fir_result_buf[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[7].mic|CIC:cic
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => d_d7[0].CLK
clk => d_d7[1].CLK
clk => d_d7[2].CLK
clk => d_d7[3].CLK
clk => d_d7[4].CLK
clk => d_d7[5].CLK
clk => d_d7[6].CLK
clk => d_d7[7].CLK
clk => d_d7[8].CLK
clk => d_d7[9].CLK
clk => d_d7[10].CLK
clk => d_d7[11].CLK
clk => d_d7[12].CLK
clk => d_d7[13].CLK
clk => d_d7[14].CLK
clk => d_d7[15].CLK
clk => d_d7[16].CLK
clk => d_d6[0].CLK
clk => d_d6[1].CLK
clk => d_d6[2].CLK
clk => d_d6[3].CLK
clk => d_d6[4].CLK
clk => d_d6[5].CLK
clk => d_d6[6].CLK
clk => d_d6[7].CLK
clk => d_d6[8].CLK
clk => d_d6[9].CLK
clk => d_d6[10].CLK
clk => d_d6[11].CLK
clk => d_d6[12].CLK
clk => d_d6[13].CLK
clk => d_d6[14].CLK
clk => d_d6[15].CLK
clk => d_d6[16].CLK
clk => d_d5[0].CLK
clk => d_d5[1].CLK
clk => d_d5[2].CLK
clk => d_d5[3].CLK
clk => d_d5[4].CLK
clk => d_d5[5].CLK
clk => d_d5[6].CLK
clk => d_d5[7].CLK
clk => d_d5[8].CLK
clk => d_d5[9].CLK
clk => d_d5[10].CLK
clk => d_d5[11].CLK
clk => d_d5[12].CLK
clk => d_d5[13].CLK
clk => d_d5[14].CLK
clk => d_d5[15].CLK
clk => d_d5[16].CLK
clk => d8[9].CLK
clk => d8[10].CLK
clk => d8[11].CLK
clk => d8[12].CLK
clk => d8[13].CLK
clk => d8[14].CLK
clk => d8[15].CLK
clk => d8[16].CLK
clk => d7[0].CLK
clk => d7[1].CLK
clk => d7[2].CLK
clk => d7[3].CLK
clk => d7[4].CLK
clk => d7[5].CLK
clk => d7[6].CLK
clk => d7[7].CLK
clk => d7[8].CLK
clk => d7[9].CLK
clk => d7[10].CLK
clk => d7[11].CLK
clk => d7[12].CLK
clk => d7[13].CLK
clk => d7[14].CLK
clk => d7[15].CLK
clk => d7[16].CLK
clk => d6[0].CLK
clk => d6[1].CLK
clk => d6[2].CLK
clk => d6[3].CLK
clk => d6[4].CLK
clk => d6[5].CLK
clk => d6[6].CLK
clk => d6[7].CLK
clk => d6[8].CLK
clk => d6[9].CLK
clk => d6[10].CLK
clk => d6[11].CLK
clk => d6[12].CLK
clk => d6[13].CLK
clk => d6[14].CLK
clk => d6[15].CLK
clk => d6[16].CLK
clk => d5[0].CLK
clk => d5[1].CLK
clk => d5[2].CLK
clk => d5[3].CLK
clk => d5[4].CLK
clk => d5[5].CLK
clk => d5[6].CLK
clk => d5[7].CLK
clk => d5[8].CLK
clk => d5[9].CLK
clk => d5[10].CLK
clk => d5[11].CLK
clk => d5[12].CLK
clk => d5[13].CLK
clk => d5[14].CLK
clk => d5[15].CLK
clk => d5[16].CLK
clk => d_d_temp[0].CLK
clk => d_d_temp[1].CLK
clk => d_d_temp[2].CLK
clk => d_d_temp[3].CLK
clk => d_d_temp[4].CLK
clk => d_d_temp[5].CLK
clk => d_d_temp[6].CLK
clk => d_d_temp[7].CLK
clk => d_d_temp[8].CLK
clk => d_d_temp[9].CLK
clk => d_d_temp[10].CLK
clk => d_d_temp[11].CLK
clk => d_d_temp[12].CLK
clk => d_d_temp[13].CLK
clk => d_d_temp[14].CLK
clk => d_d_temp[15].CLK
clk => d_d_temp[16].CLK
clk => out_valid~reg0.CLK
clk => valid_comb.CLK
clk => d_temp[0].CLK
clk => d_temp[1].CLK
clk => d_temp[2].CLK
clk => d_temp[3].CLK
clk => d_temp[4].CLK
clk => d_temp[5].CLK
clk => d_temp[6].CLK
clk => d_temp[7].CLK
clk => d_temp[8].CLK
clk => d_temp[9].CLK
clk => d_temp[10].CLK
clk => d_temp[11].CLK
clk => d_temp[12].CLK
clk => d_temp[13].CLK
clk => d_temp[14].CLK
clk => d_temp[15].CLK
clk => d_temp[16].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => d4[0].CLK
clk => d4[1].CLK
clk => d4[2].CLK
clk => d4[3].CLK
clk => d4[4].CLK
clk => d4[5].CLK
clk => d4[6].CLK
clk => d4[7].CLK
clk => d4[8].CLK
clk => d4[9].CLK
clk => d4[10].CLK
clk => d4[11].CLK
clk => d4[12].CLK
clk => d4[13].CLK
clk => d4[14].CLK
clk => d4[15].CLK
clk => d4[16].CLK
clk => d3[0].CLK
clk => d3[1].CLK
clk => d3[2].CLK
clk => d3[3].CLK
clk => d3[4].CLK
clk => d3[5].CLK
clk => d3[6].CLK
clk => d3[7].CLK
clk => d3[8].CLK
clk => d3[9].CLK
clk => d3[10].CLK
clk => d3[11].CLK
clk => d3[12].CLK
clk => d3[13].CLK
clk => d3[14].CLK
clk => d3[15].CLK
clk => d3[16].CLK
clk => d2[0].CLK
clk => d2[1].CLK
clk => d2[2].CLK
clk => d2[3].CLK
clk => d2[4].CLK
clk => d2[5].CLK
clk => d2[6].CLK
clk => d2[7].CLK
clk => d2[8].CLK
clk => d2[9].CLK
clk => d2[10].CLK
clk => d2[11].CLK
clk => d2[12].CLK
clk => d2[13].CLK
clk => d2[14].CLK
clk => d2[15].CLK
clk => d2[16].CLK
clk => d1[0].CLK
clk => d1[1].CLK
clk => d1[2].CLK
clk => d1[3].CLK
clk => d1[4].CLK
clk => d1[5].CLK
clk => d1[6].CLK
clk => d1[7].CLK
clk => d1[8].CLK
clk => d1[9].CLK
clk => d1[10].CLK
clk => d1[11].CLK
clk => d1[12].CLK
clk => d1[13].CLK
clk => d1[14].CLK
clk => d1[15].CLK
clk => d1[16].CLK
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => valid_comb.ENA
in[0] => Add0.IN17
in[1] => Add0.IN16
in[2] => Add0.IN15
in[3] => Add0.IN14
in[4] => Add0.IN13
in[5] => Add0.IN12
in[6] => Add0.IN11
in[7] => Add0.IN1
in[7] => Add0.IN2
in[7] => Add0.IN3
in[7] => Add0.IN4
in[7] => Add0.IN5
in[7] => Add0.IN6
in[7] => Add0.IN7
in[7] => Add0.IN8
in[7] => Add0.IN9
in[7] => Add0.IN10
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[7].mic|FIR:fir
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[2] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[3] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[4] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[5] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[6] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[7] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[8] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[9] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[10] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[11] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[12] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[13] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[14] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[15] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[16] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[17] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[18] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[19] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[20] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_valid <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
ast_source_error[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
clk => clk.IN1
reset_n => reset_n.IN1


|TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0
clk => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.clk
reset_n => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.reset_n
ast_sink_data[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[0]
ast_sink_data[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[1]
ast_sink_data[2] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[2]
ast_sink_data[3] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[3]
ast_sink_data[4] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[4]
ast_sink_data[5] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[5]
ast_sink_data[6] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[6]
ast_sink_data[7] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[7]
ast_sink_valid => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_valid
ast_sink_error[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[0]
ast_sink_error[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[1]
ast_source_data[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[0]
ast_source_data[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[1]
ast_source_data[2] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[2]
ast_source_data[3] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[3]
ast_source_data[4] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[4]
ast_source_data[5] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[5]
ast_source_data[6] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[6]
ast_source_data[7] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[7]
ast_source_data[8] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[8]
ast_source_data[9] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[9]
ast_source_data[10] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[10]
ast_source_data[11] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[11]
ast_source_data[12] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[12]
ast_source_data[13] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[13]
ast_source_data[14] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[14]
ast_source_data[15] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[15]
ast_source_data[16] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[16]
ast_source_data[17] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[17]
ast_source_data[18] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[18]
ast_source_data[19] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[19]
ast_source_data[20] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[20]
ast_source_valid <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[0]
ast_source_error[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[1]


|TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => FIR_fir_compiler_ii_0_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_13.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_13.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_13.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_13.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_13.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_13.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_13.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_13.xin[7]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_sym_add0_o[0].CLK
clk => u0_m0_wo0_sym_add0_o[1].CLK
clk => u0_m0_wo0_sym_add0_o[2].CLK
clk => u0_m0_wo0_sym_add0_o[3].CLK
clk => u0_m0_wo0_sym_add0_o[4].CLK
clk => u0_m0_wo0_sym_add0_o[5].CLK
clk => u0_m0_wo0_sym_add0_o[6].CLK
clk => u0_m0_wo0_sym_add0_o[7].CLK
clk => u0_m0_wo0_sym_add0_o[8].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_eq.CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_q[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_symSuppress_0_seq_eq.CLK
clk => u0_m0_wo0_symSuppress_0_seq_q[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_13.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_16.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem.clock0
clk => dspba_delay:d_xIn_0_13.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_cm0_q[0].PRESET
areset => u0_m0_wo0_cm0_q[1].PRESET
areset => u0_m0_wo0_cm0_q[2].PRESET
areset => u0_m0_wo0_cm0_q[3].PRESET
areset => u0_m0_wo0_cm0_q[4].PRESET
areset => u0_m0_wo0_cm0_q[5].PRESET
areset => u0_m0_wo0_cm0_q[6].PRESET
areset => u0_m0_wo0_cm0_q[7].ACLR
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_sym_add0_o[0].ACLR
areset => u0_m0_wo0_sym_add0_o[1].ACLR
areset => u0_m0_wo0_sym_add0_o[2].ACLR
areset => u0_m0_wo0_sym_add0_o[3].ACLR
areset => u0_m0_wo0_sym_add0_o[4].ACLR
areset => u0_m0_wo0_sym_add0_o[5].ACLR
areset => u0_m0_wo0_sym_add0_o[6].ACLR
areset => u0_m0_wo0_sym_add0_o[7].ACLR
areset => u0_m0_wo0_sym_add0_o[8].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_eq.ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_q[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_symSuppress_0_seq_eq.ACLR
areset => u0_m0_wo0_symSuppress_0_seq_q[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_13.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_16.aclr
areset => dspba_delay:d_xIn_0_13.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.ACLR


|TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
wren_a => altsyncram_ctm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ctm3:auto_generated.data_a[0]
data_a[1] => altsyncram_ctm3:auto_generated.data_a[1]
data_a[2] => altsyncram_ctm3:auto_generated.data_a[2]
data_a[3] => altsyncram_ctm3:auto_generated.data_a[3]
data_a[4] => altsyncram_ctm3:auto_generated.data_a[4]
data_a[5] => altsyncram_ctm3:auto_generated.data_a[5]
data_a[6] => altsyncram_ctm3:auto_generated.data_a[6]
data_a[7] => altsyncram_ctm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_ctm3:auto_generated.address_a[0]
address_a[1] => altsyncram_ctm3:auto_generated.address_a[1]
address_a[2] => altsyncram_ctm3:auto_generated.address_a[2]
address_a[3] => altsyncram_ctm3:auto_generated.address_a[3]
address_a[4] => altsyncram_ctm3:auto_generated.address_a[4]
address_b[0] => altsyncram_ctm3:auto_generated.address_b[0]
address_b[1] => altsyncram_ctm3:auto_generated.address_b[1]
address_b[2] => altsyncram_ctm3:auto_generated.address_b[2]
address_b[3] => altsyncram_ctm3:auto_generated.address_b[3]
address_b[4] => altsyncram_ctm3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ctm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_ctm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_ctm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_ctm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_ctm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_ctm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_ctm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_ctm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_ctm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
wren_a => altsyncram_etm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_etm3:auto_generated.data_a[0]
data_a[1] => altsyncram_etm3:auto_generated.data_a[1]
data_a[2] => altsyncram_etm3:auto_generated.data_a[2]
data_a[3] => altsyncram_etm3:auto_generated.data_a[3]
data_a[4] => altsyncram_etm3:auto_generated.data_a[4]
data_a[5] => altsyncram_etm3:auto_generated.data_a[5]
data_a[6] => altsyncram_etm3:auto_generated.data_a[6]
data_a[7] => altsyncram_etm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_etm3:auto_generated.address_a[0]
address_a[1] => altsyncram_etm3:auto_generated.address_a[1]
address_a[2] => altsyncram_etm3:auto_generated.address_a[2]
address_a[3] => altsyncram_etm3:auto_generated.address_a[3]
address_b[0] => altsyncram_etm3:auto_generated.address_b[0]
address_b[1] => altsyncram_etm3:auto_generated.address_b[1]
address_b[2] => altsyncram_etm3:auto_generated.address_b[2]
address_b[3] => altsyncram_etm3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_etm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_etm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_etm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_etm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_etm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_etm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_etm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_etm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_etm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
dataa[0] => mult_1mt:auto_generated.dataa[0]
dataa[1] => mult_1mt:auto_generated.dataa[1]
dataa[2] => mult_1mt:auto_generated.dataa[2]
dataa[3] => mult_1mt:auto_generated.dataa[3]
dataa[4] => mult_1mt:auto_generated.dataa[4]
dataa[5] => mult_1mt:auto_generated.dataa[5]
dataa[6] => mult_1mt:auto_generated.dataa[6]
dataa[7] => mult_1mt:auto_generated.dataa[7]
datab[0] => mult_1mt:auto_generated.datab[0]
datab[1] => mult_1mt:auto_generated.datab[1]
datab[2] => mult_1mt:auto_generated.datab[2]
datab[3] => mult_1mt:auto_generated.datab[3]
datab[4] => mult_1mt:auto_generated.datab[4]
datab[5] => mult_1mt:auto_generated.datab[5]
datab[6] => mult_1mt:auto_generated.datab[6]
datab[7] => mult_1mt:auto_generated.datab[7]
datab[8] => mult_1mt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_1mt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_1mt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_1mt:auto_generated.result[0]
result[1] <= mult_1mt:auto_generated.result[1]
result[2] <= mult_1mt:auto_generated.result[2]
result[3] <= mult_1mt:auto_generated.result[3]
result[4] <= mult_1mt:auto_generated.result[4]
result[5] <= mult_1mt:auto_generated.result[5]
result[6] <= mult_1mt:auto_generated.result[6]
result[7] <= mult_1mt:auto_generated.result[7]
result[8] <= mult_1mt:auto_generated.result[8]
result[9] <= mult_1mt:auto_generated.result[9]
result[10] <= mult_1mt:auto_generated.result[10]
result[11] <= mult_1mt:auto_generated.result[11]
result[12] <= mult_1mt:auto_generated.result[12]
result[13] <= mult_1mt:auto_generated.result[13]
result[14] <= mult_1mt:auto_generated.result[14]
result[15] <= mult_1mt:auto_generated.result[15]
result[16] <= mult_1mt:auto_generated.result[16]


|TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16


|TOP|Mic:GeneratedMics[7].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[8].mic
res_n => res_n.IN2
clk4_8 => clk4_8.IN2
clk0_3 => ~NO_FANOUT~
dataIn => inputBuf.DATAB
dataOut[0] <= fir_result_buf[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= fir_result_buf[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= fir_result_buf[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= fir_result_buf[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= fir_result_buf[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= fir_result_buf[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= fir_result_buf[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= fir_result_buf[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= fir_result_buf[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= fir_result_buf[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= fir_result_buf[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= fir_result_buf[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= fir_result_buf[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= fir_result_buf[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= fir_result_buf[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= fir_result_buf[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= fir_result_buf[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= fir_result_buf[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= fir_result_buf[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= fir_result_buf[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= fir_result_buf[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[8].mic|CIC:cic
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => d_d7[0].CLK
clk => d_d7[1].CLK
clk => d_d7[2].CLK
clk => d_d7[3].CLK
clk => d_d7[4].CLK
clk => d_d7[5].CLK
clk => d_d7[6].CLK
clk => d_d7[7].CLK
clk => d_d7[8].CLK
clk => d_d7[9].CLK
clk => d_d7[10].CLK
clk => d_d7[11].CLK
clk => d_d7[12].CLK
clk => d_d7[13].CLK
clk => d_d7[14].CLK
clk => d_d7[15].CLK
clk => d_d7[16].CLK
clk => d_d6[0].CLK
clk => d_d6[1].CLK
clk => d_d6[2].CLK
clk => d_d6[3].CLK
clk => d_d6[4].CLK
clk => d_d6[5].CLK
clk => d_d6[6].CLK
clk => d_d6[7].CLK
clk => d_d6[8].CLK
clk => d_d6[9].CLK
clk => d_d6[10].CLK
clk => d_d6[11].CLK
clk => d_d6[12].CLK
clk => d_d6[13].CLK
clk => d_d6[14].CLK
clk => d_d6[15].CLK
clk => d_d6[16].CLK
clk => d_d5[0].CLK
clk => d_d5[1].CLK
clk => d_d5[2].CLK
clk => d_d5[3].CLK
clk => d_d5[4].CLK
clk => d_d5[5].CLK
clk => d_d5[6].CLK
clk => d_d5[7].CLK
clk => d_d5[8].CLK
clk => d_d5[9].CLK
clk => d_d5[10].CLK
clk => d_d5[11].CLK
clk => d_d5[12].CLK
clk => d_d5[13].CLK
clk => d_d5[14].CLK
clk => d_d5[15].CLK
clk => d_d5[16].CLK
clk => d8[9].CLK
clk => d8[10].CLK
clk => d8[11].CLK
clk => d8[12].CLK
clk => d8[13].CLK
clk => d8[14].CLK
clk => d8[15].CLK
clk => d8[16].CLK
clk => d7[0].CLK
clk => d7[1].CLK
clk => d7[2].CLK
clk => d7[3].CLK
clk => d7[4].CLK
clk => d7[5].CLK
clk => d7[6].CLK
clk => d7[7].CLK
clk => d7[8].CLK
clk => d7[9].CLK
clk => d7[10].CLK
clk => d7[11].CLK
clk => d7[12].CLK
clk => d7[13].CLK
clk => d7[14].CLK
clk => d7[15].CLK
clk => d7[16].CLK
clk => d6[0].CLK
clk => d6[1].CLK
clk => d6[2].CLK
clk => d6[3].CLK
clk => d6[4].CLK
clk => d6[5].CLK
clk => d6[6].CLK
clk => d6[7].CLK
clk => d6[8].CLK
clk => d6[9].CLK
clk => d6[10].CLK
clk => d6[11].CLK
clk => d6[12].CLK
clk => d6[13].CLK
clk => d6[14].CLK
clk => d6[15].CLK
clk => d6[16].CLK
clk => d5[0].CLK
clk => d5[1].CLK
clk => d5[2].CLK
clk => d5[3].CLK
clk => d5[4].CLK
clk => d5[5].CLK
clk => d5[6].CLK
clk => d5[7].CLK
clk => d5[8].CLK
clk => d5[9].CLK
clk => d5[10].CLK
clk => d5[11].CLK
clk => d5[12].CLK
clk => d5[13].CLK
clk => d5[14].CLK
clk => d5[15].CLK
clk => d5[16].CLK
clk => d_d_temp[0].CLK
clk => d_d_temp[1].CLK
clk => d_d_temp[2].CLK
clk => d_d_temp[3].CLK
clk => d_d_temp[4].CLK
clk => d_d_temp[5].CLK
clk => d_d_temp[6].CLK
clk => d_d_temp[7].CLK
clk => d_d_temp[8].CLK
clk => d_d_temp[9].CLK
clk => d_d_temp[10].CLK
clk => d_d_temp[11].CLK
clk => d_d_temp[12].CLK
clk => d_d_temp[13].CLK
clk => d_d_temp[14].CLK
clk => d_d_temp[15].CLK
clk => d_d_temp[16].CLK
clk => out_valid~reg0.CLK
clk => valid_comb.CLK
clk => d_temp[0].CLK
clk => d_temp[1].CLK
clk => d_temp[2].CLK
clk => d_temp[3].CLK
clk => d_temp[4].CLK
clk => d_temp[5].CLK
clk => d_temp[6].CLK
clk => d_temp[7].CLK
clk => d_temp[8].CLK
clk => d_temp[9].CLK
clk => d_temp[10].CLK
clk => d_temp[11].CLK
clk => d_temp[12].CLK
clk => d_temp[13].CLK
clk => d_temp[14].CLK
clk => d_temp[15].CLK
clk => d_temp[16].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => d4[0].CLK
clk => d4[1].CLK
clk => d4[2].CLK
clk => d4[3].CLK
clk => d4[4].CLK
clk => d4[5].CLK
clk => d4[6].CLK
clk => d4[7].CLK
clk => d4[8].CLK
clk => d4[9].CLK
clk => d4[10].CLK
clk => d4[11].CLK
clk => d4[12].CLK
clk => d4[13].CLK
clk => d4[14].CLK
clk => d4[15].CLK
clk => d4[16].CLK
clk => d3[0].CLK
clk => d3[1].CLK
clk => d3[2].CLK
clk => d3[3].CLK
clk => d3[4].CLK
clk => d3[5].CLK
clk => d3[6].CLK
clk => d3[7].CLK
clk => d3[8].CLK
clk => d3[9].CLK
clk => d3[10].CLK
clk => d3[11].CLK
clk => d3[12].CLK
clk => d3[13].CLK
clk => d3[14].CLK
clk => d3[15].CLK
clk => d3[16].CLK
clk => d2[0].CLK
clk => d2[1].CLK
clk => d2[2].CLK
clk => d2[3].CLK
clk => d2[4].CLK
clk => d2[5].CLK
clk => d2[6].CLK
clk => d2[7].CLK
clk => d2[8].CLK
clk => d2[9].CLK
clk => d2[10].CLK
clk => d2[11].CLK
clk => d2[12].CLK
clk => d2[13].CLK
clk => d2[14].CLK
clk => d2[15].CLK
clk => d2[16].CLK
clk => d1[0].CLK
clk => d1[1].CLK
clk => d1[2].CLK
clk => d1[3].CLK
clk => d1[4].CLK
clk => d1[5].CLK
clk => d1[6].CLK
clk => d1[7].CLK
clk => d1[8].CLK
clk => d1[9].CLK
clk => d1[10].CLK
clk => d1[11].CLK
clk => d1[12].CLK
clk => d1[13].CLK
clk => d1[14].CLK
clk => d1[15].CLK
clk => d1[16].CLK
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => valid_comb.ENA
in[0] => Add0.IN17
in[1] => Add0.IN16
in[2] => Add0.IN15
in[3] => Add0.IN14
in[4] => Add0.IN13
in[5] => Add0.IN12
in[6] => Add0.IN11
in[7] => Add0.IN1
in[7] => Add0.IN2
in[7] => Add0.IN3
in[7] => Add0.IN4
in[7] => Add0.IN5
in[7] => Add0.IN6
in[7] => Add0.IN7
in[7] => Add0.IN8
in[7] => Add0.IN9
in[7] => Add0.IN10
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[8].mic|FIR:fir
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[2] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[3] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[4] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[5] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[6] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[7] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[8] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[9] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[10] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[11] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[12] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[13] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[14] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[15] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[16] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[17] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[18] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[19] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[20] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_valid <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
ast_source_error[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
clk => clk.IN1
reset_n => reset_n.IN1


|TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0
clk => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.clk
reset_n => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.reset_n
ast_sink_data[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[0]
ast_sink_data[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[1]
ast_sink_data[2] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[2]
ast_sink_data[3] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[3]
ast_sink_data[4] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[4]
ast_sink_data[5] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[5]
ast_sink_data[6] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[6]
ast_sink_data[7] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[7]
ast_sink_valid => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_valid
ast_sink_error[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[0]
ast_sink_error[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[1]
ast_source_data[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[0]
ast_source_data[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[1]
ast_source_data[2] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[2]
ast_source_data[3] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[3]
ast_source_data[4] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[4]
ast_source_data[5] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[5]
ast_source_data[6] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[6]
ast_source_data[7] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[7]
ast_source_data[8] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[8]
ast_source_data[9] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[9]
ast_source_data[10] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[10]
ast_source_data[11] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[11]
ast_source_data[12] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[12]
ast_source_data[13] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[13]
ast_source_data[14] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[14]
ast_source_data[15] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[15]
ast_source_data[16] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[16]
ast_source_data[17] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[17]
ast_source_data[18] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[18]
ast_source_data[19] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[19]
ast_source_data[20] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[20]
ast_source_valid <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[0]
ast_source_error[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[1]


|TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => FIR_fir_compiler_ii_0_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_13.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_13.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_13.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_13.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_13.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_13.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_13.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_13.xin[7]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_sym_add0_o[0].CLK
clk => u0_m0_wo0_sym_add0_o[1].CLK
clk => u0_m0_wo0_sym_add0_o[2].CLK
clk => u0_m0_wo0_sym_add0_o[3].CLK
clk => u0_m0_wo0_sym_add0_o[4].CLK
clk => u0_m0_wo0_sym_add0_o[5].CLK
clk => u0_m0_wo0_sym_add0_o[6].CLK
clk => u0_m0_wo0_sym_add0_o[7].CLK
clk => u0_m0_wo0_sym_add0_o[8].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_eq.CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_q[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_symSuppress_0_seq_eq.CLK
clk => u0_m0_wo0_symSuppress_0_seq_q[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_13.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_16.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem.clock0
clk => dspba_delay:d_xIn_0_13.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_cm0_q[0].PRESET
areset => u0_m0_wo0_cm0_q[1].PRESET
areset => u0_m0_wo0_cm0_q[2].PRESET
areset => u0_m0_wo0_cm0_q[3].PRESET
areset => u0_m0_wo0_cm0_q[4].PRESET
areset => u0_m0_wo0_cm0_q[5].PRESET
areset => u0_m0_wo0_cm0_q[6].PRESET
areset => u0_m0_wo0_cm0_q[7].ACLR
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_sym_add0_o[0].ACLR
areset => u0_m0_wo0_sym_add0_o[1].ACLR
areset => u0_m0_wo0_sym_add0_o[2].ACLR
areset => u0_m0_wo0_sym_add0_o[3].ACLR
areset => u0_m0_wo0_sym_add0_o[4].ACLR
areset => u0_m0_wo0_sym_add0_o[5].ACLR
areset => u0_m0_wo0_sym_add0_o[6].ACLR
areset => u0_m0_wo0_sym_add0_o[7].ACLR
areset => u0_m0_wo0_sym_add0_o[8].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_eq.ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_q[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_symSuppress_0_seq_eq.ACLR
areset => u0_m0_wo0_symSuppress_0_seq_q[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_13.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_16.aclr
areset => dspba_delay:d_xIn_0_13.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.ACLR


|TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
wren_a => altsyncram_ctm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ctm3:auto_generated.data_a[0]
data_a[1] => altsyncram_ctm3:auto_generated.data_a[1]
data_a[2] => altsyncram_ctm3:auto_generated.data_a[2]
data_a[3] => altsyncram_ctm3:auto_generated.data_a[3]
data_a[4] => altsyncram_ctm3:auto_generated.data_a[4]
data_a[5] => altsyncram_ctm3:auto_generated.data_a[5]
data_a[6] => altsyncram_ctm3:auto_generated.data_a[6]
data_a[7] => altsyncram_ctm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_ctm3:auto_generated.address_a[0]
address_a[1] => altsyncram_ctm3:auto_generated.address_a[1]
address_a[2] => altsyncram_ctm3:auto_generated.address_a[2]
address_a[3] => altsyncram_ctm3:auto_generated.address_a[3]
address_a[4] => altsyncram_ctm3:auto_generated.address_a[4]
address_b[0] => altsyncram_ctm3:auto_generated.address_b[0]
address_b[1] => altsyncram_ctm3:auto_generated.address_b[1]
address_b[2] => altsyncram_ctm3:auto_generated.address_b[2]
address_b[3] => altsyncram_ctm3:auto_generated.address_b[3]
address_b[4] => altsyncram_ctm3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ctm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_ctm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_ctm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_ctm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_ctm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_ctm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_ctm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_ctm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_ctm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
wren_a => altsyncram_etm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_etm3:auto_generated.data_a[0]
data_a[1] => altsyncram_etm3:auto_generated.data_a[1]
data_a[2] => altsyncram_etm3:auto_generated.data_a[2]
data_a[3] => altsyncram_etm3:auto_generated.data_a[3]
data_a[4] => altsyncram_etm3:auto_generated.data_a[4]
data_a[5] => altsyncram_etm3:auto_generated.data_a[5]
data_a[6] => altsyncram_etm3:auto_generated.data_a[6]
data_a[7] => altsyncram_etm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_etm3:auto_generated.address_a[0]
address_a[1] => altsyncram_etm3:auto_generated.address_a[1]
address_a[2] => altsyncram_etm3:auto_generated.address_a[2]
address_a[3] => altsyncram_etm3:auto_generated.address_a[3]
address_b[0] => altsyncram_etm3:auto_generated.address_b[0]
address_b[1] => altsyncram_etm3:auto_generated.address_b[1]
address_b[2] => altsyncram_etm3:auto_generated.address_b[2]
address_b[3] => altsyncram_etm3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_etm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_etm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_etm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_etm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_etm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_etm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_etm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_etm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_etm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
dataa[0] => mult_1mt:auto_generated.dataa[0]
dataa[1] => mult_1mt:auto_generated.dataa[1]
dataa[2] => mult_1mt:auto_generated.dataa[2]
dataa[3] => mult_1mt:auto_generated.dataa[3]
dataa[4] => mult_1mt:auto_generated.dataa[4]
dataa[5] => mult_1mt:auto_generated.dataa[5]
dataa[6] => mult_1mt:auto_generated.dataa[6]
dataa[7] => mult_1mt:auto_generated.dataa[7]
datab[0] => mult_1mt:auto_generated.datab[0]
datab[1] => mult_1mt:auto_generated.datab[1]
datab[2] => mult_1mt:auto_generated.datab[2]
datab[3] => mult_1mt:auto_generated.datab[3]
datab[4] => mult_1mt:auto_generated.datab[4]
datab[5] => mult_1mt:auto_generated.datab[5]
datab[6] => mult_1mt:auto_generated.datab[6]
datab[7] => mult_1mt:auto_generated.datab[7]
datab[8] => mult_1mt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_1mt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_1mt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_1mt:auto_generated.result[0]
result[1] <= mult_1mt:auto_generated.result[1]
result[2] <= mult_1mt:auto_generated.result[2]
result[3] <= mult_1mt:auto_generated.result[3]
result[4] <= mult_1mt:auto_generated.result[4]
result[5] <= mult_1mt:auto_generated.result[5]
result[6] <= mult_1mt:auto_generated.result[6]
result[7] <= mult_1mt:auto_generated.result[7]
result[8] <= mult_1mt:auto_generated.result[8]
result[9] <= mult_1mt:auto_generated.result[9]
result[10] <= mult_1mt:auto_generated.result[10]
result[11] <= mult_1mt:auto_generated.result[11]
result[12] <= mult_1mt:auto_generated.result[12]
result[13] <= mult_1mt:auto_generated.result[13]
result[14] <= mult_1mt:auto_generated.result[14]
result[15] <= mult_1mt:auto_generated.result[15]
result[16] <= mult_1mt:auto_generated.result[16]


|TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16


|TOP|Mic:GeneratedMics[8].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[9].mic
res_n => res_n.IN2
clk4_8 => clk4_8.IN2
clk0_3 => ~NO_FANOUT~
dataIn => inputBuf.DATAB
dataOut[0] <= fir_result_buf[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= fir_result_buf[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= fir_result_buf[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= fir_result_buf[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= fir_result_buf[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= fir_result_buf[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= fir_result_buf[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= fir_result_buf[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= fir_result_buf[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= fir_result_buf[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= fir_result_buf[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= fir_result_buf[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= fir_result_buf[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= fir_result_buf[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= fir_result_buf[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= fir_result_buf[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= fir_result_buf[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= fir_result_buf[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= fir_result_buf[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= fir_result_buf[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= fir_result_buf[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[9].mic|CIC:cic
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => d_d7[0].CLK
clk => d_d7[1].CLK
clk => d_d7[2].CLK
clk => d_d7[3].CLK
clk => d_d7[4].CLK
clk => d_d7[5].CLK
clk => d_d7[6].CLK
clk => d_d7[7].CLK
clk => d_d7[8].CLK
clk => d_d7[9].CLK
clk => d_d7[10].CLK
clk => d_d7[11].CLK
clk => d_d7[12].CLK
clk => d_d7[13].CLK
clk => d_d7[14].CLK
clk => d_d7[15].CLK
clk => d_d7[16].CLK
clk => d_d6[0].CLK
clk => d_d6[1].CLK
clk => d_d6[2].CLK
clk => d_d6[3].CLK
clk => d_d6[4].CLK
clk => d_d6[5].CLK
clk => d_d6[6].CLK
clk => d_d6[7].CLK
clk => d_d6[8].CLK
clk => d_d6[9].CLK
clk => d_d6[10].CLK
clk => d_d6[11].CLK
clk => d_d6[12].CLK
clk => d_d6[13].CLK
clk => d_d6[14].CLK
clk => d_d6[15].CLK
clk => d_d6[16].CLK
clk => d_d5[0].CLK
clk => d_d5[1].CLK
clk => d_d5[2].CLK
clk => d_d5[3].CLK
clk => d_d5[4].CLK
clk => d_d5[5].CLK
clk => d_d5[6].CLK
clk => d_d5[7].CLK
clk => d_d5[8].CLK
clk => d_d5[9].CLK
clk => d_d5[10].CLK
clk => d_d5[11].CLK
clk => d_d5[12].CLK
clk => d_d5[13].CLK
clk => d_d5[14].CLK
clk => d_d5[15].CLK
clk => d_d5[16].CLK
clk => d8[9].CLK
clk => d8[10].CLK
clk => d8[11].CLK
clk => d8[12].CLK
clk => d8[13].CLK
clk => d8[14].CLK
clk => d8[15].CLK
clk => d8[16].CLK
clk => d7[0].CLK
clk => d7[1].CLK
clk => d7[2].CLK
clk => d7[3].CLK
clk => d7[4].CLK
clk => d7[5].CLK
clk => d7[6].CLK
clk => d7[7].CLK
clk => d7[8].CLK
clk => d7[9].CLK
clk => d7[10].CLK
clk => d7[11].CLK
clk => d7[12].CLK
clk => d7[13].CLK
clk => d7[14].CLK
clk => d7[15].CLK
clk => d7[16].CLK
clk => d6[0].CLK
clk => d6[1].CLK
clk => d6[2].CLK
clk => d6[3].CLK
clk => d6[4].CLK
clk => d6[5].CLK
clk => d6[6].CLK
clk => d6[7].CLK
clk => d6[8].CLK
clk => d6[9].CLK
clk => d6[10].CLK
clk => d6[11].CLK
clk => d6[12].CLK
clk => d6[13].CLK
clk => d6[14].CLK
clk => d6[15].CLK
clk => d6[16].CLK
clk => d5[0].CLK
clk => d5[1].CLK
clk => d5[2].CLK
clk => d5[3].CLK
clk => d5[4].CLK
clk => d5[5].CLK
clk => d5[6].CLK
clk => d5[7].CLK
clk => d5[8].CLK
clk => d5[9].CLK
clk => d5[10].CLK
clk => d5[11].CLK
clk => d5[12].CLK
clk => d5[13].CLK
clk => d5[14].CLK
clk => d5[15].CLK
clk => d5[16].CLK
clk => d_d_temp[0].CLK
clk => d_d_temp[1].CLK
clk => d_d_temp[2].CLK
clk => d_d_temp[3].CLK
clk => d_d_temp[4].CLK
clk => d_d_temp[5].CLK
clk => d_d_temp[6].CLK
clk => d_d_temp[7].CLK
clk => d_d_temp[8].CLK
clk => d_d_temp[9].CLK
clk => d_d_temp[10].CLK
clk => d_d_temp[11].CLK
clk => d_d_temp[12].CLK
clk => d_d_temp[13].CLK
clk => d_d_temp[14].CLK
clk => d_d_temp[15].CLK
clk => d_d_temp[16].CLK
clk => out_valid~reg0.CLK
clk => valid_comb.CLK
clk => d_temp[0].CLK
clk => d_temp[1].CLK
clk => d_temp[2].CLK
clk => d_temp[3].CLK
clk => d_temp[4].CLK
clk => d_temp[5].CLK
clk => d_temp[6].CLK
clk => d_temp[7].CLK
clk => d_temp[8].CLK
clk => d_temp[9].CLK
clk => d_temp[10].CLK
clk => d_temp[11].CLK
clk => d_temp[12].CLK
clk => d_temp[13].CLK
clk => d_temp[14].CLK
clk => d_temp[15].CLK
clk => d_temp[16].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => d4[0].CLK
clk => d4[1].CLK
clk => d4[2].CLK
clk => d4[3].CLK
clk => d4[4].CLK
clk => d4[5].CLK
clk => d4[6].CLK
clk => d4[7].CLK
clk => d4[8].CLK
clk => d4[9].CLK
clk => d4[10].CLK
clk => d4[11].CLK
clk => d4[12].CLK
clk => d4[13].CLK
clk => d4[14].CLK
clk => d4[15].CLK
clk => d4[16].CLK
clk => d3[0].CLK
clk => d3[1].CLK
clk => d3[2].CLK
clk => d3[3].CLK
clk => d3[4].CLK
clk => d3[5].CLK
clk => d3[6].CLK
clk => d3[7].CLK
clk => d3[8].CLK
clk => d3[9].CLK
clk => d3[10].CLK
clk => d3[11].CLK
clk => d3[12].CLK
clk => d3[13].CLK
clk => d3[14].CLK
clk => d3[15].CLK
clk => d3[16].CLK
clk => d2[0].CLK
clk => d2[1].CLK
clk => d2[2].CLK
clk => d2[3].CLK
clk => d2[4].CLK
clk => d2[5].CLK
clk => d2[6].CLK
clk => d2[7].CLK
clk => d2[8].CLK
clk => d2[9].CLK
clk => d2[10].CLK
clk => d2[11].CLK
clk => d2[12].CLK
clk => d2[13].CLK
clk => d2[14].CLK
clk => d2[15].CLK
clk => d2[16].CLK
clk => d1[0].CLK
clk => d1[1].CLK
clk => d1[2].CLK
clk => d1[3].CLK
clk => d1[4].CLK
clk => d1[5].CLK
clk => d1[6].CLK
clk => d1[7].CLK
clk => d1[8].CLK
clk => d1[9].CLK
clk => d1[10].CLK
clk => d1[11].CLK
clk => d1[12].CLK
clk => d1[13].CLK
clk => d1[14].CLK
clk => d1[15].CLK
clk => d1[16].CLK
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => valid_comb.ENA
in[0] => Add0.IN17
in[1] => Add0.IN16
in[2] => Add0.IN15
in[3] => Add0.IN14
in[4] => Add0.IN13
in[5] => Add0.IN12
in[6] => Add0.IN11
in[7] => Add0.IN1
in[7] => Add0.IN2
in[7] => Add0.IN3
in[7] => Add0.IN4
in[7] => Add0.IN5
in[7] => Add0.IN6
in[7] => Add0.IN7
in[7] => Add0.IN8
in[7] => Add0.IN9
in[7] => Add0.IN10
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[9].mic|FIR:fir
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[2] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[3] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[4] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[5] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[6] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[7] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[8] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[9] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[10] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[11] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[12] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[13] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[14] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[15] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[16] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[17] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[18] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[19] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[20] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_valid <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
ast_source_error[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
clk => clk.IN1
reset_n => reset_n.IN1


|TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0
clk => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.clk
reset_n => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.reset_n
ast_sink_data[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[0]
ast_sink_data[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[1]
ast_sink_data[2] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[2]
ast_sink_data[3] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[3]
ast_sink_data[4] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[4]
ast_sink_data[5] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[5]
ast_sink_data[6] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[6]
ast_sink_data[7] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[7]
ast_sink_valid => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_valid
ast_sink_error[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[0]
ast_sink_error[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[1]
ast_source_data[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[0]
ast_source_data[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[1]
ast_source_data[2] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[2]
ast_source_data[3] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[3]
ast_source_data[4] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[4]
ast_source_data[5] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[5]
ast_source_data[6] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[6]
ast_source_data[7] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[7]
ast_source_data[8] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[8]
ast_source_data[9] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[9]
ast_source_data[10] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[10]
ast_source_data[11] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[11]
ast_source_data[12] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[12]
ast_source_data[13] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[13]
ast_source_data[14] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[14]
ast_source_data[15] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[15]
ast_source_data[16] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[16]
ast_source_data[17] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[17]
ast_source_data[18] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[18]
ast_source_data[19] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[19]
ast_source_data[20] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[20]
ast_source_valid <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[0]
ast_source_error[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[1]


|TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => FIR_fir_compiler_ii_0_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_13.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_13.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_13.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_13.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_13.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_13.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_13.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_13.xin[7]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_sym_add0_o[0].CLK
clk => u0_m0_wo0_sym_add0_o[1].CLK
clk => u0_m0_wo0_sym_add0_o[2].CLK
clk => u0_m0_wo0_sym_add0_o[3].CLK
clk => u0_m0_wo0_sym_add0_o[4].CLK
clk => u0_m0_wo0_sym_add0_o[5].CLK
clk => u0_m0_wo0_sym_add0_o[6].CLK
clk => u0_m0_wo0_sym_add0_o[7].CLK
clk => u0_m0_wo0_sym_add0_o[8].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_eq.CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_q[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_symSuppress_0_seq_eq.CLK
clk => u0_m0_wo0_symSuppress_0_seq_q[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_13.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_16.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem.clock0
clk => dspba_delay:d_xIn_0_13.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_cm0_q[0].PRESET
areset => u0_m0_wo0_cm0_q[1].PRESET
areset => u0_m0_wo0_cm0_q[2].PRESET
areset => u0_m0_wo0_cm0_q[3].PRESET
areset => u0_m0_wo0_cm0_q[4].PRESET
areset => u0_m0_wo0_cm0_q[5].PRESET
areset => u0_m0_wo0_cm0_q[6].PRESET
areset => u0_m0_wo0_cm0_q[7].ACLR
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_sym_add0_o[0].ACLR
areset => u0_m0_wo0_sym_add0_o[1].ACLR
areset => u0_m0_wo0_sym_add0_o[2].ACLR
areset => u0_m0_wo0_sym_add0_o[3].ACLR
areset => u0_m0_wo0_sym_add0_o[4].ACLR
areset => u0_m0_wo0_sym_add0_o[5].ACLR
areset => u0_m0_wo0_sym_add0_o[6].ACLR
areset => u0_m0_wo0_sym_add0_o[7].ACLR
areset => u0_m0_wo0_sym_add0_o[8].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_eq.ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_q[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_symSuppress_0_seq_eq.ACLR
areset => u0_m0_wo0_symSuppress_0_seq_q[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_13.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_16.aclr
areset => dspba_delay:d_xIn_0_13.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.ACLR


|TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
wren_a => altsyncram_ctm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ctm3:auto_generated.data_a[0]
data_a[1] => altsyncram_ctm3:auto_generated.data_a[1]
data_a[2] => altsyncram_ctm3:auto_generated.data_a[2]
data_a[3] => altsyncram_ctm3:auto_generated.data_a[3]
data_a[4] => altsyncram_ctm3:auto_generated.data_a[4]
data_a[5] => altsyncram_ctm3:auto_generated.data_a[5]
data_a[6] => altsyncram_ctm3:auto_generated.data_a[6]
data_a[7] => altsyncram_ctm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_ctm3:auto_generated.address_a[0]
address_a[1] => altsyncram_ctm3:auto_generated.address_a[1]
address_a[2] => altsyncram_ctm3:auto_generated.address_a[2]
address_a[3] => altsyncram_ctm3:auto_generated.address_a[3]
address_a[4] => altsyncram_ctm3:auto_generated.address_a[4]
address_b[0] => altsyncram_ctm3:auto_generated.address_b[0]
address_b[1] => altsyncram_ctm3:auto_generated.address_b[1]
address_b[2] => altsyncram_ctm3:auto_generated.address_b[2]
address_b[3] => altsyncram_ctm3:auto_generated.address_b[3]
address_b[4] => altsyncram_ctm3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ctm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_ctm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_ctm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_ctm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_ctm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_ctm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_ctm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_ctm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_ctm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
wren_a => altsyncram_etm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_etm3:auto_generated.data_a[0]
data_a[1] => altsyncram_etm3:auto_generated.data_a[1]
data_a[2] => altsyncram_etm3:auto_generated.data_a[2]
data_a[3] => altsyncram_etm3:auto_generated.data_a[3]
data_a[4] => altsyncram_etm3:auto_generated.data_a[4]
data_a[5] => altsyncram_etm3:auto_generated.data_a[5]
data_a[6] => altsyncram_etm3:auto_generated.data_a[6]
data_a[7] => altsyncram_etm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_etm3:auto_generated.address_a[0]
address_a[1] => altsyncram_etm3:auto_generated.address_a[1]
address_a[2] => altsyncram_etm3:auto_generated.address_a[2]
address_a[3] => altsyncram_etm3:auto_generated.address_a[3]
address_b[0] => altsyncram_etm3:auto_generated.address_b[0]
address_b[1] => altsyncram_etm3:auto_generated.address_b[1]
address_b[2] => altsyncram_etm3:auto_generated.address_b[2]
address_b[3] => altsyncram_etm3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_etm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_etm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_etm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_etm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_etm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_etm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_etm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_etm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_etm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
dataa[0] => mult_1mt:auto_generated.dataa[0]
dataa[1] => mult_1mt:auto_generated.dataa[1]
dataa[2] => mult_1mt:auto_generated.dataa[2]
dataa[3] => mult_1mt:auto_generated.dataa[3]
dataa[4] => mult_1mt:auto_generated.dataa[4]
dataa[5] => mult_1mt:auto_generated.dataa[5]
dataa[6] => mult_1mt:auto_generated.dataa[6]
dataa[7] => mult_1mt:auto_generated.dataa[7]
datab[0] => mult_1mt:auto_generated.datab[0]
datab[1] => mult_1mt:auto_generated.datab[1]
datab[2] => mult_1mt:auto_generated.datab[2]
datab[3] => mult_1mt:auto_generated.datab[3]
datab[4] => mult_1mt:auto_generated.datab[4]
datab[5] => mult_1mt:auto_generated.datab[5]
datab[6] => mult_1mt:auto_generated.datab[6]
datab[7] => mult_1mt:auto_generated.datab[7]
datab[8] => mult_1mt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_1mt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_1mt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_1mt:auto_generated.result[0]
result[1] <= mult_1mt:auto_generated.result[1]
result[2] <= mult_1mt:auto_generated.result[2]
result[3] <= mult_1mt:auto_generated.result[3]
result[4] <= mult_1mt:auto_generated.result[4]
result[5] <= mult_1mt:auto_generated.result[5]
result[6] <= mult_1mt:auto_generated.result[6]
result[7] <= mult_1mt:auto_generated.result[7]
result[8] <= mult_1mt:auto_generated.result[8]
result[9] <= mult_1mt:auto_generated.result[9]
result[10] <= mult_1mt:auto_generated.result[10]
result[11] <= mult_1mt:auto_generated.result[11]
result[12] <= mult_1mt:auto_generated.result[12]
result[13] <= mult_1mt:auto_generated.result[13]
result[14] <= mult_1mt:auto_generated.result[14]
result[15] <= mult_1mt:auto_generated.result[15]
result[16] <= mult_1mt:auto_generated.result[16]


|TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16


|TOP|Mic:GeneratedMics[9].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[10].mic
res_n => res_n.IN2
clk4_8 => clk4_8.IN2
clk0_3 => ~NO_FANOUT~
dataIn => inputBuf.DATAB
dataOut[0] <= fir_result_buf[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= fir_result_buf[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= fir_result_buf[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= fir_result_buf[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= fir_result_buf[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= fir_result_buf[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= fir_result_buf[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= fir_result_buf[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= fir_result_buf[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= fir_result_buf[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= fir_result_buf[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= fir_result_buf[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= fir_result_buf[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= fir_result_buf[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= fir_result_buf[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= fir_result_buf[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= fir_result_buf[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= fir_result_buf[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= fir_result_buf[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= fir_result_buf[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= fir_result_buf[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[10].mic|CIC:cic
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => d_d7[0].CLK
clk => d_d7[1].CLK
clk => d_d7[2].CLK
clk => d_d7[3].CLK
clk => d_d7[4].CLK
clk => d_d7[5].CLK
clk => d_d7[6].CLK
clk => d_d7[7].CLK
clk => d_d7[8].CLK
clk => d_d7[9].CLK
clk => d_d7[10].CLK
clk => d_d7[11].CLK
clk => d_d7[12].CLK
clk => d_d7[13].CLK
clk => d_d7[14].CLK
clk => d_d7[15].CLK
clk => d_d7[16].CLK
clk => d_d6[0].CLK
clk => d_d6[1].CLK
clk => d_d6[2].CLK
clk => d_d6[3].CLK
clk => d_d6[4].CLK
clk => d_d6[5].CLK
clk => d_d6[6].CLK
clk => d_d6[7].CLK
clk => d_d6[8].CLK
clk => d_d6[9].CLK
clk => d_d6[10].CLK
clk => d_d6[11].CLK
clk => d_d6[12].CLK
clk => d_d6[13].CLK
clk => d_d6[14].CLK
clk => d_d6[15].CLK
clk => d_d6[16].CLK
clk => d_d5[0].CLK
clk => d_d5[1].CLK
clk => d_d5[2].CLK
clk => d_d5[3].CLK
clk => d_d5[4].CLK
clk => d_d5[5].CLK
clk => d_d5[6].CLK
clk => d_d5[7].CLK
clk => d_d5[8].CLK
clk => d_d5[9].CLK
clk => d_d5[10].CLK
clk => d_d5[11].CLK
clk => d_d5[12].CLK
clk => d_d5[13].CLK
clk => d_d5[14].CLK
clk => d_d5[15].CLK
clk => d_d5[16].CLK
clk => d8[9].CLK
clk => d8[10].CLK
clk => d8[11].CLK
clk => d8[12].CLK
clk => d8[13].CLK
clk => d8[14].CLK
clk => d8[15].CLK
clk => d8[16].CLK
clk => d7[0].CLK
clk => d7[1].CLK
clk => d7[2].CLK
clk => d7[3].CLK
clk => d7[4].CLK
clk => d7[5].CLK
clk => d7[6].CLK
clk => d7[7].CLK
clk => d7[8].CLK
clk => d7[9].CLK
clk => d7[10].CLK
clk => d7[11].CLK
clk => d7[12].CLK
clk => d7[13].CLK
clk => d7[14].CLK
clk => d7[15].CLK
clk => d7[16].CLK
clk => d6[0].CLK
clk => d6[1].CLK
clk => d6[2].CLK
clk => d6[3].CLK
clk => d6[4].CLK
clk => d6[5].CLK
clk => d6[6].CLK
clk => d6[7].CLK
clk => d6[8].CLK
clk => d6[9].CLK
clk => d6[10].CLK
clk => d6[11].CLK
clk => d6[12].CLK
clk => d6[13].CLK
clk => d6[14].CLK
clk => d6[15].CLK
clk => d6[16].CLK
clk => d5[0].CLK
clk => d5[1].CLK
clk => d5[2].CLK
clk => d5[3].CLK
clk => d5[4].CLK
clk => d5[5].CLK
clk => d5[6].CLK
clk => d5[7].CLK
clk => d5[8].CLK
clk => d5[9].CLK
clk => d5[10].CLK
clk => d5[11].CLK
clk => d5[12].CLK
clk => d5[13].CLK
clk => d5[14].CLK
clk => d5[15].CLK
clk => d5[16].CLK
clk => d_d_temp[0].CLK
clk => d_d_temp[1].CLK
clk => d_d_temp[2].CLK
clk => d_d_temp[3].CLK
clk => d_d_temp[4].CLK
clk => d_d_temp[5].CLK
clk => d_d_temp[6].CLK
clk => d_d_temp[7].CLK
clk => d_d_temp[8].CLK
clk => d_d_temp[9].CLK
clk => d_d_temp[10].CLK
clk => d_d_temp[11].CLK
clk => d_d_temp[12].CLK
clk => d_d_temp[13].CLK
clk => d_d_temp[14].CLK
clk => d_d_temp[15].CLK
clk => d_d_temp[16].CLK
clk => out_valid~reg0.CLK
clk => valid_comb.CLK
clk => d_temp[0].CLK
clk => d_temp[1].CLK
clk => d_temp[2].CLK
clk => d_temp[3].CLK
clk => d_temp[4].CLK
clk => d_temp[5].CLK
clk => d_temp[6].CLK
clk => d_temp[7].CLK
clk => d_temp[8].CLK
clk => d_temp[9].CLK
clk => d_temp[10].CLK
clk => d_temp[11].CLK
clk => d_temp[12].CLK
clk => d_temp[13].CLK
clk => d_temp[14].CLK
clk => d_temp[15].CLK
clk => d_temp[16].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => d4[0].CLK
clk => d4[1].CLK
clk => d4[2].CLK
clk => d4[3].CLK
clk => d4[4].CLK
clk => d4[5].CLK
clk => d4[6].CLK
clk => d4[7].CLK
clk => d4[8].CLK
clk => d4[9].CLK
clk => d4[10].CLK
clk => d4[11].CLK
clk => d4[12].CLK
clk => d4[13].CLK
clk => d4[14].CLK
clk => d4[15].CLK
clk => d4[16].CLK
clk => d3[0].CLK
clk => d3[1].CLK
clk => d3[2].CLK
clk => d3[3].CLK
clk => d3[4].CLK
clk => d3[5].CLK
clk => d3[6].CLK
clk => d3[7].CLK
clk => d3[8].CLK
clk => d3[9].CLK
clk => d3[10].CLK
clk => d3[11].CLK
clk => d3[12].CLK
clk => d3[13].CLK
clk => d3[14].CLK
clk => d3[15].CLK
clk => d3[16].CLK
clk => d2[0].CLK
clk => d2[1].CLK
clk => d2[2].CLK
clk => d2[3].CLK
clk => d2[4].CLK
clk => d2[5].CLK
clk => d2[6].CLK
clk => d2[7].CLK
clk => d2[8].CLK
clk => d2[9].CLK
clk => d2[10].CLK
clk => d2[11].CLK
clk => d2[12].CLK
clk => d2[13].CLK
clk => d2[14].CLK
clk => d2[15].CLK
clk => d2[16].CLK
clk => d1[0].CLK
clk => d1[1].CLK
clk => d1[2].CLK
clk => d1[3].CLK
clk => d1[4].CLK
clk => d1[5].CLK
clk => d1[6].CLK
clk => d1[7].CLK
clk => d1[8].CLK
clk => d1[9].CLK
clk => d1[10].CLK
clk => d1[11].CLK
clk => d1[12].CLK
clk => d1[13].CLK
clk => d1[14].CLK
clk => d1[15].CLK
clk => d1[16].CLK
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => valid_comb.ENA
in[0] => Add0.IN17
in[1] => Add0.IN16
in[2] => Add0.IN15
in[3] => Add0.IN14
in[4] => Add0.IN13
in[5] => Add0.IN12
in[6] => Add0.IN11
in[7] => Add0.IN1
in[7] => Add0.IN2
in[7] => Add0.IN3
in[7] => Add0.IN4
in[7] => Add0.IN5
in[7] => Add0.IN6
in[7] => Add0.IN7
in[7] => Add0.IN8
in[7] => Add0.IN9
in[7] => Add0.IN10
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[10].mic|FIR:fir
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[2] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[3] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[4] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[5] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[6] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[7] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[8] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[9] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[10] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[11] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[12] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[13] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[14] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[15] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[16] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[17] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[18] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[19] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[20] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_valid <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
ast_source_error[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
clk => clk.IN1
reset_n => reset_n.IN1


|TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0
clk => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.clk
reset_n => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.reset_n
ast_sink_data[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[0]
ast_sink_data[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[1]
ast_sink_data[2] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[2]
ast_sink_data[3] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[3]
ast_sink_data[4] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[4]
ast_sink_data[5] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[5]
ast_sink_data[6] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[6]
ast_sink_data[7] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[7]
ast_sink_valid => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_valid
ast_sink_error[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[0]
ast_sink_error[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[1]
ast_source_data[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[0]
ast_source_data[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[1]
ast_source_data[2] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[2]
ast_source_data[3] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[3]
ast_source_data[4] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[4]
ast_source_data[5] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[5]
ast_source_data[6] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[6]
ast_source_data[7] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[7]
ast_source_data[8] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[8]
ast_source_data[9] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[9]
ast_source_data[10] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[10]
ast_source_data[11] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[11]
ast_source_data[12] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[12]
ast_source_data[13] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[13]
ast_source_data[14] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[14]
ast_source_data[15] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[15]
ast_source_data[16] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[16]
ast_source_data[17] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[17]
ast_source_data[18] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[18]
ast_source_data[19] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[19]
ast_source_data[20] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[20]
ast_source_valid <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[0]
ast_source_error[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[1]


|TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => FIR_fir_compiler_ii_0_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_13.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_13.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_13.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_13.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_13.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_13.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_13.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_13.xin[7]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_sym_add0_o[0].CLK
clk => u0_m0_wo0_sym_add0_o[1].CLK
clk => u0_m0_wo0_sym_add0_o[2].CLK
clk => u0_m0_wo0_sym_add0_o[3].CLK
clk => u0_m0_wo0_sym_add0_o[4].CLK
clk => u0_m0_wo0_sym_add0_o[5].CLK
clk => u0_m0_wo0_sym_add0_o[6].CLK
clk => u0_m0_wo0_sym_add0_o[7].CLK
clk => u0_m0_wo0_sym_add0_o[8].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_eq.CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_q[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_symSuppress_0_seq_eq.CLK
clk => u0_m0_wo0_symSuppress_0_seq_q[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_13.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_16.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem.clock0
clk => dspba_delay:d_xIn_0_13.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_cm0_q[0].PRESET
areset => u0_m0_wo0_cm0_q[1].PRESET
areset => u0_m0_wo0_cm0_q[2].PRESET
areset => u0_m0_wo0_cm0_q[3].PRESET
areset => u0_m0_wo0_cm0_q[4].PRESET
areset => u0_m0_wo0_cm0_q[5].PRESET
areset => u0_m0_wo0_cm0_q[6].PRESET
areset => u0_m0_wo0_cm0_q[7].ACLR
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_sym_add0_o[0].ACLR
areset => u0_m0_wo0_sym_add0_o[1].ACLR
areset => u0_m0_wo0_sym_add0_o[2].ACLR
areset => u0_m0_wo0_sym_add0_o[3].ACLR
areset => u0_m0_wo0_sym_add0_o[4].ACLR
areset => u0_m0_wo0_sym_add0_o[5].ACLR
areset => u0_m0_wo0_sym_add0_o[6].ACLR
areset => u0_m0_wo0_sym_add0_o[7].ACLR
areset => u0_m0_wo0_sym_add0_o[8].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_eq.ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_q[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_symSuppress_0_seq_eq.ACLR
areset => u0_m0_wo0_symSuppress_0_seq_q[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_13.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_16.aclr
areset => dspba_delay:d_xIn_0_13.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.ACLR


|TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
wren_a => altsyncram_ctm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ctm3:auto_generated.data_a[0]
data_a[1] => altsyncram_ctm3:auto_generated.data_a[1]
data_a[2] => altsyncram_ctm3:auto_generated.data_a[2]
data_a[3] => altsyncram_ctm3:auto_generated.data_a[3]
data_a[4] => altsyncram_ctm3:auto_generated.data_a[4]
data_a[5] => altsyncram_ctm3:auto_generated.data_a[5]
data_a[6] => altsyncram_ctm3:auto_generated.data_a[6]
data_a[7] => altsyncram_ctm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_ctm3:auto_generated.address_a[0]
address_a[1] => altsyncram_ctm3:auto_generated.address_a[1]
address_a[2] => altsyncram_ctm3:auto_generated.address_a[2]
address_a[3] => altsyncram_ctm3:auto_generated.address_a[3]
address_a[4] => altsyncram_ctm3:auto_generated.address_a[4]
address_b[0] => altsyncram_ctm3:auto_generated.address_b[0]
address_b[1] => altsyncram_ctm3:auto_generated.address_b[1]
address_b[2] => altsyncram_ctm3:auto_generated.address_b[2]
address_b[3] => altsyncram_ctm3:auto_generated.address_b[3]
address_b[4] => altsyncram_ctm3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ctm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_ctm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_ctm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_ctm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_ctm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_ctm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_ctm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_ctm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_ctm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
wren_a => altsyncram_etm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_etm3:auto_generated.data_a[0]
data_a[1] => altsyncram_etm3:auto_generated.data_a[1]
data_a[2] => altsyncram_etm3:auto_generated.data_a[2]
data_a[3] => altsyncram_etm3:auto_generated.data_a[3]
data_a[4] => altsyncram_etm3:auto_generated.data_a[4]
data_a[5] => altsyncram_etm3:auto_generated.data_a[5]
data_a[6] => altsyncram_etm3:auto_generated.data_a[6]
data_a[7] => altsyncram_etm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_etm3:auto_generated.address_a[0]
address_a[1] => altsyncram_etm3:auto_generated.address_a[1]
address_a[2] => altsyncram_etm3:auto_generated.address_a[2]
address_a[3] => altsyncram_etm3:auto_generated.address_a[3]
address_b[0] => altsyncram_etm3:auto_generated.address_b[0]
address_b[1] => altsyncram_etm3:auto_generated.address_b[1]
address_b[2] => altsyncram_etm3:auto_generated.address_b[2]
address_b[3] => altsyncram_etm3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_etm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_etm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_etm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_etm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_etm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_etm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_etm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_etm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_etm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
dataa[0] => mult_1mt:auto_generated.dataa[0]
dataa[1] => mult_1mt:auto_generated.dataa[1]
dataa[2] => mult_1mt:auto_generated.dataa[2]
dataa[3] => mult_1mt:auto_generated.dataa[3]
dataa[4] => mult_1mt:auto_generated.dataa[4]
dataa[5] => mult_1mt:auto_generated.dataa[5]
dataa[6] => mult_1mt:auto_generated.dataa[6]
dataa[7] => mult_1mt:auto_generated.dataa[7]
datab[0] => mult_1mt:auto_generated.datab[0]
datab[1] => mult_1mt:auto_generated.datab[1]
datab[2] => mult_1mt:auto_generated.datab[2]
datab[3] => mult_1mt:auto_generated.datab[3]
datab[4] => mult_1mt:auto_generated.datab[4]
datab[5] => mult_1mt:auto_generated.datab[5]
datab[6] => mult_1mt:auto_generated.datab[6]
datab[7] => mult_1mt:auto_generated.datab[7]
datab[8] => mult_1mt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_1mt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_1mt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_1mt:auto_generated.result[0]
result[1] <= mult_1mt:auto_generated.result[1]
result[2] <= mult_1mt:auto_generated.result[2]
result[3] <= mult_1mt:auto_generated.result[3]
result[4] <= mult_1mt:auto_generated.result[4]
result[5] <= mult_1mt:auto_generated.result[5]
result[6] <= mult_1mt:auto_generated.result[6]
result[7] <= mult_1mt:auto_generated.result[7]
result[8] <= mult_1mt:auto_generated.result[8]
result[9] <= mult_1mt:auto_generated.result[9]
result[10] <= mult_1mt:auto_generated.result[10]
result[11] <= mult_1mt:auto_generated.result[11]
result[12] <= mult_1mt:auto_generated.result[12]
result[13] <= mult_1mt:auto_generated.result[13]
result[14] <= mult_1mt:auto_generated.result[14]
result[15] <= mult_1mt:auto_generated.result[15]
result[16] <= mult_1mt:auto_generated.result[16]


|TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16


|TOP|Mic:GeneratedMics[10].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[11].mic
res_n => res_n.IN2
clk4_8 => clk4_8.IN2
clk0_3 => ~NO_FANOUT~
dataIn => inputBuf.DATAB
dataOut[0] <= fir_result_buf[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= fir_result_buf[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= fir_result_buf[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= fir_result_buf[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= fir_result_buf[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= fir_result_buf[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= fir_result_buf[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= fir_result_buf[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= fir_result_buf[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= fir_result_buf[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= fir_result_buf[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= fir_result_buf[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= fir_result_buf[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= fir_result_buf[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= fir_result_buf[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= fir_result_buf[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= fir_result_buf[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= fir_result_buf[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= fir_result_buf[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= fir_result_buf[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= fir_result_buf[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[11].mic|CIC:cic
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => d_d7[0].CLK
clk => d_d7[1].CLK
clk => d_d7[2].CLK
clk => d_d7[3].CLK
clk => d_d7[4].CLK
clk => d_d7[5].CLK
clk => d_d7[6].CLK
clk => d_d7[7].CLK
clk => d_d7[8].CLK
clk => d_d7[9].CLK
clk => d_d7[10].CLK
clk => d_d7[11].CLK
clk => d_d7[12].CLK
clk => d_d7[13].CLK
clk => d_d7[14].CLK
clk => d_d7[15].CLK
clk => d_d7[16].CLK
clk => d_d6[0].CLK
clk => d_d6[1].CLK
clk => d_d6[2].CLK
clk => d_d6[3].CLK
clk => d_d6[4].CLK
clk => d_d6[5].CLK
clk => d_d6[6].CLK
clk => d_d6[7].CLK
clk => d_d6[8].CLK
clk => d_d6[9].CLK
clk => d_d6[10].CLK
clk => d_d6[11].CLK
clk => d_d6[12].CLK
clk => d_d6[13].CLK
clk => d_d6[14].CLK
clk => d_d6[15].CLK
clk => d_d6[16].CLK
clk => d_d5[0].CLK
clk => d_d5[1].CLK
clk => d_d5[2].CLK
clk => d_d5[3].CLK
clk => d_d5[4].CLK
clk => d_d5[5].CLK
clk => d_d5[6].CLK
clk => d_d5[7].CLK
clk => d_d5[8].CLK
clk => d_d5[9].CLK
clk => d_d5[10].CLK
clk => d_d5[11].CLK
clk => d_d5[12].CLK
clk => d_d5[13].CLK
clk => d_d5[14].CLK
clk => d_d5[15].CLK
clk => d_d5[16].CLK
clk => d8[9].CLK
clk => d8[10].CLK
clk => d8[11].CLK
clk => d8[12].CLK
clk => d8[13].CLK
clk => d8[14].CLK
clk => d8[15].CLK
clk => d8[16].CLK
clk => d7[0].CLK
clk => d7[1].CLK
clk => d7[2].CLK
clk => d7[3].CLK
clk => d7[4].CLK
clk => d7[5].CLK
clk => d7[6].CLK
clk => d7[7].CLK
clk => d7[8].CLK
clk => d7[9].CLK
clk => d7[10].CLK
clk => d7[11].CLK
clk => d7[12].CLK
clk => d7[13].CLK
clk => d7[14].CLK
clk => d7[15].CLK
clk => d7[16].CLK
clk => d6[0].CLK
clk => d6[1].CLK
clk => d6[2].CLK
clk => d6[3].CLK
clk => d6[4].CLK
clk => d6[5].CLK
clk => d6[6].CLK
clk => d6[7].CLK
clk => d6[8].CLK
clk => d6[9].CLK
clk => d6[10].CLK
clk => d6[11].CLK
clk => d6[12].CLK
clk => d6[13].CLK
clk => d6[14].CLK
clk => d6[15].CLK
clk => d6[16].CLK
clk => d5[0].CLK
clk => d5[1].CLK
clk => d5[2].CLK
clk => d5[3].CLK
clk => d5[4].CLK
clk => d5[5].CLK
clk => d5[6].CLK
clk => d5[7].CLK
clk => d5[8].CLK
clk => d5[9].CLK
clk => d5[10].CLK
clk => d5[11].CLK
clk => d5[12].CLK
clk => d5[13].CLK
clk => d5[14].CLK
clk => d5[15].CLK
clk => d5[16].CLK
clk => d_d_temp[0].CLK
clk => d_d_temp[1].CLK
clk => d_d_temp[2].CLK
clk => d_d_temp[3].CLK
clk => d_d_temp[4].CLK
clk => d_d_temp[5].CLK
clk => d_d_temp[6].CLK
clk => d_d_temp[7].CLK
clk => d_d_temp[8].CLK
clk => d_d_temp[9].CLK
clk => d_d_temp[10].CLK
clk => d_d_temp[11].CLK
clk => d_d_temp[12].CLK
clk => d_d_temp[13].CLK
clk => d_d_temp[14].CLK
clk => d_d_temp[15].CLK
clk => d_d_temp[16].CLK
clk => out_valid~reg0.CLK
clk => valid_comb.CLK
clk => d_temp[0].CLK
clk => d_temp[1].CLK
clk => d_temp[2].CLK
clk => d_temp[3].CLK
clk => d_temp[4].CLK
clk => d_temp[5].CLK
clk => d_temp[6].CLK
clk => d_temp[7].CLK
clk => d_temp[8].CLK
clk => d_temp[9].CLK
clk => d_temp[10].CLK
clk => d_temp[11].CLK
clk => d_temp[12].CLK
clk => d_temp[13].CLK
clk => d_temp[14].CLK
clk => d_temp[15].CLK
clk => d_temp[16].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => d4[0].CLK
clk => d4[1].CLK
clk => d4[2].CLK
clk => d4[3].CLK
clk => d4[4].CLK
clk => d4[5].CLK
clk => d4[6].CLK
clk => d4[7].CLK
clk => d4[8].CLK
clk => d4[9].CLK
clk => d4[10].CLK
clk => d4[11].CLK
clk => d4[12].CLK
clk => d4[13].CLK
clk => d4[14].CLK
clk => d4[15].CLK
clk => d4[16].CLK
clk => d3[0].CLK
clk => d3[1].CLK
clk => d3[2].CLK
clk => d3[3].CLK
clk => d3[4].CLK
clk => d3[5].CLK
clk => d3[6].CLK
clk => d3[7].CLK
clk => d3[8].CLK
clk => d3[9].CLK
clk => d3[10].CLK
clk => d3[11].CLK
clk => d3[12].CLK
clk => d3[13].CLK
clk => d3[14].CLK
clk => d3[15].CLK
clk => d3[16].CLK
clk => d2[0].CLK
clk => d2[1].CLK
clk => d2[2].CLK
clk => d2[3].CLK
clk => d2[4].CLK
clk => d2[5].CLK
clk => d2[6].CLK
clk => d2[7].CLK
clk => d2[8].CLK
clk => d2[9].CLK
clk => d2[10].CLK
clk => d2[11].CLK
clk => d2[12].CLK
clk => d2[13].CLK
clk => d2[14].CLK
clk => d2[15].CLK
clk => d2[16].CLK
clk => d1[0].CLK
clk => d1[1].CLK
clk => d1[2].CLK
clk => d1[3].CLK
clk => d1[4].CLK
clk => d1[5].CLK
clk => d1[6].CLK
clk => d1[7].CLK
clk => d1[8].CLK
clk => d1[9].CLK
clk => d1[10].CLK
clk => d1[11].CLK
clk => d1[12].CLK
clk => d1[13].CLK
clk => d1[14].CLK
clk => d1[15].CLK
clk => d1[16].CLK
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => valid_comb.ENA
in[0] => Add0.IN17
in[1] => Add0.IN16
in[2] => Add0.IN15
in[3] => Add0.IN14
in[4] => Add0.IN13
in[5] => Add0.IN12
in[6] => Add0.IN11
in[7] => Add0.IN1
in[7] => Add0.IN2
in[7] => Add0.IN3
in[7] => Add0.IN4
in[7] => Add0.IN5
in[7] => Add0.IN6
in[7] => Add0.IN7
in[7] => Add0.IN8
in[7] => Add0.IN9
in[7] => Add0.IN10
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[11].mic|FIR:fir
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[2] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[3] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[4] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[5] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[6] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[7] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[8] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[9] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[10] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[11] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[12] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[13] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[14] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[15] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[16] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[17] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[18] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[19] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[20] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_valid <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
ast_source_error[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
clk => clk.IN1
reset_n => reset_n.IN1


|TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0
clk => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.clk
reset_n => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.reset_n
ast_sink_data[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[0]
ast_sink_data[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[1]
ast_sink_data[2] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[2]
ast_sink_data[3] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[3]
ast_sink_data[4] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[4]
ast_sink_data[5] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[5]
ast_sink_data[6] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[6]
ast_sink_data[7] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[7]
ast_sink_valid => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_valid
ast_sink_error[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[0]
ast_sink_error[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[1]
ast_source_data[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[0]
ast_source_data[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[1]
ast_source_data[2] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[2]
ast_source_data[3] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[3]
ast_source_data[4] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[4]
ast_source_data[5] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[5]
ast_source_data[6] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[6]
ast_source_data[7] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[7]
ast_source_data[8] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[8]
ast_source_data[9] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[9]
ast_source_data[10] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[10]
ast_source_data[11] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[11]
ast_source_data[12] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[12]
ast_source_data[13] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[13]
ast_source_data[14] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[14]
ast_source_data[15] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[15]
ast_source_data[16] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[16]
ast_source_data[17] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[17]
ast_source_data[18] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[18]
ast_source_data[19] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[19]
ast_source_data[20] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[20]
ast_source_valid <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[0]
ast_source_error[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[1]


|TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => FIR_fir_compiler_ii_0_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_13.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_13.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_13.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_13.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_13.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_13.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_13.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_13.xin[7]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_sym_add0_o[0].CLK
clk => u0_m0_wo0_sym_add0_o[1].CLK
clk => u0_m0_wo0_sym_add0_o[2].CLK
clk => u0_m0_wo0_sym_add0_o[3].CLK
clk => u0_m0_wo0_sym_add0_o[4].CLK
clk => u0_m0_wo0_sym_add0_o[5].CLK
clk => u0_m0_wo0_sym_add0_o[6].CLK
clk => u0_m0_wo0_sym_add0_o[7].CLK
clk => u0_m0_wo0_sym_add0_o[8].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_eq.CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_q[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_symSuppress_0_seq_eq.CLK
clk => u0_m0_wo0_symSuppress_0_seq_q[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_13.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_16.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem.clock0
clk => dspba_delay:d_xIn_0_13.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_cm0_q[0].PRESET
areset => u0_m0_wo0_cm0_q[1].PRESET
areset => u0_m0_wo0_cm0_q[2].PRESET
areset => u0_m0_wo0_cm0_q[3].PRESET
areset => u0_m0_wo0_cm0_q[4].PRESET
areset => u0_m0_wo0_cm0_q[5].PRESET
areset => u0_m0_wo0_cm0_q[6].PRESET
areset => u0_m0_wo0_cm0_q[7].ACLR
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_sym_add0_o[0].ACLR
areset => u0_m0_wo0_sym_add0_o[1].ACLR
areset => u0_m0_wo0_sym_add0_o[2].ACLR
areset => u0_m0_wo0_sym_add0_o[3].ACLR
areset => u0_m0_wo0_sym_add0_o[4].ACLR
areset => u0_m0_wo0_sym_add0_o[5].ACLR
areset => u0_m0_wo0_sym_add0_o[6].ACLR
areset => u0_m0_wo0_sym_add0_o[7].ACLR
areset => u0_m0_wo0_sym_add0_o[8].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_eq.ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_q[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_symSuppress_0_seq_eq.ACLR
areset => u0_m0_wo0_symSuppress_0_seq_q[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_13.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_16.aclr
areset => dspba_delay:d_xIn_0_13.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.ACLR


|TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
wren_a => altsyncram_ctm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ctm3:auto_generated.data_a[0]
data_a[1] => altsyncram_ctm3:auto_generated.data_a[1]
data_a[2] => altsyncram_ctm3:auto_generated.data_a[2]
data_a[3] => altsyncram_ctm3:auto_generated.data_a[3]
data_a[4] => altsyncram_ctm3:auto_generated.data_a[4]
data_a[5] => altsyncram_ctm3:auto_generated.data_a[5]
data_a[6] => altsyncram_ctm3:auto_generated.data_a[6]
data_a[7] => altsyncram_ctm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_ctm3:auto_generated.address_a[0]
address_a[1] => altsyncram_ctm3:auto_generated.address_a[1]
address_a[2] => altsyncram_ctm3:auto_generated.address_a[2]
address_a[3] => altsyncram_ctm3:auto_generated.address_a[3]
address_a[4] => altsyncram_ctm3:auto_generated.address_a[4]
address_b[0] => altsyncram_ctm3:auto_generated.address_b[0]
address_b[1] => altsyncram_ctm3:auto_generated.address_b[1]
address_b[2] => altsyncram_ctm3:auto_generated.address_b[2]
address_b[3] => altsyncram_ctm3:auto_generated.address_b[3]
address_b[4] => altsyncram_ctm3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ctm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_ctm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_ctm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_ctm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_ctm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_ctm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_ctm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_ctm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_ctm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
wren_a => altsyncram_etm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_etm3:auto_generated.data_a[0]
data_a[1] => altsyncram_etm3:auto_generated.data_a[1]
data_a[2] => altsyncram_etm3:auto_generated.data_a[2]
data_a[3] => altsyncram_etm3:auto_generated.data_a[3]
data_a[4] => altsyncram_etm3:auto_generated.data_a[4]
data_a[5] => altsyncram_etm3:auto_generated.data_a[5]
data_a[6] => altsyncram_etm3:auto_generated.data_a[6]
data_a[7] => altsyncram_etm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_etm3:auto_generated.address_a[0]
address_a[1] => altsyncram_etm3:auto_generated.address_a[1]
address_a[2] => altsyncram_etm3:auto_generated.address_a[2]
address_a[3] => altsyncram_etm3:auto_generated.address_a[3]
address_b[0] => altsyncram_etm3:auto_generated.address_b[0]
address_b[1] => altsyncram_etm3:auto_generated.address_b[1]
address_b[2] => altsyncram_etm3:auto_generated.address_b[2]
address_b[3] => altsyncram_etm3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_etm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_etm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_etm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_etm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_etm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_etm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_etm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_etm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_etm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
dataa[0] => mult_1mt:auto_generated.dataa[0]
dataa[1] => mult_1mt:auto_generated.dataa[1]
dataa[2] => mult_1mt:auto_generated.dataa[2]
dataa[3] => mult_1mt:auto_generated.dataa[3]
dataa[4] => mult_1mt:auto_generated.dataa[4]
dataa[5] => mult_1mt:auto_generated.dataa[5]
dataa[6] => mult_1mt:auto_generated.dataa[6]
dataa[7] => mult_1mt:auto_generated.dataa[7]
datab[0] => mult_1mt:auto_generated.datab[0]
datab[1] => mult_1mt:auto_generated.datab[1]
datab[2] => mult_1mt:auto_generated.datab[2]
datab[3] => mult_1mt:auto_generated.datab[3]
datab[4] => mult_1mt:auto_generated.datab[4]
datab[5] => mult_1mt:auto_generated.datab[5]
datab[6] => mult_1mt:auto_generated.datab[6]
datab[7] => mult_1mt:auto_generated.datab[7]
datab[8] => mult_1mt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_1mt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_1mt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_1mt:auto_generated.result[0]
result[1] <= mult_1mt:auto_generated.result[1]
result[2] <= mult_1mt:auto_generated.result[2]
result[3] <= mult_1mt:auto_generated.result[3]
result[4] <= mult_1mt:auto_generated.result[4]
result[5] <= mult_1mt:auto_generated.result[5]
result[6] <= mult_1mt:auto_generated.result[6]
result[7] <= mult_1mt:auto_generated.result[7]
result[8] <= mult_1mt:auto_generated.result[8]
result[9] <= mult_1mt:auto_generated.result[9]
result[10] <= mult_1mt:auto_generated.result[10]
result[11] <= mult_1mt:auto_generated.result[11]
result[12] <= mult_1mt:auto_generated.result[12]
result[13] <= mult_1mt:auto_generated.result[13]
result[14] <= mult_1mt:auto_generated.result[14]
result[15] <= mult_1mt:auto_generated.result[15]
result[16] <= mult_1mt:auto_generated.result[16]


|TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16


|TOP|Mic:GeneratedMics[11].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[12].mic
res_n => res_n.IN2
clk4_8 => clk4_8.IN2
clk0_3 => ~NO_FANOUT~
dataIn => inputBuf.DATAB
dataOut[0] <= fir_result_buf[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= fir_result_buf[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= fir_result_buf[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= fir_result_buf[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= fir_result_buf[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= fir_result_buf[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= fir_result_buf[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= fir_result_buf[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= fir_result_buf[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= fir_result_buf[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= fir_result_buf[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= fir_result_buf[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= fir_result_buf[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= fir_result_buf[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= fir_result_buf[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= fir_result_buf[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= fir_result_buf[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= fir_result_buf[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= fir_result_buf[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= fir_result_buf[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= fir_result_buf[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[12].mic|CIC:cic
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => d_d7[0].CLK
clk => d_d7[1].CLK
clk => d_d7[2].CLK
clk => d_d7[3].CLK
clk => d_d7[4].CLK
clk => d_d7[5].CLK
clk => d_d7[6].CLK
clk => d_d7[7].CLK
clk => d_d7[8].CLK
clk => d_d7[9].CLK
clk => d_d7[10].CLK
clk => d_d7[11].CLK
clk => d_d7[12].CLK
clk => d_d7[13].CLK
clk => d_d7[14].CLK
clk => d_d7[15].CLK
clk => d_d7[16].CLK
clk => d_d6[0].CLK
clk => d_d6[1].CLK
clk => d_d6[2].CLK
clk => d_d6[3].CLK
clk => d_d6[4].CLK
clk => d_d6[5].CLK
clk => d_d6[6].CLK
clk => d_d6[7].CLK
clk => d_d6[8].CLK
clk => d_d6[9].CLK
clk => d_d6[10].CLK
clk => d_d6[11].CLK
clk => d_d6[12].CLK
clk => d_d6[13].CLK
clk => d_d6[14].CLK
clk => d_d6[15].CLK
clk => d_d6[16].CLK
clk => d_d5[0].CLK
clk => d_d5[1].CLK
clk => d_d5[2].CLK
clk => d_d5[3].CLK
clk => d_d5[4].CLK
clk => d_d5[5].CLK
clk => d_d5[6].CLK
clk => d_d5[7].CLK
clk => d_d5[8].CLK
clk => d_d5[9].CLK
clk => d_d5[10].CLK
clk => d_d5[11].CLK
clk => d_d5[12].CLK
clk => d_d5[13].CLK
clk => d_d5[14].CLK
clk => d_d5[15].CLK
clk => d_d5[16].CLK
clk => d8[9].CLK
clk => d8[10].CLK
clk => d8[11].CLK
clk => d8[12].CLK
clk => d8[13].CLK
clk => d8[14].CLK
clk => d8[15].CLK
clk => d8[16].CLK
clk => d7[0].CLK
clk => d7[1].CLK
clk => d7[2].CLK
clk => d7[3].CLK
clk => d7[4].CLK
clk => d7[5].CLK
clk => d7[6].CLK
clk => d7[7].CLK
clk => d7[8].CLK
clk => d7[9].CLK
clk => d7[10].CLK
clk => d7[11].CLK
clk => d7[12].CLK
clk => d7[13].CLK
clk => d7[14].CLK
clk => d7[15].CLK
clk => d7[16].CLK
clk => d6[0].CLK
clk => d6[1].CLK
clk => d6[2].CLK
clk => d6[3].CLK
clk => d6[4].CLK
clk => d6[5].CLK
clk => d6[6].CLK
clk => d6[7].CLK
clk => d6[8].CLK
clk => d6[9].CLK
clk => d6[10].CLK
clk => d6[11].CLK
clk => d6[12].CLK
clk => d6[13].CLK
clk => d6[14].CLK
clk => d6[15].CLK
clk => d6[16].CLK
clk => d5[0].CLK
clk => d5[1].CLK
clk => d5[2].CLK
clk => d5[3].CLK
clk => d5[4].CLK
clk => d5[5].CLK
clk => d5[6].CLK
clk => d5[7].CLK
clk => d5[8].CLK
clk => d5[9].CLK
clk => d5[10].CLK
clk => d5[11].CLK
clk => d5[12].CLK
clk => d5[13].CLK
clk => d5[14].CLK
clk => d5[15].CLK
clk => d5[16].CLK
clk => d_d_temp[0].CLK
clk => d_d_temp[1].CLK
clk => d_d_temp[2].CLK
clk => d_d_temp[3].CLK
clk => d_d_temp[4].CLK
clk => d_d_temp[5].CLK
clk => d_d_temp[6].CLK
clk => d_d_temp[7].CLK
clk => d_d_temp[8].CLK
clk => d_d_temp[9].CLK
clk => d_d_temp[10].CLK
clk => d_d_temp[11].CLK
clk => d_d_temp[12].CLK
clk => d_d_temp[13].CLK
clk => d_d_temp[14].CLK
clk => d_d_temp[15].CLK
clk => d_d_temp[16].CLK
clk => out_valid~reg0.CLK
clk => valid_comb.CLK
clk => d_temp[0].CLK
clk => d_temp[1].CLK
clk => d_temp[2].CLK
clk => d_temp[3].CLK
clk => d_temp[4].CLK
clk => d_temp[5].CLK
clk => d_temp[6].CLK
clk => d_temp[7].CLK
clk => d_temp[8].CLK
clk => d_temp[9].CLK
clk => d_temp[10].CLK
clk => d_temp[11].CLK
clk => d_temp[12].CLK
clk => d_temp[13].CLK
clk => d_temp[14].CLK
clk => d_temp[15].CLK
clk => d_temp[16].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => d4[0].CLK
clk => d4[1].CLK
clk => d4[2].CLK
clk => d4[3].CLK
clk => d4[4].CLK
clk => d4[5].CLK
clk => d4[6].CLK
clk => d4[7].CLK
clk => d4[8].CLK
clk => d4[9].CLK
clk => d4[10].CLK
clk => d4[11].CLK
clk => d4[12].CLK
clk => d4[13].CLK
clk => d4[14].CLK
clk => d4[15].CLK
clk => d4[16].CLK
clk => d3[0].CLK
clk => d3[1].CLK
clk => d3[2].CLK
clk => d3[3].CLK
clk => d3[4].CLK
clk => d3[5].CLK
clk => d3[6].CLK
clk => d3[7].CLK
clk => d3[8].CLK
clk => d3[9].CLK
clk => d3[10].CLK
clk => d3[11].CLK
clk => d3[12].CLK
clk => d3[13].CLK
clk => d3[14].CLK
clk => d3[15].CLK
clk => d3[16].CLK
clk => d2[0].CLK
clk => d2[1].CLK
clk => d2[2].CLK
clk => d2[3].CLK
clk => d2[4].CLK
clk => d2[5].CLK
clk => d2[6].CLK
clk => d2[7].CLK
clk => d2[8].CLK
clk => d2[9].CLK
clk => d2[10].CLK
clk => d2[11].CLK
clk => d2[12].CLK
clk => d2[13].CLK
clk => d2[14].CLK
clk => d2[15].CLK
clk => d2[16].CLK
clk => d1[0].CLK
clk => d1[1].CLK
clk => d1[2].CLK
clk => d1[3].CLK
clk => d1[4].CLK
clk => d1[5].CLK
clk => d1[6].CLK
clk => d1[7].CLK
clk => d1[8].CLK
clk => d1[9].CLK
clk => d1[10].CLK
clk => d1[11].CLK
clk => d1[12].CLK
clk => d1[13].CLK
clk => d1[14].CLK
clk => d1[15].CLK
clk => d1[16].CLK
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d_d_temp.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d5.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d6.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d7.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d8.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d5.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d6.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => d_d7.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => out.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d1.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d2.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d3.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => d4.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => count.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => d_temp.OUTPUTSELECT
reset_n => valid_comb.ENA
in[0] => Add0.IN17
in[1] => Add0.IN16
in[2] => Add0.IN15
in[3] => Add0.IN14
in[4] => Add0.IN13
in[5] => Add0.IN12
in[6] => Add0.IN11
in[7] => Add0.IN1
in[7] => Add0.IN2
in[7] => Add0.IN3
in[7] => Add0.IN4
in[7] => Add0.IN5
in[7] => Add0.IN6
in[7] => Add0.IN7
in[7] => Add0.IN8
in[7] => Add0.IN9
in[7] => Add0.IN10
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[12].mic|FIR:fir
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[2] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[3] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[4] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[5] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[6] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[7] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[8] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[9] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[10] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[11] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[12] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[13] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[14] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[15] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[16] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[17] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[18] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[19] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_data[20] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_data
ast_source_valid <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
ast_source_error[1] <= FIR_fir_compiler_ii_0:fir_compiler_ii_0.ast_source_error
clk => clk.IN1
reset_n => reset_n.IN1


|TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0
clk => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.clk
reset_n => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.reset_n
ast_sink_data[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[0]
ast_sink_data[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[1]
ast_sink_data[2] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[2]
ast_sink_data[3] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[3]
ast_sink_data[4] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[4]
ast_sink_data[5] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[5]
ast_sink_data[6] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[6]
ast_sink_data[7] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_data[7]
ast_sink_valid => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_valid
ast_sink_error[0] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[0]
ast_sink_error[1] => FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_sink_error[1]
ast_source_data[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[0]
ast_source_data[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[1]
ast_source_data[2] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[2]
ast_source_data[3] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[3]
ast_source_data[4] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[4]
ast_source_data[5] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[5]
ast_source_data[6] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[6]
ast_source_data[7] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[7]
ast_source_data[8] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[8]
ast_source_data[9] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[9]
ast_source_data[10] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[10]
ast_source_data[11] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[11]
ast_source_data[12] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[12]
ast_source_data[13] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[13]
ast_source_data[14] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[14]
ast_source_data[15] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[15]
ast_source_data[16] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[16]
ast_source_data[17] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[17]
ast_source_data[18] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[18]
ast_source_data[19] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[19]
ast_source_data[20] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_data[20]
ast_source_valid <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_valid
ast_source_error[0] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[0]
ast_source_error[1] <= FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst.ast_source_error[1]


|TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => FIR_fir_compiler_ii_0_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_13.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_13.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_13.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_13.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_13.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_13.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_13.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_13.xin[7]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_sym_add0_o[0].CLK
clk => u0_m0_wo0_sym_add0_o[1].CLK
clk => u0_m0_wo0_sym_add0_o[2].CLK
clk => u0_m0_wo0_sym_add0_o[3].CLK
clk => u0_m0_wo0_sym_add0_o[4].CLK
clk => u0_m0_wo0_sym_add0_o[5].CLK
clk => u0_m0_wo0_sym_add0_o[6].CLK
clk => u0_m0_wo0_sym_add0_o[7].CLK
clk => u0_m0_wo0_sym_add0_o[8].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_eq.CLK
clk => u0_m0_wo0_wi0_r0_we1_seq_q[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].CLK
clk => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_symSuppress_0_seq_eq.CLK
clk => u0_m0_wo0_symSuppress_0_seq_q[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].CLK
clk => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_13.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_16.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem.clock0
clk => dspba_delay:d_xIn_0_13.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_cm0_q[0].PRESET
areset => u0_m0_wo0_cm0_q[1].PRESET
areset => u0_m0_wo0_cm0_q[2].PRESET
areset => u0_m0_wo0_cm0_q[3].PRESET
areset => u0_m0_wo0_cm0_q[4].PRESET
areset => u0_m0_wo0_cm0_q[5].PRESET
areset => u0_m0_wo0_cm0_q[6].PRESET
areset => u0_m0_wo0_cm0_q[7].ACLR
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_sym_add0_o[0].ACLR
areset => u0_m0_wo0_sym_add0_o[1].ACLR
areset => u0_m0_wo0_sym_add0_o[2].ACLR
areset => u0_m0_wo0_sym_add0_o[3].ACLR
areset => u0_m0_wo0_sym_add0_o[4].ACLR
areset => u0_m0_wo0_sym_add0_o[5].ACLR
areset => u0_m0_wo0_sym_add0_o[6].ACLR
areset => u0_m0_wo0_sym_add0_o[7].ACLR
areset => u0_m0_wo0_sym_add0_o[8].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_wa1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_eq.ACLR
areset => u0_m0_wo0_wi0_r0_we1_seq_q[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4].ACLR
areset => \u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[4].PRESET
areset => u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_symSuppress_0_seq_eq.ACLR
areset => u0_m0_wo0_symSuppress_0_seq_q[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4].ACLR
areset => \u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_13.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_16.aclr
areset => dspba_delay:d_xIn_0_13.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.ACLR


|TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem
wren_a => altsyncram_ctm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ctm3:auto_generated.data_a[0]
data_a[1] => altsyncram_ctm3:auto_generated.data_a[1]
data_a[2] => altsyncram_ctm3:auto_generated.data_a[2]
data_a[3] => altsyncram_ctm3:auto_generated.data_a[3]
data_a[4] => altsyncram_ctm3:auto_generated.data_a[4]
data_a[5] => altsyncram_ctm3:auto_generated.data_a[5]
data_a[6] => altsyncram_ctm3:auto_generated.data_a[6]
data_a[7] => altsyncram_ctm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_ctm3:auto_generated.address_a[0]
address_a[1] => altsyncram_ctm3:auto_generated.address_a[1]
address_a[2] => altsyncram_ctm3:auto_generated.address_a[2]
address_a[3] => altsyncram_ctm3:auto_generated.address_a[3]
address_a[4] => altsyncram_ctm3:auto_generated.address_a[4]
address_b[0] => altsyncram_ctm3:auto_generated.address_b[0]
address_b[1] => altsyncram_ctm3:auto_generated.address_b[1]
address_b[2] => altsyncram_ctm3:auto_generated.address_b[2]
address_b[3] => altsyncram_ctm3:auto_generated.address_b[3]
address_b[4] => altsyncram_ctm3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ctm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_ctm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_ctm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_ctm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_ctm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_ctm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_ctm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_ctm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_ctm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem|altsyncram_ctm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
wren_a => altsyncram_etm3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_etm3:auto_generated.data_a[0]
data_a[1] => altsyncram_etm3:auto_generated.data_a[1]
data_a[2] => altsyncram_etm3:auto_generated.data_a[2]
data_a[3] => altsyncram_etm3:auto_generated.data_a[3]
data_a[4] => altsyncram_etm3:auto_generated.data_a[4]
data_a[5] => altsyncram_etm3:auto_generated.data_a[5]
data_a[6] => altsyncram_etm3:auto_generated.data_a[6]
data_a[7] => altsyncram_etm3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_etm3:auto_generated.address_a[0]
address_a[1] => altsyncram_etm3:auto_generated.address_a[1]
address_a[2] => altsyncram_etm3:auto_generated.address_a[2]
address_a[3] => altsyncram_etm3:auto_generated.address_a[3]
address_b[0] => altsyncram_etm3:auto_generated.address_b[0]
address_b[1] => altsyncram_etm3:auto_generated.address_b[1]
address_b[2] => altsyncram_etm3:auto_generated.address_b[2]
address_b[3] => altsyncram_etm3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_etm3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_etm3:auto_generated.q_b[0]
q_b[1] <= altsyncram_etm3:auto_generated.q_b[1]
q_b[2] <= altsyncram_etm3:auto_generated.q_b[2]
q_b[3] <= altsyncram_etm3:auto_generated.q_b[3]
q_b[4] <= altsyncram_etm3:auto_generated.q_b[4]
q_b[5] <= altsyncram_etm3:auto_generated.q_b[5]
q_b[6] <= altsyncram_etm3:auto_generated.q_b[6]
q_b[7] <= altsyncram_etm3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_etm3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
dataa[0] => mult_1mt:auto_generated.dataa[0]
dataa[1] => mult_1mt:auto_generated.dataa[1]
dataa[2] => mult_1mt:auto_generated.dataa[2]
dataa[3] => mult_1mt:auto_generated.dataa[3]
dataa[4] => mult_1mt:auto_generated.dataa[4]
dataa[5] => mult_1mt:auto_generated.dataa[5]
dataa[6] => mult_1mt:auto_generated.dataa[6]
dataa[7] => mult_1mt:auto_generated.dataa[7]
datab[0] => mult_1mt:auto_generated.datab[0]
datab[1] => mult_1mt:auto_generated.datab[1]
datab[2] => mult_1mt:auto_generated.datab[2]
datab[3] => mult_1mt:auto_generated.datab[3]
datab[4] => mult_1mt:auto_generated.datab[4]
datab[5] => mult_1mt:auto_generated.datab[5]
datab[6] => mult_1mt:auto_generated.datab[6]
datab[7] => mult_1mt:auto_generated.datab[7]
datab[8] => mult_1mt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_1mt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_1mt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_1mt:auto_generated.result[0]
result[1] <= mult_1mt:auto_generated.result[1]
result[2] <= mult_1mt:auto_generated.result[2]
result[3] <= mult_1mt:auto_generated.result[3]
result[4] <= mult_1mt:auto_generated.result[4]
result[5] <= mult_1mt:auto_generated.result[5]
result[6] <= mult_1mt:auto_generated.result[6]
result[7] <= mult_1mt:auto_generated.result[7]
result[8] <= mult_1mt:auto_generated.result[8]
result[9] <= mult_1mt:auto_generated.result[9]
result[10] <= mult_1mt:auto_generated.result[10]
result[11] <= mult_1mt:auto_generated.result[11]
result[12] <= mult_1mt:auto_generated.result[12]
result[13] <= mult_1mt:auto_generated.result[13]
result[14] <= mult_1mt:auto_generated.result[14]
result[15] <= mult_1mt:auto_generated.result[15]
result[16] <= mult_1mt:auto_generated.result[16]


|TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|FIR_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_1mt:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16


|TOP|Mic:GeneratedMics[12].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE


|TOP|FIFO:fifo
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
data[64] => data[64].IN1
data[65] => data[65].IN1
data[66] => data[66].IN1
data[67] => data[67].IN1
data[68] => data[68].IN1
data[69] => data[69].IN1
data[70] => data[70].IN1
data[71] => data[71].IN1
data[72] => data[72].IN1
data[73] => data[73].IN1
data[74] => data[74].IN1
data[75] => data[75].IN1
data[76] => data[76].IN1
data[77] => data[77].IN1
data[78] => data[78].IN1
data[79] => data[79].IN1
data[80] => data[80].IN1
data[81] => data[81].IN1
data[82] => data[82].IN1
data[83] => data[83].IN1
data[84] => data[84].IN1
data[85] => data[85].IN1
data[86] => data[86].IN1
data[87] => data[87].IN1
data[88] => data[88].IN1
data[89] => data[89].IN1
data[90] => data[90].IN1
data[91] => data[91].IN1
data[92] => data[92].IN1
data[93] => data[93].IN1
data[94] => data[94].IN1
data[95] => data[95].IN1
data[96] => data[96].IN1
data[97] => data[97].IN1
data[98] => data[98].IN1
data[99] => data[99].IN1
data[100] => data[100].IN1
data[101] => data[101].IN1
data[102] => data[102].IN1
data[103] => data[103].IN1
data[104] => data[104].IN1
data[105] => data[105].IN1
data[106] => data[106].IN1
data[107] => data[107].IN1
data[108] => data[108].IN1
data[109] => data[109].IN1
data[110] => data[110].IN1
data[111] => data[111].IN1
data[112] => data[112].IN1
data[113] => data[113].IN1
data[114] => data[114].IN1
data[115] => data[115].IN1
data[116] => data[116].IN1
data[117] => data[117].IN1
data[118] => data[118].IN1
data[119] => data[119].IN1
data[120] => data[120].IN1
data[121] => data[121].IN1
data[122] => data[122].IN1
data[123] => data[123].IN1
data[124] => data[124].IN1
data[125] => data[125].IN1
data[126] => data[126].IN1
data[127] => data[127].IN1
data[128] => data[128].IN1
data[129] => data[129].IN1
data[130] => data[130].IN1
data[131] => data[131].IN1
data[132] => data[132].IN1
data[133] => data[133].IN1
data[134] => data[134].IN1
data[135] => data[135].IN1
data[136] => data[136].IN1
data[137] => data[137].IN1
data[138] => data[138].IN1
data[139] => data[139].IN1
data[140] => data[140].IN1
data[141] => data[141].IN1
data[142] => data[142].IN1
data[143] => data[143].IN1
data[144] => data[144].IN1
data[145] => data[145].IN1
data[146] => data[146].IN1
data[147] => data[147].IN1
data[148] => data[148].IN1
data[149] => data[149].IN1
data[150] => data[150].IN1
data[151] => data[151].IN1
data[152] => data[152].IN1
data[153] => data[153].IN1
data[154] => data[154].IN1
data[155] => data[155].IN1
data[156] => data[156].IN1
data[157] => data[157].IN1
data[158] => data[158].IN1
data[159] => data[159].IN1
data[160] => data[160].IN1
data[161] => data[161].IN1
data[162] => data[162].IN1
data[163] => data[163].IN1
data[164] => data[164].IN1
data[165] => data[165].IN1
data[166] => data[166].IN1
data[167] => data[167].IN1
data[168] => data[168].IN1
data[169] => data[169].IN1
data[170] => data[170].IN1
data[171] => data[171].IN1
data[172] => data[172].IN1
data[173] => data[173].IN1
data[174] => data[174].IN1
data[175] => data[175].IN1
data[176] => data[176].IN1
data[177] => data[177].IN1
data[178] => data[178].IN1
data[179] => data[179].IN1
data[180] => data[180].IN1
data[181] => data[181].IN1
data[182] => data[182].IN1
data[183] => data[183].IN1
data[184] => data[184].IN1
data[185] => data[185].IN1
data[186] => data[186].IN1
data[187] => data[187].IN1
data[188] => data[188].IN1
data[189] => data[189].IN1
data[190] => data[190].IN1
data[191] => data[191].IN1
data[192] => data[192].IN1
data[193] => data[193].IN1
data[194] => data[194].IN1
data[195] => data[195].IN1
data[196] => data[196].IN1
data[197] => data[197].IN1
data[198] => data[198].IN1
data[199] => data[199].IN1
data[200] => data[200].IN1
data[201] => data[201].IN1
data[202] => data[202].IN1
data[203] => data[203].IN1
data[204] => data[204].IN1
data[205] => data[205].IN1
data[206] => data[206].IN1
data[207] => data[207].IN1
data[208] => data[208].IN1
data[209] => data[209].IN1
data[210] => data[210].IN1
data[211] => data[211].IN1
data[212] => data[212].IN1
data[213] => data[213].IN1
data[214] => data[214].IN1
data[215] => data[215].IN1
data[216] => data[216].IN1
data[217] => data[217].IN1
data[218] => data[218].IN1
data[219] => data[219].IN1
data[220] => data[220].IN1
data[221] => data[221].IN1
data[222] => data[222].IN1
data[223] => data[223].IN1
data[224] => data[224].IN1
data[225] => data[225].IN1
data[226] => data[226].IN1
data[227] => data[227].IN1
data[228] => data[228].IN1
data[229] => data[229].IN1
data[230] => data[230].IN1
data[231] => data[231].IN1
data[232] => data[232].IN1
data[233] => data[233].IN1
data[234] => data[234].IN1
data[235] => data[235].IN1
data[236] => data[236].IN1
data[237] => data[237].IN1
data[238] => data[238].IN1
data[239] => data[239].IN1
data[240] => data[240].IN1
data[241] => data[241].IN1
data[242] => data[242].IN1
data[243] => data[243].IN1
data[244] => data[244].IN1
data[245] => data[245].IN1
data[246] => data[246].IN1
data[247] => data[247].IN1
data[248] => data[248].IN1
data[249] => data[249].IN1
data[250] => data[250].IN1
data[251] => data[251].IN1
data[252] => data[252].IN1
data[253] => data[253].IN1
data[254] => data[254].IN1
data[255] => data[255].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => ~NO_FANOUT~
data[0] => dcfifo_lde1:auto_generated.data[0]
data[1] => dcfifo_lde1:auto_generated.data[1]
data[2] => dcfifo_lde1:auto_generated.data[2]
data[3] => dcfifo_lde1:auto_generated.data[3]
data[4] => dcfifo_lde1:auto_generated.data[4]
data[5] => dcfifo_lde1:auto_generated.data[5]
data[6] => dcfifo_lde1:auto_generated.data[6]
data[7] => dcfifo_lde1:auto_generated.data[7]
data[8] => dcfifo_lde1:auto_generated.data[8]
data[9] => dcfifo_lde1:auto_generated.data[9]
data[10] => dcfifo_lde1:auto_generated.data[10]
data[11] => dcfifo_lde1:auto_generated.data[11]
data[12] => dcfifo_lde1:auto_generated.data[12]
data[13] => dcfifo_lde1:auto_generated.data[13]
data[14] => dcfifo_lde1:auto_generated.data[14]
data[15] => dcfifo_lde1:auto_generated.data[15]
data[16] => dcfifo_lde1:auto_generated.data[16]
data[17] => dcfifo_lde1:auto_generated.data[17]
data[18] => dcfifo_lde1:auto_generated.data[18]
data[19] => dcfifo_lde1:auto_generated.data[19]
data[20] => dcfifo_lde1:auto_generated.data[20]
data[21] => dcfifo_lde1:auto_generated.data[21]
data[22] => dcfifo_lde1:auto_generated.data[22]
data[23] => dcfifo_lde1:auto_generated.data[23]
data[24] => dcfifo_lde1:auto_generated.data[24]
data[25] => dcfifo_lde1:auto_generated.data[25]
data[26] => dcfifo_lde1:auto_generated.data[26]
data[27] => dcfifo_lde1:auto_generated.data[27]
data[28] => dcfifo_lde1:auto_generated.data[28]
data[29] => dcfifo_lde1:auto_generated.data[29]
data[30] => dcfifo_lde1:auto_generated.data[30]
data[31] => dcfifo_lde1:auto_generated.data[31]
data[32] => dcfifo_lde1:auto_generated.data[32]
data[33] => dcfifo_lde1:auto_generated.data[33]
data[34] => dcfifo_lde1:auto_generated.data[34]
data[35] => dcfifo_lde1:auto_generated.data[35]
data[36] => dcfifo_lde1:auto_generated.data[36]
data[37] => dcfifo_lde1:auto_generated.data[37]
data[38] => dcfifo_lde1:auto_generated.data[38]
data[39] => dcfifo_lde1:auto_generated.data[39]
data[40] => dcfifo_lde1:auto_generated.data[40]
data[41] => dcfifo_lde1:auto_generated.data[41]
data[42] => dcfifo_lde1:auto_generated.data[42]
data[43] => dcfifo_lde1:auto_generated.data[43]
data[44] => dcfifo_lde1:auto_generated.data[44]
data[45] => dcfifo_lde1:auto_generated.data[45]
data[46] => dcfifo_lde1:auto_generated.data[46]
data[47] => dcfifo_lde1:auto_generated.data[47]
data[48] => dcfifo_lde1:auto_generated.data[48]
data[49] => dcfifo_lde1:auto_generated.data[49]
data[50] => dcfifo_lde1:auto_generated.data[50]
data[51] => dcfifo_lde1:auto_generated.data[51]
data[52] => dcfifo_lde1:auto_generated.data[52]
data[53] => dcfifo_lde1:auto_generated.data[53]
data[54] => dcfifo_lde1:auto_generated.data[54]
data[55] => dcfifo_lde1:auto_generated.data[55]
data[56] => dcfifo_lde1:auto_generated.data[56]
data[57] => dcfifo_lde1:auto_generated.data[57]
data[58] => dcfifo_lde1:auto_generated.data[58]
data[59] => dcfifo_lde1:auto_generated.data[59]
data[60] => dcfifo_lde1:auto_generated.data[60]
data[61] => dcfifo_lde1:auto_generated.data[61]
data[62] => dcfifo_lde1:auto_generated.data[62]
data[63] => dcfifo_lde1:auto_generated.data[63]
data[64] => dcfifo_lde1:auto_generated.data[64]
data[65] => dcfifo_lde1:auto_generated.data[65]
data[66] => dcfifo_lde1:auto_generated.data[66]
data[67] => dcfifo_lde1:auto_generated.data[67]
data[68] => dcfifo_lde1:auto_generated.data[68]
data[69] => dcfifo_lde1:auto_generated.data[69]
data[70] => dcfifo_lde1:auto_generated.data[70]
data[71] => dcfifo_lde1:auto_generated.data[71]
data[72] => dcfifo_lde1:auto_generated.data[72]
data[73] => dcfifo_lde1:auto_generated.data[73]
data[74] => dcfifo_lde1:auto_generated.data[74]
data[75] => dcfifo_lde1:auto_generated.data[75]
data[76] => dcfifo_lde1:auto_generated.data[76]
data[77] => dcfifo_lde1:auto_generated.data[77]
data[78] => dcfifo_lde1:auto_generated.data[78]
data[79] => dcfifo_lde1:auto_generated.data[79]
data[80] => dcfifo_lde1:auto_generated.data[80]
data[81] => dcfifo_lde1:auto_generated.data[81]
data[82] => dcfifo_lde1:auto_generated.data[82]
data[83] => dcfifo_lde1:auto_generated.data[83]
data[84] => dcfifo_lde1:auto_generated.data[84]
data[85] => dcfifo_lde1:auto_generated.data[85]
data[86] => dcfifo_lde1:auto_generated.data[86]
data[87] => dcfifo_lde1:auto_generated.data[87]
data[88] => dcfifo_lde1:auto_generated.data[88]
data[89] => dcfifo_lde1:auto_generated.data[89]
data[90] => dcfifo_lde1:auto_generated.data[90]
data[91] => dcfifo_lde1:auto_generated.data[91]
data[92] => dcfifo_lde1:auto_generated.data[92]
data[93] => dcfifo_lde1:auto_generated.data[93]
data[94] => dcfifo_lde1:auto_generated.data[94]
data[95] => dcfifo_lde1:auto_generated.data[95]
data[96] => dcfifo_lde1:auto_generated.data[96]
data[97] => dcfifo_lde1:auto_generated.data[97]
data[98] => dcfifo_lde1:auto_generated.data[98]
data[99] => dcfifo_lde1:auto_generated.data[99]
data[100] => dcfifo_lde1:auto_generated.data[100]
data[101] => dcfifo_lde1:auto_generated.data[101]
data[102] => dcfifo_lde1:auto_generated.data[102]
data[103] => dcfifo_lde1:auto_generated.data[103]
data[104] => dcfifo_lde1:auto_generated.data[104]
data[105] => dcfifo_lde1:auto_generated.data[105]
data[106] => dcfifo_lde1:auto_generated.data[106]
data[107] => dcfifo_lde1:auto_generated.data[107]
data[108] => dcfifo_lde1:auto_generated.data[108]
data[109] => dcfifo_lde1:auto_generated.data[109]
data[110] => dcfifo_lde1:auto_generated.data[110]
data[111] => dcfifo_lde1:auto_generated.data[111]
data[112] => dcfifo_lde1:auto_generated.data[112]
data[113] => dcfifo_lde1:auto_generated.data[113]
data[114] => dcfifo_lde1:auto_generated.data[114]
data[115] => dcfifo_lde1:auto_generated.data[115]
data[116] => dcfifo_lde1:auto_generated.data[116]
data[117] => dcfifo_lde1:auto_generated.data[117]
data[118] => dcfifo_lde1:auto_generated.data[118]
data[119] => dcfifo_lde1:auto_generated.data[119]
data[120] => dcfifo_lde1:auto_generated.data[120]
data[121] => dcfifo_lde1:auto_generated.data[121]
data[122] => dcfifo_lde1:auto_generated.data[122]
data[123] => dcfifo_lde1:auto_generated.data[123]
data[124] => dcfifo_lde1:auto_generated.data[124]
data[125] => dcfifo_lde1:auto_generated.data[125]
data[126] => dcfifo_lde1:auto_generated.data[126]
data[127] => dcfifo_lde1:auto_generated.data[127]
data[128] => dcfifo_lde1:auto_generated.data[128]
data[129] => dcfifo_lde1:auto_generated.data[129]
data[130] => dcfifo_lde1:auto_generated.data[130]
data[131] => dcfifo_lde1:auto_generated.data[131]
data[132] => dcfifo_lde1:auto_generated.data[132]
data[133] => dcfifo_lde1:auto_generated.data[133]
data[134] => dcfifo_lde1:auto_generated.data[134]
data[135] => dcfifo_lde1:auto_generated.data[135]
data[136] => dcfifo_lde1:auto_generated.data[136]
data[137] => dcfifo_lde1:auto_generated.data[137]
data[138] => dcfifo_lde1:auto_generated.data[138]
data[139] => dcfifo_lde1:auto_generated.data[139]
data[140] => dcfifo_lde1:auto_generated.data[140]
data[141] => dcfifo_lde1:auto_generated.data[141]
data[142] => dcfifo_lde1:auto_generated.data[142]
data[143] => dcfifo_lde1:auto_generated.data[143]
data[144] => dcfifo_lde1:auto_generated.data[144]
data[145] => dcfifo_lde1:auto_generated.data[145]
data[146] => dcfifo_lde1:auto_generated.data[146]
data[147] => dcfifo_lde1:auto_generated.data[147]
data[148] => dcfifo_lde1:auto_generated.data[148]
data[149] => dcfifo_lde1:auto_generated.data[149]
data[150] => dcfifo_lde1:auto_generated.data[150]
data[151] => dcfifo_lde1:auto_generated.data[151]
data[152] => dcfifo_lde1:auto_generated.data[152]
data[153] => dcfifo_lde1:auto_generated.data[153]
data[154] => dcfifo_lde1:auto_generated.data[154]
data[155] => dcfifo_lde1:auto_generated.data[155]
data[156] => dcfifo_lde1:auto_generated.data[156]
data[157] => dcfifo_lde1:auto_generated.data[157]
data[158] => dcfifo_lde1:auto_generated.data[158]
data[159] => dcfifo_lde1:auto_generated.data[159]
data[160] => dcfifo_lde1:auto_generated.data[160]
data[161] => dcfifo_lde1:auto_generated.data[161]
data[162] => dcfifo_lde1:auto_generated.data[162]
data[163] => dcfifo_lde1:auto_generated.data[163]
data[164] => dcfifo_lde1:auto_generated.data[164]
data[165] => dcfifo_lde1:auto_generated.data[165]
data[166] => dcfifo_lde1:auto_generated.data[166]
data[167] => dcfifo_lde1:auto_generated.data[167]
data[168] => dcfifo_lde1:auto_generated.data[168]
data[169] => dcfifo_lde1:auto_generated.data[169]
data[170] => dcfifo_lde1:auto_generated.data[170]
data[171] => dcfifo_lde1:auto_generated.data[171]
data[172] => dcfifo_lde1:auto_generated.data[172]
data[173] => dcfifo_lde1:auto_generated.data[173]
data[174] => dcfifo_lde1:auto_generated.data[174]
data[175] => dcfifo_lde1:auto_generated.data[175]
data[176] => dcfifo_lde1:auto_generated.data[176]
data[177] => dcfifo_lde1:auto_generated.data[177]
data[178] => dcfifo_lde1:auto_generated.data[178]
data[179] => dcfifo_lde1:auto_generated.data[179]
data[180] => dcfifo_lde1:auto_generated.data[180]
data[181] => dcfifo_lde1:auto_generated.data[181]
data[182] => dcfifo_lde1:auto_generated.data[182]
data[183] => dcfifo_lde1:auto_generated.data[183]
data[184] => dcfifo_lde1:auto_generated.data[184]
data[185] => dcfifo_lde1:auto_generated.data[185]
data[186] => dcfifo_lde1:auto_generated.data[186]
data[187] => dcfifo_lde1:auto_generated.data[187]
data[188] => dcfifo_lde1:auto_generated.data[188]
data[189] => dcfifo_lde1:auto_generated.data[189]
data[190] => dcfifo_lde1:auto_generated.data[190]
data[191] => dcfifo_lde1:auto_generated.data[191]
data[192] => dcfifo_lde1:auto_generated.data[192]
data[193] => dcfifo_lde1:auto_generated.data[193]
data[194] => dcfifo_lde1:auto_generated.data[194]
data[195] => dcfifo_lde1:auto_generated.data[195]
data[196] => dcfifo_lde1:auto_generated.data[196]
data[197] => dcfifo_lde1:auto_generated.data[197]
data[198] => dcfifo_lde1:auto_generated.data[198]
data[199] => dcfifo_lde1:auto_generated.data[199]
data[200] => dcfifo_lde1:auto_generated.data[200]
data[201] => dcfifo_lde1:auto_generated.data[201]
data[202] => dcfifo_lde1:auto_generated.data[202]
data[203] => dcfifo_lde1:auto_generated.data[203]
data[204] => dcfifo_lde1:auto_generated.data[204]
data[205] => dcfifo_lde1:auto_generated.data[205]
data[206] => dcfifo_lde1:auto_generated.data[206]
data[207] => dcfifo_lde1:auto_generated.data[207]
data[208] => dcfifo_lde1:auto_generated.data[208]
data[209] => dcfifo_lde1:auto_generated.data[209]
data[210] => dcfifo_lde1:auto_generated.data[210]
data[211] => dcfifo_lde1:auto_generated.data[211]
data[212] => dcfifo_lde1:auto_generated.data[212]
data[213] => dcfifo_lde1:auto_generated.data[213]
data[214] => dcfifo_lde1:auto_generated.data[214]
data[215] => dcfifo_lde1:auto_generated.data[215]
data[216] => dcfifo_lde1:auto_generated.data[216]
data[217] => dcfifo_lde1:auto_generated.data[217]
data[218] => dcfifo_lde1:auto_generated.data[218]
data[219] => dcfifo_lde1:auto_generated.data[219]
data[220] => dcfifo_lde1:auto_generated.data[220]
data[221] => dcfifo_lde1:auto_generated.data[221]
data[222] => dcfifo_lde1:auto_generated.data[222]
data[223] => dcfifo_lde1:auto_generated.data[223]
data[224] => dcfifo_lde1:auto_generated.data[224]
data[225] => dcfifo_lde1:auto_generated.data[225]
data[226] => dcfifo_lde1:auto_generated.data[226]
data[227] => dcfifo_lde1:auto_generated.data[227]
data[228] => dcfifo_lde1:auto_generated.data[228]
data[229] => dcfifo_lde1:auto_generated.data[229]
data[230] => dcfifo_lde1:auto_generated.data[230]
data[231] => dcfifo_lde1:auto_generated.data[231]
data[232] => dcfifo_lde1:auto_generated.data[232]
data[233] => dcfifo_lde1:auto_generated.data[233]
data[234] => dcfifo_lde1:auto_generated.data[234]
data[235] => dcfifo_lde1:auto_generated.data[235]
data[236] => dcfifo_lde1:auto_generated.data[236]
data[237] => dcfifo_lde1:auto_generated.data[237]
data[238] => dcfifo_lde1:auto_generated.data[238]
data[239] => dcfifo_lde1:auto_generated.data[239]
data[240] => dcfifo_lde1:auto_generated.data[240]
data[241] => dcfifo_lde1:auto_generated.data[241]
data[242] => dcfifo_lde1:auto_generated.data[242]
data[243] => dcfifo_lde1:auto_generated.data[243]
data[244] => dcfifo_lde1:auto_generated.data[244]
data[245] => dcfifo_lde1:auto_generated.data[245]
data[246] => dcfifo_lde1:auto_generated.data[246]
data[247] => dcfifo_lde1:auto_generated.data[247]
data[248] => dcfifo_lde1:auto_generated.data[248]
data[249] => dcfifo_lde1:auto_generated.data[249]
data[250] => dcfifo_lde1:auto_generated.data[250]
data[251] => dcfifo_lde1:auto_generated.data[251]
data[252] => dcfifo_lde1:auto_generated.data[252]
data[253] => dcfifo_lde1:auto_generated.data[253]
data[254] => dcfifo_lde1:auto_generated.data[254]
data[255] => dcfifo_lde1:auto_generated.data[255]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_lde1:auto_generated.q[0]
q[1] <= dcfifo_lde1:auto_generated.q[1]
q[2] <= dcfifo_lde1:auto_generated.q[2]
q[3] <= dcfifo_lde1:auto_generated.q[3]
q[4] <= dcfifo_lde1:auto_generated.q[4]
q[5] <= dcfifo_lde1:auto_generated.q[5]
q[6] <= dcfifo_lde1:auto_generated.q[6]
q[7] <= dcfifo_lde1:auto_generated.q[7]
rdclk => dcfifo_lde1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_lde1:auto_generated.rdreq
rdusedw[0] <= dcfifo_lde1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_lde1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_lde1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_lde1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_lde1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_lde1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_lde1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_lde1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_lde1:auto_generated.rdusedw[8]
wrclk => dcfifo_lde1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_lde1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated
aclr => ~NO_FANOUT~
data[0] => altsyncram_2b01:fifo_ram.data_a[0]
data[1] => altsyncram_2b01:fifo_ram.data_a[1]
data[2] => altsyncram_2b01:fifo_ram.data_a[2]
data[3] => altsyncram_2b01:fifo_ram.data_a[3]
data[4] => altsyncram_2b01:fifo_ram.data_a[4]
data[5] => altsyncram_2b01:fifo_ram.data_a[5]
data[6] => altsyncram_2b01:fifo_ram.data_a[6]
data[7] => altsyncram_2b01:fifo_ram.data_a[7]
data[8] => altsyncram_2b01:fifo_ram.data_a[8]
data[9] => altsyncram_2b01:fifo_ram.data_a[9]
data[10] => altsyncram_2b01:fifo_ram.data_a[10]
data[11] => altsyncram_2b01:fifo_ram.data_a[11]
data[12] => altsyncram_2b01:fifo_ram.data_a[12]
data[13] => altsyncram_2b01:fifo_ram.data_a[13]
data[14] => altsyncram_2b01:fifo_ram.data_a[14]
data[15] => altsyncram_2b01:fifo_ram.data_a[15]
data[16] => altsyncram_2b01:fifo_ram.data_a[16]
data[17] => altsyncram_2b01:fifo_ram.data_a[17]
data[18] => altsyncram_2b01:fifo_ram.data_a[18]
data[19] => altsyncram_2b01:fifo_ram.data_a[19]
data[20] => altsyncram_2b01:fifo_ram.data_a[20]
data[21] => altsyncram_2b01:fifo_ram.data_a[21]
data[22] => altsyncram_2b01:fifo_ram.data_a[22]
data[23] => altsyncram_2b01:fifo_ram.data_a[23]
data[24] => altsyncram_2b01:fifo_ram.data_a[24]
data[25] => altsyncram_2b01:fifo_ram.data_a[25]
data[26] => altsyncram_2b01:fifo_ram.data_a[26]
data[27] => altsyncram_2b01:fifo_ram.data_a[27]
data[28] => altsyncram_2b01:fifo_ram.data_a[28]
data[29] => altsyncram_2b01:fifo_ram.data_a[29]
data[30] => altsyncram_2b01:fifo_ram.data_a[30]
data[31] => altsyncram_2b01:fifo_ram.data_a[31]
data[32] => altsyncram_2b01:fifo_ram.data_a[32]
data[33] => altsyncram_2b01:fifo_ram.data_a[33]
data[34] => altsyncram_2b01:fifo_ram.data_a[34]
data[35] => altsyncram_2b01:fifo_ram.data_a[35]
data[36] => altsyncram_2b01:fifo_ram.data_a[36]
data[37] => altsyncram_2b01:fifo_ram.data_a[37]
data[38] => altsyncram_2b01:fifo_ram.data_a[38]
data[39] => altsyncram_2b01:fifo_ram.data_a[39]
data[40] => altsyncram_2b01:fifo_ram.data_a[40]
data[41] => altsyncram_2b01:fifo_ram.data_a[41]
data[42] => altsyncram_2b01:fifo_ram.data_a[42]
data[43] => altsyncram_2b01:fifo_ram.data_a[43]
data[44] => altsyncram_2b01:fifo_ram.data_a[44]
data[45] => altsyncram_2b01:fifo_ram.data_a[45]
data[46] => altsyncram_2b01:fifo_ram.data_a[46]
data[47] => altsyncram_2b01:fifo_ram.data_a[47]
data[48] => altsyncram_2b01:fifo_ram.data_a[48]
data[49] => altsyncram_2b01:fifo_ram.data_a[49]
data[50] => altsyncram_2b01:fifo_ram.data_a[50]
data[51] => altsyncram_2b01:fifo_ram.data_a[51]
data[52] => altsyncram_2b01:fifo_ram.data_a[52]
data[53] => altsyncram_2b01:fifo_ram.data_a[53]
data[54] => altsyncram_2b01:fifo_ram.data_a[54]
data[55] => altsyncram_2b01:fifo_ram.data_a[55]
data[56] => altsyncram_2b01:fifo_ram.data_a[56]
data[57] => altsyncram_2b01:fifo_ram.data_a[57]
data[58] => altsyncram_2b01:fifo_ram.data_a[58]
data[59] => altsyncram_2b01:fifo_ram.data_a[59]
data[60] => altsyncram_2b01:fifo_ram.data_a[60]
data[61] => altsyncram_2b01:fifo_ram.data_a[61]
data[62] => altsyncram_2b01:fifo_ram.data_a[62]
data[63] => altsyncram_2b01:fifo_ram.data_a[63]
data[64] => altsyncram_2b01:fifo_ram.data_a[64]
data[65] => altsyncram_2b01:fifo_ram.data_a[65]
data[66] => altsyncram_2b01:fifo_ram.data_a[66]
data[67] => altsyncram_2b01:fifo_ram.data_a[67]
data[68] => altsyncram_2b01:fifo_ram.data_a[68]
data[69] => altsyncram_2b01:fifo_ram.data_a[69]
data[70] => altsyncram_2b01:fifo_ram.data_a[70]
data[71] => altsyncram_2b01:fifo_ram.data_a[71]
data[72] => altsyncram_2b01:fifo_ram.data_a[72]
data[73] => altsyncram_2b01:fifo_ram.data_a[73]
data[74] => altsyncram_2b01:fifo_ram.data_a[74]
data[75] => altsyncram_2b01:fifo_ram.data_a[75]
data[76] => altsyncram_2b01:fifo_ram.data_a[76]
data[77] => altsyncram_2b01:fifo_ram.data_a[77]
data[78] => altsyncram_2b01:fifo_ram.data_a[78]
data[79] => altsyncram_2b01:fifo_ram.data_a[79]
data[80] => altsyncram_2b01:fifo_ram.data_a[80]
data[81] => altsyncram_2b01:fifo_ram.data_a[81]
data[82] => altsyncram_2b01:fifo_ram.data_a[82]
data[83] => altsyncram_2b01:fifo_ram.data_a[83]
data[84] => altsyncram_2b01:fifo_ram.data_a[84]
data[85] => altsyncram_2b01:fifo_ram.data_a[85]
data[86] => altsyncram_2b01:fifo_ram.data_a[86]
data[87] => altsyncram_2b01:fifo_ram.data_a[87]
data[88] => altsyncram_2b01:fifo_ram.data_a[88]
data[89] => altsyncram_2b01:fifo_ram.data_a[89]
data[90] => altsyncram_2b01:fifo_ram.data_a[90]
data[91] => altsyncram_2b01:fifo_ram.data_a[91]
data[92] => altsyncram_2b01:fifo_ram.data_a[92]
data[93] => altsyncram_2b01:fifo_ram.data_a[93]
data[94] => altsyncram_2b01:fifo_ram.data_a[94]
data[95] => altsyncram_2b01:fifo_ram.data_a[95]
data[96] => altsyncram_2b01:fifo_ram.data_a[96]
data[97] => altsyncram_2b01:fifo_ram.data_a[97]
data[98] => altsyncram_2b01:fifo_ram.data_a[98]
data[99] => altsyncram_2b01:fifo_ram.data_a[99]
data[100] => altsyncram_2b01:fifo_ram.data_a[100]
data[101] => altsyncram_2b01:fifo_ram.data_a[101]
data[102] => altsyncram_2b01:fifo_ram.data_a[102]
data[103] => altsyncram_2b01:fifo_ram.data_a[103]
data[104] => altsyncram_2b01:fifo_ram.data_a[104]
data[105] => altsyncram_2b01:fifo_ram.data_a[105]
data[106] => altsyncram_2b01:fifo_ram.data_a[106]
data[107] => altsyncram_2b01:fifo_ram.data_a[107]
data[108] => altsyncram_2b01:fifo_ram.data_a[108]
data[109] => altsyncram_2b01:fifo_ram.data_a[109]
data[110] => altsyncram_2b01:fifo_ram.data_a[110]
data[111] => altsyncram_2b01:fifo_ram.data_a[111]
data[112] => altsyncram_2b01:fifo_ram.data_a[112]
data[113] => altsyncram_2b01:fifo_ram.data_a[113]
data[114] => altsyncram_2b01:fifo_ram.data_a[114]
data[115] => altsyncram_2b01:fifo_ram.data_a[115]
data[116] => altsyncram_2b01:fifo_ram.data_a[116]
data[117] => altsyncram_2b01:fifo_ram.data_a[117]
data[118] => altsyncram_2b01:fifo_ram.data_a[118]
data[119] => altsyncram_2b01:fifo_ram.data_a[119]
data[120] => altsyncram_2b01:fifo_ram.data_a[120]
data[121] => altsyncram_2b01:fifo_ram.data_a[121]
data[122] => altsyncram_2b01:fifo_ram.data_a[122]
data[123] => altsyncram_2b01:fifo_ram.data_a[123]
data[124] => altsyncram_2b01:fifo_ram.data_a[124]
data[125] => altsyncram_2b01:fifo_ram.data_a[125]
data[126] => altsyncram_2b01:fifo_ram.data_a[126]
data[127] => altsyncram_2b01:fifo_ram.data_a[127]
data[128] => altsyncram_2b01:fifo_ram.data_a[128]
data[129] => altsyncram_2b01:fifo_ram.data_a[129]
data[130] => altsyncram_2b01:fifo_ram.data_a[130]
data[131] => altsyncram_2b01:fifo_ram.data_a[131]
data[132] => altsyncram_2b01:fifo_ram.data_a[132]
data[133] => altsyncram_2b01:fifo_ram.data_a[133]
data[134] => altsyncram_2b01:fifo_ram.data_a[134]
data[135] => altsyncram_2b01:fifo_ram.data_a[135]
data[136] => altsyncram_2b01:fifo_ram.data_a[136]
data[137] => altsyncram_2b01:fifo_ram.data_a[137]
data[138] => altsyncram_2b01:fifo_ram.data_a[138]
data[139] => altsyncram_2b01:fifo_ram.data_a[139]
data[140] => altsyncram_2b01:fifo_ram.data_a[140]
data[141] => altsyncram_2b01:fifo_ram.data_a[141]
data[142] => altsyncram_2b01:fifo_ram.data_a[142]
data[143] => altsyncram_2b01:fifo_ram.data_a[143]
data[144] => altsyncram_2b01:fifo_ram.data_a[144]
data[145] => altsyncram_2b01:fifo_ram.data_a[145]
data[146] => altsyncram_2b01:fifo_ram.data_a[146]
data[147] => altsyncram_2b01:fifo_ram.data_a[147]
data[148] => altsyncram_2b01:fifo_ram.data_a[148]
data[149] => altsyncram_2b01:fifo_ram.data_a[149]
data[150] => altsyncram_2b01:fifo_ram.data_a[150]
data[151] => altsyncram_2b01:fifo_ram.data_a[151]
data[152] => altsyncram_2b01:fifo_ram.data_a[152]
data[153] => altsyncram_2b01:fifo_ram.data_a[153]
data[154] => altsyncram_2b01:fifo_ram.data_a[154]
data[155] => altsyncram_2b01:fifo_ram.data_a[155]
data[156] => altsyncram_2b01:fifo_ram.data_a[156]
data[157] => altsyncram_2b01:fifo_ram.data_a[157]
data[158] => altsyncram_2b01:fifo_ram.data_a[158]
data[159] => altsyncram_2b01:fifo_ram.data_a[159]
data[160] => altsyncram_2b01:fifo_ram.data_a[160]
data[161] => altsyncram_2b01:fifo_ram.data_a[161]
data[162] => altsyncram_2b01:fifo_ram.data_a[162]
data[163] => altsyncram_2b01:fifo_ram.data_a[163]
data[164] => altsyncram_2b01:fifo_ram.data_a[164]
data[165] => altsyncram_2b01:fifo_ram.data_a[165]
data[166] => altsyncram_2b01:fifo_ram.data_a[166]
data[167] => altsyncram_2b01:fifo_ram.data_a[167]
data[168] => altsyncram_2b01:fifo_ram.data_a[168]
data[169] => altsyncram_2b01:fifo_ram.data_a[169]
data[170] => altsyncram_2b01:fifo_ram.data_a[170]
data[171] => altsyncram_2b01:fifo_ram.data_a[171]
data[172] => altsyncram_2b01:fifo_ram.data_a[172]
data[173] => altsyncram_2b01:fifo_ram.data_a[173]
data[174] => altsyncram_2b01:fifo_ram.data_a[174]
data[175] => altsyncram_2b01:fifo_ram.data_a[175]
data[176] => altsyncram_2b01:fifo_ram.data_a[176]
data[177] => altsyncram_2b01:fifo_ram.data_a[177]
data[178] => altsyncram_2b01:fifo_ram.data_a[178]
data[179] => altsyncram_2b01:fifo_ram.data_a[179]
data[180] => altsyncram_2b01:fifo_ram.data_a[180]
data[181] => altsyncram_2b01:fifo_ram.data_a[181]
data[182] => altsyncram_2b01:fifo_ram.data_a[182]
data[183] => altsyncram_2b01:fifo_ram.data_a[183]
data[184] => altsyncram_2b01:fifo_ram.data_a[184]
data[185] => altsyncram_2b01:fifo_ram.data_a[185]
data[186] => altsyncram_2b01:fifo_ram.data_a[186]
data[187] => altsyncram_2b01:fifo_ram.data_a[187]
data[188] => altsyncram_2b01:fifo_ram.data_a[188]
data[189] => altsyncram_2b01:fifo_ram.data_a[189]
data[190] => altsyncram_2b01:fifo_ram.data_a[190]
data[191] => altsyncram_2b01:fifo_ram.data_a[191]
data[192] => altsyncram_2b01:fifo_ram.data_a[192]
data[193] => altsyncram_2b01:fifo_ram.data_a[193]
data[194] => altsyncram_2b01:fifo_ram.data_a[194]
data[195] => altsyncram_2b01:fifo_ram.data_a[195]
data[196] => altsyncram_2b01:fifo_ram.data_a[196]
data[197] => altsyncram_2b01:fifo_ram.data_a[197]
data[198] => altsyncram_2b01:fifo_ram.data_a[198]
data[199] => altsyncram_2b01:fifo_ram.data_a[199]
data[200] => altsyncram_2b01:fifo_ram.data_a[200]
data[201] => altsyncram_2b01:fifo_ram.data_a[201]
data[202] => altsyncram_2b01:fifo_ram.data_a[202]
data[203] => altsyncram_2b01:fifo_ram.data_a[203]
data[204] => altsyncram_2b01:fifo_ram.data_a[204]
data[205] => altsyncram_2b01:fifo_ram.data_a[205]
data[206] => altsyncram_2b01:fifo_ram.data_a[206]
data[207] => altsyncram_2b01:fifo_ram.data_a[207]
data[208] => altsyncram_2b01:fifo_ram.data_a[208]
data[209] => altsyncram_2b01:fifo_ram.data_a[209]
data[210] => altsyncram_2b01:fifo_ram.data_a[210]
data[211] => altsyncram_2b01:fifo_ram.data_a[211]
data[212] => altsyncram_2b01:fifo_ram.data_a[212]
data[213] => altsyncram_2b01:fifo_ram.data_a[213]
data[214] => altsyncram_2b01:fifo_ram.data_a[214]
data[215] => altsyncram_2b01:fifo_ram.data_a[215]
data[216] => altsyncram_2b01:fifo_ram.data_a[216]
data[217] => altsyncram_2b01:fifo_ram.data_a[217]
data[218] => altsyncram_2b01:fifo_ram.data_a[218]
data[219] => altsyncram_2b01:fifo_ram.data_a[219]
data[220] => altsyncram_2b01:fifo_ram.data_a[220]
data[221] => altsyncram_2b01:fifo_ram.data_a[221]
data[222] => altsyncram_2b01:fifo_ram.data_a[222]
data[223] => altsyncram_2b01:fifo_ram.data_a[223]
data[224] => altsyncram_2b01:fifo_ram.data_a[224]
data[225] => altsyncram_2b01:fifo_ram.data_a[225]
data[226] => altsyncram_2b01:fifo_ram.data_a[226]
data[227] => altsyncram_2b01:fifo_ram.data_a[227]
data[228] => altsyncram_2b01:fifo_ram.data_a[228]
data[229] => altsyncram_2b01:fifo_ram.data_a[229]
data[230] => altsyncram_2b01:fifo_ram.data_a[230]
data[231] => altsyncram_2b01:fifo_ram.data_a[231]
data[232] => altsyncram_2b01:fifo_ram.data_a[232]
data[233] => altsyncram_2b01:fifo_ram.data_a[233]
data[234] => altsyncram_2b01:fifo_ram.data_a[234]
data[235] => altsyncram_2b01:fifo_ram.data_a[235]
data[236] => altsyncram_2b01:fifo_ram.data_a[236]
data[237] => altsyncram_2b01:fifo_ram.data_a[237]
data[238] => altsyncram_2b01:fifo_ram.data_a[238]
data[239] => altsyncram_2b01:fifo_ram.data_a[239]
data[240] => altsyncram_2b01:fifo_ram.data_a[240]
data[241] => altsyncram_2b01:fifo_ram.data_a[241]
data[242] => altsyncram_2b01:fifo_ram.data_a[242]
data[243] => altsyncram_2b01:fifo_ram.data_a[243]
data[244] => altsyncram_2b01:fifo_ram.data_a[244]
data[245] => altsyncram_2b01:fifo_ram.data_a[245]
data[246] => altsyncram_2b01:fifo_ram.data_a[246]
data[247] => altsyncram_2b01:fifo_ram.data_a[247]
data[248] => altsyncram_2b01:fifo_ram.data_a[248]
data[249] => altsyncram_2b01:fifo_ram.data_a[249]
data[250] => altsyncram_2b01:fifo_ram.data_a[250]
data[251] => altsyncram_2b01:fifo_ram.data_a[251]
data[252] => altsyncram_2b01:fifo_ram.data_a[252]
data[253] => altsyncram_2b01:fifo_ram.data_a[253]
data[254] => altsyncram_2b01:fifo_ram.data_a[254]
data[255] => altsyncram_2b01:fifo_ram.data_a[255]
q[0] <= altsyncram_2b01:fifo_ram.q_b[0]
q[1] <= altsyncram_2b01:fifo_ram.q_b[1]
q[2] <= altsyncram_2b01:fifo_ram.q_b[2]
q[3] <= altsyncram_2b01:fifo_ram.q_b[3]
q[4] <= altsyncram_2b01:fifo_ram.q_b[4]
q[5] <= altsyncram_2b01:fifo_ram.q_b[5]
q[6] <= altsyncram_2b01:fifo_ram.q_b[6]
q[7] <= altsyncram_2b01:fifo_ram.q_b[7]
rdclk => a_graycounter_c26:rdptr_g1p.clock
rdclk => altsyncram_2b01:fifo_ram.clock1
rdclk => dffpipe_909:rs_brp.clock
rdclk => dffpipe_tu8:rs_bwp.clock
rdclk => alt_synch_pipe_d9l:rs_dgwp.clock
rdclk => cntr_i0d:cntr_b.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_b[4].CLK
rdclk => rdptr_b[3].CLK
rdclk => rdptr_b[2].CLK
rdclk => rdptr_b[1].CLK
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_9gb:wrptr_g1p.clock
wrclk => altsyncram_2b01:fifo_ram.clock0
wrclk => alt_synch_pipe_g9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_gray2bin_gra:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= gray[4].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN1
gray[4] => bin[4].DATAIN
gray[4] => xor3.IN0


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_gray2bin_gra:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= gray[4].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN1
gray[4] => bin[4].DATAIN
gray[4] => xor3.IN0


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_graycounter_c26:rdptr_g1p
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_graycounter_9gb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|altsyncram_2b01:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a0.PORTADATAIN1
data_a[9] => ram_block11a1.PORTADATAIN1
data_a[10] => ram_block11a2.PORTADATAIN1
data_a[11] => ram_block11a3.PORTADATAIN1
data_a[12] => ram_block11a4.PORTADATAIN1
data_a[13] => ram_block11a5.PORTADATAIN1
data_a[14] => ram_block11a6.PORTADATAIN1
data_a[15] => ram_block11a7.PORTADATAIN1
data_a[16] => ram_block11a0.PORTADATAIN2
data_a[17] => ram_block11a1.PORTADATAIN2
data_a[18] => ram_block11a2.PORTADATAIN2
data_a[19] => ram_block11a3.PORTADATAIN2
data_a[20] => ram_block11a4.PORTADATAIN2
data_a[21] => ram_block11a5.PORTADATAIN2
data_a[22] => ram_block11a6.PORTADATAIN2
data_a[23] => ram_block11a7.PORTADATAIN2
data_a[24] => ram_block11a0.PORTADATAIN3
data_a[25] => ram_block11a1.PORTADATAIN3
data_a[26] => ram_block11a2.PORTADATAIN3
data_a[27] => ram_block11a3.PORTADATAIN3
data_a[28] => ram_block11a4.PORTADATAIN3
data_a[29] => ram_block11a5.PORTADATAIN3
data_a[30] => ram_block11a6.PORTADATAIN3
data_a[31] => ram_block11a7.PORTADATAIN3
data_a[32] => ram_block11a0.PORTADATAIN4
data_a[33] => ram_block11a1.PORTADATAIN4
data_a[34] => ram_block11a2.PORTADATAIN4
data_a[35] => ram_block11a3.PORTADATAIN4
data_a[36] => ram_block11a4.PORTADATAIN4
data_a[37] => ram_block11a5.PORTADATAIN4
data_a[38] => ram_block11a6.PORTADATAIN4
data_a[39] => ram_block11a7.PORTADATAIN4
data_a[40] => ram_block11a0.PORTADATAIN5
data_a[41] => ram_block11a1.PORTADATAIN5
data_a[42] => ram_block11a2.PORTADATAIN5
data_a[43] => ram_block11a3.PORTADATAIN5
data_a[44] => ram_block11a4.PORTADATAIN5
data_a[45] => ram_block11a5.PORTADATAIN5
data_a[46] => ram_block11a6.PORTADATAIN5
data_a[47] => ram_block11a7.PORTADATAIN5
data_a[48] => ram_block11a0.PORTADATAIN6
data_a[49] => ram_block11a1.PORTADATAIN6
data_a[50] => ram_block11a2.PORTADATAIN6
data_a[51] => ram_block11a3.PORTADATAIN6
data_a[52] => ram_block11a4.PORTADATAIN6
data_a[53] => ram_block11a5.PORTADATAIN6
data_a[54] => ram_block11a6.PORTADATAIN6
data_a[55] => ram_block11a7.PORTADATAIN6
data_a[56] => ram_block11a0.PORTADATAIN7
data_a[57] => ram_block11a1.PORTADATAIN7
data_a[58] => ram_block11a2.PORTADATAIN7
data_a[59] => ram_block11a3.PORTADATAIN7
data_a[60] => ram_block11a4.PORTADATAIN7
data_a[61] => ram_block11a5.PORTADATAIN7
data_a[62] => ram_block11a6.PORTADATAIN7
data_a[63] => ram_block11a7.PORTADATAIN7
data_a[64] => ram_block11a0.PORTADATAIN8
data_a[65] => ram_block11a1.PORTADATAIN8
data_a[66] => ram_block11a2.PORTADATAIN8
data_a[67] => ram_block11a3.PORTADATAIN8
data_a[68] => ram_block11a4.PORTADATAIN8
data_a[69] => ram_block11a5.PORTADATAIN8
data_a[70] => ram_block11a6.PORTADATAIN8
data_a[71] => ram_block11a7.PORTADATAIN8
data_a[72] => ram_block11a0.PORTADATAIN9
data_a[73] => ram_block11a1.PORTADATAIN9
data_a[74] => ram_block11a2.PORTADATAIN9
data_a[75] => ram_block11a3.PORTADATAIN9
data_a[76] => ram_block11a4.PORTADATAIN9
data_a[77] => ram_block11a5.PORTADATAIN9
data_a[78] => ram_block11a6.PORTADATAIN9
data_a[79] => ram_block11a7.PORTADATAIN9
data_a[80] => ram_block11a0.PORTADATAIN10
data_a[81] => ram_block11a1.PORTADATAIN10
data_a[82] => ram_block11a2.PORTADATAIN10
data_a[83] => ram_block11a3.PORTADATAIN10
data_a[84] => ram_block11a4.PORTADATAIN10
data_a[85] => ram_block11a5.PORTADATAIN10
data_a[86] => ram_block11a6.PORTADATAIN10
data_a[87] => ram_block11a7.PORTADATAIN10
data_a[88] => ram_block11a0.PORTADATAIN11
data_a[89] => ram_block11a1.PORTADATAIN11
data_a[90] => ram_block11a2.PORTADATAIN11
data_a[91] => ram_block11a3.PORTADATAIN11
data_a[92] => ram_block11a4.PORTADATAIN11
data_a[93] => ram_block11a5.PORTADATAIN11
data_a[94] => ram_block11a6.PORTADATAIN11
data_a[95] => ram_block11a7.PORTADATAIN11
data_a[96] => ram_block11a0.PORTADATAIN12
data_a[97] => ram_block11a1.PORTADATAIN12
data_a[98] => ram_block11a2.PORTADATAIN12
data_a[99] => ram_block11a3.PORTADATAIN12
data_a[100] => ram_block11a4.PORTADATAIN12
data_a[101] => ram_block11a5.PORTADATAIN12
data_a[102] => ram_block11a6.PORTADATAIN12
data_a[103] => ram_block11a7.PORTADATAIN12
data_a[104] => ram_block11a0.PORTADATAIN13
data_a[105] => ram_block11a1.PORTADATAIN13
data_a[106] => ram_block11a2.PORTADATAIN13
data_a[107] => ram_block11a3.PORTADATAIN13
data_a[108] => ram_block11a4.PORTADATAIN13
data_a[109] => ram_block11a5.PORTADATAIN13
data_a[110] => ram_block11a6.PORTADATAIN13
data_a[111] => ram_block11a7.PORTADATAIN13
data_a[112] => ram_block11a0.PORTADATAIN14
data_a[113] => ram_block11a1.PORTADATAIN14
data_a[114] => ram_block11a2.PORTADATAIN14
data_a[115] => ram_block11a3.PORTADATAIN14
data_a[116] => ram_block11a4.PORTADATAIN14
data_a[117] => ram_block11a5.PORTADATAIN14
data_a[118] => ram_block11a6.PORTADATAIN14
data_a[119] => ram_block11a7.PORTADATAIN14
data_a[120] => ram_block11a0.PORTADATAIN15
data_a[121] => ram_block11a1.PORTADATAIN15
data_a[122] => ram_block11a2.PORTADATAIN15
data_a[123] => ram_block11a3.PORTADATAIN15
data_a[124] => ram_block11a4.PORTADATAIN15
data_a[125] => ram_block11a5.PORTADATAIN15
data_a[126] => ram_block11a6.PORTADATAIN15
data_a[127] => ram_block11a7.PORTADATAIN15
data_a[128] => ram_block11a0.PORTADATAIN16
data_a[129] => ram_block11a1.PORTADATAIN16
data_a[130] => ram_block11a2.PORTADATAIN16
data_a[131] => ram_block11a3.PORTADATAIN16
data_a[132] => ram_block11a4.PORTADATAIN16
data_a[133] => ram_block11a5.PORTADATAIN16
data_a[134] => ram_block11a6.PORTADATAIN16
data_a[135] => ram_block11a7.PORTADATAIN16
data_a[136] => ram_block11a0.PORTADATAIN17
data_a[137] => ram_block11a1.PORTADATAIN17
data_a[138] => ram_block11a2.PORTADATAIN17
data_a[139] => ram_block11a3.PORTADATAIN17
data_a[140] => ram_block11a4.PORTADATAIN17
data_a[141] => ram_block11a5.PORTADATAIN17
data_a[142] => ram_block11a6.PORTADATAIN17
data_a[143] => ram_block11a7.PORTADATAIN17
data_a[144] => ram_block11a0.PORTADATAIN18
data_a[145] => ram_block11a1.PORTADATAIN18
data_a[146] => ram_block11a2.PORTADATAIN18
data_a[147] => ram_block11a3.PORTADATAIN18
data_a[148] => ram_block11a4.PORTADATAIN18
data_a[149] => ram_block11a5.PORTADATAIN18
data_a[150] => ram_block11a6.PORTADATAIN18
data_a[151] => ram_block11a7.PORTADATAIN18
data_a[152] => ram_block11a0.PORTADATAIN19
data_a[153] => ram_block11a1.PORTADATAIN19
data_a[154] => ram_block11a2.PORTADATAIN19
data_a[155] => ram_block11a3.PORTADATAIN19
data_a[156] => ram_block11a4.PORTADATAIN19
data_a[157] => ram_block11a5.PORTADATAIN19
data_a[158] => ram_block11a6.PORTADATAIN19
data_a[159] => ram_block11a7.PORTADATAIN19
data_a[160] => ram_block11a0.PORTADATAIN20
data_a[161] => ram_block11a1.PORTADATAIN20
data_a[162] => ram_block11a2.PORTADATAIN20
data_a[163] => ram_block11a3.PORTADATAIN20
data_a[164] => ram_block11a4.PORTADATAIN20
data_a[165] => ram_block11a5.PORTADATAIN20
data_a[166] => ram_block11a6.PORTADATAIN20
data_a[167] => ram_block11a7.PORTADATAIN20
data_a[168] => ram_block11a0.PORTADATAIN21
data_a[169] => ram_block11a1.PORTADATAIN21
data_a[170] => ram_block11a2.PORTADATAIN21
data_a[171] => ram_block11a3.PORTADATAIN21
data_a[172] => ram_block11a4.PORTADATAIN21
data_a[173] => ram_block11a5.PORTADATAIN21
data_a[174] => ram_block11a6.PORTADATAIN21
data_a[175] => ram_block11a7.PORTADATAIN21
data_a[176] => ram_block11a0.PORTADATAIN22
data_a[177] => ram_block11a1.PORTADATAIN22
data_a[178] => ram_block11a2.PORTADATAIN22
data_a[179] => ram_block11a3.PORTADATAIN22
data_a[180] => ram_block11a4.PORTADATAIN22
data_a[181] => ram_block11a5.PORTADATAIN22
data_a[182] => ram_block11a6.PORTADATAIN22
data_a[183] => ram_block11a7.PORTADATAIN22
data_a[184] => ram_block11a0.PORTADATAIN23
data_a[185] => ram_block11a1.PORTADATAIN23
data_a[186] => ram_block11a2.PORTADATAIN23
data_a[187] => ram_block11a3.PORTADATAIN23
data_a[188] => ram_block11a4.PORTADATAIN23
data_a[189] => ram_block11a5.PORTADATAIN23
data_a[190] => ram_block11a6.PORTADATAIN23
data_a[191] => ram_block11a7.PORTADATAIN23
data_a[192] => ram_block11a0.PORTADATAIN24
data_a[193] => ram_block11a1.PORTADATAIN24
data_a[194] => ram_block11a2.PORTADATAIN24
data_a[195] => ram_block11a3.PORTADATAIN24
data_a[196] => ram_block11a4.PORTADATAIN24
data_a[197] => ram_block11a5.PORTADATAIN24
data_a[198] => ram_block11a6.PORTADATAIN24
data_a[199] => ram_block11a7.PORTADATAIN24
data_a[200] => ram_block11a0.PORTADATAIN25
data_a[201] => ram_block11a1.PORTADATAIN25
data_a[202] => ram_block11a2.PORTADATAIN25
data_a[203] => ram_block11a3.PORTADATAIN25
data_a[204] => ram_block11a4.PORTADATAIN25
data_a[205] => ram_block11a5.PORTADATAIN25
data_a[206] => ram_block11a6.PORTADATAIN25
data_a[207] => ram_block11a7.PORTADATAIN25
data_a[208] => ram_block11a0.PORTADATAIN26
data_a[209] => ram_block11a1.PORTADATAIN26
data_a[210] => ram_block11a2.PORTADATAIN26
data_a[211] => ram_block11a3.PORTADATAIN26
data_a[212] => ram_block11a4.PORTADATAIN26
data_a[213] => ram_block11a5.PORTADATAIN26
data_a[214] => ram_block11a6.PORTADATAIN26
data_a[215] => ram_block11a7.PORTADATAIN26
data_a[216] => ram_block11a0.PORTADATAIN27
data_a[217] => ram_block11a1.PORTADATAIN27
data_a[218] => ram_block11a2.PORTADATAIN27
data_a[219] => ram_block11a3.PORTADATAIN27
data_a[220] => ram_block11a4.PORTADATAIN27
data_a[221] => ram_block11a5.PORTADATAIN27
data_a[222] => ram_block11a6.PORTADATAIN27
data_a[223] => ram_block11a7.PORTADATAIN27
data_a[224] => ram_block11a0.PORTADATAIN28
data_a[225] => ram_block11a1.PORTADATAIN28
data_a[226] => ram_block11a2.PORTADATAIN28
data_a[227] => ram_block11a3.PORTADATAIN28
data_a[228] => ram_block11a4.PORTADATAIN28
data_a[229] => ram_block11a5.PORTADATAIN28
data_a[230] => ram_block11a6.PORTADATAIN28
data_a[231] => ram_block11a7.PORTADATAIN28
data_a[232] => ram_block11a0.PORTADATAIN29
data_a[233] => ram_block11a1.PORTADATAIN29
data_a[234] => ram_block11a2.PORTADATAIN29
data_a[235] => ram_block11a3.PORTADATAIN29
data_a[236] => ram_block11a4.PORTADATAIN29
data_a[237] => ram_block11a5.PORTADATAIN29
data_a[238] => ram_block11a6.PORTADATAIN29
data_a[239] => ram_block11a7.PORTADATAIN29
data_a[240] => ram_block11a0.PORTADATAIN30
data_a[241] => ram_block11a1.PORTADATAIN30
data_a[242] => ram_block11a2.PORTADATAIN30
data_a[243] => ram_block11a3.PORTADATAIN30
data_a[244] => ram_block11a4.PORTADATAIN30
data_a[245] => ram_block11a5.PORTADATAIN30
data_a[246] => ram_block11a6.PORTADATAIN30
data_a[247] => ram_block11a7.PORTADATAIN30
data_a[248] => ram_block11a0.PORTADATAIN31
data_a[249] => ram_block11a1.PORTADATAIN31
data_a[250] => ram_block11a2.PORTADATAIN31
data_a[251] => ram_block11a3.PORTADATAIN31
data_a[252] => ram_block11a4.PORTADATAIN31
data_a[253] => ram_block11a5.PORTADATAIN31
data_a[254] => ram_block11a6.PORTADATAIN31
data_a[255] => ram_block11a7.PORTADATAIN31
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_909:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_tu8:rs_bwp
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp
clock => dffpipe_uu8:dffpipe14.clock
d[0] => dffpipe_uu8:dffpipe14.d[0]
d[1] => dffpipe_uu8:dffpipe14.d[1]
d[2] => dffpipe_uu8:dffpipe14.d[2]
d[3] => dffpipe_uu8:dffpipe14.d[3]
d[4] => dffpipe_uu8:dffpipe14.d[4]
q[0] <= dffpipe_uu8:dffpipe14.q[0]
q[1] <= dffpipe_uu8:dffpipe14.q[1]
q[2] <= dffpipe_uu8:dffpipe14.q[2]
q[3] <= dffpipe_uu8:dffpipe14.q[3]
q[4] <= dffpipe_uu8:dffpipe14.q[4]


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe14
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp
clock => dffpipe_1v8:dffpipe17.clock
d[0] => dffpipe_1v8:dffpipe17.d[0]
d[1] => dffpipe_1v8:dffpipe17.d[1]
d[2] => dffpipe_1v8:dffpipe17.d[2]
d[3] => dffpipe_1v8:dffpipe17.d[3]
d[4] => dffpipe_1v8:dffpipe17.d[4]
q[0] <= dffpipe_1v8:dffpipe17.q[0]
q[1] <= dffpipe_1v8:dffpipe17.q[1]
q[2] <= dffpipe_1v8:dffpipe17.q[2]
q[3] <= dffpipe_1v8:dffpipe17.q[3]
q[4] <= dffpipe_1v8:dffpipe17.q[4]


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe17
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cmpr_vg5:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cmpr_ug5:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cmpr_vg5:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cmpr_ug5:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cmpr_vg5:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cmpr_ug5:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cmpr_vg5:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cmpr_ug5:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cntr_i0d:cntr_b
clock => counter_reg_bit0.CLK
clock => counter_reg_bit1.CLK
clock => counter_reg_bit2.CLK
clock => counter_reg_bit3.CLK
clock => counter_reg_bit4.CLK
cnt_en => _.IN1
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit4.DB_MAX_OUTPUT_PORT_TYPE


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|mux_9d7:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|mux_9d7:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOP|FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|mux_9d7:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOP|PDC:pdc
res_n => output_enable.ACLR
res_n => dataReadReqState.ACLR
res_n => hsync.ACLR
res_n => vsync.ACLR
res_n => clkCounter[0].ACLR
res_n => clkCounter[1].ACLR
res_n => clkCounter[2].ACLR
res_n => clkCounter[3].ACLR
res_n => clkCounter[4].ACLR
res_n => clkCounter[5].ACLR
res_n => clkCounter[6].ACLR
res_n => clkCounter[7].ACLR
res_n => clkCounter[8].ACLR
res_n => clkCounter[9].ACLR
res_n => clkCounter[10].ACLR
res_n => clkCounter[11].ACLR
res_n => clkCounter[12].ACLR
res_n => clkCounter[13].ACLR
res_n => clkCounter[14].ACLR
res_n => clkCounter[15].ACLR
res_n => H_Counter[0].ACLR
res_n => H_Counter[1].ACLR
res_n => H_Counter[2].ACLR
res_n => H_Counter[3].ACLR
res_n => H_Counter[4].ACLR
res_n => H_Counter[5].ACLR
res_n => H_Counter[6].ACLR
res_n => H_Counter[7].ACLR
res_n => H_Counter[8].ACLR
res_n => H_Counter[9].ACLR
res_n => H_Counter[10].ACLR
res_n => H_Counter[11].ACLR
clk => PIXCLK.DATAIN
clk => output_enable.CLK
clk => dataReadReqState.CLK
clk => hsync.CLK
clk => vsync.CLK
clk => clkCounter[0].CLK
clk => clkCounter[1].CLK
clk => clkCounter[2].CLK
clk => clkCounter[3].CLK
clk => clkCounter[4].CLK
clk => clkCounter[5].CLK
clk => clkCounter[6].CLK
clk => clkCounter[7].CLK
clk => clkCounter[8].CLK
clk => clkCounter[9].CLK
clk => clkCounter[10].CLK
clk => clkCounter[11].CLK
clk => clkCounter[12].CLK
clk => clkCounter[13].CLK
clk => clkCounter[14].CLK
clk => clkCounter[15].CLK
clk => H_Counter[0].CLK
clk => H_Counter[1].CLK
clk => H_Counter[2].CLK
clk => H_Counter[3].CLK
clk => H_Counter[4].CLK
clk => H_Counter[5].CLK
clk => H_Counter[6].CLK
clk => H_Counter[7].CLK
clk => H_Counter[8].CLK
clk => H_Counter[9].CLK
clk => H_Counter[10].CLK
clk => H_Counter[11].CLK
output_ON => always0.IN1
data[0] => PIXD[0].DATAIN
data[1] => PIXD[1].DATAIN
data[2] => PIXD[2].DATAIN
data[3] => PIXD[3].DATAIN
data[4] => PIXD[4].DATAIN
data[5] => PIXD[5].DATAIN
data[6] => PIXD[6].DATAIN
data[7] => PIXD[7].DATAIN
dataReadReq <= dataReadReqState.DB_MAX_OUTPUT_PORT_TYPE
index[0] <= H_Counter[0].DB_MAX_OUTPUT_PORT_TYPE
index[1] <= H_Counter[1].DB_MAX_OUTPUT_PORT_TYPE
index[2] <= H_Counter[2].DB_MAX_OUTPUT_PORT_TYPE
index[3] <= H_Counter[3].DB_MAX_OUTPUT_PORT_TYPE
index[4] <= H_Counter[4].DB_MAX_OUTPUT_PORT_TYPE
index[5] <= H_Counter[5].DB_MAX_OUTPUT_PORT_TYPE
index[6] <= H_Counter[6].DB_MAX_OUTPUT_PORT_TYPE
index[7] <= H_Counter[7].DB_MAX_OUTPUT_PORT_TYPE
index[8] <= H_Counter[8].DB_MAX_OUTPUT_PORT_TYPE
index[9] <= H_Counter[9].DB_MAX_OUTPUT_PORT_TYPE
index[10] <= H_Counter[10].DB_MAX_OUTPUT_PORT_TYPE
index[11] <= H_Counter[11].DB_MAX_OUTPUT_PORT_TYPE
VSYNC <= vsync.DB_MAX_OUTPUT_PORT_TYPE
HSYNC <= hsync.DB_MAX_OUTPUT_PORT_TYPE
PIXCLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
PIXD[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
PIXD[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
PIXD[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
PIXD[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
PIXD[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
PIXD[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
PIXD[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
PIXD[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


