{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676614893839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676614893839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 17 14:21:33 2023 " "Processing started: Fri Feb 17 14:21:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676614893839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614893839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relay_feedback_osc -c relay_feedback_osc " "Command: quartus_map --read_settings_files=on --write_settings_files=off relay_feedback_osc -c relay_feedback_osc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614893839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676614894274 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD_display.v(167) " "Verilog HDL information at LCD_display.v(167): always construct contains both blocking and non-blocking assignments" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 167 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1676614902743 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD_display.v(427) " "Verilog HDL information at LCD_display.v(427): always construct contains both blocking and non-blocking assignments" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 427 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1676614902753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_display " "Found entity 1: LCD_display" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ico.v 1 1 " "Found 1 design units, including 1 entities, in source file ico.v" { { "Info" "ISGN_ENTITY_NAME" "1 ICO " "Found entity 1: ICO" {  } { { "ICO.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/ICO.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902753 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 relay_feedback_osc.v(533) " "Verilog HDL Expression warning at relay_feedback_osc.v(533): truncated literal to match 4 bits" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 533 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1676614902753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LCD_lock LCD_LOCK relay_feedback_osc.v(435) " "Verilog HDL Declaration information at relay_feedback_osc.v(435): object \"LCD_lock\" differs only in case from object \"LCD_LOCK\" in the same scope" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 435 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1676614902753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relay_feedback_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file relay_feedback_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 relay_feedback_osc " "Found entity 1: relay_feedback_osc" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_pulses_pwm2.v 1 1 " "Found 1 design units, including 1 entities, in source file three_pulses_pwm2.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_pulses_pwm2 " "Found entity 1: three_pulses_pwm2" {  } { { "three_pulses_pwm2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/three_pulses_pwm2.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_by_n.v 1 1 " "Found 1 design units, including 1 entities, in source file divide_by_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide_by_N " "Found entity 1: divide_by_N" {  } { { "divide_by_N.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/divide_by_N.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divided_by_5_60duty.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divided_by_5_60duty.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divided_by_5_60duty " "Found entity 1: clk_divided_by_5_60duty" {  } { { "clk_divided_by_5_60duty.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/clk_divided_by_5_60duty.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_pulses_pwm3.v 1 1 " "Found 1 design units, including 1 entities, in source file three_pulses_pwm3.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_pulses_pwm3 " "Found entity 1: three_pulses_pwm3" {  } { { "three_pulses_pwm3.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/three_pulses_pwm3.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tunable_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file tunable_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 tunable_delay " "Found entity 1: tunable_delay" {  } { { "tunable_delay.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/tunable_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_detector3.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_detector3.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_detector3 " "Found entity 1: phase_detector3" {  } { { "phase_detector3.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/phase_detector3.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bpf60khz.v 1 1 " "Found 1 design units, including 1 entities, in source file bpf60khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 BPF60kHz " "Found entity 1: BPF60kHz" {  } { { "BPF60kHz.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BPF60kHz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad7322.v 1 1 " "Found 1 design units, including 1 entities, in source file ad7322.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD7322 " "Found entity 1: AD7322" {  } { { "AD7322.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/AD7322.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfo2.v 1 1 " "Found 1 design units, including 1 entities, in source file rfo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFO2 " "Found entity 1: RFO2" {  } { { "RFO2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/RFO2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf1d25khz.v 1 1 " "Found 1 design units, including 1 entities, in source file lpf1d25khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPF1d25kHz " "Found entity 1: LPF1d25kHz" {  } { { "LPF1d25kHz.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LPF1d25kHz.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2.v 1 1 " "Found 1 design units, including 1 entities, in source file lpf2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPF2 " "Found entity 1: LPF2" {  } { { "LPF2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LPF2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf3.v 1 1 " "Found 1 design units, including 1 entities, in source file lpf3.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPF3 " "Found entity 1: LPF3" {  } { { "LPF3.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LPF3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd2.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD2 " "Found entity 1: BCD2" {  } { { "BCD2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BCD2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf4.v 1 1 " "Found 1 design units, including 1 entities, in source file lpf4.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPF4 " "Found entity 1: LPF4" {  } { { "LPF4.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LPF4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_12bit.v 1 1 " "Found 1 design units, including 1 entities, in source file divide_12bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide_12bit " "Found entity 1: divide_12bit" {  } { { "divide_12bit.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/divide_12bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpf0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPF0 " "Found entity 1: LPF0" {  } { { "LPF0.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LPF0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902783 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD.v(34) " "Verilog HDL information at LCD.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1676614902783 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int LCD.v(70) " "Verilog HDL Declaration warning at LCD.v(70): \"int\" is SystemVerilog-2005 keyword" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 70 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1676614902783 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 LCD.v(169) " "Verilog HDL Expression warning at LCD.v(169): truncated literal to match 1 bits" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 169 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1676614902783 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 LCD.v(177) " "Verilog HDL Expression warning at LCD.v(177): truncated literal to match 1 bits" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 177 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1676614902783 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 LCD.v(336) " "Verilog HDL Expression warning at LCD.v(336): truncated literal to match 1 bits" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 336 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1676614902783 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 LCD.v(338) " "Verilog HDL Expression warning at LCD.v(338): truncated literal to match 1 bits" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 338 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1676614902783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT int LCD.v(50) " "Verilog HDL Declaration information at LCD.v(50): object \"INT\" differs only in case from object \"int\" in the same scope" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1676614902783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relay_feedback_osc " "Elaborating entity \"relay_feedback_osc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk1d25MHz relay_feedback_osc.v(40) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(40): object \"clk1d25MHz\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk10kHz relay_feedback_osc.v(40) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(40): object \"clk10kHz\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk5kHz relay_feedback_osc.v(40) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(40): object \"clk5kHz\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk9Hz relay_feedback_osc.v(41) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(41): object \"clk9Hz\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk0d3Hz relay_feedback_osc.v(41) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(41): object \"clk0d3Hz\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transient relay_feedback_osc.v(72) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(72): object \"transient\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "first_1s relay_feedback_osc.v(74) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(74): object \"first_1s\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "second_1s relay_feedback_osc.v(74) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(74): object \"second_1s\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "third_1s relay_feedback_osc.v(74) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(74): object \"third_1s\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vo relay_feedback_osc.v(129) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(129): object \"Vo\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulse340kHz relay_feedback_osc.v(142) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(142): object \"pulse340kHz\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulse340kHz_d relay_feedback_osc.v(142) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(142): object \"pulse340kHz_d\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulse340kHz_d2 relay_feedback_osc.v(142) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(142): object \"pulse340kHz_d2\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r relay_feedback_osc.v(373) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(373): object \"r\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 373 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sum_VI_corrected relay_feedback_osc.v(382) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(382): object \"sum_VI_corrected\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 382 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "theta_n relay_feedback_osc.v(384) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(384): object \"theta_n\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 384 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCD_lock relay_feedback_osc.v(435) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(435): object \"LCD_lock\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 435 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCD_lock_count relay_feedback_osc.v(439) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(439): object \"LCD_lock_count\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 439 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lock_state relay_feedback_osc.v(465) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(465): object \"lock_state\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 465 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delta_d relay_feedback_osc.v(718) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(718): object \"delta_d\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulse60kHz_d2 relay_feedback_osc.v(745) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(745): object \"pulse60kHz_d2\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 745 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614902893 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 relay_feedback_osc.v(594) " "Verilog HDL assignment warning at relay_feedback_osc.v(594): truncated value with size 32 to match size of target (1)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614902903 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[3..0\] relay_feedback_osc.v(14) " "Output port \"LED\[3..0\]\" at relay_feedback_osc.v(14) has no driver" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676614902913 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CS1 relay_feedback_osc.v(8) " "Output port \"CS1\" at relay_feedback_osc.v(8) has no driver" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676614902913 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCLK1 relay_feedback_osc.v(8) " "Output port \"SCLK1\" at relay_feedback_osc.v(8) has no driver" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676614902913 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DIN1 relay_feedback_osc.v(8) " "Output port \"DIN1\" at relay_feedback_osc.v(8) has no driver" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676614902913 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[0\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[0\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902923 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[1\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[1\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902923 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[2\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[2\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902923 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[3\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[3\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902923 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[4\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[4\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902923 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[5\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[5\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902923 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[6\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[6\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902923 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[7\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[7\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902923 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[8\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[8\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902923 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[9\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[9\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902923 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[10\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[10\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902923 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[11\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[11\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902923 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[12\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[12\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902923 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[13\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[13\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902923 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[14\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[14\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614902923 "|relay_feedback_osc"}
{ "Warning" "WSGN_SEARCH_FILE" "clk_generator2.v 1 1 " "Using design file clk_generator2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_generator2 " "Found entity 1: clk_generator2" {  } { { "clk_generator2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/clk_generator2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614902993 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676614902993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_generator2 clk_generator2:U1 " "Elaborating entity \"clk_generator2\" for hierarchy \"clk_generator2:U1\"" {  } { { "relay_feedback_osc.v" "U1" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614902993 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_generator2.v(16) " "Verilog HDL assignment warning at clk_generator2.v(16): truncated value with size 32 to match size of target (3)" {  } { { "clk_generator2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/clk_generator2.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614902993 "|relay_feedback_osc|clk_generator2:U1"}
{ "Warning" "WSGN_SEARCH_FILE" "pll100mhz.v 1 1 " "Using design file pll100mhz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL100MHz " "Found entity 1: PLL100MHz" {  } { { "pll100mhz.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/pll100mhz.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614903013 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676614903013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL100MHz clk_generator2:U1\|PLL100MHz:U1 " "Elaborating entity \"PLL100MHz\" for hierarchy \"clk_generator2:U1\|PLL100MHz:U1\"" {  } { { "clk_generator2.v" "U1" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/clk_generator2.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614903013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\"" {  } { { "pll100mhz.v" "altpll_component" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/pll100mhz.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614903053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\"" {  } { { "pll100mhz.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/pll100mhz.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614903073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component " "Instantiated megafunction \"clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL100MHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL100MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903073 ""}  } { { "pll100mhz.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/pll100mhz.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676614903073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll100mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll100mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL100MHz_altpll " "Found entity 1: PLL100MHz_altpll" {  } { { "db/pll100mhz_altpll.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/pll100mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614903123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL100MHz_altpll clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\|PLL100MHz_altpll:auto_generated " "Elaborating entity \"PLL100MHz_altpll\" for hierarchy \"clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\|PLL100MHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614903123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divided_by_5_60duty clk_divided_by_5_60duty:U2 " "Elaborating entity \"clk_divided_by_5_60duty\" for hierarchy \"clk_divided_by_5_60duty:U2\"" {  } { { "relay_feedback_osc.v" "U2" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614903123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF3 LPF3:U25 " "Elaborating entity \"LPF3\" for hierarchy \"LPF3:U25\"" {  } { { "relay_feedback_osc.v" "U25" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614903133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD7322 AD7322:U3 " "Elaborating entity \"AD7322\" for hierarchy \"AD7322:U3\"" {  } { { "relay_feedback_osc.v" "U3" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614903143 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch0_e AD7322.v(73) " "Verilog HDL or VHDL warning at AD7322.v(73): object \"ch0_e\" assigned a value but never read" {  } { { "AD7322.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/AD7322.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614903143 "|relay_feedback_osc|AD7322:U3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch2_e AD7322.v(74) " "Verilog HDL or VHDL warning at AD7322.v(74): object \"ch2_e\" assigned a value but never read" {  } { { "AD7322.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/AD7322.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614903143 "|relay_feedback_osc|AD7322:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AD7322.v(60) " "Verilog HDL assignment warning at AD7322.v(60): truncated value with size 32 to match size of target (1)" {  } { { "AD7322.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/AD7322.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614903143 "|relay_feedback_osc|AD7322:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ICO ICO:U6_1 " "Elaborating entity \"ICO\" for hierarchy \"ICO:U6_1\"" {  } { { "relay_feedback_osc.v" "U6_1" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614903153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_pulses_pwm2 three_pulses_pwm2:U7 " "Elaborating entity \"three_pulses_pwm2\" for hierarchy \"three_pulses_pwm2:U7\"" {  } { { "relay_feedback_osc.v" "U7" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614903153 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "diff2 three_pulses_pwm2.v(94) " "Verilog HDL or VHDL warning at three_pulses_pwm2.v(94): object \"diff2\" assigned a value but never read" {  } { { "three_pulses_pwm2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/three_pulses_pwm2.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614903153 "|relay_feedback_osc|three_pulses_pwm2:U7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "diff3 three_pulses_pwm2.v(94) " "Verilog HDL or VHDL warning at three_pulses_pwm2.v(94): object \"diff3\" assigned a value but never read" {  } { { "three_pulses_pwm2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/three_pulses_pwm2.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614903153 "|relay_feedback_osc|three_pulses_pwm2:U7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 three_pulses_pwm2.v(112) " "Verilog HDL assignment warning at three_pulses_pwm2.v(112): truncated value with size 16 to match size of target (15)" {  } { { "three_pulses_pwm2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/three_pulses_pwm2.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614903163 "|relay_feedback_osc|three_pulses_pwm2:U7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF1d25kHz LPF1d25kHz:U8 " "Elaborating entity \"LPF1d25kHz\" for hierarchy \"LPF1d25kHz:U8\"" {  } { { "relay_feedback_osc.v" "U8" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614903173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display LCD_display:U9 " "Elaborating entity \"LCD_display\" for hierarchy \"LCD_display:U9\"" {  } { { "relay_feedback_osc.v" "U9" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614903183 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 LCD_display.v(63) " "Verilog HDL assignment warning at LCD_display.v(63): truncated value with size 32 to match size of target (23)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614903183 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCD_display.v(341) " "Verilog HDL Case Statement warning at LCD_display.v(341): incomplete case statement has no default case item" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 341 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1676614903193 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ROM_DATA0 LCD_display.v(340) " "Verilog HDL Always Construct warning at LCD_display.v(340): inferring latch(es) for variable \"ROM_DATA0\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 340 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676614903193 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCD_display.v(362) " "Verilog HDL Case Statement warning at LCD_display.v(362): incomplete case statement has no default case item" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 362 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1676614903203 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ROM_DATA1 LCD_display.v(361) " "Verilog HDL Always Construct warning at LCD_display.v(361): inferring latch(es) for variable \"ROM_DATA1\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 361 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676614903203 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCD_display.v(382) " "Verilog HDL Case Statement warning at LCD_display.v(382): incomplete case statement has no default case item" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 382 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1676614903203 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ROM_DATA2 LCD_display.v(381) " "Verilog HDL Always Construct warning at LCD_display.v(381): inferring latch(es) for variable \"ROM_DATA2\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 381 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676614903203 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCD_display.v(402) " "Verilog HDL Case Statement warning at LCD_display.v(402): incomplete case statement has no default case item" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 402 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1676614903203 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ROM_DATA3 LCD_display.v(401) " "Verilog HDL Always Construct warning at LCD_display.v(401): inferring latch(es) for variable \"ROM_DATA3\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 401 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676614903203 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LCD_display.v(439) " "Verilog HDL assignment warning at LCD_display.v(439): truncated value with size 32 to match size of target (2)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614903203 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_display.v(523) " "Verilog HDL assignment warning at LCD_display.v(523): truncated value with size 32 to match size of target (5)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614903203 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_display.v(544) " "Verilog HDL assignment warning at LCD_display.v(544): truncated value with size 32 to match size of target (5)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614903203 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_display.v(566) " "Verilog HDL assignment warning at LCD_display.v(566): truncated value with size 32 to match size of target (5)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614903203 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_display.v(587) " "Verilog HDL assignment warning at LCD_display.v(587): truncated value with size 32 to match size of target (5)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614903203 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_display.v(610) " "Verilog HDL assignment warning at LCD_display.v(610): truncated value with size 32 to match size of target (5)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614903203 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCM_RW LCD_display.v(17) " "Output port \"LCM_RW\" at LCD_display.v(17) has no driver" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676614903213 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA3\[0\] LCD_display.v(401) " "Inferred latch for \"ROM_DATA3\[0\]\" at LCD_display.v(401)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA3\[1\] LCD_display.v(401) " "Inferred latch for \"ROM_DATA3\[1\]\" at LCD_display.v(401)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA3\[2\] LCD_display.v(401) " "Inferred latch for \"ROM_DATA3\[2\]\" at LCD_display.v(401)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA3\[3\] LCD_display.v(401) " "Inferred latch for \"ROM_DATA3\[3\]\" at LCD_display.v(401)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA3\[4\] LCD_display.v(401) " "Inferred latch for \"ROM_DATA3\[4\]\" at LCD_display.v(401)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA3\[5\] LCD_display.v(401) " "Inferred latch for \"ROM_DATA3\[5\]\" at LCD_display.v(401)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA3\[6\] LCD_display.v(401) " "Inferred latch for \"ROM_DATA3\[6\]\" at LCD_display.v(401)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA3\[7\] LCD_display.v(401) " "Inferred latch for \"ROM_DATA3\[7\]\" at LCD_display.v(401)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA2\[0\] LCD_display.v(381) " "Inferred latch for \"ROM_DATA2\[0\]\" at LCD_display.v(381)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 381 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA2\[1\] LCD_display.v(381) " "Inferred latch for \"ROM_DATA2\[1\]\" at LCD_display.v(381)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 381 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA2\[2\] LCD_display.v(381) " "Inferred latch for \"ROM_DATA2\[2\]\" at LCD_display.v(381)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 381 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA2\[3\] LCD_display.v(381) " "Inferred latch for \"ROM_DATA2\[3\]\" at LCD_display.v(381)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 381 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA2\[4\] LCD_display.v(381) " "Inferred latch for \"ROM_DATA2\[4\]\" at LCD_display.v(381)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 381 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA2\[5\] LCD_display.v(381) " "Inferred latch for \"ROM_DATA2\[5\]\" at LCD_display.v(381)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 381 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA2\[6\] LCD_display.v(381) " "Inferred latch for \"ROM_DATA2\[6\]\" at LCD_display.v(381)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 381 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA2\[7\] LCD_display.v(381) " "Inferred latch for \"ROM_DATA2\[7\]\" at LCD_display.v(381)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 381 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA1\[0\] LCD_display.v(361) " "Inferred latch for \"ROM_DATA1\[0\]\" at LCD_display.v(361)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 361 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA1\[1\] LCD_display.v(361) " "Inferred latch for \"ROM_DATA1\[1\]\" at LCD_display.v(361)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 361 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA1\[2\] LCD_display.v(361) " "Inferred latch for \"ROM_DATA1\[2\]\" at LCD_display.v(361)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 361 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA1\[3\] LCD_display.v(361) " "Inferred latch for \"ROM_DATA1\[3\]\" at LCD_display.v(361)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 361 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA1\[4\] LCD_display.v(361) " "Inferred latch for \"ROM_DATA1\[4\]\" at LCD_display.v(361)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 361 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA1\[5\] LCD_display.v(361) " "Inferred latch for \"ROM_DATA1\[5\]\" at LCD_display.v(361)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 361 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA1\[6\] LCD_display.v(361) " "Inferred latch for \"ROM_DATA1\[6\]\" at LCD_display.v(361)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 361 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA1\[7\] LCD_display.v(361) " "Inferred latch for \"ROM_DATA1\[7\]\" at LCD_display.v(361)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 361 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA0\[0\] LCD_display.v(340) " "Inferred latch for \"ROM_DATA0\[0\]\" at LCD_display.v(340)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA0\[1\] LCD_display.v(340) " "Inferred latch for \"ROM_DATA0\[1\]\" at LCD_display.v(340)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA0\[2\] LCD_display.v(340) " "Inferred latch for \"ROM_DATA0\[2\]\" at LCD_display.v(340)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA0\[3\] LCD_display.v(340) " "Inferred latch for \"ROM_DATA0\[3\]\" at LCD_display.v(340)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA0\[4\] LCD_display.v(340) " "Inferred latch for \"ROM_DATA0\[4\]\" at LCD_display.v(340)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA0\[5\] LCD_display.v(340) " "Inferred latch for \"ROM_DATA0\[5\]\" at LCD_display.v(340)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA0\[6\] LCD_display.v(340) " "Inferred latch for \"ROM_DATA0\[6\]\" at LCD_display.v(340)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA0\[7\] LCD_display.v(340) " "Inferred latch for \"ROM_DATA0\[7\]\" at LCD_display.v(340)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903243 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD LCD_display:U9\|BCD:U11 " "Elaborating entity \"BCD\" for hierarchy \"LCD_display:U9\|BCD:U11\"" {  } { { "LCD_display.v" "U11" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614903303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(17) " "Verilog HDL assignment warning at BCD.v(17): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BCD.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614903303 "|relay_feedback_osc|LCD_display:U9|BCD:U11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(18) " "Verilog HDL assignment warning at BCD.v(18): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BCD.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614903313 "|relay_feedback_osc|LCD_display:U9|BCD:U11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(19) " "Verilog HDL assignment warning at BCD.v(19): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BCD.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614903313 "|relay_feedback_osc|LCD_display:U9|BCD:U11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2 LCD_display:U9\|BCD2:U14 " "Elaborating entity \"BCD2\" for hierarchy \"LCD_display:U9\|BCD2:U14\"" {  } { { "LCD_display.v" "U14" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614903323 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD2.v(17) " "Verilog HDL assignment warning at BCD2.v(17): truncated value with size 32 to match size of target (4)" {  } { { "BCD2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BCD2.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614903323 "|relay_feedback_osc|LCD_display:U9|BCD2:U14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD2.v(18) " "Verilog HDL assignment warning at BCD2.v(18): truncated value with size 32 to match size of target (4)" {  } { { "BCD2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BCD2.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614903323 "|relay_feedback_osc|LCD_display:U9|BCD2:U14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD2.v(19) " "Verilog HDL assignment warning at BCD2.v(19): truncated value with size 32 to match size of target (4)" {  } { { "BCD2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BCD2.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614903323 "|relay_feedback_osc|LCD_display:U9|BCD2:U14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD2.v(20) " "Verilog HDL assignment warning at BCD2.v(20): truncated value with size 32 to match size of target (4)" {  } { { "BCD2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BCD2.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614903323 "|relay_feedback_osc|LCD_display:U9|BCD2:U14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD2.v(21) " "Verilog HDL assignment warning at BCD2.v(21): truncated value with size 32 to match size of target (4)" {  } { { "BCD2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BCD2.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614903323 "|relay_feedback_osc|LCD_display:U9|BCD2:U14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:LCD1 " "Elaborating entity \"LCD\" for hierarchy \"LCD:LCD1\"" {  } { { "relay_feedback_osc.v" "LCD1" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614903333 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1O5Hz LCD.v(29) " "Verilog HDL or VHDL warning at LCD.v(29): object \"clk_1O5Hz\" assigned a value but never read" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614903343 "|relay_feedback_osc|LCD:LCD1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data LCD.v(71) " "Verilog HDL or VHDL warning at LCD.v(71): object \"data\" assigned a value but never read" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676614903343 "|relay_feedback_osc|LCD:LCD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 11 LCD.v(115) " "Verilog HDL assignment warning at LCD.v(115): truncated value with size 15 to match size of target (11)" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614903343 "|relay_feedback_osc|LCD:LCD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 LCD.v(139) " "Verilog HDL assignment warning at LCD.v(139): truncated value with size 5 to match size of target (4)" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614903343 "|relay_feedback_osc|LCD:LCD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 LCD.v(434) " "Verilog HDL assignment warning at LCD.v(434): truncated value with size 32 to match size of target (20)" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676614903363 "|relay_feedback_osc|LCD:LCD1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "position_out LCD.v(6) " "Output port \"position_out\" at LCD.v(6) has no driver" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676614903403 "|relay_feedback_osc|LCD:LCD1"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "out0_1 out0 LCD.v(4) " "Bidirectional port \"out0\" at LCD.v(4) has a one-way connection to bidirectional port \"out0_1\"" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 4 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614903503 "|relay_feedback_osc|LCD:LCD1"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "out1_1 out1 LCD.v(4) " "Bidirectional port \"out1\" at LCD.v(4) has a one-way connection to bidirectional port \"out1_1\"" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 4 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614903503 "|relay_feedback_osc|LCD:LCD1"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "out2_1 out2 LCD.v(4) " "Bidirectional port \"out2\" at LCD.v(4) has a one-way connection to bidirectional port \"out2_1\"" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 4 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614903503 "|relay_feedback_osc|LCD:LCD1"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "out3_1 out3 LCD.v(4) " "Bidirectional port \"out3\" at LCD.v(4) has a one-way connection to bidirectional port \"out3_1\"" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 4 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614903503 "|relay_feedback_osc|LCD:LCD1"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1 " "Inferred dual-clock RAM node \"LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1676614903713 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1 " "Inferred altsyncram megafunction from the following design logic: \"LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676614903713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676614903713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676614903713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676614903713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676614903713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676614903713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676614903713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676614903713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676614903713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676614903713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676614903713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676614903713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676614903713 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676614903713 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1676614903713 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1676614903713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614903803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1 " "Elaborated megafunction instantiation \"LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614903813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1 " "Instantiated megafunction \"LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676614903813 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676614903813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qvc1 " "Found entity 1: altsyncram_qvc1" {  } { { "db/altsyncram_qvc1.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/altsyncram_qvc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614903863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614903863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qvc1 LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1\|altsyncram_qvc1:auto_generated " "Elaborating entity \"altsyncram_qvc1\" for hierarchy \"LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1\|altsyncram_qvc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614903873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r524 " "Found entity 1: altsyncram_r524" {  } { { "db/altsyncram_r524.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/altsyncram_r524.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614905698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614905698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614905868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614905868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614905948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614905948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ogi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ogi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ogi " "Found entity 1: cntr_ogi" {  } { { "db/cntr_ogi.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/cntr_ogi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614906078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614906078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614906128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614906128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/cntr_g9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614906188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614906188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ugi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ugi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ugi " "Found entity 1: cntr_ugi" {  } { { "db/cntr_ugi.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/cntr_ugi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614906278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614906278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614906328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614906328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614906387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614906387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614906437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614906437 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614906887 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1676614906997 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.02.17.14:21:50 Progress: Loading slda5d0cf92/alt_sld_fab_wrapper_hw.tcl " "2023.02.17.14:21:50 Progress: Loading slda5d0cf92/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614910595 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614912774 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614912904 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614914920 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614915020 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614915130 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614915270 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614915270 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614915270 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1676614915960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d0cf92/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d0cf92/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda5d0cf92/alt_sld_fab.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/ip/slda5d0cf92/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614916170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614916170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614916260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614916260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614916270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614916270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614916330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614916330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614916430 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614916430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614916430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676614916490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614916490 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1676614937584 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_out0 " "Inserted always-enabled tri-state buffer between \"LCD_out0\" and its non-tri-state driver." {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 788 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1676614937694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_out2 " "Inserted always-enabled tri-state buffer between \"LCD_out2\" and its non-tri-state driver." {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 788 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1676614937694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_out3 " "Inserted always-enabled tri-state buffer between \"LCD_out3\" and its non-tri-state driver." {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 788 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1676614937694 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1676614937694 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_out0 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_out0\" is moved to its source" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 788 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1676614937714 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_out2 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_out2\" is moved to its source" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 788 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1676614937714 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_out3 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_out3\" is moved to its source" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 788 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1676614937714 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1676614937714 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_out0~synth " "Node \"LCD_out0~synth\"" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 788 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1676614944490 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_out2~synth " "Node \"LCD_out2~synth\"" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 788 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1676614944490 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_out3~synth " "Node \"LCD_out3~synth\"" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 788 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1676614944490 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676614944490 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "alarm GND " "Pin \"alarm\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676614944490 "|relay_feedback_osc|alarm"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676614944490 "|relay_feedback_osc|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676614944490 "|relay_feedback_osc|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676614944490 "|relay_feedback_osc|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676614944490 "|relay_feedback_osc|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fault GND " "Pin \"fault\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676614944490 "|relay_feedback_osc|fault"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS1 GND " "Pin \"CS1\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676614944490 "|relay_feedback_osc|CS1"} { "Warning" "WMLS_MLS_STUCK_PIN" "SCLK1 GND " "Pin \"SCLK1\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676614944490 "|relay_feedback_osc|SCLK1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIN1 GND " "Pin \"DIN1\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676614944490 "|relay_feedback_osc|DIN1"} { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676614944490 "|relay_feedback_osc|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_INT VCC " "Pin \"LCD_INT\" is stuck at VCC" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 787 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676614944490 "|relay_feedback_osc|LCD_INT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_PD VCC " "Pin \"LCD_PD\" is stuck at VCC" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 787 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676614944490 "|relay_feedback_osc|LCD_PD"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_data_MAX\[13\] GND " "Pin \"TX_data_MAX\[13\]\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 472 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676614944490 "|relay_feedback_osc|TX_data_MAX[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_data_MAX\[14\] GND " "Pin \"TX_data_MAX\[14\]\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 472 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676614944490 "|relay_feedback_osc|TX_data_MAX[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_data_MAX\[15\] GND " "Pin \"TX_data_MAX\[15\]\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 472 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676614944490 "|relay_feedback_osc|TX_data_MAX[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1676614944490 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614944730 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "39 " "39 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676614951776 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.map.smsg " "Generated suppressed messages file C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614952086 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 121 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 121 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1676614953046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676614953126 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676614953126 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW2 " "No output dependent on input pin \"SW2\"" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676614953605 "|relay_feedback_osc|SW2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DOUT1 " "No output dependent on input pin \"DOUT1\"" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676614953605 "|relay_feedback_osc|DOUT1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1676614953605 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6873 " "Implemented 6873 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676614953605 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676614953605 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1676614953605 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6736 " "Implemented 6736 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676614953605 ""} { "Info" "ICUT_CUT_TM_RAMS" "60 " "Implemented 60 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1676614953605 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1676614953605 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676614953605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676614953645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 17 14:22:33 2023 " "Processing ended: Fri Feb 17 14:22:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676614953645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676614953645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676614953645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676614953645 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1676614954905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676614954905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 17 14:22:34 2023 " "Processing started: Fri Feb 17 14:22:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676614954905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1676614954905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off relay_feedback_osc -c relay_feedback_osc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off relay_feedback_osc -c relay_feedback_osc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1676614954905 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1676614955015 ""}
{ "Info" "0" "" "Project  = relay_feedback_osc" {  } {  } 0 0 "Project  = relay_feedback_osc" 0 0 "Fitter" 0 0 1676614955015 ""}
{ "Info" "0" "" "Revision = relay_feedback_osc" {  } {  } 0 0 "Revision = relay_feedback_osc" 0 0 "Fitter" 0 0 1676614955015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1676614955165 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "relay_feedback_osc EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"relay_feedback_osc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1676614955235 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676614955285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676614955285 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\|PLL100MHz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\|PLL100MHz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\|PLL100MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\|PLL100MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll100mhz_altpll.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/pll100mhz_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 1928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1676614955335 ""}  } { { "db/pll100mhz_altpll.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/pll100mhz_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 1928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1676614955335 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1676614955445 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1676614955455 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676614955635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676614955635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676614955635 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1676614955635 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 12542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676614955655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 12544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676614955655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 12546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676614955655 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 12548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676614955655 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1676614955655 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1676614955665 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1676614955775 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 71 " "No exact pin location assignment(s) for 24 pins of 71 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1676614956105 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "43 " "The Timing Analyzer is analyzing 43 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1676614956774 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676614956774 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676614956774 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1676614956774 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1676614956774 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "relay_feedback_osc.sdc " "Synopsys Design Constraints File file not found: 'relay_feedback_osc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1676614956794 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_divided_by_5_60duty:U2\|X\[2\] " "Node: clk_divided_by_5_60duty:U2\|X\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register count\[13\] clk_divided_by_5_60duty:U2\|X\[2\] " "Register count\[13\] is being clocked by clk_divided_by_5_60duty:U2\|X\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|clk_divided_by_5_60duty:U2|X[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHz " "Node: clk50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_divided_by_5_60duty:U2\|X\[3\] clk50MHz " "Register clk_divided_by_5_60duty:U2\|X\[3\] is being clocked by clk50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|clk50MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[14\] " "Node: count\[14\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register locked_temp count\[14\] " "Register locked_temp is being clocked by count\[14\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|count[14]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[12\] " "Node: count\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register smooth_theta\[8\] count\[12\] " "Register smooth_theta\[8\] is being clocked by count\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|count[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cycle_d2 " "Node: cycle_d2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LPF1d25kHz:U8\|out16\[4\] cycle_d2 " "Register LPF1d25kHz:U8\|out16\[4\] is being clocked by cycle_d2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|cycle_d2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[0\] " "Node: count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register theta\[0\] count\[0\] " "Register theta\[0\] is being clocked by count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk300Hz_d1 " "Node: clk300Hz_d1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PI_control\[0\] clk300Hz_d1 " "Register PI_control\[0\] is being clocked by clk300Hz_d1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|clk300Hz_d1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[15\] " "Node: count\[15\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register delta\[0\] count\[15\] " "Register delta\[0\] is being clocked by count\[15\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|count[15]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[1\] " "Node: count\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk300Hz_d1 count\[1\] " "Register clk300Hz_d1 is being clocked by count\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|count[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD:LCD1\|clk_1O5MHz " "Node: LCD:LCD1\|clk_1O5MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD:LCD1\|run LCD:LCD1\|clk_1O5MHz " "Register LCD:LCD1\|run is being clocked by LCD:LCD1\|clk_1O5MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|LCD:LCD1|clk_1O5MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[18\] " "Node: count\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TX_FINISH_count\[9\] count\[18\] " "Register TX_FINISH_count\[9\] is being clocked by count\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|count[18]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "delay_reset " "Node: delay_reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sweep_freq\[0\] delay_reset " "Latch sweep_freq\[0\] is being clocked by delay_reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|delay_reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_generator2:U1\|count1\[2\] " "Node: clk_generator2:U1\|count1\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AD7322:U3\|count\[1\] clk_generator2:U1\|count1\[2\] " "Register AD7322:U3\|count\[1\] is being clocked by clk_generator2:U1\|count1\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|clk_generator2:U1|count1[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|DIVIDER\[13\] " "Node: LCD_display:U9\|DIVIDER\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD_display:U9\|LCM_RS LCD_display:U9\|DIVIDER\[13\] " "Register LCD_display:U9\|LCM_RS is being clocked by LCD_display:U9\|DIVIDER\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|LCD_display:U9|DIVIDER[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ICO:U6_1\|out " "Node: ICO:U6_1\|out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register current_avg\[2\] ICO:U6_1\|out " "Register current_avg\[2\] is being clocked by ICO:U6_1\|out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|ICO:U6_1|out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7322:U3\|count\[0\] " "Node: AD7322:U3\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Io_1d5\[1\] AD7322:U3\|count\[0\] " "Register Io_1d5\[1\] is being clocked by AD7322:U3\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|AD7322:U3|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[21\] " "Node: count\[21\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register theta_display\[0\] count\[21\] " "Register theta_display\[0\] is being clocked by count\[21\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|count[21]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debounce_switch " "Node: debounce_switch was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register standby0 debounce_switch " "Register standby0 is being clocked by debounce_switch" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|debounce_switch"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[13\] " "Node: count\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register debounce_switch count\[13\] " "Register debounce_switch is being clocked by count\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|count[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count_to_72_d3 " "Node: count_to_72_d3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LPF3:U25\|out16\[19\] count_to_72_d3 " "Register LPF3:U25\|out16\[19\] is being clocked by count_to_72_d3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|count_to_72_d3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk25MHz " "Node: clk25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Gate_Ap~reg0 clk25MHz " "Register Gate_Ap~reg0 is being clocked by clk25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|clk25MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|ADDRESS3\[4\] " "Node: LCD_display:U9\|ADDRESS3\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_display:U9\|ROM_DATA3\[1\] LCD_display:U9\|ADDRESS3\[4\] " "Latch LCD_display:U9\|ROM_DATA3\[1\] is being clocked by LCD_display:U9\|ADDRESS3\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|LCD_display:U9|ADDRESS3[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|ADDRESS2\[4\] " "Node: LCD_display:U9\|ADDRESS2\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_display:U9\|ROM_DATA2\[1\] LCD_display:U9\|ADDRESS2\[4\] " "Latch LCD_display:U9\|ROM_DATA2\[1\] is being clocked by LCD_display:U9\|ADDRESS2\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|LCD_display:U9|ADDRESS2[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|ADDRESS0\[4\] " "Node: LCD_display:U9\|ADDRESS0\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_display:U9\|ROM_DATA0\[0\] LCD_display:U9\|ADDRESS0\[4\] " "Latch LCD_display:U9\|ROM_DATA0\[0\] is being clocked by LCD_display:U9\|ADDRESS0\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|LCD_display:U9|ADDRESS0[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|ADDRESS1\[4\] " "Node: LCD_display:U9\|ADDRESS1\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_display:U9\|ROM_DATA1\[1\] LCD_display:U9\|ADDRESS1\[4\] " "Latch LCD_display:U9\|ROM_DATA1\[1\] is being clocked by LCD_display:U9\|ADDRESS1\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|LCD_display:U9|ADDRESS1[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|CLK2 " "Node: LCD_display:U9\|CLK2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD_display:U9\|row\[1\]\[56\] LCD_display:U9\|CLK2 " "Register LCD_display:U9\|row\[1\]\[56\] is being clocked by LCD_display:U9\|CLK2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614956814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676614956814 "|relay_feedback_osc|LCD_display:U9|CLK2"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U1\|U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: U1\|U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1676614956874 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1676614956874 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1676614956874 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1676614956874 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1676614956874 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1676614956874 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1676614956874 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1676614956874 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1676614956874 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1676614956874 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk50MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676614957274 ""}  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 12526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676614957274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\|PLL100MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\|PLL100MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676614957274 ""}  } { { "db/pll100mhz_altpll.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/pll100mhz_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 1928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676614957274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676614957274 ""}  } { { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 8558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676614957274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD:LCD1\|clk_1O5MHz  " "Automatically promoted node LCD:LCD1\|clk_1O5MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676614957274 ""}  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 1403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676614957274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count\[0\]  " "Automatically promoted node count\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676614957274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[1\]~25 " "Destination node count\[1\]~25" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 3381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676614957274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal0~0 " "Destination node Equal0~0" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 4744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676614957274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[0\]~75 " "Destination node count\[0\]~75" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 8318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676614957274 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1676614957274 ""}  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 2007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676614957274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_divided_by_5_60duty:U2\|WideOr0  " "Automatically promoted node clk_divided_by_5_60duty:U2\|WideOr0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676614957274 ""}  } { { "clk_divided_by_5_60duty.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/clk_divided_by_5_60duty.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 1925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676614957274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count\[15\]  " "Automatically promoted node count\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676614957274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[15\]~53 " "Destination node count\[15\]~53" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 4768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676614957274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal0~5 " "Destination node Equal0~5" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 4749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676614957274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk300Hz_d1 " "Destination node clk300Hz_d1" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 416 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 2970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676614957274 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1676614957274 ""}  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 2872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676614957274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count\[18\]  " "Automatically promoted node count\[18\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676614957274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[18\]~59 " "Destination node count\[18\]~59" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 4774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676614957274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal0~1 " "Destination node Equal0~1" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 4745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676614957274 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1676614957274 ""}  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 2875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676614957274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count\[12\]  " "Automatically promoted node count\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676614957274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[12\]~47 " "Destination node count\[12\]~47" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 3403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676614957274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal0~0 " "Destination node Equal0~0" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 4744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676614957274 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1676614957274 ""}  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 2869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676614957274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_display:U9\|DIVIDER\[13\]  " "Automatically promoted node LCD_display:U9\|DIVIDER\[13\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676614957274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_display:U9\|DIVIDER\[13\]~34 " "Destination node LCD_display:U9\|DIVIDER\[13\]~34" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 4214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676614957274 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1676614957274 ""}  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 1537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676614957274 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1676614957944 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676614957954 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676614957954 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676614957964 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676614957984 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1676614958004 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1676614958004 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1676614958004 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1676614958163 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1676614958173 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1676614958173 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 2.5V 0 24 0 " "Number of I/O pins in group: 24 (unused VREF, 2.5V VCCIO, 0 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1676614958183 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1676614958183 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1676614958183 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 4 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676614958183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 6 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676614958183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 7 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676614958183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 8 6 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676614958183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 8 5 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676614958183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 2 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676614958183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 6 7 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676614958183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 8 4 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676614958183 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1676614958183 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1676614958183 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676614958383 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1676614958393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1676614959293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676614961941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1676614961991 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1676614964617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676614964617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1676614965546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1676614967775 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1676614967775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1676614968385 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1676614968385 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1676614968385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676614968385 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.81 " "Total time spent on timing analysis during the Fitter is 0.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1676614968614 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676614968654 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676614969542 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676614969542 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676614970692 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676614971741 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_out0 a permanently enabled " "Pin LCD_out0 has a permanently enabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { LCD_out0 } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_out0" } } } } { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 788 0 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676614972191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_out2 a permanently enabled " "Pin LCD_out2 has a permanently enabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { LCD_out2 } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_out2" } } } } { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 788 0 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676614972191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_out3 a permanently enabled " "Pin LCD_out3 has a permanently enabled output enable" {  } { { "c:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin64/pin_planner.ppl" { LCD_out3 } } } { "c:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_out3" } } } } { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 788 0 0 } } { "temporary_test_loc" "" { Generic "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676614972191 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1676614972191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.fit.smsg " "Generated suppressed messages file C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1676614972521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 37 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5302 " "Peak virtual memory: 5302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676614973840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 17 14:22:53 2023 " "Processing ended: Fri Feb 17 14:22:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676614973840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676614973840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676614973840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1676614973840 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1676614974890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676614974900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 17 14:22:54 2023 " "Processing started: Fri Feb 17 14:22:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676614974900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1676614974900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off relay_feedback_osc -c relay_feedback_osc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off relay_feedback_osc -c relay_feedback_osc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1676614974900 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1676614976189 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1676614976199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676614976409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 17 14:22:56 2023 " "Processing ended: Fri Feb 17 14:22:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676614976409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676614976409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676614976409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1676614976409 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1676614977039 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1676614977629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676614977629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 17 14:22:57 2023 " "Processing started: Fri Feb 17 14:22:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676614977629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1676614977629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta relay_feedback_osc -c relay_feedback_osc " "Command: quartus_sta relay_feedback_osc -c relay_feedback_osc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1676614977629 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1676614977738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1676614978018 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676614978088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676614978088 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "43 " "The Timing Analyzer is analyzing 43 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1676614978378 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676614978538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676614978538 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1676614978538 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1676614978538 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "relay_feedback_osc.sdc " "Synopsys Design Constraints File file not found: 'relay_feedback_osc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1676614978548 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_divided_by_5_60duty:U2\|X\[2\] " "Node: clk_divided_by_5_60duty:U2\|X\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register count\[13\] clk_divided_by_5_60duty:U2\|X\[2\] " "Register count\[13\] is being clocked by clk_divided_by_5_60duty:U2\|X\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|clk_divided_by_5_60duty:U2|X[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHz " "Node: clk50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_divided_by_5_60duty:U2\|X\[2\] clk50MHz " "Register clk_divided_by_5_60duty:U2\|X\[2\] is being clocked by clk50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|clk50MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[14\] " "Node: count\[14\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register locked_temp count\[14\] " "Register locked_temp is being clocked by count\[14\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|count[14]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[12\] " "Node: count\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register smooth_theta\[1\] count\[12\] " "Register smooth_theta\[1\] is being clocked by count\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|count[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cycle_d2 " "Node: cycle_d2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LPF1d25kHz:U8\|out16\[4\] cycle_d2 " "Register LPF1d25kHz:U8\|out16\[4\] is being clocked by cycle_d2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|cycle_d2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[0\] " "Node: count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register theta\[0\] count\[0\] " "Register theta\[0\] is being clocked by count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk300Hz_d1 " "Node: clk300Hz_d1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PI_control\[0\] clk300Hz_d1 " "Register PI_control\[0\] is being clocked by clk300Hz_d1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|clk300Hz_d1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[15\] " "Node: count\[15\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register delta\[0\] count\[15\] " "Register delta\[0\] is being clocked by count\[15\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|count[15]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[1\] " "Node: count\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk300Hz_d1 count\[1\] " "Register clk300Hz_d1 is being clocked by count\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|count[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD:LCD1\|clk_1O5MHz " "Node: LCD:LCD1\|clk_1O5MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD:LCD1\|sweep LCD:LCD1\|clk_1O5MHz " "Register LCD:LCD1\|sweep is being clocked by LCD:LCD1\|clk_1O5MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|LCD:LCD1|clk_1O5MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[18\] " "Node: count\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TX_FINISH_count\[9\] count\[18\] " "Register TX_FINISH_count\[9\] is being clocked by count\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|count[18]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "delay_reset " "Node: delay_reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sweep_freq\[0\] delay_reset " "Latch sweep_freq\[0\] is being clocked by delay_reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|delay_reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_generator2:U1\|count1\[2\] " "Node: clk_generator2:U1\|count1\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AD7322:U3\|count\[1\] clk_generator2:U1\|count1\[2\] " "Register AD7322:U3\|count\[1\] is being clocked by clk_generator2:U1\|count1\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|clk_generator2:U1|count1[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|DIVIDER\[13\] " "Node: LCD_display:U9\|DIVIDER\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD_display:U9\|LCM_RS LCD_display:U9\|DIVIDER\[13\] " "Register LCD_display:U9\|LCM_RS is being clocked by LCD_display:U9\|DIVIDER\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|LCD_display:U9|DIVIDER[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ICO:U6_1\|out " "Node: ICO:U6_1\|out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register current_avg\[2\] ICO:U6_1\|out " "Register current_avg\[2\] is being clocked by ICO:U6_1\|out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|ICO:U6_1|out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7322:U3\|count\[0\] " "Node: AD7322:U3\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Io_1d5\[1\] AD7322:U3\|count\[0\] " "Register Io_1d5\[1\] is being clocked by AD7322:U3\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|AD7322:U3|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[21\] " "Node: count\[21\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register theta_display\[0\] count\[21\] " "Register theta_display\[0\] is being clocked by count\[21\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|count[21]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debounce_switch " "Node: debounce_switch was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register standby0 debounce_switch " "Register standby0 is being clocked by debounce_switch" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|debounce_switch"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[13\] " "Node: count\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register debounce_switch count\[13\] " "Register debounce_switch is being clocked by count\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|count[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count_to_72_d3 " "Node: count_to_72_d3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LPF3:U25\|out16\[19\] count_to_72_d3 " "Register LPF3:U25\|out16\[19\] is being clocked by count_to_72_d3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|count_to_72_d3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk25MHz " "Node: clk25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Gate_Ap~reg0 clk25MHz " "Register Gate_Ap~reg0 is being clocked by clk25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|clk25MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|ADDRESS1\[4\] " "Node: LCD_display:U9\|ADDRESS1\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_display:U9\|ROM_DATA1\[0\] LCD_display:U9\|ADDRESS1\[4\] " "Latch LCD_display:U9\|ROM_DATA1\[0\] is being clocked by LCD_display:U9\|ADDRESS1\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|LCD_display:U9|ADDRESS1[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|ADDRESS0\[4\] " "Node: LCD_display:U9\|ADDRESS0\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_display:U9\|ROM_DATA0\[0\] LCD_display:U9\|ADDRESS0\[4\] " "Latch LCD_display:U9\|ROM_DATA0\[0\] is being clocked by LCD_display:U9\|ADDRESS0\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|LCD_display:U9|ADDRESS0[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|ADDRESS3\[4\] " "Node: LCD_display:U9\|ADDRESS3\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_display:U9\|ROM_DATA3\[1\] LCD_display:U9\|ADDRESS3\[4\] " "Latch LCD_display:U9\|ROM_DATA3\[1\] is being clocked by LCD_display:U9\|ADDRESS3\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|LCD_display:U9|ADDRESS3[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|ADDRESS2\[4\] " "Node: LCD_display:U9\|ADDRESS2\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_display:U9\|ROM_DATA2\[1\] LCD_display:U9\|ADDRESS2\[4\] " "Latch LCD_display:U9\|ROM_DATA2\[1\] is being clocked by LCD_display:U9\|ADDRESS2\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|LCD_display:U9|ADDRESS2[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|CLK2 " "Node: LCD_display:U9\|CLK2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD_display:U9\|row\[1\]\[64\] LCD_display:U9\|CLK2 " "Register LCD_display:U9\|row\[1\]\[64\] is being clocked by LCD_display:U9\|CLK2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614978568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614978568 "|relay_feedback_osc|LCD_display:U9|CLK2"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U1\|U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: U1\|U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1676614978598 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676614978598 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1676614978598 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1676614978598 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1676614978598 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1676614978598 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1676614978608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.188 " "Worst-case setup slack is 44.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614978628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614978628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.188               0.000 altera_reserved_tck  " "   44.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614978628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676614978628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614978638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614978638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614978638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676614978638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.340 " "Worst-case recovery slack is 95.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614978648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614978648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.340               0.000 altera_reserved_tck  " "   95.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614978648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676614978648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.128 " "Worst-case removal slack is 1.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614978648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614978648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.128               0.000 altera_reserved_tck  " "    1.128               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614978648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676614978648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.436 " "Worst-case minimum pulse width slack is 49.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614978648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614978648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.436               0.000 altera_reserved_tck  " "   49.436               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614978648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676614978648 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676614978718 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676614978718 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676614978718 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676614978718 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.353 ns " "Worst Case Available Settling Time: 341.353 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676614978718 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676614978718 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676614978718 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1676614978718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1676614978758 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1676614979947 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_divided_by_5_60duty:U2\|X\[2\] " "Node: clk_divided_by_5_60duty:U2\|X\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register count\[13\] clk_divided_by_5_60duty:U2\|X\[2\] " "Register count\[13\] is being clocked by clk_divided_by_5_60duty:U2\|X\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980297 "|relay_feedback_osc|clk_divided_by_5_60duty:U2|X[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHz " "Node: clk50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_divided_by_5_60duty:U2\|X\[2\] clk50MHz " "Register clk_divided_by_5_60duty:U2\|X\[2\] is being clocked by clk50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980297 "|relay_feedback_osc|clk50MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[14\] " "Node: count\[14\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register locked_temp count\[14\] " "Register locked_temp is being clocked by count\[14\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980297 "|relay_feedback_osc|count[14]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[12\] " "Node: count\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register smooth_theta\[1\] count\[12\] " "Register smooth_theta\[1\] is being clocked by count\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980297 "|relay_feedback_osc|count[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cycle_d2 " "Node: cycle_d2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LPF1d25kHz:U8\|out16\[4\] cycle_d2 " "Register LPF1d25kHz:U8\|out16\[4\] is being clocked by cycle_d2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980297 "|relay_feedback_osc|cycle_d2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[0\] " "Node: count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register theta\[0\] count\[0\] " "Register theta\[0\] is being clocked by count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980297 "|relay_feedback_osc|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk300Hz_d1 " "Node: clk300Hz_d1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PI_control\[0\] clk300Hz_d1 " "Register PI_control\[0\] is being clocked by clk300Hz_d1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980297 "|relay_feedback_osc|clk300Hz_d1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[15\] " "Node: count\[15\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register delta\[0\] count\[15\] " "Register delta\[0\] is being clocked by count\[15\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980307 "|relay_feedback_osc|count[15]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[1\] " "Node: count\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk300Hz_d1 count\[1\] " "Register clk300Hz_d1 is being clocked by count\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980307 "|relay_feedback_osc|count[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD:LCD1\|clk_1O5MHz " "Node: LCD:LCD1\|clk_1O5MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD:LCD1\|sweep LCD:LCD1\|clk_1O5MHz " "Register LCD:LCD1\|sweep is being clocked by LCD:LCD1\|clk_1O5MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980307 "|relay_feedback_osc|LCD:LCD1|clk_1O5MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[18\] " "Node: count\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TX_FINISH_count\[9\] count\[18\] " "Register TX_FINISH_count\[9\] is being clocked by count\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980307 "|relay_feedback_osc|count[18]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "delay_reset " "Node: delay_reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sweep_freq\[0\] delay_reset " "Latch sweep_freq\[0\] is being clocked by delay_reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980307 "|relay_feedback_osc|delay_reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_generator2:U1\|count1\[2\] " "Node: clk_generator2:U1\|count1\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AD7322:U3\|count\[1\] clk_generator2:U1\|count1\[2\] " "Register AD7322:U3\|count\[1\] is being clocked by clk_generator2:U1\|count1\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980307 "|relay_feedback_osc|clk_generator2:U1|count1[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|DIVIDER\[13\] " "Node: LCD_display:U9\|DIVIDER\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD_display:U9\|LCM_RS LCD_display:U9\|DIVIDER\[13\] " "Register LCD_display:U9\|LCM_RS is being clocked by LCD_display:U9\|DIVIDER\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980307 "|relay_feedback_osc|LCD_display:U9|DIVIDER[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ICO:U6_1\|out " "Node: ICO:U6_1\|out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register current_avg\[2\] ICO:U6_1\|out " "Register current_avg\[2\] is being clocked by ICO:U6_1\|out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980307 "|relay_feedback_osc|ICO:U6_1|out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7322:U3\|count\[0\] " "Node: AD7322:U3\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Io_1d5\[1\] AD7322:U3\|count\[0\] " "Register Io_1d5\[1\] is being clocked by AD7322:U3\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980307 "|relay_feedback_osc|AD7322:U3|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[21\] " "Node: count\[21\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register theta_display\[0\] count\[21\] " "Register theta_display\[0\] is being clocked by count\[21\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980307 "|relay_feedback_osc|count[21]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debounce_switch " "Node: debounce_switch was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register standby0 debounce_switch " "Register standby0 is being clocked by debounce_switch" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980307 "|relay_feedback_osc|debounce_switch"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[13\] " "Node: count\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register debounce_switch count\[13\] " "Register debounce_switch is being clocked by count\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980307 "|relay_feedback_osc|count[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count_to_72_d3 " "Node: count_to_72_d3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LPF3:U25\|out16\[19\] count_to_72_d3 " "Register LPF3:U25\|out16\[19\] is being clocked by count_to_72_d3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980307 "|relay_feedback_osc|count_to_72_d3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk25MHz " "Node: clk25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Gate_Ap~reg0 clk25MHz " "Register Gate_Ap~reg0 is being clocked by clk25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980307 "|relay_feedback_osc|clk25MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|ADDRESS1\[4\] " "Node: LCD_display:U9\|ADDRESS1\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_display:U9\|ROM_DATA1\[0\] LCD_display:U9\|ADDRESS1\[4\] " "Latch LCD_display:U9\|ROM_DATA1\[0\] is being clocked by LCD_display:U9\|ADDRESS1\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980307 "|relay_feedback_osc|LCD_display:U9|ADDRESS1[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|ADDRESS0\[4\] " "Node: LCD_display:U9\|ADDRESS0\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_display:U9\|ROM_DATA0\[0\] LCD_display:U9\|ADDRESS0\[4\] " "Latch LCD_display:U9\|ROM_DATA0\[0\] is being clocked by LCD_display:U9\|ADDRESS0\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980307 "|relay_feedback_osc|LCD_display:U9|ADDRESS0[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|ADDRESS3\[4\] " "Node: LCD_display:U9\|ADDRESS3\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_display:U9\|ROM_DATA3\[1\] LCD_display:U9\|ADDRESS3\[4\] " "Latch LCD_display:U9\|ROM_DATA3\[1\] is being clocked by LCD_display:U9\|ADDRESS3\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980307 "|relay_feedback_osc|LCD_display:U9|ADDRESS3[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|ADDRESS2\[4\] " "Node: LCD_display:U9\|ADDRESS2\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_display:U9\|ROM_DATA2\[1\] LCD_display:U9\|ADDRESS2\[4\] " "Latch LCD_display:U9\|ROM_DATA2\[1\] is being clocked by LCD_display:U9\|ADDRESS2\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980307 "|relay_feedback_osc|LCD_display:U9|ADDRESS2[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|CLK2 " "Node: LCD_display:U9\|CLK2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD_display:U9\|row\[1\]\[64\] LCD_display:U9\|CLK2 " "Register LCD_display:U9\|row\[1\]\[64\] is being clocked by LCD_display:U9\|CLK2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980307 "|relay_feedback_osc|LCD_display:U9|CLK2"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U1\|U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: U1\|U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1676614980307 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676614980307 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1676614980307 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1676614980307 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1676614980307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.595 " "Worst-case setup slack is 44.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.595               0.000 altera_reserved_tck  " "   44.595               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676614980327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676614980337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.582 " "Worst-case recovery slack is 95.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.582               0.000 altera_reserved_tck  " "   95.582               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676614980337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.028 " "Worst-case removal slack is 1.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.028               0.000 altera_reserved_tck  " "    1.028               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676614980347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.291 " "Worst-case minimum pulse width slack is 49.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.291               0.000 altera_reserved_tck  " "   49.291               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676614980357 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676614980417 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676614980417 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676614980417 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676614980417 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.050 ns " "Worst Case Available Settling Time: 342.050 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676614980417 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676614980417 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676614980417 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1676614980417 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_divided_by_5_60duty:U2\|X\[2\] " "Node: clk_divided_by_5_60duty:U2\|X\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register count\[13\] clk_divided_by_5_60duty:U2\|X\[2\] " "Register count\[13\] is being clocked by clk_divided_by_5_60duty:U2\|X\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|clk_divided_by_5_60duty:U2|X[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHz " "Node: clk50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_divided_by_5_60duty:U2\|X\[2\] clk50MHz " "Register clk_divided_by_5_60duty:U2\|X\[2\] is being clocked by clk50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|clk50MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[14\] " "Node: count\[14\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register locked_temp count\[14\] " "Register locked_temp is being clocked by count\[14\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|count[14]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[12\] " "Node: count\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register smooth_theta\[1\] count\[12\] " "Register smooth_theta\[1\] is being clocked by count\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|count[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cycle_d2 " "Node: cycle_d2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LPF1d25kHz:U8\|out16\[4\] cycle_d2 " "Register LPF1d25kHz:U8\|out16\[4\] is being clocked by cycle_d2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|cycle_d2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[0\] " "Node: count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register theta\[0\] count\[0\] " "Register theta\[0\] is being clocked by count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk300Hz_d1 " "Node: clk300Hz_d1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PI_control\[0\] clk300Hz_d1 " "Register PI_control\[0\] is being clocked by clk300Hz_d1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|clk300Hz_d1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[15\] " "Node: count\[15\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register delta\[0\] count\[15\] " "Register delta\[0\] is being clocked by count\[15\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|count[15]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[1\] " "Node: count\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk300Hz_d1 count\[1\] " "Register clk300Hz_d1 is being clocked by count\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|count[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD:LCD1\|clk_1O5MHz " "Node: LCD:LCD1\|clk_1O5MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD:LCD1\|sweep LCD:LCD1\|clk_1O5MHz " "Register LCD:LCD1\|sweep is being clocked by LCD:LCD1\|clk_1O5MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|LCD:LCD1|clk_1O5MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[18\] " "Node: count\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TX_FINISH_count\[9\] count\[18\] " "Register TX_FINISH_count\[9\] is being clocked by count\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|count[18]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "delay_reset " "Node: delay_reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sweep_freq\[0\] delay_reset " "Latch sweep_freq\[0\] is being clocked by delay_reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|delay_reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_generator2:U1\|count1\[2\] " "Node: clk_generator2:U1\|count1\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AD7322:U3\|count\[1\] clk_generator2:U1\|count1\[2\] " "Register AD7322:U3\|count\[1\] is being clocked by clk_generator2:U1\|count1\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|clk_generator2:U1|count1[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|DIVIDER\[13\] " "Node: LCD_display:U9\|DIVIDER\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD_display:U9\|LCM_RS LCD_display:U9\|DIVIDER\[13\] " "Register LCD_display:U9\|LCM_RS is being clocked by LCD_display:U9\|DIVIDER\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|LCD_display:U9|DIVIDER[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ICO:U6_1\|out " "Node: ICO:U6_1\|out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register current_avg\[2\] ICO:U6_1\|out " "Register current_avg\[2\] is being clocked by ICO:U6_1\|out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|ICO:U6_1|out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7322:U3\|count\[0\] " "Node: AD7322:U3\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Io_1d5\[1\] AD7322:U3\|count\[0\] " "Register Io_1d5\[1\] is being clocked by AD7322:U3\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|AD7322:U3|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[21\] " "Node: count\[21\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register theta_display\[0\] count\[21\] " "Register theta_display\[0\] is being clocked by count\[21\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|count[21]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debounce_switch " "Node: debounce_switch was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register standby0 debounce_switch " "Register standby0 is being clocked by debounce_switch" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|debounce_switch"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count\[13\] " "Node: count\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register debounce_switch count\[13\] " "Register debounce_switch is being clocked by count\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|count[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "count_to_72_d3 " "Node: count_to_72_d3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LPF3:U25\|out16\[19\] count_to_72_d3 " "Register LPF3:U25\|out16\[19\] is being clocked by count_to_72_d3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|count_to_72_d3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk25MHz " "Node: clk25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Gate_Ap~reg0 clk25MHz " "Register Gate_Ap~reg0 is being clocked by clk25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|clk25MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|ADDRESS1\[4\] " "Node: LCD_display:U9\|ADDRESS1\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_display:U9\|ROM_DATA1\[0\] LCD_display:U9\|ADDRESS1\[4\] " "Latch LCD_display:U9\|ROM_DATA1\[0\] is being clocked by LCD_display:U9\|ADDRESS1\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|LCD_display:U9|ADDRESS1[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|ADDRESS0\[4\] " "Node: LCD_display:U9\|ADDRESS0\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_display:U9\|ROM_DATA0\[0\] LCD_display:U9\|ADDRESS0\[4\] " "Latch LCD_display:U9\|ROM_DATA0\[0\] is being clocked by LCD_display:U9\|ADDRESS0\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|LCD_display:U9|ADDRESS0[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|ADDRESS3\[4\] " "Node: LCD_display:U9\|ADDRESS3\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_display:U9\|ROM_DATA3\[1\] LCD_display:U9\|ADDRESS3\[4\] " "Latch LCD_display:U9\|ROM_DATA3\[1\] is being clocked by LCD_display:U9\|ADDRESS3\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|LCD_display:U9|ADDRESS3[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|ADDRESS2\[4\] " "Node: LCD_display:U9\|ADDRESS2\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_display:U9\|ROM_DATA2\[1\] LCD_display:U9\|ADDRESS2\[4\] " "Latch LCD_display:U9\|ROM_DATA2\[1\] is being clocked by LCD_display:U9\|ADDRESS2\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|LCD_display:U9|ADDRESS2[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_display:U9\|CLK2 " "Node: LCD_display:U9\|CLK2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD_display:U9\|row\[1\]\[64\] LCD_display:U9\|CLK2 " "Register LCD_display:U9\|row\[1\]\[64\] is being clocked by LCD_display:U9\|CLK2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676614980657 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676614980657 "|relay_feedback_osc|LCD_display:U9|CLK2"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U1\|U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: U1\|U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1676614980667 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676614980667 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1676614980667 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1676614980667 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1676614980667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.601 " "Worst-case setup slack is 47.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.601               0.000 altera_reserved_tck  " "   47.601               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676614980677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676614980677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.853 " "Worst-case recovery slack is 97.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.853               0.000 altera_reserved_tck  " "   97.853               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676614980697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.492 " "Worst-case removal slack is 0.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 altera_reserved_tck  " "    0.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676614980707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.453 " "Worst-case minimum pulse width slack is 49.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.453               0.000 altera_reserved_tck  " "   49.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676614980707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676614980707 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676614980777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676614980777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676614980777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676614980777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.458 ns " "Worst Case Available Settling Time: 346.458 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676614980777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676614980777 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676614980777 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1676614981177 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1676614981177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 95 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676614981297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 17 14:23:01 2023 " "Processing ended: Fri Feb 17 14:23:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676614981297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676614981297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676614981297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1676614981297 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 236 s " "Quartus Prime Full Compilation was successful. 0 errors, 236 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1676614982046 ""}
