# PipelinedCPUVerilog
5 stage pipelined MIPS CPU in Verilog
