// Seed: 440611730
program module_0;
endprogram
module module_1 #(
    parameter id_3 = 32'd40
) (
    output wor   id_0 [1 : id_3],
    output tri0  id_1 [  -1 : 1],
    input  tri0  id_2,
    output uwire _id_3
);
  always $unsigned(35);
  ;
  module_0 modCall_1 ();
  wire id_5, id_6, id_7, id_8, id_9;
endmodule
module module_2 (
    output logic id_0,
    input tri id_1,
    input supply0 id_2,
    input tri0 id_3,
    output wor id_4,
    output logic id_5,
    output wor id_6,
    output supply0 id_7
);
  assign id_7 = id_2;
  assign id_7 = id_3;
  pulldown (
      .id_0(-1 !=? 1),
      .id_1(id_1),
      .id_2(id_0),
      .id_3(id_2),
      .id_4(1),
      .id_5(id_7),
      .id_6($realtime)
  );
  assign id_0 = 1 ? -1'h0 & id_2 - -1 : id_3;
  or primCall (id_0, id_1, id_2, id_3);
  module_0 modCall_1 ();
  assign id_7 = id_2;
  always id_0 = id_3;
  always id_5 = 1 - id_3;
  union packed {
    id_9  id_10;
    logic id_11;
    logic id_12;
  } id_13;
endmodule
