// Vectors are used to group related signals using one name to make it more convenient to manipulate.
//For example, wire [7:0] w; declares an 8-bit vector named w that is functionally equivalent to having 8 separate wires.
// Build a circuit that has one 3-bit input, then outputs the same vector, and also splits it into three separate 1-bit outputs. 
// Connect output o0 to the input vector's position 0, o1 to position 1, o2 to position 2 and [2:0]vec to [2:0]vec_out

module top_module ( 
    input wire [2:0] vec,
    output wire [2:0] outv,
    output wire o2,
    output wire o1,
    output wire o0  ); // Module body starts after module declaration
assign outv=vec;
    assign o0=vec[0];
    assign o1=vec[1];
    assign o2=vec[2];
endmodule

//Build a combinational circuit that splits an input half-word (16 bits, [15:0] ) into lower [7:0] and upper [15:8] bytes.
`default_nettype none     // Disable implicit nets. Reduces some types of bugs.
module top_module( 
    input wire [15:0] in,
    output wire [7:0] out_hi,
    output wire [7:0] out_lo );
    assign out_hi[7:0] =in[15:8];
    assign out_lo[7:0] =in[7:0] ;
endmodule

//A 32-bit vector can be viewed as containing 4 bytes (bits [31:24], [23:16], etc.). 
//Build a circuit that will reverse the byte ordering of the 4-byte word.
//AaaaaaaaBbbbbbbbCcccccccDddddddd => DdddddddCcccccccBbbbbbbbAaaaaaaa

module top_module( 
    input [31:0] in,
    output [31:0] out );//

    assign out[31:24] =in[7:0];
    assign out[23:16]=in[15:8];
    assign out[15:8]=in[23:16];
    assign out[7:0]=in[31:24];
endmodule

//Build a circuit that has two 3-bit inputs that computes the bitwise-OR of the two vectors, 
// the logical-OR of the two vectors, and the inverse (NOT) of both vectors. 
// Place the inverse of b in the upper half of out_not (i.e., bits [5:3]), and the inverse of a in the lower half.

module top_module(
	input [2:0] a, 
	input [2:0] b, 
	output [2:0] out_or_bitwise,
	output out_or_logical,
	output [5:0] out_not
);
	
	assign out_or_bitwise = a | b;
	assign out_or_logical = a || b;

	assign out_not[2:0] = ~a;	// Part-select on left side is o.
	assign out_not[5:3] = ~b;	//Assigning to [5:3] does not conflict with [2:0]
	
endmodule

//Build a combinational circuit with four inputs, in[3:0].
//There are 3 outputs:
//out_and: output of a 4-input AND gate.
//out_or: output of a 4-input OR gate.
//out_xor: output of a 4-input XOR gate.
//To review the AND, OR, and XOR operators

module top_module( 
    input [3:0] in,
    output out_and,
    output out_or,
    output out_xor
);
    assign out_and=in[3]&in[2]&in[1]&in[0];
    assign out_or=in[3]|in[2]|in[1]|in[0];
    assign out_xor=in[3]^in[2]^in[1]^in[0];
endmodule

//Given several input vectors, concatenate them together then split them up into several output vectors. 
//There are six 5-bit input vectors: a, b, c, d, e, and f, for a total of 30 bits of input. 
//There are four 8-bit output vectors: w, x, y, and z, for 32 bits of output. 
//The output should be a concatenation of the input vectors followed by two 1 bits:

module top_module (
    input [4:0] a, b, c, d, e, f,
    output [7:0] w, x, y, z );//
    reg [31:0]t;
    assign t[31:0] = {a,b,c,d,e,f,2'b11};
    assign {w[7:0],x[7:0],y[7:0],z[7:0]}={t[31:24],t[23:16],t[15:8],t[7:0]};
endmodule

//One common place to see a replication operator is when sign-extending a smaller number to a larger one,
//while preserving its signed value. This is done by replicating the sign bit (the most significant bit) of the smaller number to the left. 
//For example, sign-extending 4'b0101 (5) to 8 bits results in 8'b00000101 (5), while sign-extending 4'b1101 (-3) to 8 bits results in 8'b11111101 (-3).
//Build a circuit that sign-extends an 8-bit number to 32 bits. 
//This requires a concatenation of 24 copies of the sign bit (i.e., replicate bit[7] 24 times) followed by the 8-bit number itself.

module top_module (
    input [7:0] in,
    output [31:0] out );

    assign out = {{24{in[7]}},in[7:0]};

endmodule
