Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jun  1 00:06:19 2021
| Host         : LenovoHamza running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rvfpga_timing_summary_routed.rpt -pb rvfpga_timing_summary_routed.pb -rpx rvfpga_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 74 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.327        0.000                      0                54685        0.050        0.000                      0                54685        0.264        0.000                       0                 19292  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
sys_clk_pin            {0.000 5.000}        10.000          100.000         
  clkout0              {0.000 2.500}        5.000           200.000         
  clkout1              {0.000 5.000}        10.000          100.000         
    clk_core           {0.000 10.000}       20.000          50.000          
    clkfb              {0.000 5.000}        10.000          100.000         
  clkout2              {0.000 2.500}        5.000           200.000         
  clkout3              {1.250 3.750}        5.000           200.000         
  subfragments_pll_fb  {0.000 5.000}        10.000          100.000         
tck_dmi                {0.000 50.000}       100.000         10.000          
tck_dtmcs              {0.000 50.000}       100.000         10.000          
tck_idcode             {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                  8.649        0.000                      0                    7        0.171        0.000                      0                    7        3.000        0.000                       0                    10  
  clkout0                    1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  
  clkout1                    0.358        0.000                      0                 8719        0.056        0.000                      0                 8719        3.000        0.000                       0                  3188  
    clk_core                 0.327        0.000                      0                30424        0.050        0.000                      0                30424        9.500        0.000                       0                 15890  
    clkfb                                                                                                                                                                8.751        0.000                       0                     2  
  clkout2                                                                                                                                                                2.845        0.000                       0                    75  
  clkout3                                                                                                                                                                2.845        0.000                       0                     4  
  subfragments_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
tck_dmi                     97.955        0.000                      0                   25        0.317        0.000                      0                   25       49.020        0.000                       0                    27  
tck_dtmcs                   97.898        0.000                      0                   81        0.073        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                  98.864        0.000                      0                    1        0.266        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core      clkout1             4.291        0.000                      0                  155        0.809        0.000                      0                  155  
clkout1       clk_core            3.866        0.000                      0                   91        0.061        0.000                      0                   91  
tck_dtmcs     clk_core           12.353        0.000                      0                    2        0.641        0.000                      0                    2  
clk_core      tck_dtmcs           8.384        0.000                      0                   32        2.419        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_core           clk_core                 1.131        0.000                      0                15066        0.690        0.000                      0                15066  
**async_default**  clkout1            clkout1                  1.360        0.000                      0                  326        0.774        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.456ns (37.166%)  route 0.771ns (62.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y145         FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.771     6.538    ddr2/ldc/subfragments_reset0
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism              0.278    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X1Y145         FDRE (Setup_fdre_C_D)       -0.067    15.187    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.789ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.456ns (40.920%)  route 0.658ns (59.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.658     6.426    ddr2/ldc/subfragments_reset2
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y145         FDRE (Setup_fdre_C_D)       -0.061    15.215    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  8.789    

Slack (MET) :             8.793ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.956%)  route 0.657ns (59.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.657     6.425    ddr2/ldc/subfragments_reset3
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y145         FDRE (Setup_fdre_C_D)       -0.058    15.218    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                  8.793    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y145         FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.382     6.113    ddr2/ldc/subfragments_reset5
    SLICE_X0Y145         FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y145         FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.256    15.020    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.520     6.288    ddr2/ldc/subfragments_reset1
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y145         FDRE (Setup_fdre_C_D)       -0.081    15.195    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.669%)  route 0.521ns (53.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y145         FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.521     6.288    ddr2/ldc/subfragments_reset6
    SLICE_X0Y145         FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y145         FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.061    15.215    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  8.927    

Slack (MET) :             9.102ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.456ns (57.441%)  route 0.338ns (42.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.338     6.105    ddr2/ldc/subfragments_reset4
    SLICE_X0Y145         FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y145         FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism              0.278    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.047    15.207    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                  9.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.118     1.776    ddr2/ldc/subfragments_reset4
    SLICE_X0Y145         FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y145         FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism             -0.505     1.530    
    SLICE_X0Y145         FDRE (Hold_fdre_C_D)         0.075     1.605    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y145         FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.119     1.765    ddr2/ldc/subfragments_reset5
    SLICE_X0Y145         FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y145         FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y145         FDRE (Hold_fdre_C_D)         0.012     1.529    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y145         FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.172     1.831    ddr2/ldc/subfragments_reset6
    SLICE_X0Y145         FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y145         FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y145         FDRE (Hold_fdre_C_D)         0.070     1.587    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.170     1.829    ddr2/ldc/subfragments_reset1
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y145         FDRE (Hold_fdre_C_D)         0.066     1.583    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.976%)  route 0.329ns (70.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.329     1.988    ddr2/ldc/subfragments_reset3
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y145         FDRE (Hold_fdre_C_D)         0.072     1.589    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.976%)  route 0.329ns (70.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.329     1.988    ddr2/ldc/subfragments_reset2
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y145         FDRE (Hold_fdre_C_D)         0.070     1.587    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.651%)  route 0.369ns (72.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y145         FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.369     2.027    ddr2/ldc/subfragments_reset0
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y145         FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism             -0.505     1.530    
    SLICE_X1Y145         FDRE (Hold_fdre_C_D)         0.070     1.600    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.427    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y145    ddr2/ldc/FD/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y145    ddr2/ldc/FD_1/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y145    ddr2/ldc/FD_2/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y145    ddr2/ldc/FD_3/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y145    ddr2/ldc/FD_4/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y145    ddr2/ldc/FD_5/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y145    ddr2/ldc/FD_6/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y145    ddr2/ldc/FD_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y145    ddr2/ldc/FD/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y145    ddr2/ldc/FD_1/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y145    ddr2/ldc/FD_2/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y145    ddr2/ldc/FD_3/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y145    ddr2/ldc/FD_4/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y145    ddr2/ldc/FD_5/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y145    ddr2/ldc/FD_6/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y145    ddr2/ldc/FD_7/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y145    ddr2/ldc/FD/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y145    ddr2/ldc/FD_1/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y145    ddr2/ldc/FD_2/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y145    ddr2/ldc/FD_3/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y145    ddr2/ldc/FD_4/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y145    ddr2/ldc/FD_5/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y145    ddr2/ldc/FD_6/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y145    ddr2/ldc/FD_7/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns
    Source Clock Delay      (SCD):    9.361ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.729     9.361    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDPE (Prop_fdpe_C_Q)         0.518     9.879 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.190    10.068    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X88Y91         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.608    10.828    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism              0.533    11.361    
                         clock uncertainty           -0.053    11.308    
    SLICE_X88Y91         FDPE (Setup_fdpe_C_D)       -0.016    11.292    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         11.292    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 13.828 - 5.000 ) 
    Source Clock Delay      (SCD):    9.361ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.729     9.361    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDSE (Prop_fdse_C_Q)         0.518     9.879 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    10.760    ddr2/ldc/reset_counter_reg[3]_0[2]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    10.884 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.074    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.608    13.828    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.533    14.361    
                         clock uncertainty           -0.053    14.308    
    SLICE_X88Y92         FDSE (Setup_fdse_C_CE)      -0.169    14.139    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 13.828 - 5.000 ) 
    Source Clock Delay      (SCD):    9.361ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.729     9.361    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDSE (Prop_fdse_C_Q)         0.518     9.879 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    10.760    ddr2/ldc/reset_counter_reg[3]_0[2]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    10.884 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.074    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.608    13.828    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.533    14.361    
                         clock uncertainty           -0.053    14.308    
    SLICE_X88Y92         FDSE (Setup_fdse_C_CE)      -0.169    14.139    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 13.828 - 5.000 ) 
    Source Clock Delay      (SCD):    9.361ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.729     9.361    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDSE (Prop_fdse_C_Q)         0.518     9.879 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    10.760    ddr2/ldc/reset_counter_reg[3]_0[2]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    10.884 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.074    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.608    13.828    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.533    14.361    
                         clock uncertainty           -0.053    14.308    
    SLICE_X88Y92         FDSE (Setup_fdse_C_CE)      -0.169    14.139    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 13.828 - 5.000 ) 
    Source Clock Delay      (SCD):    9.361ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.729     9.361    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDSE (Prop_fdse_C_Q)         0.518     9.879 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    10.760    ddr2/ldc/reset_counter_reg[3]_0[2]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.124    10.884 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.074    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.608    13.828    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.533    14.361    
                         clock uncertainty           -0.053    14.308    
    SLICE_X88Y92         FDSE (Setup_fdse_C_CE)      -0.169    14.139    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.642ns (33.791%)  route 1.258ns (66.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 13.828 - 5.000 ) 
    Source Clock Delay      (SCD):    9.361ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.729     9.361    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDSE (Prop_fdse_C_Q)         0.518     9.879 f  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.258    11.136    ddr2/ldc/reset_counter_reg[3]_0[0]
    SLICE_X88Y92         LUT1 (Prop_lut1_I0_O)        0.124    11.260 r  ddr2/ldc/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.260    ddr2/ldc/reset_counter0[0]
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.608    13.828    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.533    14.361    
                         clock uncertainty           -0.053    14.308    
    SLICE_X88Y92         FDSE (Setup_fdse_C_D)        0.077    14.385    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                         -11.260    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.666ns (34.616%)  route 1.258ns (65.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 13.828 - 5.000 ) 
    Source Clock Delay      (SCD):    9.361ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.729     9.361    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDSE (Prop_fdse_C_Q)         0.518     9.879 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.258    11.136    ddr2/ldc/reset_counter_reg[3]_0[0]
    SLICE_X88Y92         LUT2 (Prop_lut2_I0_O)        0.148    11.284 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.284    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.608    13.828    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.533    14.361    
                         clock uncertainty           -0.053    14.308    
    SLICE_X88Y92         FDSE (Setup_fdse_C_D)        0.118    14.426    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 13.828 - 5.000 ) 
    Source Clock Delay      (SCD):    9.361ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.729     9.361    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDSE (Prop_fdse_C_Q)         0.478     9.839 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072    10.910    ddr2/ldc/reset_counter_reg[3]_0[1]
    SLICE_X88Y92         LUT3 (Prop_lut3_I0_O)        0.295    11.205 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    11.205    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.608    13.828    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.533    14.361    
                         clock uncertainty           -0.053    14.308    
    SLICE_X88Y92         FDSE (Setup_fdse_C_D)        0.081    14.389    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                         -11.205    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.801ns (42.767%)  route 1.072ns (57.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 13.828 - 5.000 ) 
    Source Clock Delay      (SCD):    9.361ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.729     9.361    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDSE (Prop_fdse_C_Q)         0.478     9.839 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072    10.910    ddr2/ldc/reset_counter_reg[3]_0[1]
    SLICE_X88Y92         LUT4 (Prop_lut4_I2_O)        0.323    11.233 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    11.233    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.608    13.828    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.533    14.361    
                         clock uncertainty           -0.053    14.308    
    SLICE_X88Y92         FDSE (Setup_fdse_C_D)        0.118    14.426    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.779ns (46.998%)  route 0.879ns (53.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 13.828 - 5.000 ) 
    Source Clock Delay      (SCD):    9.361ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.729     9.361    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDSE (Prop_fdse_C_Q)         0.478     9.839 r  ddr2/ldc/reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.879    10.717    ddr2/reset_counter[3]
    SLICE_X89Y92         LUT6 (Prop_lut6_I4_O)        0.301    11.018 r  ddr2/ic_reset_i_1/O
                         net (fo=1, routed)           0.000    11.018    ddr2/ldc/ic_reset_reg_0
    SLICE_X89Y92         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.608    13.828    ddr2/ldc/iodelay_clk
    SLICE_X89Y92         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism              0.511    14.339    
                         clock uncertainty           -0.053    14.286    
    SLICE_X89Y92         FDRE (Setup_fdre_C_D)        0.029    14.315    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                  3.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.604     2.891    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDPE (Prop_fdpe_C_Q)         0.164     3.055 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.056     3.111    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X88Y91         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.876     3.742    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism             -0.850     2.891    
    SLICE_X88Y91         FDPE (Hold_fdpe_C_D)         0.060     2.951    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         -2.951    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.837ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.604     2.891    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDSE (Prop_fdse_C_Q)         0.164     3.055 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.094     3.150    ddr2/reset_counter[0]
    SLICE_X89Y92         LUT6 (Prop_lut6_I2_O)        0.045     3.195 r  ddr2/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.195    ddr2/ldc/ic_reset_reg_0
    SLICE_X89Y92         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.876     3.742    ddr2/ldc/iodelay_clk
    SLICE_X89Y92         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism             -0.837     2.904    
    SLICE_X89Y92         FDRE (Hold_fdre_C_D)         0.091     2.995    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.995    
                         arrival time                           3.195    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.604     2.891    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDSE (Prop_fdse_C_Q)         0.164     3.055 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     3.229    ddr2/ldc/reset_counter_reg[3]_0[2]
    SLICE_X88Y92         LUT4 (Prop_lut4_I0_O)        0.048     3.277 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.277    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.876     3.742    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.850     2.891    
    SLICE_X88Y92         FDSE (Hold_fdse_C_D)         0.131     3.022    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.277    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.604     2.891    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDSE (Prop_fdse_C_Q)         0.164     3.055 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     3.229    ddr2/ldc/reset_counter_reg[3]_0[2]
    SLICE_X88Y92         LUT3 (Prop_lut3_I2_O)        0.045     3.274 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.274    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.876     3.742    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.850     2.891    
    SLICE_X88Y92         FDSE (Hold_fdse_C_D)         0.121     3.012    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.012    
                         arrival time                           3.274    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.604     2.891    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDPE (Prop_fdpe_C_Q)         0.148     3.039 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.128     3.167    ddr2/ldc/SS[0]
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.876     3.742    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.834     2.907    
    SLICE_X88Y92         FDSE (Hold_fdse_C_S)        -0.044     2.863    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.863    
                         arrival time                           3.167    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.604     2.891    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDPE (Prop_fdpe_C_Q)         0.148     3.039 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.128     3.167    ddr2/ldc/SS[0]
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.876     3.742    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.834     2.907    
    SLICE_X88Y92         FDSE (Hold_fdse_C_S)        -0.044     2.863    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.863    
                         arrival time                           3.167    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.604     2.891    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDPE (Prop_fdpe_C_Q)         0.148     3.039 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.128     3.167    ddr2/ldc/SS[0]
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.876     3.742    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.834     2.907    
    SLICE_X88Y92         FDSE (Hold_fdse_C_S)        -0.044     2.863    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.863    
                         arrival time                           3.167    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.604     2.891    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDPE (Prop_fdpe_C_Q)         0.148     3.039 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.128     3.167    ddr2/ldc/SS[0]
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.876     3.742    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.834     2.907    
    SLICE_X88Y92         FDSE (Hold_fdse_C_S)        -0.044     2.863    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.863    
                         arrival time                           3.167    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.604     2.891    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDSE (Prop_fdse_C_Q)         0.148     3.039 r  ddr2/ldc/reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     3.161    ddr2/ldc/reset_counter_reg[3]_0[3]
    SLICE_X88Y92         LUT4 (Prop_lut4_I3_O)        0.099     3.260 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.316    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.876     3.742    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.850     2.891    
    SLICE_X88Y92         FDSE (Hold_fdse_C_CE)       -0.016     2.875    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.875    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.604     2.891    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDSE (Prop_fdse_C_Q)         0.148     3.039 r  ddr2/ldc/reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     3.161    ddr2/ldc/reset_counter_reg[3]_0[3]
    SLICE_X88Y92         LUT4 (Prop_lut4_I3_O)        0.099     3.260 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.316    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.876     3.742    ddr2/ldc/iodelay_clk
    SLICE_X88Y92         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.850     2.891    
    SLICE_X88Y92         FDSE (Hold_fdse_C_CE)       -0.016     2.875    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.875    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    ddr2/ldc/BUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   ddr2/ldc/PLLE2_ADV/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y92     ddr2/ldc/reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y92     ddr2/ldc/reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y92     ddr2/ldc/reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y92     ddr2/ldc/reset_counter_reg[3]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y91     ddr2/ldc/FDPE/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y91     ddr2/ldc/FDPE_1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y92     ddr2/ldc/ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y92     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y92     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y92     ddr2/ldc/reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y92     ddr2/ldc/reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y91     ddr2/ldc/FDPE/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y91     ddr2/ldc/FDPE_1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y92     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y92     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y92     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y92     ddr2/ldc/reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y92     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y92     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y92     ddr2/ldc/reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y92     ddr2/ldc/reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y91     ddr2/ldc/FDPE/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y91     ddr2/ldc/FDPE_1/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y92     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y92     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y92     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y92     ddr2/ldc/reset_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/subfragments_new_master_rdata_valid6_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 2.478ns (25.892%)  route 7.093ns (74.108%))
  Logic Levels:           10  (CARRY4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.933ns = ( 18.933 - 10.000 ) 
    Source Clock Delay      (SCD):    9.419ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.787     9.419    ddr2/ldc/FD_7_0
    SLICE_X59Y21         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.456     9.875 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.022    10.896    ddr2/ldc/p_0_in0_in[5]
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124    11.020 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_14/O
                         net (fo=1, routed)           0.000    11.020    ddr2/ldc/subfragments_bankmachine6_state[2]_i_14_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.553 r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.553    ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.807 f  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           1.316    13.123    ddr2/ldc/sdram_bankmachine6_row_hit
    SLICE_X72Y16         LUT5 (Prop_lut5_I2_O)        0.367    13.490 r  ddr2/ldc/sdram_choose_req_grant[2]_i_19/O
                         net (fo=1, routed)           0.622    14.112    ddr2/ldc/sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X73Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.236 r  ddr2/ldc/sdram_choose_req_grant[2]_i_11/O
                         net (fo=6, routed)           0.868    15.104    ddr2/ldc/sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124    15.228 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=2, routed)           0.424    15.653    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X77Y16         LUT5 (Prop_lut5_I4_O)        0.124    15.777 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          0.555    16.332    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X75Y14         LUT6 (Prop_lut6_I3_O)        0.124    16.456 f  ddr2/ldc/subfragments_bankmachine7_state[2]_i_5/O
                         net (fo=6, routed)           0.839    17.295    ddr2/ldc/subfragments_bankmachine7_state[2]_i_5_n_0
    SLICE_X78Y17         LUT6 (Prop_lut6_I3_O)        0.124    17.419 r  ddr2/ldc/subfragments_new_master_rdata_valid6_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r_i_2/O
                         net (fo=1, routed)           0.859    18.278    ddr2/ldc/subfragments_new_master_rdata_valid6_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r_i_2_n_0
    SLICE_X78Y18         LUT6 (Prop_lut6_I0_O)        0.124    18.402 r  ddr2/ldc/subfragments_new_master_rdata_valid6_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r_i_1/O
                         net (fo=1, routed)           0.587    18.989    ddr2/ldc/subfragments_new_master_rdata_valid00
    SLICE_X78Y18         SRL16E                                       r  ddr2/ldc/subfragments_new_master_rdata_valid6_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.714    18.933    ddr2/ldc/FD_7_0
    SLICE_X78Y18         SRL16E                                       r  ddr2/ldc/subfragments_new_master_rdata_valid6_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r/CLK
                         clock pessimism              0.500    19.434    
                         clock uncertainty           -0.057    19.377    
    SLICE_X78Y18         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    19.347    ddr2/ldc/subfragments_new_master_rdata_valid6_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r
  -------------------------------------------------------------------
                         required time                         19.347    
                         arrival time                         -18.989    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/subfragments_bankmachine6_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 2.714ns (28.492%)  route 6.811ns (71.508%))
  Logic Levels:           10  (CARRY4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.889ns = ( 18.889 - 10.000 ) 
    Source Clock Delay      (SCD):    9.419ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.787     9.419    ddr2/ldc/FD_7_0
    SLICE_X59Y21         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.456     9.875 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.022    10.896    ddr2/ldc/p_0_in0_in[5]
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124    11.020 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_14/O
                         net (fo=1, routed)           0.000    11.020    ddr2/ldc/subfragments_bankmachine6_state[2]_i_14_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.553 r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.553    ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.807 f  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           1.316    13.123    ddr2/ldc/sdram_bankmachine6_row_hit
    SLICE_X72Y16         LUT5 (Prop_lut5_I2_O)        0.367    13.490 r  ddr2/ldc/sdram_choose_req_grant[2]_i_19/O
                         net (fo=1, routed)           0.622    14.112    ddr2/ldc/sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X73Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.236 r  ddr2/ldc/sdram_choose_req_grant[2]_i_11/O
                         net (fo=6, routed)           0.868    15.104    ddr2/ldc/sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124    15.228 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=2, routed)           0.424    15.653    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X77Y16         LUT5 (Prop_lut5_I4_O)        0.124    15.777 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          0.678    16.454    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I5_O)        0.124    16.578 f  ddr2/ldc/subfragments_bankmachine6_state[2]_i_4/O
                         net (fo=6, routed)           1.244    17.823    ddr2/ldc/subfragments_bankmachine6_state[2]_i_4_n_0
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.152    17.975 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_2/O
                         net (fo=3, routed)           0.637    18.612    ddr2/ldc/subfragments_bankmachine6_state[2]_i_2_n_0
    SLICE_X70Y12         LUT6 (Prop_lut6_I1_O)        0.332    18.944 r  ddr2/ldc/subfragments_bankmachine6_state[0]_i_1/O
                         net (fo=1, routed)           0.000    18.944    ddr2/ldc/subfragments_bankmachine6_state[0]_i_1_n_0
    SLICE_X70Y12         FDRE                                         r  ddr2/ldc/subfragments_bankmachine6_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.670    18.889    ddr2/ldc/FD_7_0
    SLICE_X70Y12         FDRE                                         r  ddr2/ldc/subfragments_bankmachine6_state_reg[0]/C
                         clock pessimism              0.500    19.390    
                         clock uncertainty           -0.057    19.333    
    SLICE_X70Y12         FDRE (Setup_fdre_C_D)        0.081    19.414    ddr2/ldc/subfragments_bankmachine6_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.414    
                         arrival time                         -18.944    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/subfragments_bankmachine6_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.499ns  (logic 2.714ns (28.572%)  route 6.785ns (71.428%))
  Logic Levels:           10  (CARRY4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.889ns = ( 18.889 - 10.000 ) 
    Source Clock Delay      (SCD):    9.419ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.787     9.419    ddr2/ldc/FD_7_0
    SLICE_X59Y21         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.456     9.875 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.022    10.896    ddr2/ldc/p_0_in0_in[5]
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124    11.020 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_14/O
                         net (fo=1, routed)           0.000    11.020    ddr2/ldc/subfragments_bankmachine6_state[2]_i_14_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.553 r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.553    ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.807 f  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           1.316    13.123    ddr2/ldc/sdram_bankmachine6_row_hit
    SLICE_X72Y16         LUT5 (Prop_lut5_I2_O)        0.367    13.490 r  ddr2/ldc/sdram_choose_req_grant[2]_i_19/O
                         net (fo=1, routed)           0.622    14.112    ddr2/ldc/sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X73Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.236 r  ddr2/ldc/sdram_choose_req_grant[2]_i_11/O
                         net (fo=6, routed)           0.868    15.104    ddr2/ldc/sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124    15.228 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=2, routed)           0.424    15.653    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X77Y16         LUT5 (Prop_lut5_I4_O)        0.124    15.777 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          0.678    16.454    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I5_O)        0.124    16.578 f  ddr2/ldc/subfragments_bankmachine6_state[2]_i_4/O
                         net (fo=6, routed)           1.244    17.823    ddr2/ldc/subfragments_bankmachine6_state[2]_i_4_n_0
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.152    17.975 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_2/O
                         net (fo=3, routed)           0.611    18.585    ddr2/ldc/subfragments_bankmachine6_state[2]_i_2_n_0
    SLICE_X70Y12         LUT6 (Prop_lut6_I1_O)        0.332    18.917 r  ddr2/ldc/subfragments_bankmachine6_state[1]_i_1/O
                         net (fo=1, routed)           0.000    18.917    ddr2/ldc/subfragments_bankmachine6_state[1]_i_1_n_0
    SLICE_X70Y12         FDRE                                         r  ddr2/ldc/subfragments_bankmachine6_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.670    18.889    ddr2/ldc/FD_7_0
    SLICE_X70Y12         FDRE                                         r  ddr2/ldc/subfragments_bankmachine6_state_reg[1]/C
                         clock pessimism              0.500    19.390    
                         clock uncertainty           -0.057    19.333    
    SLICE_X70Y12         FDRE (Setup_fdre_C_D)        0.079    19.412    ddr2/ldc/subfragments_bankmachine6_state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.412    
                         arrival time                         -18.917    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 2.478ns (27.033%)  route 6.689ns (72.967%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.878ns = ( 18.878 - 10.000 ) 
    Source Clock Delay      (SCD):    9.419ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.787     9.419    ddr2/ldc/FD_7_0
    SLICE_X59Y21         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.456     9.875 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.022    10.896    ddr2/ldc/p_0_in0_in[5]
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124    11.020 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_14/O
                         net (fo=1, routed)           0.000    11.020    ddr2/ldc/subfragments_bankmachine6_state[2]_i_14_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.553 r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.553    ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.807 f  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           1.316    13.123    ddr2/ldc/sdram_bankmachine6_row_hit
    SLICE_X72Y16         LUT5 (Prop_lut5_I2_O)        0.367    13.490 r  ddr2/ldc/sdram_choose_req_grant[2]_i_19/O
                         net (fo=1, routed)           0.622    14.112    ddr2/ldc/sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X73Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.236 r  ddr2/ldc/sdram_choose_req_grant[2]_i_11/O
                         net (fo=6, routed)           0.868    15.104    ddr2/ldc/sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124    15.228 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=2, routed)           0.424    15.653    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X77Y16         LUT5 (Prop_lut5_I4_O)        0.124    15.777 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          1.266    17.042    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X66Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.166 f  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_consume[3]_i_3/O
                         net (fo=1, routed)           0.440    17.606    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_consume[3]_i_3_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.730 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_consume[3]_i_1/O
                         net (fo=5, routed)           0.167    17.897    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_do_read
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124    18.021 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.564    18.585    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.659    18.878    ddr2/ldc/FD_7_0
    SLICE_X64Y26         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.500    19.379    
                         clock uncertainty           -0.057    19.322    
    SLICE_X64Y26         FDRE (Setup_fdre_C_CE)      -0.205    19.117    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         19.117    
                         arrival time                         -18.585    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 2.478ns (27.033%)  route 6.689ns (72.967%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.878ns = ( 18.878 - 10.000 ) 
    Source Clock Delay      (SCD):    9.419ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.787     9.419    ddr2/ldc/FD_7_0
    SLICE_X59Y21         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.456     9.875 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.022    10.896    ddr2/ldc/p_0_in0_in[5]
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124    11.020 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_14/O
                         net (fo=1, routed)           0.000    11.020    ddr2/ldc/subfragments_bankmachine6_state[2]_i_14_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.553 r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.553    ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.807 f  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           1.316    13.123    ddr2/ldc/sdram_bankmachine6_row_hit
    SLICE_X72Y16         LUT5 (Prop_lut5_I2_O)        0.367    13.490 r  ddr2/ldc/sdram_choose_req_grant[2]_i_19/O
                         net (fo=1, routed)           0.622    14.112    ddr2/ldc/sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X73Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.236 r  ddr2/ldc/sdram_choose_req_grant[2]_i_11/O
                         net (fo=6, routed)           0.868    15.104    ddr2/ldc/sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124    15.228 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=2, routed)           0.424    15.653    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X77Y16         LUT5 (Prop_lut5_I4_O)        0.124    15.777 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          1.266    17.042    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X66Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.166 f  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_consume[3]_i_3/O
                         net (fo=1, routed)           0.440    17.606    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_consume[3]_i_3_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.730 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_consume[3]_i_1/O
                         net (fo=5, routed)           0.167    17.897    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_do_read
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124    18.021 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.564    18.585    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.659    18.878    ddr2/ldc/FD_7_0
    SLICE_X64Y26         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.500    19.379    
                         clock uncertainty           -0.057    19.322    
    SLICE_X64Y26         FDRE (Setup_fdre_C_CE)      -0.205    19.117    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         19.117    
                         arrival time                         -18.585    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/subfragments_new_master_rdata_valid15_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 2.478ns (26.486%)  route 6.878ns (73.514%))
  Logic Levels:           10  (CARRY4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.933ns = ( 18.933 - 10.000 ) 
    Source Clock Delay      (SCD):    9.419ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.787     9.419    ddr2/ldc/FD_7_0
    SLICE_X59Y21         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.456     9.875 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.022    10.896    ddr2/ldc/p_0_in0_in[5]
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124    11.020 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_14/O
                         net (fo=1, routed)           0.000    11.020    ddr2/ldc/subfragments_bankmachine6_state[2]_i_14_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.553 r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.553    ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.807 f  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           1.316    13.123    ddr2/ldc/sdram_bankmachine6_row_hit
    SLICE_X72Y16         LUT5 (Prop_lut5_I2_O)        0.367    13.490 r  ddr2/ldc/sdram_choose_req_grant[2]_i_19/O
                         net (fo=1, routed)           0.622    14.112    ddr2/ldc/sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X73Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.236 r  ddr2/ldc/sdram_choose_req_grant[2]_i_11/O
                         net (fo=6, routed)           0.868    15.104    ddr2/ldc/sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124    15.228 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=2, routed)           0.424    15.653    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X77Y16         LUT5 (Prop_lut5_I4_O)        0.124    15.777 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          0.545    16.322    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X76Y15         LUT6 (Prop_lut6_I5_O)        0.124    16.446 f  ddr2/ldc/subfragments_bankmachine3_state[2]_i_4/O
                         net (fo=6, routed)           0.801    17.246    ddr2/ldc/subfragments_bankmachine3_state[2]_i_4_n_0
    SLICE_X78Y17         LUT6 (Prop_lut6_I3_O)        0.124    17.370 r  ddr2/ldc/subfragments_new_master_rdata_valid15_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r_i_2/O
                         net (fo=1, routed)           0.940    18.310    ddr2/ldc/subfragments_new_master_rdata_valid15_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r_i_2_n_0
    SLICE_X79Y18         LUT6 (Prop_lut6_I0_O)        0.124    18.434 r  ddr2/ldc/subfragments_new_master_rdata_valid15_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r_i_1/O
                         net (fo=1, routed)           0.340    18.775    ddr2/ldc/subfragments_new_master_rdata_valid90
    SLICE_X78Y18         SRL16E                                       r  ddr2/ldc/subfragments_new_master_rdata_valid15_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.714    18.933    ddr2/ldc/FD_7_0
    SLICE_X78Y18         SRL16E                                       r  ddr2/ldc/subfragments_new_master_rdata_valid15_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r/CLK
                         clock pessimism              0.500    19.434    
                         clock uncertainty           -0.057    19.377    
    SLICE_X78Y18         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    19.333    ddr2/ldc/subfragments_new_master_rdata_valid15_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r
  -------------------------------------------------------------------
                         required time                         19.333    
                         arrival time                         -18.775    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine0_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 2.473ns (28.221%)  route 6.290ns (71.779%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.938ns = ( 18.938 - 10.000 ) 
    Source Clock Delay      (SCD):    9.419ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.787     9.419    ddr2/ldc/FD_7_0
    SLICE_X59Y21         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.456     9.875 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.022    10.896    ddr2/ldc/p_0_in0_in[5]
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124    11.020 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_14/O
                         net (fo=1, routed)           0.000    11.020    ddr2/ldc/subfragments_bankmachine6_state[2]_i_14_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.553 r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.553    ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.807 f  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           1.316    13.123    ddr2/ldc/sdram_bankmachine6_row_hit
    SLICE_X72Y16         LUT5 (Prop_lut5_I2_O)        0.367    13.490 r  ddr2/ldc/sdram_choose_req_grant[2]_i_19/O
                         net (fo=1, routed)           0.622    14.112    ddr2/ldc/sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X73Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.236 r  ddr2/ldc/sdram_choose_req_grant[2]_i_11/O
                         net (fo=6, routed)           0.868    15.104    ddr2/ldc/sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124    15.228 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=2, routed)           0.424    15.653    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X77Y16         LUT5 (Prop_lut5_I4_O)        0.124    15.777 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          0.435    16.211    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X76Y15         LUT6 (Prop_lut6_I4_O)        0.124    16.335 f  ddr2/ldc/subfragments_bankmachine0_state[2]_i_6/O
                         net (fo=6, routed)           0.209    16.545    ddr2/ldc/subfragments_bankmachine0_state[2]_i_6_n_0
    SLICE_X76Y15         LUT6 (Prop_lut6_I5_O)        0.124    16.669 f  ddr2/ldc/subfragments_new_master_wdata_ready0_i_4/O
                         net (fo=5, routed)           0.862    17.530    ddr2/ldc/subfragments_new_master_wdata_ready0_i_4_n_0
    SLICE_X77Y11         LUT2 (Prop_lut2_I1_O)        0.119    17.649 r  ddr2/ldc/sdram_bankmachine0_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.532    18.182    ddr2/ldc/sdram_bankmachine0_twtpcon_ready_i_1_n_0
    SLICE_X77Y12         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.719    18.938    ddr2/ldc/FD_7_0
    SLICE_X77Y12         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_twtpcon_ready_reg/C
                         clock pessimism              0.500    19.439    
                         clock uncertainty           -0.057    19.382    
    SLICE_X77Y12         FDRE (Setup_fdre_C_R)       -0.637    18.745    ddr2/ldc/sdram_bankmachine0_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.745    
                         arrival time                         -18.182    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine6_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.710ns  (logic 2.383ns (27.359%)  route 6.327ns (72.641%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.891ns = ( 18.891 - 10.000 ) 
    Source Clock Delay      (SCD):    9.419ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.787     9.419    ddr2/ldc/FD_7_0
    SLICE_X59Y21         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.456     9.875 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.022    10.896    ddr2/ldc/p_0_in0_in[5]
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124    11.020 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_14/O
                         net (fo=1, routed)           0.000    11.020    ddr2/ldc/subfragments_bankmachine6_state[2]_i_14_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.553 r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.553    ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.807 f  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           1.316    13.123    ddr2/ldc/sdram_bankmachine6_row_hit
    SLICE_X72Y16         LUT5 (Prop_lut5_I2_O)        0.367    13.490 r  ddr2/ldc/sdram_choose_req_grant[2]_i_19/O
                         net (fo=1, routed)           0.622    14.112    ddr2/ldc/sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X73Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.236 r  ddr2/ldc/sdram_choose_req_grant[2]_i_11/O
                         net (fo=6, routed)           0.868    15.104    ddr2/ldc/sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124    15.228 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=2, routed)           0.424    15.653    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X77Y16         LUT5 (Prop_lut5_I4_O)        0.124    15.777 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          0.570    16.347    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X75Y14         LUT6 (Prop_lut6_I0_O)        0.124    16.471 f  ddr2/ldc/sdram_bankmachine6_twtpcon_count[1]_i_2/O
                         net (fo=5, routed)           0.943    17.414    ddr2/ldc/sdram_bankmachine6_twtpcon_count[1]_i_2_n_0
    SLICE_X72Y9          LUT2 (Prop_lut2_I1_O)        0.153    17.567 r  ddr2/ldc/sdram_bankmachine6_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.562    18.129    ddr2/ldc/sdram_bankmachine6_twtpcon_ready_i_1_n_0
    SLICE_X71Y9          FDRE                                         r  ddr2/ldc/sdram_bankmachine6_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.672    18.891    ddr2/ldc/FD_7_0
    SLICE_X71Y9          FDRE                                         r  ddr2/ldc/sdram_bankmachine6_twtpcon_ready_reg/C
                         clock pessimism              0.500    19.392    
                         clock uncertainty           -0.057    19.335    
    SLICE_X71Y9          FDRE (Setup_fdre_C_R)       -0.632    18.703    ddr2/ldc/sdram_bankmachine6_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.703    
                         arrival time                         -18.129    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/subfragments_bankmachine6_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 2.714ns (28.852%)  route 6.693ns (71.148%))
  Logic Levels:           10  (CARRY4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 18.890 - 10.000 ) 
    Source Clock Delay      (SCD):    9.419ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.787     9.419    ddr2/ldc/FD_7_0
    SLICE_X59Y21         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.456     9.875 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.022    10.896    ddr2/ldc/p_0_in0_in[5]
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124    11.020 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_14/O
                         net (fo=1, routed)           0.000    11.020    ddr2/ldc/subfragments_bankmachine6_state[2]_i_14_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.553 r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.553    ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.807 f  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           1.316    13.123    ddr2/ldc/sdram_bankmachine6_row_hit
    SLICE_X72Y16         LUT5 (Prop_lut5_I2_O)        0.367    13.490 r  ddr2/ldc/sdram_choose_req_grant[2]_i_19/O
                         net (fo=1, routed)           0.622    14.112    ddr2/ldc/sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X73Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.236 r  ddr2/ldc/sdram_choose_req_grant[2]_i_11/O
                         net (fo=6, routed)           0.868    15.104    ddr2/ldc/sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I1_O)        0.124    15.228 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=2, routed)           0.424    15.653    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X77Y16         LUT5 (Prop_lut5_I4_O)        0.124    15.777 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          0.678    16.454    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X75Y15         LUT6 (Prop_lut6_I5_O)        0.124    16.578 f  ddr2/ldc/subfragments_bankmachine6_state[2]_i_4/O
                         net (fo=6, routed)           1.244    17.823    ddr2/ldc/subfragments_bankmachine6_state[2]_i_4_n_0
    SLICE_X69Y12         LUT5 (Prop_lut5_I4_O)        0.152    17.975 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_2/O
                         net (fo=3, routed)           0.518    18.493    ddr2/ldc/subfragments_bankmachine6_state[2]_i_2_n_0
    SLICE_X70Y11         LUT6 (Prop_lut6_I0_O)        0.332    18.825 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_1/O
                         net (fo=1, routed)           0.000    18.825    ddr2/ldc/subfragments_bankmachine6_state[2]_i_1_n_0
    SLICE_X70Y11         FDRE                                         r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.671    18.890    ddr2/ldc/FD_7_0
    SLICE_X70Y11         FDRE                                         r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]/C
                         clock pessimism              0.500    19.391    
                         clock uncertainty           -0.057    19.334    
    SLICE_X70Y11         FDRE (Setup_fdre_C_D)        0.079    19.413    ddr2/ldc/subfragments_bankmachine6_state_reg[2]
  -------------------------------------------------------------------
                         required time                         19.413    
                         arrival time                         -18.825    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain2_reg_0_1_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 1.474ns (17.034%)  route 7.179ns (82.966%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 18.828 - 10.000 ) 
    Source Clock Delay      (SCD):    9.416ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.784     9.416    ddr2/ldc/FD_7_0
    SLICE_X65Y25         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     9.872 f  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[4]/Q
                         net (fo=6, routed)           0.718    10.589    ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[4]
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.124    10.713 f  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_valid_i_1/O
                         net (fo=6, routed)           1.040    11.753    ddr2/ldc/sdram_bankmachine6_cmd_buffer_sink_valid
    SLICE_X72Y23         LUT6 (Prop_lut6_I1_O)        0.124    11.877 f  ddr2/ldc/subfragments_roundrobin0_grant_i_14/O
                         net (fo=4, routed)           0.602    12.479    ddr2/ldc/subfragments_roundrobin0_grant_i_14_n_0
    SLICE_X75Y23         LUT5 (Prop_lut5_I1_O)        0.124    12.603 f  ddr2/ldc/subfragments_roundrobin2_grant_i_9/O
                         net (fo=2, routed)           0.446    13.049    ddr2/ldc/subfragments_roundrobin2_grant_i_9_n_0
    SLICE_X75Y23         LUT2 (Prop_lut2_I0_O)        0.124    13.173 f  ddr2/ldc/subfragments_roundrobin1_grant_i_8/O
                         net (fo=2, routed)           0.634    13.807    ddr2/ldc/subfragments_roundrobin1_grant_i_8_n_0
    SLICE_X75Y24         LUT4 (Prop_lut4_I3_O)        0.124    13.931 f  ddr2/ldc/subfragments_roundrobin1_grant_i_6/O
                         net (fo=2, routed)           0.582    14.513    ddr2/ldc/subfragments_roundrobin1_grant_i_6_n_0
    SLICE_X75Y24         LUT6 (Prop_lut6_I2_O)        0.124    14.637 r  ddr2/ldc/wdata_consumed_i_3/O
                         net (fo=4, routed)           0.612    15.248    ddr2/ldc/wdata_consumed_i_3_n_0
    SLICE_X73Y26         LUT6 (Prop_lut6_I2_O)        0.124    15.372 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          2.069    17.442    ddr2/ldc/serv_rf_top/cpu/mem_if/data_mem_grain4_reg_0_1_0_5
    SLICE_X84Y53         LUT5 (Prop_lut5_I2_O)        0.150    17.592 r  ddr2/ldc/serv_rf_top/cpu/mem_if/data_mem_grain2_reg_0_1_0_5_i_4/O
                         net (fo=1, routed)           0.477    18.069    ddr2/ldc/data_mem_grain2_reg_0_1_0_5/DIB1
    SLICE_X84Y51         RAMD32                                       r  ddr2/ldc/data_mem_grain2_reg_0_1_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.608    18.828    ddr2/ldc/data_mem_grain2_reg_0_1_0_5/WCLK
    SLICE_X84Y51         RAMD32                                       r  ddr2/ldc/data_mem_grain2_reg_0_1_0_5/RAMB_D1/CLK
                         clock pessimism              0.420    19.248    
                         clock uncertainty           -0.057    19.191    
    SLICE_X84Y51         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.452    18.739    ddr2/ldc/data_mem_grain2_reg_0_1_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.739    
                         arrival time                         -18.069    
  -------------------------------------------------------------------
                         slack                                  0.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/read_ar_buffer_source_payload_addr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.568%)  route 0.222ns (54.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.761ns
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.626     2.914    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X47Y15         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDCE (Prop_fdce_C_Q)         0.141     3.055 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/Q
                         net (fo=2, routed)           0.222     3.277    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg_n_0_[52]
    SLICE_X53Y16         LUT3 (Prop_lut3_I1_O)        0.045     3.322 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/read_ar_buffer_source_payload_addr[22]_i_1/O
                         net (fo=1, routed)           0.000     3.322    ddr2/ldc/read_ar_buffer_source_payload_addr_reg[26]_0[22]
    SLICE_X53Y16         FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.895     3.761    ddr2/ldc/FD_7_0
    SLICE_X53Y16         FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[22]/C
                         clock pessimism             -0.587     3.174    
    SLICE_X53Y16         FDRE (Hold_fdre_C_D)         0.092     3.266    ddr2/ldc/read_ar_buffer_source_payload_addr_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.266    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.476%)  route 0.256ns (64.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.761ns
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.626     2.914    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X47Y15         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDCE (Prop_fdce_C_Q)         0.141     3.055 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/Q
                         net (fo=2, routed)           0.256     3.311    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg_n_0_[52]
    SLICE_X52Y16         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.895     3.761    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X52Y16         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]/C
                         clock pessimism             -0.587     3.174    
    SLICE_X52Y16         FDCE (Hold_fdce_C_D)         0.076     3.250    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.311    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.198%)  route 0.228ns (61.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.761ns
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.626     2.914    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X47Y15         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDCE (Prop_fdce_C_Q)         0.141     3.055 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/Q
                         net (fo=2, routed)           0.228     3.283    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg_n_0_[45]
    SLICE_X52Y16         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.895     3.761    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X52Y16         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[45]/C
                         clock pessimism             -0.587     3.174    
    SLICE_X52Y16         FDCE (Hold_fdce_C_D)         0.047     3.221    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[45]
  -------------------------------------------------------------------
                         required time                         -3.221    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.627     2.915    ddr2/ldc/FD_7_0
    SLICE_X71Y16         FDRE                                         r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDRE (Prop_fdre_C_Q)         0.128     3.043 r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=35, routed)          0.209     3.252    ddr2/ldc/storage_4_reg_0_15_12_17/ADDRD1
    SLICE_X70Y16         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.901     3.767    ddr2/ldc/storage_4_reg_0_15_12_17/WCLK
    SLICE_X70Y16         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.839     2.928    
    SLICE_X70Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     3.183    ddr2/ldc/storage_4_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.627     2.915    ddr2/ldc/FD_7_0
    SLICE_X71Y16         FDRE                                         r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDRE (Prop_fdre_C_Q)         0.128     3.043 r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=35, routed)          0.209     3.252    ddr2/ldc/storage_4_reg_0_15_12_17/ADDRD1
    SLICE_X70Y16         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.901     3.767    ddr2/ldc/storage_4_reg_0_15_12_17/WCLK
    SLICE_X70Y16         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.839     2.928    
    SLICE_X70Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     3.183    ddr2/ldc/storage_4_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.627     2.915    ddr2/ldc/FD_7_0
    SLICE_X71Y16         FDRE                                         r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDRE (Prop_fdre_C_Q)         0.128     3.043 r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=35, routed)          0.209     3.252    ddr2/ldc/storage_4_reg_0_15_12_17/ADDRD1
    SLICE_X70Y16         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.901     3.767    ddr2/ldc/storage_4_reg_0_15_12_17/WCLK
    SLICE_X70Y16         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.839     2.928    
    SLICE_X70Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     3.183    ddr2/ldc/storage_4_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_12_17/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.627     2.915    ddr2/ldc/FD_7_0
    SLICE_X71Y16         FDRE                                         r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDRE (Prop_fdre_C_Q)         0.128     3.043 r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=35, routed)          0.209     3.252    ddr2/ldc/storage_4_reg_0_15_12_17/ADDRD1
    SLICE_X70Y16         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_12_17/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.901     3.767    ddr2/ldc/storage_4_reg_0_15_12_17/WCLK
    SLICE_X70Y16         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism             -0.839     2.928    
    SLICE_X70Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     3.183    ddr2/ldc/storage_4_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_12_17/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.627     2.915    ddr2/ldc/FD_7_0
    SLICE_X71Y16         FDRE                                         r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDRE (Prop_fdre_C_Q)         0.128     3.043 r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=35, routed)          0.209     3.252    ddr2/ldc/storage_4_reg_0_15_12_17/ADDRD1
    SLICE_X70Y16         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_12_17/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.901     3.767    ddr2/ldc/storage_4_reg_0_15_12_17/WCLK
    SLICE_X70Y16         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_12_17/RAMC/CLK
                         clock pessimism             -0.839     2.928    
    SLICE_X70Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     3.183    ddr2/ldc/storage_4_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_12_17/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.627     2.915    ddr2/ldc/FD_7_0
    SLICE_X71Y16         FDRE                                         r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDRE (Prop_fdre_C_Q)         0.128     3.043 r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=35, routed)          0.209     3.252    ddr2/ldc/storage_4_reg_0_15_12_17/ADDRD1
    SLICE_X70Y16         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_12_17/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.901     3.767    ddr2/ldc/storage_4_reg_0_15_12_17/WCLK
    SLICE_X70Y16         RAMD32                                       r  ddr2/ldc/storage_4_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism             -0.839     2.928    
    SLICE_X70Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     3.183    ddr2/ldc/storage_4_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_4_reg_0_15_12_17/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.627     2.915    ddr2/ldc/FD_7_0
    SLICE_X71Y16         FDRE                                         r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y16         FDRE (Prop_fdre_C_Q)         0.128     3.043 r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=35, routed)          0.209     3.252    ddr2/ldc/storage_4_reg_0_15_12_17/ADDRD1
    SLICE_X70Y16         RAMS32                                       r  ddr2/ldc/storage_4_reg_0_15_12_17/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.901     3.767    ddr2/ldc/storage_4_reg_0_15_12_17/WCLK
    SLICE_X70Y16         RAMS32                                       r  ddr2/ldc/storage_4_reg_0_15_12_17/RAMD/CLK
                         clock pessimism             -0.839     2.928    
    SLICE_X70Y16         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     3.183    ddr2/ldc/storage_4_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y22    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9     ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9     ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8     ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8     ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y22    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6     ddr2/ldc/mem_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10    ddr2/ldc/mem_1_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y15    ddr2/ldc/storage_3_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y15    ddr2/ldc/storage_3_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y15    ddr2/ldc/storage_3_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y15    ddr2/ldc/storage_3_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y15    ddr2/ldc/storage_3_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y15    ddr2/ldc/storage_3_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y15    ddr2/ldc/storage_3_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y15    ddr2/ldc/storage_3_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y22    ddr2/ldc/storage_2_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y22    ddr2/ldc/storage_2_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y22    ddr2/ldc/storage_2_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y22    ddr2/ldc/storage_2_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y22    ddr2/ldc/storage_2_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y22    ddr2/ldc/storage_2_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y22    ddr2/ldc/storage_2_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y22    ddr2/ldc/storage_2_reg_0_15_12_17/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.466ns  (logic 4.315ns (22.167%)  route 15.151ns (77.833%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.241ns = ( 32.241 - 20.000 ) 
    Source Clock Delay      (SCD):    12.811ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.634    12.811    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk
    SLICE_X30Y63         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.518    13.329 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/Q
                         net (fo=61, routed)          1.170    14.499    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]_0
    SLICE_X28Y66         LUT4 (Prop_lut4_I3_O)        0.152    14.651 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2/O
                         net (fo=1, routed)           0.790    15.442    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.332    15.774 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=4, routed)           0.648    16.422    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.152    16.574 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.615    17.189    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.327    17.516 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[59]_i_1__3/O
                         net (fo=4, routed)           0.848    18.364    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[3]_i_6_1
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.332    18.696 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_10/O
                         net (fo=1, routed)           0.000    18.696    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/S[0]
    SLICE_X29Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.246 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]_i_6/CO[3]
                         net (fo=2, routed)           0.750    19.997    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124    20.121 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2/O
                         net (fo=1, routed)           0.433    20.554    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.124    20.678 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=106, routed)         1.112    21.790    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_25
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.914 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_17/O
                         net (fo=5, routed)           0.994    22.908    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_9
    SLICE_X36Y71         LUT6 (Prop_lut6_I3_O)        0.124    23.032 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_8/O
                         net (fo=13, routed)          0.866    23.898    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_7
    SLICE_X36Y69         LUT5 (Prop_lut5_I0_O)        0.124    24.022 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[55]_i_6/O
                         net (fo=6, routed)           1.007    25.029    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_4
    SLICE_X35Y67         LUT2 (Prop_lut2_I0_O)        0.150    25.179 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_12/O
                         net (fo=1, routed)           0.631    25.810    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_12_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.326    26.136 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5/O
                         net (fo=1, routed)           0.636    26.772    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.896 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_3/O
                         net (fo=32, routed)          1.172    28.068    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_decode_d
    SLICE_X30Y61         LUT4 (Prop_lut4_I2_O)        0.153    28.221 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6/O
                         net (fo=137, routed)         0.827    29.048    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib1
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.331    29.379 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_8/O
                         net (fo=4, routed)           0.703    30.083    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_1_in10_in
    SLICE_X29Y58         LUT5 (Prop_lut5_I0_O)        0.124    30.207 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         0.820    31.027    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124    31.151 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1/O
                         net (fo=135, routed)         1.126    32.277    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X23Y49         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.687    32.241    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk
    SLICE_X23Y49         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
                         clock pessimism              0.631    32.872    
                         clock uncertainty           -0.062    32.810    
    SLICE_X23Y49         FDCE (Setup_fdce_C_CE)      -0.205    32.605    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]
  -------------------------------------------------------------------
                         required time                         32.605    
                         arrival time                         -32.277    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 4.107ns (21.439%)  route 15.050ns (78.561%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.073ns = ( 32.073 - 20.000 ) 
    Source Clock Delay      (SCD):    12.811ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.634    12.811    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk
    SLICE_X30Y63         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.518    13.329 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/Q
                         net (fo=61, routed)          1.170    14.499    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]_0
    SLICE_X28Y66         LUT4 (Prop_lut4_I3_O)        0.152    14.651 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2/O
                         net (fo=1, routed)           0.790    15.442    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.332    15.774 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=4, routed)           0.648    16.422    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.152    16.574 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.615    17.189    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.327    17.516 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[59]_i_1__3/O
                         net (fo=4, routed)           0.848    18.364    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[3]_i_6_1
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.332    18.696 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_10/O
                         net (fo=1, routed)           0.000    18.696    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/S[0]
    SLICE_X29Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.246 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]_i_6/CO[3]
                         net (fo=2, routed)           0.750    19.997    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124    20.121 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2/O
                         net (fo=1, routed)           0.433    20.554    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.124    20.678 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=106, routed)         1.112    21.790    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_25
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.914 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_17/O
                         net (fo=5, routed)           0.994    22.908    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_9
    SLICE_X36Y71         LUT6 (Prop_lut6_I3_O)        0.124    23.032 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_8/O
                         net (fo=13, routed)          0.866    23.898    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_7
    SLICE_X36Y69         LUT5 (Prop_lut5_I0_O)        0.124    24.022 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[55]_i_6/O
                         net (fo=6, routed)           1.007    25.029    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_4
    SLICE_X35Y67         LUT2 (Prop_lut2_I0_O)        0.150    25.179 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_12/O
                         net (fo=1, routed)           0.631    25.810    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_12_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.326    26.136 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5/O
                         net (fo=1, routed)           0.636    26.772    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.896 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_3/O
                         net (fo=32, routed)          0.869    27.765    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_decode_d
    SLICE_X31Y60         LUT4 (Prop_lut4_I2_O)        0.124    27.889 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1/O
                         net (fo=138, routed)         1.083    28.972    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib1_ib0
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.124    29.096 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=3, routed)           0.323    29.419    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ibvalff/dout_reg[31]
    SLICE_X29Y56         LUT5 (Prop_lut5_I4_O)        0.124    29.543 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ibvalff/dout[36]_i_3__2/O
                         net (fo=136, routed)         0.948    30.491    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_10
    SLICE_X29Y58         LUT3 (Prop_lut3_I0_O)        0.152    30.643 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1/O
                         net (fo=135, routed)         1.325    31.968    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X9Y60          FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.519    32.073    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/clk
    SLICE_X9Y60          FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[29]/C
                         clock pessimism              0.703    32.776    
                         clock uncertainty           -0.062    32.714    
    SLICE_X9Y60          FDCE (Setup_fdce_C_CE)      -0.413    32.301    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[29]
  -------------------------------------------------------------------
                         required time                         32.301    
                         arrival time                         -31.968    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[32]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 4.107ns (21.439%)  route 15.050ns (78.561%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.073ns = ( 32.073 - 20.000 ) 
    Source Clock Delay      (SCD):    12.811ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.634    12.811    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk
    SLICE_X30Y63         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.518    13.329 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/Q
                         net (fo=61, routed)          1.170    14.499    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]_0
    SLICE_X28Y66         LUT4 (Prop_lut4_I3_O)        0.152    14.651 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2/O
                         net (fo=1, routed)           0.790    15.442    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.332    15.774 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=4, routed)           0.648    16.422    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.152    16.574 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.615    17.189    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.327    17.516 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[59]_i_1__3/O
                         net (fo=4, routed)           0.848    18.364    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[3]_i_6_1
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.332    18.696 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_10/O
                         net (fo=1, routed)           0.000    18.696    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/S[0]
    SLICE_X29Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.246 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]_i_6/CO[3]
                         net (fo=2, routed)           0.750    19.997    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124    20.121 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2/O
                         net (fo=1, routed)           0.433    20.554    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.124    20.678 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=106, routed)         1.112    21.790    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_25
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.914 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_17/O
                         net (fo=5, routed)           0.994    22.908    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_9
    SLICE_X36Y71         LUT6 (Prop_lut6_I3_O)        0.124    23.032 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_8/O
                         net (fo=13, routed)          0.866    23.898    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_7
    SLICE_X36Y69         LUT5 (Prop_lut5_I0_O)        0.124    24.022 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[55]_i_6/O
                         net (fo=6, routed)           1.007    25.029    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_4
    SLICE_X35Y67         LUT2 (Prop_lut2_I0_O)        0.150    25.179 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_12/O
                         net (fo=1, routed)           0.631    25.810    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_12_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.326    26.136 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5/O
                         net (fo=1, routed)           0.636    26.772    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.896 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_3/O
                         net (fo=32, routed)          0.869    27.765    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_decode_d
    SLICE_X31Y60         LUT4 (Prop_lut4_I2_O)        0.124    27.889 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1/O
                         net (fo=138, routed)         1.083    28.972    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib1_ib0
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.124    29.096 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=3, routed)           0.323    29.419    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ibvalff/dout_reg[31]
    SLICE_X29Y56         LUT5 (Prop_lut5_I4_O)        0.124    29.543 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ibvalff/dout[36]_i_3__2/O
                         net (fo=136, routed)         0.948    30.491    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_10
    SLICE_X29Y58         LUT3 (Prop_lut3_I0_O)        0.152    30.643 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1/O
                         net (fo=135, routed)         1.325    31.968    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X9Y60          FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.519    32.073    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/clk
    SLICE_X9Y60          FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[32]/C
                         clock pessimism              0.703    32.776    
                         clock uncertainty           -0.062    32.714    
    SLICE_X9Y60          FDCE (Setup_fdce_C_CE)      -0.413    32.301    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[32]
  -------------------------------------------------------------------
                         required time                         32.301    
                         arrival time                         -31.968    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[40]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 4.107ns (21.439%)  route 15.050ns (78.561%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.073ns = ( 32.073 - 20.000 ) 
    Source Clock Delay      (SCD):    12.811ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.634    12.811    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk
    SLICE_X30Y63         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.518    13.329 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/Q
                         net (fo=61, routed)          1.170    14.499    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]_0
    SLICE_X28Y66         LUT4 (Prop_lut4_I3_O)        0.152    14.651 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2/O
                         net (fo=1, routed)           0.790    15.442    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.332    15.774 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=4, routed)           0.648    16.422    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.152    16.574 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.615    17.189    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.327    17.516 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[59]_i_1__3/O
                         net (fo=4, routed)           0.848    18.364    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[3]_i_6_1
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.332    18.696 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_10/O
                         net (fo=1, routed)           0.000    18.696    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/S[0]
    SLICE_X29Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.246 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]_i_6/CO[3]
                         net (fo=2, routed)           0.750    19.997    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124    20.121 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2/O
                         net (fo=1, routed)           0.433    20.554    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.124    20.678 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=106, routed)         1.112    21.790    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_25
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.914 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_17/O
                         net (fo=5, routed)           0.994    22.908    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_9
    SLICE_X36Y71         LUT6 (Prop_lut6_I3_O)        0.124    23.032 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_8/O
                         net (fo=13, routed)          0.866    23.898    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_7
    SLICE_X36Y69         LUT5 (Prop_lut5_I0_O)        0.124    24.022 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[55]_i_6/O
                         net (fo=6, routed)           1.007    25.029    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_4
    SLICE_X35Y67         LUT2 (Prop_lut2_I0_O)        0.150    25.179 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_12/O
                         net (fo=1, routed)           0.631    25.810    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_12_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.326    26.136 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5/O
                         net (fo=1, routed)           0.636    26.772    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.896 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_3/O
                         net (fo=32, routed)          0.869    27.765    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_decode_d
    SLICE_X31Y60         LUT4 (Prop_lut4_I2_O)        0.124    27.889 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__1/O
                         net (fo=138, routed)         1.083    28.972    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib1_ib0
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.124    29.096 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=3, routed)           0.323    29.419    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ibvalff/dout_reg[31]
    SLICE_X29Y56         LUT5 (Prop_lut5_I4_O)        0.124    29.543 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ibvalff/dout[36]_i_3__2/O
                         net (fo=136, routed)         0.948    30.491    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_10
    SLICE_X29Y58         LUT3 (Prop_lut3_I0_O)        0.152    30.643 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1/O
                         net (fo=135, routed)         1.325    31.968    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X9Y60          FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.519    32.073    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/clk
    SLICE_X9Y60          FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[40]/C
                         clock pessimism              0.703    32.776    
                         clock uncertainty           -0.062    32.714    
    SLICE_X9Y60          FDCE (Setup_fdce_C_CE)      -0.413    32.301    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[40]
  -------------------------------------------------------------------
                         required time                         32.301    
                         arrival time                         -31.968    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.358ns  (logic 4.315ns (22.290%)  route 15.043ns (77.710%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.072ns = ( 32.072 - 20.000 ) 
    Source Clock Delay      (SCD):    12.811ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.634    12.811    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk
    SLICE_X30Y63         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.518    13.329 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/Q
                         net (fo=61, routed)          1.170    14.499    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]_0
    SLICE_X28Y66         LUT4 (Prop_lut4_I3_O)        0.152    14.651 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2/O
                         net (fo=1, routed)           0.790    15.442    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.332    15.774 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=4, routed)           0.648    16.422    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.152    16.574 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.615    17.189    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.327    17.516 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[59]_i_1__3/O
                         net (fo=4, routed)           0.848    18.364    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[3]_i_6_1
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.332    18.696 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_10/O
                         net (fo=1, routed)           0.000    18.696    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/S[0]
    SLICE_X29Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.246 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]_i_6/CO[3]
                         net (fo=2, routed)           0.750    19.997    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124    20.121 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2/O
                         net (fo=1, routed)           0.433    20.554    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.124    20.678 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=106, routed)         1.112    21.790    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_25
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.914 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_17/O
                         net (fo=5, routed)           0.994    22.908    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_9
    SLICE_X36Y71         LUT6 (Prop_lut6_I3_O)        0.124    23.032 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_8/O
                         net (fo=13, routed)          0.866    23.898    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_7
    SLICE_X36Y69         LUT5 (Prop_lut5_I0_O)        0.124    24.022 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[55]_i_6/O
                         net (fo=6, routed)           1.007    25.029    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_4
    SLICE_X35Y67         LUT2 (Prop_lut2_I0_O)        0.150    25.179 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_12/O
                         net (fo=1, routed)           0.631    25.810    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_12_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.326    26.136 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5/O
                         net (fo=1, routed)           0.636    26.772    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.896 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_3/O
                         net (fo=32, routed)          1.172    28.068    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_decode_d
    SLICE_X30Y61         LUT4 (Prop_lut4_I2_O)        0.153    28.221 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6/O
                         net (fo=137, routed)         0.827    29.048    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib1
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.331    29.379 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_8/O
                         net (fo=4, routed)           0.703    30.083    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_1_in10_in
    SLICE_X29Y58         LUT5 (Prop_lut5_I0_O)        0.124    30.207 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         0.820    31.027    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124    31.151 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1/O
                         net (fo=135, routed)         1.018    32.169    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X29Y55         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.518    32.072    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk
    SLICE_X29Y55         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[0]/C
                         clock pessimism              0.703    32.775    
                         clock uncertainty           -0.062    32.713    
    SLICE_X29Y55         FDCE (Setup_fdce_C_CE)      -0.205    32.508    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.508    
                         arrival time                         -32.169    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.358ns  (logic 4.315ns (22.290%)  route 15.043ns (77.710%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.072ns = ( 32.072 - 20.000 ) 
    Source Clock Delay      (SCD):    12.811ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.634    12.811    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk
    SLICE_X30Y63         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.518    13.329 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/Q
                         net (fo=61, routed)          1.170    14.499    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]_0
    SLICE_X28Y66         LUT4 (Prop_lut4_I3_O)        0.152    14.651 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2/O
                         net (fo=1, routed)           0.790    15.442    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.332    15.774 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=4, routed)           0.648    16.422    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.152    16.574 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.615    17.189    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.327    17.516 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[59]_i_1__3/O
                         net (fo=4, routed)           0.848    18.364    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[3]_i_6_1
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.332    18.696 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_10/O
                         net (fo=1, routed)           0.000    18.696    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/S[0]
    SLICE_X29Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.246 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]_i_6/CO[3]
                         net (fo=2, routed)           0.750    19.997    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124    20.121 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2/O
                         net (fo=1, routed)           0.433    20.554    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.124    20.678 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=106, routed)         1.112    21.790    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_25
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.914 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_17/O
                         net (fo=5, routed)           0.994    22.908    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_9
    SLICE_X36Y71         LUT6 (Prop_lut6_I3_O)        0.124    23.032 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_8/O
                         net (fo=13, routed)          0.866    23.898    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_7
    SLICE_X36Y69         LUT5 (Prop_lut5_I0_O)        0.124    24.022 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[55]_i_6/O
                         net (fo=6, routed)           1.007    25.029    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_4
    SLICE_X35Y67         LUT2 (Prop_lut2_I0_O)        0.150    25.179 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_12/O
                         net (fo=1, routed)           0.631    25.810    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_12_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.326    26.136 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5/O
                         net (fo=1, routed)           0.636    26.772    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.896 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_3/O
                         net (fo=32, routed)          1.172    28.068    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_decode_d
    SLICE_X30Y61         LUT4 (Prop_lut4_I2_O)        0.153    28.221 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6/O
                         net (fo=137, routed)         0.827    29.048    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib1
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.331    29.379 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_8/O
                         net (fo=4, routed)           0.703    30.083    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_1_in10_in
    SLICE_X29Y58         LUT5 (Prop_lut5_I0_O)        0.124    30.207 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         0.820    31.027    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124    31.151 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1/O
                         net (fo=135, routed)         1.018    32.169    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X29Y55         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.518    32.072    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk
    SLICE_X29Y55         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[18]/C
                         clock pessimism              0.703    32.775    
                         clock uncertainty           -0.062    32.713    
    SLICE_X29Y55         FDCE (Setup_fdce_C_CE)      -0.205    32.508    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[18]
  -------------------------------------------------------------------
                         required time                         32.508    
                         arrival time                         -32.169    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.358ns  (logic 4.315ns (22.290%)  route 15.043ns (77.710%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.072ns = ( 32.072 - 20.000 ) 
    Source Clock Delay      (SCD):    12.811ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.634    12.811    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk
    SLICE_X30Y63         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.518    13.329 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/Q
                         net (fo=61, routed)          1.170    14.499    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]_0
    SLICE_X28Y66         LUT4 (Prop_lut4_I3_O)        0.152    14.651 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2/O
                         net (fo=1, routed)           0.790    15.442    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.332    15.774 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=4, routed)           0.648    16.422    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.152    16.574 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.615    17.189    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.327    17.516 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[59]_i_1__3/O
                         net (fo=4, routed)           0.848    18.364    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[3]_i_6_1
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.332    18.696 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_10/O
                         net (fo=1, routed)           0.000    18.696    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/S[0]
    SLICE_X29Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.246 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]_i_6/CO[3]
                         net (fo=2, routed)           0.750    19.997    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124    20.121 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2/O
                         net (fo=1, routed)           0.433    20.554    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.124    20.678 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=106, routed)         1.112    21.790    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_25
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.914 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_17/O
                         net (fo=5, routed)           0.994    22.908    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_9
    SLICE_X36Y71         LUT6 (Prop_lut6_I3_O)        0.124    23.032 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_8/O
                         net (fo=13, routed)          0.866    23.898    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_7
    SLICE_X36Y69         LUT5 (Prop_lut5_I0_O)        0.124    24.022 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[55]_i_6/O
                         net (fo=6, routed)           1.007    25.029    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_4
    SLICE_X35Y67         LUT2 (Prop_lut2_I0_O)        0.150    25.179 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_12/O
                         net (fo=1, routed)           0.631    25.810    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_12_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.326    26.136 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5/O
                         net (fo=1, routed)           0.636    26.772    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.896 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_3/O
                         net (fo=32, routed)          1.172    28.068    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_decode_d
    SLICE_X30Y61         LUT4 (Prop_lut4_I2_O)        0.153    28.221 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6/O
                         net (fo=137, routed)         0.827    29.048    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib1
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.331    29.379 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_8/O
                         net (fo=4, routed)           0.703    30.083    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_1_in10_in
    SLICE_X29Y58         LUT5 (Prop_lut5_I0_O)        0.124    30.207 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         0.820    31.027    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124    31.151 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1/O
                         net (fo=135, routed)         1.018    32.169    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X29Y55         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.518    32.072    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk
    SLICE_X29Y55         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[21]/C
                         clock pessimism              0.703    32.775    
                         clock uncertainty           -0.062    32.713    
    SLICE_X29Y55         FDCE (Setup_fdce_C_CE)      -0.205    32.508    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[21]
  -------------------------------------------------------------------
                         required time                         32.508    
                         arrival time                         -32.169    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[36]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.358ns  (logic 4.315ns (22.290%)  route 15.043ns (77.710%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.072ns = ( 32.072 - 20.000 ) 
    Source Clock Delay      (SCD):    12.811ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.634    12.811    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk
    SLICE_X30Y63         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.518    13.329 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/Q
                         net (fo=61, routed)          1.170    14.499    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]_0
    SLICE_X28Y66         LUT4 (Prop_lut4_I3_O)        0.152    14.651 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2/O
                         net (fo=1, routed)           0.790    15.442    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.332    15.774 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=4, routed)           0.648    16.422    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.152    16.574 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.615    17.189    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.327    17.516 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[59]_i_1__3/O
                         net (fo=4, routed)           0.848    18.364    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[3]_i_6_1
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.332    18.696 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_10/O
                         net (fo=1, routed)           0.000    18.696    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/S[0]
    SLICE_X29Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.246 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]_i_6/CO[3]
                         net (fo=2, routed)           0.750    19.997    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124    20.121 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2/O
                         net (fo=1, routed)           0.433    20.554    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.124    20.678 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=106, routed)         1.112    21.790    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_25
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.914 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_17/O
                         net (fo=5, routed)           0.994    22.908    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_9
    SLICE_X36Y71         LUT6 (Prop_lut6_I3_O)        0.124    23.032 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_8/O
                         net (fo=13, routed)          0.866    23.898    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_7
    SLICE_X36Y69         LUT5 (Prop_lut5_I0_O)        0.124    24.022 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[55]_i_6/O
                         net (fo=6, routed)           1.007    25.029    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_4
    SLICE_X35Y67         LUT2 (Prop_lut2_I0_O)        0.150    25.179 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_12/O
                         net (fo=1, routed)           0.631    25.810    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_12_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.326    26.136 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5/O
                         net (fo=1, routed)           0.636    26.772    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.896 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_3/O
                         net (fo=32, routed)          1.172    28.068    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_decode_d
    SLICE_X30Y61         LUT4 (Prop_lut4_I2_O)        0.153    28.221 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6/O
                         net (fo=137, routed)         0.827    29.048    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib1
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.331    29.379 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_8/O
                         net (fo=4, routed)           0.703    30.083    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_1_in10_in
    SLICE_X29Y58         LUT5 (Prop_lut5_I0_O)        0.124    30.207 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         0.820    31.027    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124    31.151 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1/O
                         net (fo=135, routed)         1.018    32.169    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X29Y55         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.518    32.072    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/clk
    SLICE_X29Y55         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[36]/C
                         clock pessimism              0.703    32.775    
                         clock uncertainty           -0.062    32.713    
    SLICE_X29Y55         FDCE (Setup_fdce_C_CE)      -0.205    32.508    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[36]
  -------------------------------------------------------------------
                         required time                         32.508    
                         arrival time                         -32.169    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[43]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.348ns  (logic 4.315ns (22.302%)  route 15.033ns (77.698%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.075ns = ( 32.075 - 20.000 ) 
    Source Clock Delay      (SCD):    12.811ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.634    12.811    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk
    SLICE_X30Y63         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.518    13.329 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/Q
                         net (fo=61, routed)          1.170    14.499    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]_0
    SLICE_X28Y66         LUT4 (Prop_lut4_I3_O)        0.152    14.651 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2/O
                         net (fo=1, routed)           0.790    15.442    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.332    15.774 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=4, routed)           0.648    16.422    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.152    16.574 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.615    17.189    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.327    17.516 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[59]_i_1__3/O
                         net (fo=4, routed)           0.848    18.364    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[3]_i_6_1
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.332    18.696 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_10/O
                         net (fo=1, routed)           0.000    18.696    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/S[0]
    SLICE_X29Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.246 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]_i_6/CO[3]
                         net (fo=2, routed)           0.750    19.997    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124    20.121 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2/O
                         net (fo=1, routed)           0.433    20.554    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.124    20.678 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=106, routed)         1.112    21.790    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_25
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.914 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_17/O
                         net (fo=5, routed)           0.994    22.908    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_9
    SLICE_X36Y71         LUT6 (Prop_lut6_I3_O)        0.124    23.032 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_8/O
                         net (fo=13, routed)          0.866    23.898    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_7
    SLICE_X36Y69         LUT5 (Prop_lut5_I0_O)        0.124    24.022 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[55]_i_6/O
                         net (fo=6, routed)           1.007    25.029    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_4
    SLICE_X35Y67         LUT2 (Prop_lut2_I0_O)        0.150    25.179 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_12/O
                         net (fo=1, routed)           0.631    25.810    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_12_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.326    26.136 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5/O
                         net (fo=1, routed)           0.636    26.772    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.896 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_3/O
                         net (fo=32, routed)          1.172    28.068    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_decode_d
    SLICE_X30Y61         LUT4 (Prop_lut4_I2_O)        0.153    28.221 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6/O
                         net (fo=137, routed)         0.827    29.048    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib1
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.331    29.379 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_8/O
                         net (fo=4, routed)           0.703    30.083    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_1_in10_in
    SLICE_X29Y58         LUT5 (Prop_lut5_I0_O)        0.124    30.207 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         0.820    31.027    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124    31.151 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1/O
                         net (fo=135, routed)         1.008    32.159    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X9Y53          FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.521    32.075    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk
    SLICE_X9Y53          FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[43]/C
                         clock pessimism              0.703    32.778    
                         clock uncertainty           -0.062    32.716    
    SLICE_X9Y53          FDCE (Setup_fdce_C_CE)      -0.205    32.511    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[43]
  -------------------------------------------------------------------
                         required time                         32.511    
                         arrival time                         -32.159    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.348ns  (logic 4.315ns (22.302%)  route 15.033ns (77.698%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.075ns = ( 32.075 - 20.000 ) 
    Source Clock Delay      (SCD):    12.811ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.634    12.811    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk
    SLICE_X30Y63         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.518    13.329 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]/Q
                         net (fo=61, routed)          1.170    14.499    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[18]_0
    SLICE_X28Y66         LUT4 (Prop_lut4_I3_O)        0.152    14.651 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2/O
                         net (fo=1, routed)           0.790    15.442    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_5__2_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.332    15.774 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=4, routed)           0.648    16.422    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.152    16.574 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.615    17.189    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.327    17.516 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[59]_i_1__3/O
                         net (fo=4, routed)           0.848    18.364    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[3]_i_6_1
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.332    18.696 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_10/O
                         net (fo=1, routed)           0.000    18.696    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/S[0]
    SLICE_X29Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.246 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]_i_6/CO[3]
                         net (fo=2, routed)           0.750    19.997    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X29Y64         LUT6 (Prop_lut6_I1_O)        0.124    20.121 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2/O
                         net (fo=1, routed)           0.433    20.554    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.124    20.678 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=106, routed)         1.112    21.790    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_25
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.914 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_17/O
                         net (fo=5, routed)           0.994    22.908    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_9
    SLICE_X36Y71         LUT6 (Prop_lut6_I3_O)        0.124    23.032 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_8/O
                         net (fo=13, routed)          0.866    23.898    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_7
    SLICE_X36Y69         LUT5 (Prop_lut5_I0_O)        0.124    24.022 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[55]_i_6/O
                         net (fo=6, routed)           1.007    25.029    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[21]_4
    SLICE_X35Y67         LUT2 (Prop_lut2_I0_O)        0.150    25.179 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_12/O
                         net (fo=1, routed)           0.631    25.810    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_12_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.326    26.136 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5/O
                         net (fo=1, routed)           0.636    26.772    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_5_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.896 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_3/O
                         net (fo=32, routed)          1.172    28.068    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_decode_d
    SLICE_X30Y61         LUT4 (Prop_lut4_I2_O)        0.153    28.221 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6/O
                         net (fo=137, routed)         0.827    29.048    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib1
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.331    29.379 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_8/O
                         net (fo=4, routed)           0.703    30.083    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_1_in10_in
    SLICE_X29Y58         LUT5 (Prop_lut5_I0_O)        0.124    30.207 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         0.820    31.027    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124    31.151 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1/O
                         net (fo=135, routed)         1.008    32.159    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X9Y53          FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.521    32.075    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/clk
    SLICE_X9Y53          FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[20]/C
                         clock pessimism              0.703    32.778    
                         clock uncertainty           -0.062    32.716    
    SLICE_X9Y53          FDCE (Setup_fdce_C_CE)      -0.205    32.511    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         32.511    
                         arrival time                         -32.159    
  -------------------------------------------------------------------
                         slack                                  0.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i1_alu_e4/predictpacketff/genblock.dff/dffs/dout_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.246ns (51.398%)  route 0.233ns (48.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.279ns
    Source Clock Delay      (SCD):    4.036ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.602     4.036    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i1_alu_e4/predictpacketff/genblock.dff/dffs/clk
    SLICE_X6Y50          FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i1_alu_e4/predictpacketff/genblock.dff/dffs/dout_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDCE (Prop_fdce_C_Q)         0.148     4.184 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i1_alu_e4/predictpacketff/genblock.dff/dffs/dout_reg[71]/Q
                         net (fo=2, routed)           0.233     4.416    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i1_predict_p_e4[boffset]
    SLICE_X4Y47          LUT2 (Prop_lut2_I1_O)        0.098     4.514 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/dout[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.514    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/dout_reg[17]_0[0]
    SLICE_X4Y47          FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.945     5.279    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/clk
    SLICE_X4Y47          FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/dout_reg[0]/C
                         clock pessimism             -0.905     4.374    
    SLICE_X4Y47          FDCE (Hold_fdce_C_D)         0.091     4.465    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.465    
                         arrival time                           4.514    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.485%)  route 0.245ns (63.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.157ns
    Source Clock Delay      (SCD):    3.992ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.558     3.992    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/clk
    SLICE_X48Y67         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDCE (Prop_fdce_C_Q)         0.141     4.133 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[9]/Q
                         net (fo=2, routed)           0.245     4.378    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/dec_i0_pc_e3[10]
    SLICE_X52Y68         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.823     5.157    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/clk
    SLICE_X52Y68         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/dout_reg[9]/C
                         clock pessimism             -0.905     4.252    
    SLICE_X52Y68         FDCE (Hold_fdce_C_D)         0.075     4.327    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.327    
                         arrival time                           4.378    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.620%)  route 0.222ns (54.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.625     4.059    swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/clk_i_wrapper
    SLICE_X51Y14         FDCE                                         r  swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDCE (Prop_fdce_C_Q)         0.141     4.200 r  swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][15]/Q
                         net (fo=3, routed)           0.222     4.422    swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][15]
    SLICE_X53Y12         LUT5 (Prop_lut5_I1_O)        0.045     4.467 r  swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q[addr][15]_i_1__1/O
                         net (fo=1, routed)           0.000     4.467    swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][31]_0[15]
    SLICE_X53Y12         FDCE                                         r  swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.898     5.232    swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_i_wrapper
    SLICE_X53Y12         FDCE                                         r  swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][15]/C
                         clock pessimism             -0.908     4.323    
    SLICE_X53Y12         FDCE (Hold_fdce_C_D)         0.091     4.414    swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][15]
  -------------------------------------------------------------------
                         required time                         -4.414    
                         arrival time                           4.467    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[id][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[id][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.101%)  route 0.229ns (61.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.629     4.063    swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/clk_i_wrapper
    SLICE_X51Y4          FDCE                                         r  swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[id][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDCE (Prop_fdce_C_Q)         0.141     4.204 r  swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[id][0]/Q
                         net (fo=2, routed)           0.229     4.433    swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[id_n_0_][0]
    SLICE_X54Y5          FDCE                                         r  swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[id][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.902     5.236    swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/clk_i_wrapper
    SLICE_X54Y5          FDCE                                         r  swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[id][0]/C
                         clock pessimism             -0.908     4.327    
    SLICE_X54Y5          FDCE (Hold_fdce_C_D)         0.052     4.379    swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[id][0]
  -------------------------------------------------------------------
                         required time                         -4.379    
                         arrival time                           4.433    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.430%)  route 0.257ns (64.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.622     4.056    swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/clk_i_wrapper
    SLICE_X51Y18         FDCE                                         r  swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDCE (Prop_fdce_C_Q)         0.141     4.197 r  swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][22]/Q
                         net (fo=2, routed)           0.257     4.454    swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][22]
    SLICE_X52Y12         FDCE                                         r  swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.898     5.232    swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/clk_i_wrapper
    SLICE_X52Y12         FDCE                                         r  swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][22]/C
                         clock pessimism             -0.908     4.323    
    SLICE_X52Y12         FDCE (Hold_fdce_C_D)         0.075     4.398    swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][22]
  -------------------------------------------------------------------
                         required time                         -4.398    
                         arrival time                           4.454    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 swervolf/BD_i/gpio_wrapper_0/inst/gpio/rgpio_aux_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/gpio_wrapper_0/inst/gpio/ext_pad_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (50.997%)  route 0.201ns (49.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.228ns
    Source Clock Delay      (SCD):    4.057ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.623     4.057    swervolf/BD_i/gpio_wrapper_0/inst/gpio/wb_clk_i
    SLICE_X54Y33         FDCE                                         r  swervolf/BD_i/gpio_wrapper_0/inst/gpio/rgpio_aux_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.164     4.221 f  swervolf/BD_i/gpio_wrapper_0/inst/gpio/rgpio_aux_reg[10]/Q
                         net (fo=2, routed)           0.201     4.422    swervolf/BD_i/gpio_wrapper_0/inst/gpio/rgpio_aux[10]
    SLICE_X51Y31         LUT2 (Prop_lut2_I1_O)        0.045     4.467 r  swervolf/BD_i/gpio_wrapper_0/inst/gpio/ext_pad_o[10]_i_1/O
                         net (fo=1, routed)           0.000     4.467    swervolf/BD_i/gpio_wrapper_0/inst/gpio/out_pad[10]
    SLICE_X51Y31         FDCE                                         r  swervolf/BD_i/gpio_wrapper_0/inst/gpio/ext_pad_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.894     5.228    swervolf/BD_i/gpio_wrapper_0/inst/gpio/wb_clk_i
    SLICE_X51Y31         FDCE                                         r  swervolf/BD_i/gpio_wrapper_0/inst/gpio/ext_pad_o_reg[10]/C
                         clock pessimism             -0.908     4.319    
    SLICE_X51Y31         FDCE (Hold_fdce_C_D)         0.091     4.410    swervolf/BD_i/gpio_wrapper_0/inst/gpio/ext_pad_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.410    
                         arrival time                           4.467    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.561%)  route 0.212ns (56.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.237ns
    Source Clock Delay      (SCD):    4.061ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.627     4.061    swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_i_wrapper
    SLICE_X50Y11         FDCE                                         r  swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDCE (Prop_fdce_C_Q)         0.164     4.225 r  swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][25]/Q
                         net (fo=2, routed)           0.212     4.438    swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][25]
    SLICE_X58Y11         FDCE                                         r  swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.903     5.237    swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_i_wrapper
    SLICE_X58Y11         FDCE                                         r  swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][25]/C
                         clock pessimism             -0.908     4.328    
    SLICE_X58Y11         FDCE (Hold_fdce_C_D)         0.052     4.380    swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][25]
  -------------------------------------------------------------------
                         required time                         -4.380    
                         arrival time                           4.438    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1wbresultff/genblock.dff/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[27].gprff/genblock.dff/dffs/dout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.564%)  route 0.262ns (58.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    0.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.565     3.999    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1wbresultff/genblock.dff/dffs/clk
    SLICE_X47Y97         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1wbresultff/genblock.dff/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDCE (Prop_fdce_C_Q)         0.141     4.140 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1wbresultff/genblock.dff/dffs/dout_reg[14]/Q
                         net (fo=37, routed)          0.262     4.401    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dec_i1_wdata_wb[14]
    SLICE_X46Y104        LUT6 (Prop_lut6_I3_O)        0.045     4.446 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout[14]_i_1__84/O
                         net (fo=1, routed)           0.000     4.446    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[27].gprff/genblock.dff/dffs/gpr_in[27]_31[14]
    SLICE_X46Y104        FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[27].gprff/genblock.dff/dffs/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.832     5.167    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[27].gprff/genblock.dff/dffs/clk
    SLICE_X46Y104        FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[27].gprff/genblock.dff/dffs/dout_reg[14]/C
                         clock pessimism             -0.900     4.267    
    SLICE_X46Y104        FDCE (Hold_fdce_C_D)         0.121     4.388    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[27].gprff/genblock.dff/dffs/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.388    
                         arrival time                           4.446    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.128ns (30.853%)  route 0.287ns (69.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    4.004ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.570     4.004    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/clk
    SLICE_X31Y52         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.128     4.132 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[56]/Q
                         net (fo=1, routed)           0.287     4.419    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[56]_0
    SLICE_X22Y46         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.914     5.248    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/clk
    SLICE_X22Y46         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[56]/C
                         clock pessimism             -0.905     4.343    
    SLICE_X22Y46         FDCE (Hold_fdce_C_D)         0.017     4.360    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[56]
  -------------------------------------------------------------------
                         required time                         -4.360    
                         arrival time                           4.419    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/dout_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.170%)  route 0.301ns (61.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    4.008ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.574     4.008    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/clk
    SLICE_X11Y51         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/dout_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.141     4.149 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/dout_reg[32]/Q
                         net (fo=2, routed)           0.301     4.450    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/pc3_0[32]
    SLICE_X19Y48         LUT6 (Prop_lut6_I5_O)        0.045     4.495 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[32]_i_1__4/O
                         net (fo=1, routed)           0.000     4.495    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/pc2_in[32]
    SLICE_X19Y48         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.915     5.249    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/clk
    SLICE_X19Y48         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[32]/C
                         clock pessimism             -0.905     4.344    
    SLICE_X19Y48         FDCE (Hold_fdce_C_D)         0.092     4.436    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[32]
  -------------------------------------------------------------------
                         required time                         -4.436    
                         arrival time                           4.495    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y14    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y14    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y22    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y22    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y21    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y21    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y10    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y10    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y14    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y14    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y107   swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y122   swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[25].gprff/genblock.dff/dffs/dout_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X45Y122   swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[25].gprff/genblock.dff/dffs/dout_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X45Y122   swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[25].gprff/genblock.dff/dffs/dout_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y112    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[52]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y112    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[53]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y112    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[54]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y112    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/mul_e1/prod_e3_ff/genblock.dff/dffs/dout_reg[55]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y116   swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[26].gprff/genblock.dff/dffs/dout_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y78    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/npc_any_ff/genblock.dff/dffs/dout_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y12    swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y12    swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y8     swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y8     swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y10    swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y8     swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[burst][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X71Y7     swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[id][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X71Y7     swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[id][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y119   swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y119   swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[23].gprff/genblock.dff/dffs/dout_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   ddr2/ldc/BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3   ddr2/ldc/BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_24/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_25/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  subfragments_pll_fb
  To Clock:  subfragments_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         subfragments_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       97.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.955ns  (required time - arrival time)
  Source:                 tap/dmi_reg_r_7/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.642ns (29.303%)  route 1.549ns (70.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.052ns = ( 102.052 - 100.000 ) 
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.222     2.222    tap/dmi_tck
    SLICE_X2Y107         FDRE                                         r  tap/dmi_reg_r_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.518     2.740 r  tap/dmi_reg_r_7/Q
                         net (fo=2, routed)           1.549     4.289    tap/dmi_reg_r_7_n_0
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.124     4.413 r  tap/dmi_reg_gate__0/O
                         net (fo=1, routed)           0.000     4.413    tap/dmi_reg_gate__0_n_0
    SLICE_X2Y106         FDRE                                         r  tap/dmi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.052   102.052    tap/dmi_tck
    SLICE_X2Y106         FDRE                                         r  tap/dmi_reg[7]/C
                         clock pessimism              0.275   102.327    
                         clock uncertainty           -0.035   102.292    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)        0.077   102.369    tap/dmi_reg[7]
  -------------------------------------------------------------------
                         required time                        102.369    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                 97.955    

Slack (MET) :             98.007ns  (required time - arrival time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.518ns (32.679%)  route 1.067ns (67.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 101.796 - 100.000 ) 
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.372     2.372    tap/dmi_tck
    SLICE_X2Y106         FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     2.890 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           1.067     3.957    tap/dmi[7]
    SLICE_X2Y105         FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.796   101.796    tap/dmi_tck
    SLICE_X2Y105         FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism              0.231   102.027    
                         clock uncertainty           -0.035   101.992    
    SLICE_X2Y105         FDSE (Setup_fdse_C_D)       -0.028   101.964    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                        101.964    
                         arrival time                          -3.957    
  -------------------------------------------------------------------
                         slack                                 98.007    

Slack (MET) :             98.049ns  (required time - arrival time)
  Source:                 tap/dmi_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg_r_2/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.548%)  route 1.402ns (75.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 102.033 - 100.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.353     2.353    tap/dmi_tck
    SLICE_X3Y108         FDRE                                         r  tap/dmi_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.456     2.809 r  tap/dmi_reg_r_1/Q
                         net (fo=1, routed)           1.402     4.211    tap/dmi_reg_r_1_n_0
    SLICE_X3Y108         FDRE                                         r  tap/dmi_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.033   102.033    tap/dmi_tck
    SLICE_X3Y108         FDRE                                         r  tap/dmi_reg_r_2/C
                         clock pessimism              0.320   102.353    
                         clock uncertainty           -0.035   102.318    
    SLICE_X3Y108         FDRE (Setup_fdre_C_D)       -0.058   102.260    tap/dmi_reg_r_2
  -------------------------------------------------------------------
                         required time                        102.260    
                         arrival time                          -4.211    
  -------------------------------------------------------------------
                         slack                                 98.049    

Slack (MET) :             98.101ns  (required time - arrival time)
  Source:                 tap/dmi_reg[18]_tap_dmi_reg_r_12/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.773ns (43.692%)  route 0.996ns (56.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 101.796 - 100.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.220     2.220    tap/dmi_tck
    SLICE_X2Y104         FDRE                                         r  tap/dmi_reg[18]_tap_dmi_reg_r_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.478     2.698 r  tap/dmi_reg[18]_tap_dmi_reg_r_12/Q
                         net (fo=1, routed)           0.996     3.694    tap/dmi_reg[18]_tap_dmi_reg_r_12_n_0
    SLICE_X2Y105         LUT2 (Prop_lut2_I0_O)        0.295     3.989 r  tap/dmi_reg_gate/O
                         net (fo=1, routed)           0.000     3.989    tap/dmi_reg_gate_n_0
    SLICE_X2Y105         FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.796   101.796    tap/dmi_tck
    SLICE_X2Y105         FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism              0.252   102.048    
                         clock uncertainty           -0.035   102.013    
    SLICE_X2Y105         FDRE (Setup_fdre_C_D)        0.077   102.090    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                        102.090    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                 98.101    

Slack (MET) :             98.131ns  (required time - arrival time)
  Source:                 tap/dmi_reg_r_6/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg_r_7/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.518ns (32.082%)  route 1.097ns (67.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 101.925 - 100.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.353     2.353    tap/dmi_tck
    SLICE_X2Y108         FDRE                                         r  tap/dmi_reg_r_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.518     2.871 r  tap/dmi_reg_r_6/Q
                         net (fo=1, routed)           1.097     3.968    tap/dmi_reg_r_6_n_0
    SLICE_X2Y107         FDRE                                         r  tap/dmi_reg_r_7/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.925   101.925    tap/dmi_tck
    SLICE_X2Y107         FDRE                                         r  tap/dmi_reg_r_7/C
                         clock pessimism              0.254   102.179    
                         clock uncertainty           -0.035   102.144    
    SLICE_X2Y107         FDRE (Setup_fdre_C_D)       -0.045   102.099    tap/dmi_reg_r_7
  -------------------------------------------------------------------
                         required time                        102.099    
                         arrival time                          -3.968    
  -------------------------------------------------------------------
                         slack                                 98.131    

Slack (MET) :             98.154ns  (required time - arrival time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.456ns (26.152%)  route 1.288ns (73.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 101.796 - 100.000 ) 
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.070     2.070    tap/dmi_tck
    SLICE_X3Y105         FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456     2.526 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           1.288     3.814    tap/dmi[1]
    SLICE_X3Y105         FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.796   101.796    tap/dmi_tck
    SLICE_X3Y105         FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism              0.274   102.070    
                         clock uncertainty           -0.035   102.035    
    SLICE_X3Y105         FDSE (Setup_fdse_C_D)       -0.067   101.968    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                        101.968    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                 98.154    

Slack (MET) :             98.172ns  (required time - arrival time)
  Source:                 tap/dmi_reg_r_4/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg_r_5/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.518ns (29.353%)  route 1.247ns (70.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 102.033 - 100.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.353     2.353    tap/dmi_tck
    SLICE_X2Y108         FDRE                                         r  tap/dmi_reg_r_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.518     2.871 r  tap/dmi_reg_r_4/Q
                         net (fo=1, routed)           1.247     4.118    tap/dmi_reg_r_4_n_0
    SLICE_X2Y108         FDRE                                         r  tap/dmi_reg_r_5/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.033   102.033    tap/dmi_tck
    SLICE_X2Y108         FDRE                                         r  tap/dmi_reg_r_5/C
                         clock pessimism              0.320   102.353    
                         clock uncertainty           -0.035   102.318    
    SLICE_X2Y108         FDRE (Setup_fdre_C_D)       -0.028   102.290    tap/dmi_reg_r_5
  -------------------------------------------------------------------
                         required time                        102.290    
                         arrival time                          -4.118    
  -------------------------------------------------------------------
                         slack                                 98.172    

Slack (MET) :             98.200ns  (required time - arrival time)
  Source:                 tap/dmi_reg_r_5/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg_r_6/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.518ns (29.828%)  route 1.219ns (70.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 102.033 - 100.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.353     2.353    tap/dmi_tck
    SLICE_X2Y108         FDRE                                         r  tap/dmi_reg_r_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.518     2.871 r  tap/dmi_reg_r_5/Q
                         net (fo=1, routed)           1.219     4.090    tap/dmi_reg_r_5_n_0
    SLICE_X2Y108         FDRE                                         r  tap/dmi_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.033   102.033    tap/dmi_tck
    SLICE_X2Y108         FDRE                                         r  tap/dmi_reg_r_6/C
                         clock pessimism              0.320   102.353    
                         clock uncertainty           -0.035   102.318    
    SLICE_X2Y108         FDRE (Setup_fdre_C_D)       -0.028   102.290    tap/dmi_reg_r_6
  -------------------------------------------------------------------
                         required time                        102.290    
                         arrival time                          -4.090    
  -------------------------------------------------------------------
                         slack                                 98.200    

Slack (MET) :             98.205ns  (required time - arrival time)
  Source:                 tap/dmi_reg_r_8/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg_r_9/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.518ns (29.908%)  route 1.214ns (70.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 101.925 - 100.000 ) 
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.222     2.222    tap/dmi_tck
    SLICE_X2Y107         FDRE                                         r  tap/dmi_reg_r_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.518     2.740 r  tap/dmi_reg_r_8/Q
                         net (fo=1, routed)           1.214     3.954    tap/dmi_reg_r_8_n_0
    SLICE_X2Y107         FDRE                                         r  tap/dmi_reg_r_9/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.925   101.925    tap/dmi_tck
    SLICE_X2Y107         FDRE                                         r  tap/dmi_reg_r_9/C
                         clock pessimism              0.297   102.222    
                         clock uncertainty           -0.035   102.187    
    SLICE_X2Y107         FDRE (Setup_fdre_C_D)       -0.028   102.159    tap/dmi_reg_r_9
  -------------------------------------------------------------------
                         required time                        102.159    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                 98.205    

Slack (MET) :             98.208ns  (required time - arrival time)
  Source:                 tap/dmi_reg_r_0/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg_r_1/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.456ns (26.894%)  route 1.240ns (73.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 102.033 - 100.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.353     2.353    tap/dmi_tck
    SLICE_X3Y108         FDRE                                         r  tap/dmi_reg_r_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.456     2.809 r  tap/dmi_reg_r_0/Q
                         net (fo=1, routed)           1.240     4.049    tap/dmi_reg_r_0_n_0
    SLICE_X3Y108         FDRE                                         r  tap/dmi_reg_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.033   102.033    tap/dmi_tck
    SLICE_X3Y108         FDRE                                         r  tap/dmi_reg_r_1/C
                         clock pessimism              0.320   102.353    
                         clock uncertainty           -0.035   102.318    
    SLICE_X3Y108         FDRE (Setup_fdre_C_D)       -0.061   102.257    tap/dmi_reg_r_1
  -------------------------------------------------------------------
                         required time                        102.257    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 98.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 tap/dmi_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.630%)  route 0.354ns (68.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          0.982     0.982    tap/dmi_tck
    SLICE_X2Y105         FDRE                                         r  tap/dmi_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164     1.146 r  tap/dmi_reg[17]/Q
                         net (fo=1, routed)           0.354     1.501    tap/dmi[17]
    SLICE_X2Y104         SRL16E                                       r  tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.178     1.178    tap/dmi_tck
    SLICE_X2Y104         SRL16E                                       r  tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6/CLK
                         clock pessimism             -0.109     1.069    
    SLICE_X2Y104         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.184    tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 tap/dmi_reg[8]_tap_dmi_reg_r_7/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.247ns (43.723%)  route 0.318ns (56.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.046     1.046    tap/dmi_tck
    SLICE_X2Y104         FDRE                                         r  tap/dmi_reg[8]_tap_dmi_reg_r_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.148     1.194 r  tap/dmi_reg[8]_tap_dmi_reg_r_7/Q
                         net (fo=1, routed)           0.318     1.512    tap/dmi_reg[8]_tap_dmi_reg_r_7_n_0
    SLICE_X2Y106         LUT2 (Prop_lut2_I0_O)        0.099     1.611 r  tap/dmi_reg_gate__0/O
                         net (fo=1, routed)           0.000     1.611    tap/dmi_reg_gate__0_n_0
    SLICE_X2Y106         FDRE                                         r  tap/dmi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.258     1.258    tap/dmi_tck
    SLICE_X2Y106         FDRE                                         r  tap/dmi_reg[7]/C
                         clock pessimism             -0.101     1.157    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.120     1.277    tap/dmi_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6/CLK
                            (rising edge-triggered cell SRL16E clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[8]_tap_dmi_reg_r_7/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.046     1.046    tap/dmi_tck
    SLICE_X2Y104         SRL16E                                       r  tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485     1.531 r  tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6/Q
                         net (fo=1, routed)           0.000     1.531    tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6_n_0
    SLICE_X2Y104         FDRE                                         r  tap/dmi_reg[8]_tap_dmi_reg_r_7/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.178     1.178    tap/dmi_tck
    SLICE_X2Y104         FDRE                                         r  tap/dmi_reg[8]_tap_dmi_reg_r_7/C
                         clock pessimism             -0.132     1.046    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.131     1.177    tap/dmi_reg[8]_tap_dmi_reg_r_7
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 tap/dmi_reg[19]_srl13___tap_dmi_reg_r_11/CLK
                            (rising edge-triggered cell SRL16E clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[18]_tap_dmi_reg_r_12/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.046     1.046    tap/dmi_tck
    SLICE_X2Y104         SRL16E                                       r  tap/dmi_reg[19]_srl13___tap_dmi_reg_r_11/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     1.534 r  tap/dmi_reg[19]_srl13___tap_dmi_reg_r_11/Q
                         net (fo=1, routed)           0.000     1.534    tap/dmi_reg[19]_srl13___tap_dmi_reg_r_11_n_0
    SLICE_X2Y104         FDRE                                         r  tap/dmi_reg[18]_tap_dmi_reg_r_12/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.178     1.178    tap/dmi_tck
    SLICE_X2Y104         FDRE                                         r  tap/dmi_reg[18]_tap_dmi_reg_r_12/C
                         clock pessimism             -0.132     1.046    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.131     1.177    tap/dmi_reg[18]_tap_dmi_reg_r_12
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 tap/dmi_reg_r_12/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.333%)  route 0.223ns (51.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.104ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.052     1.052    tap/dmi_tck
    SLICE_X2Y107         FDRE                                         r  tap/dmi_reg_r_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.164     1.216 r  tap/dmi_reg_r_12/Q
                         net (fo=1, routed)           0.223     1.440    tap/dmi_reg_r_12_n_0
    SLICE_X2Y105         LUT2 (Prop_lut2_I1_O)        0.045     1.485 r  tap/dmi_reg_gate/O
                         net (fo=1, routed)           0.000     1.485    tap/dmi_reg_gate_n_0
    SLICE_X2Y105         FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.104     1.104    tap/dmi_tck
    SLICE_X2Y105         FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism             -0.101     1.003    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.120     1.123    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 tap/dmi_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.164ns (32.341%)  route 0.343ns (67.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.104ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          0.982     0.982    tap/dmi_tck
    SLICE_X2Y105         FDSE                                         r  tap/dmi_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDSE (Prop_fdse_C_Q)         0.164     1.146 r  tap/dmi_reg[6]/Q
                         net (fo=1, routed)           0.343     1.489    tap/dmi[6]
    SLICE_X2Y105         FDSE                                         r  tap/dmi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.104     1.104    tap/dmi_tck
    SLICE_X2Y105         FDSE                                         r  tap/dmi_reg[5]/C
                         clock pessimism             -0.122     0.982    
    SLICE_X2Y105         FDSE (Hold_fdse_C_D)         0.052     1.034    tap/dmi_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 tap/dmi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.869%)  route 0.384ns (73.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.104ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          0.982     0.982    tap/dmi_tck
    SLICE_X3Y105         FDRE                                         r  tap/dmi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141     1.123 r  tap/dmi_reg[2]/Q
                         net (fo=1, routed)           0.384     1.507    tap/dmi[2]
    SLICE_X3Y105         FDRE                                         r  tap/dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.104     1.104    tap/dmi_tck
    SLICE_X3Y105         FDRE                                         r  tap/dmi_reg[1]/C
                         clock pessimism             -0.122     0.982    
    SLICE_X3Y105         FDRE (Hold_fdre_C_D)         0.066     1.048    tap/dmi_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.148ns (26.728%)  route 0.406ns (73.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.104ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          0.982     0.982    tap/dmi_tck
    SLICE_X2Y105         FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDSE (Prop_fdse_C_Q)         0.148     1.130 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           0.406     1.536    tap/dmi[4]
    SLICE_X3Y105         FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.104     1.104    tap/dmi_tck
    SLICE_X3Y105         FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism             -0.109     0.995    
    SLICE_X3Y105         FDRE (Hold_fdre_C_D)         0.019     1.014    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 tap/dmi_reg_r_11/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg_r_12/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.618%)  route 0.456ns (76.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.052     1.052    tap/dmi_tck
    SLICE_X3Y107         FDRE                                         r  tap/dmi_reg_r_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141     1.193 r  tap/dmi_reg_r_11/Q
                         net (fo=1, routed)           0.456     1.649    tap/dmi_reg_r_11_n_0
    SLICE_X2Y107         FDRE                                         r  tap/dmi_reg_r_12/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.184     1.184    tap/dmi_tck
    SLICE_X2Y107         FDRE                                         r  tap/dmi_reg_r_12/C
                         clock pessimism             -0.119     1.065    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.059     1.124    tap/dmi_reg_r_12
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 tap/dmi_reg_r_7/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg_r_8/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.164ns (27.119%)  route 0.441ns (72.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.052     1.052    tap/dmi_tck
    SLICE_X2Y107         FDRE                                         r  tap/dmi_reg_r_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.164     1.216 r  tap/dmi_reg_r_7/Q
                         net (fo=2, routed)           0.441     1.657    tap/dmi_reg_r_7_n_0
    SLICE_X2Y107         FDRE                                         r  tap/dmi_reg_r_8/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.184     1.184    tap/dmi_tck
    SLICE_X2Y107         FDRE                                         r  tap/dmi_reg_r_8/C
                         clock pessimism             -0.132     1.052    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.063     1.115    tap/dmi_reg_r_8
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.542    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C      n/a            1.000         100.000     99.000     SLICE_X3Y105  tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X2Y105  tap/dmi_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X2Y104  tap/dmi_reg[18]_tap_dmi_reg_r_12/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X3Y105  tap/dmi_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X3Y105  tap/dmi_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X3Y105  tap/dmi_reg[3]/C
Min Period        n/a     FDSE/C      n/a            1.000         100.000     99.000     SLICE_X2Y105  tap/dmi_reg[4]/C
Min Period        n/a     FDSE/C      n/a            1.000         100.000     99.000     SLICE_X2Y105  tap/dmi_reg[5]/C
Min Period        n/a     FDSE/C      n/a            1.000         100.000     99.000     SLICE_X2Y105  tap/dmi_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X2Y106  tap/dmi_reg[7]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y104  tap/dmi_reg[19]_srl13___tap_dmi_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y104  tap/dmi_reg[19]_srl13___tap_dmi_reg_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y104  tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y104  tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6/CLK
Low Pulse Width   Slow    FDSE/C      n/a            0.500         50.000      49.500     SLICE_X3Y105  tap/dmi_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X2Y105  tap/dmi_reg[17]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X2Y104  tap/dmi_reg[18]_tap_dmi_reg_r_12/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X2Y104  tap/dmi_reg[18]_tap_dmi_reg_r_12/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X3Y105  tap/dmi_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X3Y105  tap/dmi_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y104  tap/dmi_reg[19]_srl13___tap_dmi_reg_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y104  tap/dmi_reg[19]_srl13___tap_dmi_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y104  tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y104  tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6/CLK
High Pulse Width  Slow    FDSE/C      n/a            0.500         50.000      49.500     SLICE_X3Y105  tap/dmi_reg[0]/C
High Pulse Width  Fast    FDSE/C      n/a            0.500         50.000      49.500     SLICE_X3Y105  tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X2Y105  tap/dmi_reg[17]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X2Y105  tap/dmi_reg[17]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X2Y104  tap/dmi_reg[18]_tap_dmi_reg_r_12/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X2Y104  tap/dmi_reg[18]_tap_dmi_reg_r_12/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.898ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.671ns (30.717%)  route 1.513ns (69.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 103.215 - 100.000 ) 
    Source Clock Delay      (SCD):    3.591ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.803     3.591    tap/dtmcs_tck
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.518     4.109 r  tap/dtmcs_reg[15]/Q
                         net (fo=2, routed)           1.513     5.623    tap/dtmcs[15]
    SLICE_X50Y44         LUT3 (Prop_lut3_I2_O)        0.153     5.776 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000     5.776    tap/dtmcs[14]_i_1_n_0
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673   103.215    tap/dtmcs_tck
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.376   103.591    
                         clock uncertainty           -0.035   103.556    
    SLICE_X50Y44         FDRE (Setup_fdre_C_D)        0.118   103.674    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                        103.674    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                 97.898    

Slack (MET) :             97.905ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.456ns (24.708%)  route 1.390ns (75.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 103.217 - 100.000 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.796     3.584    tap/dtmcs_tck
    SLICE_X53Y44         FDRE                                         r  tap/dtmcs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.456     4.040 r  tap/dtmcs_reg[17]/Q
                         net (fo=2, routed)           1.390     5.430    tap/dtmcs[17]
    SLICE_X48Y46         FDRE                                         r  tap/dtmcs_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.675   103.217    tap/dtmcs_tck
    SLICE_X48Y46         FDRE                                         r  tap/dtmcs_r_reg[17]/C
                         clock pessimism              0.262   103.479    
                         clock uncertainty           -0.035   103.444    
    SLICE_X48Y46         FDRE (Setup_fdre_C_D)       -0.109   103.335    tap/dtmcs_r_reg[17]
  -------------------------------------------------------------------
                         required time                        103.335    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                 97.905    

Slack (MET) :             97.923ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.605ns (33.202%)  route 1.217ns (66.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 103.044 - 100.000 ) 
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.804     3.592    tap/dtmcs_tck
    SLICE_X49Y42         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456     4.048 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           1.217     5.266    tap/dtmcs[34]
    SLICE_X52Y52         LUT3 (Prop_lut3_I2_O)        0.149     5.415 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     5.415    tap/dtmcs[33]_i_2_n_0
    SLICE_X52Y52         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502   103.044    tap/dtmcs_tck
    SLICE_X52Y52         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.254   103.298    
                         clock uncertainty           -0.035   103.263    
    SLICE_X52Y52         FDRE (Setup_fdre_C_D)        0.075   103.338    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.338    
                         arrival time                          -5.415    
  -------------------------------------------------------------------
                         slack                                 97.923    

Slack (MET) :             97.937ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.573ns (28.682%)  route 1.425ns (71.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 103.053 - 100.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.624     3.412    tap/dtmcs_tck
    SLICE_X52Y52         FDRE                                         r  tap/dtmcs_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.456     3.868 r  tap/dtmcs_reg[25]/Q
                         net (fo=2, routed)           1.425     5.293    tap/dtmcs[25]
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.117     5.410 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000     5.410    tap/dtmcs[24]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.511   103.053    tap/dtmcs_tck
    SLICE_X49Y50         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.254   103.307    
                         clock uncertainty           -0.035   103.272    
    SLICE_X49Y50         FDRE (Setup_fdre_C_D)        0.075   103.347    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                        103.347    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                 97.937    

Slack (MET) :             98.135ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.478ns (33.285%)  route 0.958ns (66.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 103.208 - 100.000 ) 
    Source Clock Delay      (SCD):    3.591ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.803     3.591    tap/dtmcs_tck
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.478     4.069 r  tap/dtmcs_reg[9]/Q
                         net (fo=2, routed)           0.958     5.027    tap/dtmcs[9]
    SLICE_X52Y45         FDRE                                         r  tap/dtmcs_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.666   103.208    tap/dtmcs_tck
    SLICE_X52Y45         FDRE                                         r  tap/dtmcs_r_reg[9]/C
                         clock pessimism              0.262   103.470    
                         clock uncertainty           -0.035   103.435    
    SLICE_X52Y45         FDRE (Setup_fdre_C_D)       -0.273   103.162    tap/dtmcs_r_reg[9]
  -------------------------------------------------------------------
                         required time                        103.162    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                 98.135    

Slack (MET) :             98.137ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.580ns (30.568%)  route 1.317ns (69.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 103.208 - 100.000 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.633     3.421    tap/dtmcs_tck
    SLICE_X49Y50         FDRE                                         r  tap/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.456     3.877 r  tap/dtmcs_reg[18]/Q
                         net (fo=2, routed)           1.317     5.195    tap/dtmcs[18]
    SLICE_X53Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.319 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000     5.319    tap/dtmcs[17]_i_1_n_0
    SLICE_X53Y44         FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.666   103.208    tap/dtmcs_tck
    SLICE_X53Y44         FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.254   103.462    
                         clock uncertainty           -0.035   103.427    
    SLICE_X53Y44         FDRE (Setup_fdre_C_D)        0.029   103.456    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                        103.456    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                 98.137    

Slack (MET) :             98.162ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.744ns (41.982%)  route 1.028ns (58.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 103.053 - 100.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.624     3.412    tap/dtmcs_tck
    SLICE_X52Y52         FDRE                                         r  tap/dtmcs_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.419     3.831 r  tap/dtmcs_reg[27]/Q
                         net (fo=2, routed)           1.028     4.860    tap/dtmcs[27]
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.325     5.185 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000     5.185    tap/dtmcs[26]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.511   103.053    tap/dtmcs_tck
    SLICE_X49Y50         FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.254   103.307    
                         clock uncertainty           -0.035   103.272    
    SLICE_X49Y50         FDRE (Setup_fdre_C_D)        0.075   103.347    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                        103.347    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                 98.162    

Slack (MET) :             98.242ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.456ns (29.004%)  route 1.116ns (70.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 103.051 - 100.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.624     3.412    tap/dtmcs_tck
    SLICE_X52Y52         FDRE                                         r  tap/dtmcs_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.456     3.868 r  tap/dtmcs_reg[32]/Q
                         net (fo=2, routed)           1.116     4.985    tap/dtmcs[32]
    SLICE_X51Y52         FDRE                                         r  tap/dtmcs_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.509   103.051    tap/dtmcs_tck
    SLICE_X51Y52         FDRE                                         r  tap/dtmcs_r_reg[32]/C
                         clock pessimism              0.254   103.305    
                         clock uncertainty           -0.035   103.270    
    SLICE_X51Y52         FDRE (Setup_fdre_C_D)       -0.043   103.227    tap/dtmcs_r_reg[32]
  -------------------------------------------------------------------
                         required time                        103.227    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                 98.242    

Slack (MET) :             98.259ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.718ns (44.565%)  route 0.893ns (55.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 103.044 - 100.000 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.633     3.421    tap/dtmcs_tck
    SLICE_X49Y50         FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.419     3.840 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           0.893     4.734    tap/dtmcs[26]
    SLICE_X52Y52         LUT3 (Prop_lut3_I2_O)        0.299     5.033 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     5.033    tap/dtmcs[25]_i_1_n_0
    SLICE_X52Y52         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502   103.044    tap/dtmcs_tck
    SLICE_X52Y52         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.254   103.298    
                         clock uncertainty           -0.035   103.263    
    SLICE_X52Y52         FDRE (Setup_fdre_C_D)        0.029   103.292    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        103.292    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                 98.259    

Slack (MET) :             98.262ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.419ns (30.770%)  route 0.943ns (69.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 103.051 - 100.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.624     3.412    tap/dtmcs_tck
    SLICE_X52Y52         FDRE                                         r  tap/dtmcs_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.419     3.831 r  tap/dtmcs_reg[31]/Q
                         net (fo=2, routed)           0.943     4.774    tap/dtmcs[31]
    SLICE_X51Y52         FDRE                                         r  tap/dtmcs_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.509   103.051    tap/dtmcs_tck
    SLICE_X51Y52         FDRE                                         r  tap/dtmcs_r_reg[31]/C
                         clock pessimism              0.254   103.305    
                         clock uncertainty           -0.035   103.270    
    SLICE_X51Y52         FDRE (Setup_fdre_C_D)       -0.234   103.036    tap/dtmcs_r_reg[31]
  -------------------------------------------------------------------
                         required time                        103.036    
                         arrival time                          -4.774    
  -------------------------------------------------------------------
                         slack                                 98.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.142%)  route 0.226ns (63.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.628     1.303    tap/dtmcs_tck
    SLICE_X53Y44         FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.128     1.431 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           0.226     1.657    tap/dtmcs[2]
    SLICE_X51Y42         FDRE                                         r  tap/dtmcs_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.902     1.686    tap/dtmcs_tck
    SLICE_X51Y42         FDRE                                         r  tap/dtmcs_r_reg[2]/C
                         clock pessimism             -0.117     1.568    
    SLICE_X51Y42         FDRE (Hold_fdre_C_D)         0.016     1.584    tap/dtmcs_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.245ns (53.490%)  route 0.213ns (46.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.629     1.304    tap/dtmcs_tck
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.148     1.452 r  tap/dtmcs_reg[9]/Q
                         net (fo=2, routed)           0.213     1.665    tap/dtmcs[9]
    SLICE_X53Y44         LUT3 (Prop_lut3_I2_O)        0.097     1.762 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     1.762    tap/dtmcs[8]_i_1_n_0
    SLICE_X53Y44         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.902     1.686    tap/dtmcs_tck
    SLICE_X53Y44         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism             -0.117     1.568    
    SLICE_X53Y44         FDRE (Hold_fdre_C_D)         0.107     1.675    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.500%)  route 0.254ns (66.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.563     1.238    tap/dtmcs_tck
    SLICE_X52Y52         FDRE                                         r  tap/dtmcs_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.128     1.366 r  tap/dtmcs_reg[30]/Q
                         net (fo=2, routed)           0.254     1.620    tap/dtmcs[30]
    SLICE_X51Y52         FDRE                                         r  tap/dtmcs_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.834     1.618    tap/dtmcs_tck
    SLICE_X51Y52         FDRE                                         r  tap/dtmcs_r_reg[30]/C
                         clock pessimism             -0.114     1.504    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.022     1.526    tap/dtmcs_r_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.185%)  route 0.255ns (60.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.629     1.304    tap/dtmcs_tck
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.164     1.468 r  tap/dtmcs_reg[13]/Q
                         net (fo=2, routed)           0.255     1.723    tap/dtmcs[13]
    SLICE_X52Y45         FDRE                                         r  tap/dtmcs_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.902     1.686    tap/dtmcs_tck
    SLICE_X52Y45         FDRE                                         r  tap/dtmcs_r_reg[13]/C
                         clock pessimism             -0.117     1.568    
    SLICE_X52Y45         FDRE (Hold_fdre_C_D)         0.059     1.627    tap/dtmcs_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.533%)  route 0.226ns (60.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.629     1.304    tap/dtmcs_tck
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.148     1.452 r  tap/dtmcs_reg[16]/Q
                         net (fo=2, routed)           0.226     1.679    tap/dtmcs[16]
    SLICE_X52Y44         FDRE                                         r  tap/dtmcs_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.902     1.686    tap/dtmcs_tck
    SLICE_X52Y44         FDRE                                         r  tap/dtmcs_r_reg[16]/C
                         clock pessimism             -0.117     1.568    
    SLICE_X52Y44         FDRE (Hold_fdre_C_D)         0.006     1.574    tap/dtmcs_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.187ns (34.670%)  route 0.352ns (65.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.628     1.303    tap/dtmcs_tck
    SLICE_X53Y44         FDRE                                         r  tap/dtmcs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141     1.444 r  tap/dtmcs_reg[17]/Q
                         net (fo=2, routed)           0.352     1.797    tap/dtmcs[17]
    SLICE_X50Y44         LUT3 (Prop_lut3_I2_O)        0.046     1.843 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000     1.843    tap/dtmcs[16]_i_1_n_0
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.687    tap/dtmcs_tck
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism             -0.117     1.569    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.131     1.700    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.161%)  route 0.283ns (68.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.628     1.303    tap/dtmcs_tck
    SLICE_X53Y44         FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.128     1.431 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           0.283     1.714    tap/dtmcs[2]
    SLICE_X49Y42         FDRE                                         r  tap/dtmcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.904     1.688    tap/dtmcs_tck
    SLICE_X49Y42         FDRE                                         r  tap/dtmcs_reg[1]/C
                         clock pessimism             -0.117     1.570    
    SLICE_X49Y42         FDRE (Hold_fdre_C_D)        -0.008     1.562    tap/dtmcs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.279%)  route 0.325ns (69.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.563     1.238    tap/dtmcs_tck
    SLICE_X52Y52         FDRE                                         r  tap/dtmcs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.141     1.379 r  tap/dtmcs_reg[28]/Q
                         net (fo=2, routed)           0.325     1.703    tap/dtmcs[28]
    SLICE_X51Y52         FDRE                                         r  tap/dtmcs_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.834     1.618    tap/dtmcs_tck
    SLICE_X51Y52         FDRE                                         r  tap/dtmcs_r_reg[28]/C
                         clock pessimism             -0.114     1.504    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.047     1.551    tap/dtmcs_r_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.565     1.240    tap/dtmcs_tck
    SLICE_X49Y50         FDRE                                         r  tap/dtmcs_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.128     1.368 r  tap/dtmcs_reg[24]/Q
                         net (fo=2, routed)           0.059     1.427    tap/dtmcs[24]
    SLICE_X48Y50         FDRE                                         r  tap/dtmcs_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.836     1.620    tap/dtmcs_tck
    SLICE_X48Y50         FDRE                                         r  tap/dtmcs_r_reg[24]/C
                         clock pessimism             -0.367     1.253    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.018     1.271    tap/dtmcs_r_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.526%)  route 0.321ns (71.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.563     1.238    tap/dtmcs_tck
    SLICE_X52Y52         FDRE                                         r  tap/dtmcs_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.128     1.366 r  tap/dtmcs_reg[31]/Q
                         net (fo=2, routed)           0.321     1.686    tap/dtmcs[31]
    SLICE_X51Y52         FDRE                                         r  tap/dtmcs_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.834     1.618    tap/dtmcs_tck
    SLICE_X51Y52         FDRE                                         r  tap/dtmcs_r_reg[31]/C
                         clock pessimism             -0.114     1.504    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.018     1.522    tap/dtmcs_r_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y5  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X45Y42   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X48Y46   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X47Y44   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X48Y46   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y45   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X47Y44   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X47Y44   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y44   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X48Y46   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y46   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y44   tap/dtmcs_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y46   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y44   tap/dtmcs_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y44   tap/dtmcs_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y46   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y48   tap/dtmcs_r_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y52   tap/dtmcs_r_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y52   tap/dtmcs_r_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y52   tap/dtmcs_r_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y42   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y42   tap/dtmcs_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y46   tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y46   tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y44   tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y44   tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y46   tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X48Y46   tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y45   tap/dtmcs_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y44   tap/dtmcs_r_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.864ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.642ns (54.524%)  route 0.535ns (45.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 101.335 - 100.000 ) 
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.577     1.577    tap/idcode_tck
    SLICE_X30Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518     2.095 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.535     2.631    tap/idcode[0]
    SLICE_X30Y80         LUT3 (Prop_lut3_I2_O)        0.124     2.755 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.755    tap/idcode[0]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.335   101.335    tap/idcode_tck
    SLICE_X30Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.242   101.577    
                         clock uncertainty           -0.035   101.542    
    SLICE_X30Y80         FDRE (Setup_fdre_C_D)        0.077   101.619    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.619    
                         arrival time                          -2.755    
  -------------------------------------------------------------------
                         slack                                 98.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.581     0.581    tap/idcode_tck
    SLICE_X30Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.164     0.745 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.177     0.923    tap/idcode[0]
    SLICE_X30Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.968 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.968    tap/idcode[0]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.678     0.678    tap/idcode_tck
    SLICE_X30Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.097     0.581    
    SLICE_X30Y80         FDRE (Hold_fdre_C_D)         0.120     0.701    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X30Y80  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y80  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y80  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y80  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y80  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        4.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.809ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][73]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.776ns (40.812%)  route 1.125ns (59.188%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 18.825 - 10.000 ) 
    Source Clock Delay      (SCD):    12.903ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.726    12.903    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X84Y60         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDRE (Prop_fdre_C_Q)         0.478    13.381 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][73]/Q
                         net (fo=1, routed)           1.125    14.507    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][73]
    SLICE_X82Y60         LUT4 (Prop_lut4_I3_O)        0.298    14.805 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[73]_i_1/O
                         net (fo=1, routed)           0.000    14.805    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[72]
    SLICE_X82Y60         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.605    18.825    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X82Y60         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/C
                         clock pessimism              0.412    19.237    
                         clock uncertainty           -0.172    19.064    
    SLICE_X82Y60         FDCE (Setup_fdce_C_D)        0.032    19.096    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]
  -------------------------------------------------------------------
                         required time                         19.096    
                         arrival time                         -14.805    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.779ns (41.120%)  route 1.115ns (58.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 18.812 - 10.000 ) 
    Source Clock Delay      (SCD):    12.892ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.715    12.892    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X74Y56         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y56         FDRE (Prop_fdre_C_Q)         0.478    13.370 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][47]/Q
                         net (fo=1, routed)           1.115    14.486    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][47]
    SLICE_X72Y56         LUT4 (Prop_lut4_I3_O)        0.301    14.787 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[47]_i_1/O
                         net (fo=1, routed)           0.000    14.787    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[46]
    SLICE_X72Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.592    18.812    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/C
                         clock pessimism              0.412    19.224    
                         clock uncertainty           -0.172    19.051    
    SLICE_X72Y56         FDCE (Setup_fdce_C_D)        0.031    19.082    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                         19.082    
                         arrival time                         -14.787    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][33]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.642ns (36.089%)  route 1.137ns (63.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.826ns = ( 18.826 - 10.000 ) 
    Source Clock Delay      (SCD):    12.904ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.727    12.904    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X84Y58         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y58         FDRE (Prop_fdre_C_Q)         0.518    13.422 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][33]/Q
                         net (fo=1, routed)           1.137    14.559    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][33]
    SLICE_X82Y58         LUT4 (Prop_lut4_I3_O)        0.124    14.683 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[33]_i_1/O
                         net (fo=1, routed)           0.000    14.683    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[32]
    SLICE_X82Y58         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.606    18.826    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X82Y58         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/C
                         clock pessimism              0.412    19.238    
                         clock uncertainty           -0.172    19.065    
    SLICE_X82Y58         FDCE (Setup_fdce_C_D)        0.029    19.094    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]
  -------------------------------------------------------------------
                         required time                         19.094    
                         arrival time                         -14.683    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.642ns (36.077%)  route 1.138ns (63.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.815ns = ( 18.815 - 10.000 ) 
    Source Clock Delay      (SCD):    12.893ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.716    12.893    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X74Y52         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y52         FDRE (Prop_fdre_C_Q)         0.518    13.411 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][42]/Q
                         net (fo=1, routed)           1.138    14.549    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][42]
    SLICE_X75Y51         LUT4 (Prop_lut4_I0_O)        0.124    14.673 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[42]_i_1/O
                         net (fo=1, routed)           0.000    14.673    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[41]
    SLICE_X75Y51         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.595    18.815    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X75Y51         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/C
                         clock pessimism              0.412    19.227    
                         clock uncertainty           -0.172    19.054    
    SLICE_X75Y51         FDCE (Setup_fdce_C_D)        0.031    19.085    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                         19.085    
                         arrival time                         -14.673    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][44]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.716ns (41.337%)  route 1.016ns (58.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 18.890 - 10.000 ) 
    Source Clock Delay      (SCD):    12.979ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.802    12.979    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/CLK
    SLICE_X64Y9          FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y9          FDRE (Prop_fdre_C_Q)         0.419    13.398 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][44]/Q
                         net (fo=1, routed)           1.016    14.414    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[21]
    SLICE_X63Y10         LUT4 (Prop_lut4_I1_O)        0.297    14.711 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[44]_i_1/O
                         net (fo=1, routed)           0.000    14.711    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[21]
    SLICE_X63Y10         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.671    18.890    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X63Y10         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism              0.412    19.302    
                         clock uncertainty           -0.172    19.130    
    SLICE_X63Y10         FDCE (Setup_fdce_C_D)        0.032    19.162    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         19.162    
                         arrival time                         -14.711    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.779ns (43.927%)  route 0.994ns (56.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.813ns = ( 18.813 - 10.000 ) 
    Source Clock Delay      (SCD):    12.895ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.718    12.895    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X78Y57         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y57         FDRE (Prop_fdre_C_Q)         0.478    13.373 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][7]/Q
                         net (fo=1, routed)           0.994    14.368    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][7]
    SLICE_X76Y57         LUT4 (Prop_lut4_I0_O)        0.301    14.669 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[7]_i_1/O
                         net (fo=1, routed)           0.000    14.669    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[6]
    SLICE_X76Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.593    18.813    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/C
                         clock pessimism              0.412    19.225    
                         clock uncertainty           -0.172    19.052    
    SLICE_X76Y57         FDCE (Setup_fdce_C_D)        0.079    19.131    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         19.131    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][50]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.779ns (44.917%)  route 0.955ns (55.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.815ns = ( 18.815 - 10.000 ) 
    Source Clock Delay      (SCD):    12.893ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.716    12.893    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X74Y52         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y52         FDRE (Prop_fdre_C_Q)         0.478    13.371 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][50]/Q
                         net (fo=1, routed)           0.955    14.327    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][50]
    SLICE_X74Y51         LUT4 (Prop_lut4_I0_O)        0.301    14.628 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[50]_i_1/O
                         net (fo=1, routed)           0.000    14.628    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[49]
    SLICE_X74Y51         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.595    18.815    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y51         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/C
                         clock pessimism              0.412    19.227    
                         clock uncertainty           -0.172    19.054    
    SLICE_X74Y51         FDCE (Setup_fdce_C_D)        0.079    19.133    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                         19.133    
                         arrival time                         -14.628    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.580ns (34.861%)  route 1.084ns (65.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.940ns = ( 18.940 - 10.000 ) 
    Source Clock Delay      (SCD):    13.026ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.849    13.026    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/CLK
    SLICE_X72Y12         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y12         FDRE (Prop_fdre_C_Q)         0.456    13.482 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][54]/Q
                         net (fo=1, routed)           1.084    14.566    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[31]
    SLICE_X72Y11         LUT4 (Prop_lut4_I1_O)        0.124    14.690 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[54]_i_1/O
                         net (fo=1, routed)           0.000    14.690    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[31]
    SLICE_X72Y11         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.721    18.940    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X72Y11         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism              0.412    19.352    
                         clock uncertainty           -0.172    19.180    
    SLICE_X72Y11         FDCE (Setup_fdce_C_D)        0.031    19.211    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         19.211    
                         arrival time                         -14.690    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.518ns (33.101%)  route 1.047ns (66.899%))
  Logic Levels:           0  
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.880ns = ( 18.880 - 10.000 ) 
    Source Clock Delay      (SCD):    12.964ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.787    12.964    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/CLK
    SLICE_X58Y28         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.518    13.482 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/Q
                         net (fo=75, routed)          1.047    14.529    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]_0[0]
    SLICE_X55Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.661    18.880    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X55Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.412    19.292    
                         clock uncertainty           -0.172    19.120    
    SLICE_X55Y13         FDCE (Setup_fdce_C_D)       -0.067    19.053    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         19.053    
                         arrival time                         -14.529    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.580ns (33.744%)  route 1.139ns (66.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.818ns = ( 18.818 - 10.000 ) 
    Source Clock Delay      (SCD):    12.894ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.717    12.894    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X79Y60         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y60         FDRE (Prop_fdre_C_Q)         0.456    13.350 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][55]/Q
                         net (fo=1, routed)           1.139    14.489    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][55]
    SLICE_X80Y60         LUT4 (Prop_lut4_I0_O)        0.124    14.613 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[55]_i_1/O
                         net (fo=1, routed)           0.000    14.613    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[54]
    SLICE_X80Y60         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.598    18.818    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X80Y60         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/C
                         clock pessimism              0.412    19.230    
                         clock uncertainty           -0.172    19.057    
    SLICE_X80Y60         FDCE (Setup_fdce_C_D)        0.081    19.138    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                         19.138    
                         arrival time                         -14.613    
  -------------------------------------------------------------------
                         slack                                  4.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][44]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.664%)  route 0.102ns (35.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.795ns
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.596     4.030    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X75Y50         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDRE (Prop_fdre_C_Q)         0.141     4.171 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][44]/Q
                         net (fo=1, routed)           0.102     4.272    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][44]
    SLICE_X76Y49         LUT4 (Prop_lut4_I3_O)        0.045     4.317 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[44]_i_1/O
                         net (fo=1, routed)           0.000     4.317    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[43]
    SLICE_X76Y49         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.929     3.795    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y49         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism             -0.578     3.216    
                         clock uncertainty            0.172     3.389    
    SLICE_X76Y49         FDCE (Hold_fdce_C_D)         0.120     3.509    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         -3.509    
                         arrival time                           4.317    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.731ns
    Source Clock Delay      (SCD):    4.027ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.593     4.027    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X73Y56         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y56         FDRE (Prop_fdre_C_Q)         0.141     4.168 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][47]/Q
                         net (fo=1, routed)           0.057     4.225    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][47]
    SLICE_X72Y56         LUT4 (Prop_lut4_I0_O)        0.045     4.270 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[47]_i_1/O
                         net (fo=1, routed)           0.000     4.270    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[46]
    SLICE_X72Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.865     3.731    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/C
                         clock pessimism             -0.578     3.152    
                         clock uncertainty            0.172     3.325    
    SLICE_X72Y56         FDCE (Hold_fdce_C_D)         0.092     3.417    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                         -3.417    
                         arrival time                           4.270    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.733ns
    Source Clock Delay      (SCD):    4.028ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.594     4.028    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X77Y57         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y57         FDRE (Prop_fdre_C_Q)         0.141     4.169 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][15]/Q
                         net (fo=1, routed)           0.087     4.256    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][15]
    SLICE_X76Y57         LUT4 (Prop_lut4_I3_O)        0.045     4.301 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[15]_i_1/O
                         net (fo=1, routed)           0.000     4.301    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[14]
    SLICE_X76Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.867     3.733    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/C
                         clock pessimism             -0.578     3.154    
                         clock uncertainty            0.172     3.327    
    SLICE_X76Y57         FDCE (Hold_fdce_C_D)         0.120     3.447    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.447    
                         arrival time                           4.301    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.230%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.773ns
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.631     4.065    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/CLK
    SLICE_X69Y8          FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y8          FDRE (Prop_fdre_C_Q)         0.141     4.206 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][55]/Q
                         net (fo=1, routed)           0.101     4.308    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[32]
    SLICE_X70Y8          LUT4 (Prop_lut4_I1_O)        0.045     4.353 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[55]_i_1/O
                         net (fo=1, routed)           0.000     4.353    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[32]
    SLICE_X70Y8          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.907     3.773    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X70Y8          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/C
                         clock pessimism             -0.578     3.194    
                         clock uncertainty            0.172     3.367    
    SLICE_X70Y8          FDCE (Hold_fdce_C_D)         0.120     3.487    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                         -3.487    
                         arrival time                           4.353    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][39]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.773ns
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.631     4.065    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/CLK
    SLICE_X69Y9          FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y9          FDRE (Prop_fdre_C_Q)         0.141     4.206 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][39]/Q
                         net (fo=1, routed)           0.102     4.309    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][16]
    SLICE_X70Y9          LUT4 (Prop_lut4_I0_O)        0.045     4.354 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[39]_i_1/O
                         net (fo=1, routed)           0.000     4.354    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[16]
    SLICE_X70Y9          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.907     3.773    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X70Y9          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism             -0.578     3.194    
                         clock uncertainty            0.172     3.367    
    SLICE_X70Y9          FDCE (Hold_fdce_C_D)         0.120     3.487    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         -3.487    
                         arrival time                           4.354    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    4.061ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.627     4.061    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/CLK
    SLICE_X48Y12         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.141     4.202 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][32]/Q
                         net (fo=1, routed)           0.086     4.288    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][15]
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.045     4.333 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[32]_i_1/O
                         net (fo=1, routed)           0.000     4.333    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[15]
    SLICE_X49Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.901     3.767    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X49Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/C
                         clock pessimism             -0.578     3.188    
                         clock uncertainty            0.172     3.361    
    SLICE_X49Y12         FDCE (Hold_fdce_C_D)         0.091     3.452    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                         -3.452    
                         arrival time                           4.333    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.061%)  route 0.114ns (37.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    4.033ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.599     4.033    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X81Y59         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y59         FDRE (Prop_fdre_C_Q)         0.141     4.174 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][2]/Q
                         net (fo=1, routed)           0.114     4.288    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][2]
    SLICE_X78Y59         LUT4 (Prop_lut4_I3_O)        0.045     4.333 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[2]_i_1/O
                         net (fo=1, routed)           0.000     4.333    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[1]
    SLICE_X78Y59         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.869     3.735    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y59         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/C
                         clock pessimism             -0.578     3.156    
                         clock uncertainty            0.172     3.329    
    SLICE_X78Y59         FDCE (Hold_fdce_C_D)         0.121     3.450    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.450    
                         arrival time                           4.333    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][68]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.792ns
    Source Clock Delay      (SCD):    4.084ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.650     4.084    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/CLK
    SLICE_X73Y11         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y11         FDRE (Prop_fdre_C_Q)         0.141     4.225 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][68]/Q
                         net (fo=1, routed)           0.095     4.320    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][40]
    SLICE_X72Y11         LUT4 (Prop_lut4_I0_O)        0.045     4.365 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[68]_i_1/O
                         net (fo=1, routed)           0.000     4.365    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[40]
    SLICE_X72Y11         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.926     3.792    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X72Y11         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism             -0.578     3.213    
                         clock uncertainty            0.172     3.386    
    SLICE_X72Y11         FDCE (Hold_fdce_C_D)         0.092     3.478    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           4.365    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.792ns
    Source Clock Delay      (SCD):    4.084ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.650     4.084    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/CLK
    SLICE_X73Y11         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y11         FDRE (Prop_fdre_C_Q)         0.141     4.225 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][25]/Q
                         net (fo=1, routed)           0.097     4.322    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][2]
    SLICE_X72Y11         LUT4 (Prop_lut4_I0_O)        0.045     4.367 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[25]_i_1/O
                         net (fo=1, routed)           0.000     4.367    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[2]
    SLICE_X72Y11         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.926     3.792    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X72Y11         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/C
                         clock pessimism             -0.578     3.213    
                         clock uncertainty            0.172     3.386    
    SLICE_X72Y11         FDCE (Hold_fdce_C_D)         0.091     3.477    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           4.367    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.493%)  route 0.098ns (34.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.772ns
    Source Clock Delay      (SCD):    4.064ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.630     4.064    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/CLK
    SLICE_X64Y11         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.141     4.205 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][27]/Q
                         net (fo=1, routed)           0.098     4.303    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][4]
    SLICE_X67Y11         LUT4 (Prop_lut4_I0_O)        0.045     4.348 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[27]_i_1/O
                         net (fo=1, routed)           0.000     4.348    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[4]
    SLICE_X67Y11         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.906     3.772    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X67Y11         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/C
                         clock pessimism             -0.578     3.193    
                         clock uncertainty            0.172     3.366    
    SLICE_X67Y11         FDCE (Hold_fdce_C_D)         0.092     3.458    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.458    
                         arrival time                           4.348    
  -------------------------------------------------------------------
                         slack                                  0.891    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][48]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.198ns  (logic 0.580ns (6.306%)  route 8.618ns (93.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.276ns = ( 32.276 - 20.000 ) 
    Source Clock Delay      (SCD):    9.483ns = ( 19.483 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.851    19.483    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y39         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y39         FDRE (Prop_fdre_C_Q)         0.456    19.939 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][48]/Q
                         net (fo=1, routed)           8.618    28.556    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][48]
    SLICE_X72Y39         LUT4 (Prop_lut4_I3_O)        0.124    28.680 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[48]_i_1__0/O
                         net (fo=1, routed)           0.000    28.680    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[45]
    SLICE_X72Y39         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.722    32.276    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X72Y39         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism              0.412    32.688    
                         clock uncertainty           -0.173    32.515    
    SLICE_X72Y39         FDCE (Setup_fdce_C_D)        0.031    32.546    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         32.546    
                         arrival time                         -28.680    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][54]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.421ns  (logic 0.580ns (7.815%)  route 6.841ns (92.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.226ns = ( 32.226 - 20.000 ) 
    Source Clock Delay      (SCD):    9.434ns = ( 19.434 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.802    19.434    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X63Y41         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456    19.890 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][54]/Q
                         net (fo=1, routed)           6.841    26.731    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][54]
    SLICE_X63Y42         LUT4 (Prop_lut4_I0_O)        0.124    26.855 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[54]_i_1__0/O
                         net (fo=1, routed)           0.000    26.855    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[51]
    SLICE_X63Y42         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.672    32.226    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X63Y42         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism              0.412    32.638    
                         clock uncertainty           -0.173    32.465    
    SLICE_X63Y42         FDCE (Setup_fdce_C_D)        0.031    32.496    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         32.496    
                         arrival time                         -26.855    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.333ns  (logic 0.580ns (7.909%)  route 6.753ns (92.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.276ns = ( 32.276 - 20.000 ) 
    Source Clock Delay      (SCD):    9.484ns = ( 19.484 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.852    19.484    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X77Y8          FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y8          FDRE (Prop_fdre_C_Q)         0.456    19.940 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][1]/Q
                         net (fo=1, routed)           6.753    26.693    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8]_0[0]
    SLICE_X77Y7          LUT4 (Prop_lut4_I1_O)        0.124    26.817 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[1]_i_1/O
                         net (fo=1, routed)           0.000    26.817    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[0]
    SLICE_X77Y7          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.722    32.276    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/CLK
    SLICE_X77Y7          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/C
                         clock pessimism              0.412    32.688    
                         clock uncertainty           -0.173    32.515    
    SLICE_X77Y7          FDCE (Setup_fdce_C_D)        0.029    32.544    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         32.544    
                         arrival time                         -26.817    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][32]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.233ns  (logic 0.580ns (8.019%)  route 6.653ns (91.981%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.228ns = ( 32.228 - 20.000 ) 
    Source Clock Delay      (SCD):    9.436ns = ( 19.436 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.804    19.436    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X71Y44         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y44         FDRE (Prop_fdre_C_Q)         0.456    19.892 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][32]/Q
                         net (fo=1, routed)           6.653    26.545    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][32]
    SLICE_X69Y43         LUT4 (Prop_lut4_I0_O)        0.124    26.669 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[32]_i_1__0/O
                         net (fo=1, routed)           0.000    26.669    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[29]
    SLICE_X69Y43         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.674    32.228    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X69Y43         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/C
                         clock pessimism              0.412    32.640    
                         clock uncertainty           -0.173    32.467    
    SLICE_X69Y43         FDCE (Setup_fdce_C_D)        0.031    32.498    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                         32.498    
                         arrival time                         -26.669    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        6.946ns  (logic 0.642ns (9.242%)  route 6.304ns (90.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.227ns = ( 32.227 - 20.000 ) 
    Source Clock Delay      (SCD):    9.436ns = ( 19.436 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.804    19.436    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X66Y46         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y46         FDRE (Prop_fdre_C_Q)         0.518    19.954 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][15]/Q
                         net (fo=1, routed)           6.304    26.258    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][15]
    SLICE_X66Y42         LUT4 (Prop_lut4_I3_O)        0.124    26.382 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[15]_i_1__0/O
                         net (fo=1, routed)           0.000    26.382    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[12]
    SLICE_X66Y42         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.673    32.227    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X66Y42         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/C
                         clock pessimism              0.412    32.639    
                         clock uncertainty           -0.173    32.466    
    SLICE_X66Y42         FDCE (Setup_fdce_C_D)        0.077    32.543    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         32.543    
                         arrival time                         -26.382    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][29]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        6.570ns  (logic 0.580ns (8.828%)  route 5.990ns (91.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.278ns = ( 32.278 - 20.000 ) 
    Source Clock Delay      (SCD):    9.485ns = ( 19.485 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.853    19.485    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X75Y44         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y44         FDRE (Prop_fdre_C_Q)         0.456    19.941 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][29]/Q
                         net (fo=1, routed)           5.990    25.931    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][29]
    SLICE_X73Y44         LUT4 (Prop_lut4_I3_O)        0.124    26.055 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[29]_i_1__0/O
                         net (fo=1, routed)           0.000    26.055    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[26]
    SLICE_X73Y44         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.724    32.278    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X73Y44         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/C
                         clock pessimism              0.412    32.690    
                         clock uncertainty           -0.173    32.517    
    SLICE_X73Y44         FDCE (Setup_fdce_C_D)        0.029    32.546    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]
  -------------------------------------------------------------------
                         required time                         32.546    
                         arrival time                         -26.055    
  -------------------------------------------------------------------
                         slack                                  6.491    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/rptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        6.420ns  (logic 0.518ns (8.068%)  route 5.902ns (91.932%))
  Logic Levels:           0  
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.276ns = ( 32.276 - 20.000 ) 
    Source Clock Delay      (SCD):    9.474ns = ( 19.474 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.842    19.474    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/user_clk
    SLICE_X80Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/rptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y19         FDCE (Prop_fdce_C_Q)         0.518    19.992 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/rptr_q_reg[1]/Q
                         net (fo=77, routed)          5.902    25.894    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[1].i_sync/reg_q_reg[0]_0[0]
    SLICE_X72Y9          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.722    32.276    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[1].i_sync/CLK
    SLICE_X72Y9          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.412    32.688    
                         clock uncertainty           -0.173    32.515    
    SLICE_X72Y9          FDCE (Setup_fdce_C_D)       -0.101    32.414    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         32.414    
                         arrival time                         -25.894    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        6.417ns  (logic 0.580ns (9.039%)  route 5.837ns (90.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.226ns = ( 32.226 - 20.000 ) 
    Source Clock Delay      (SCD):    9.435ns = ( 19.435 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.803    19.435    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X69Y41         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y41         FDRE (Prop_fdre_C_Q)         0.456    19.891 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][10]/Q
                         net (fo=1, routed)           5.837    25.727    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][10]
    SLICE_X66Y40         LUT4 (Prop_lut4_I0_O)        0.124    25.851 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[10]_i_1__0/O
                         net (fo=1, routed)           0.000    25.851    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[7]
    SLICE_X66Y40         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.672    32.226    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X66Y40         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/C
                         clock pessimism              0.412    32.638    
                         clock uncertainty           -0.173    32.465    
    SLICE_X66Y40         FDCE (Setup_fdce_C_D)        0.077    32.542    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         32.542    
                         arrival time                         -25.851    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.850ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        6.213ns  (logic 0.580ns (9.335%)  route 5.633ns (90.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.278ns = ( 32.278 - 20.000 ) 
    Source Clock Delay      (SCD):    9.485ns = ( 19.485 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.853    19.485    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y46         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y46         FDRE (Prop_fdre_C_Q)         0.456    19.941 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][31]/Q
                         net (fo=1, routed)           5.633    25.574    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][31]
    SLICE_X72Y46         LUT4 (Prop_lut4_I0_O)        0.124    25.698 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[31]_i_1__0/O
                         net (fo=1, routed)           0.000    25.698    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[28]
    SLICE_X72Y46         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.724    32.278    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X72Y46         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism              0.412    32.690    
                         clock uncertainty           -0.173    32.517    
    SLICE_X72Y46         FDCE (Setup_fdce_C_D)        0.031    32.548    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                         32.548    
                         arrival time                         -25.698    
  -------------------------------------------------------------------
                         slack                                  6.850    

Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][68]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        6.191ns  (logic 0.580ns (9.369%)  route 5.611ns (90.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.210ns = ( 32.210 - 20.000 ) 
    Source Clock Delay      (SCD):    9.418ns = ( 19.418 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.786    19.418    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X57Y18         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.456    19.874 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][68]/Q
                         net (fo=1, routed)           5.611    25.484    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][68]
    SLICE_X55Y18         LUT4 (Prop_lut4_I3_O)        0.124    25.608 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[68]_i_1__0/O
                         net (fo=1, routed)           0.000    25.608    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[65]
    SLICE_X55Y18         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.656    32.210    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X55Y18         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism              0.412    32.622    
                         clock uncertainty           -0.173    32.449    
    SLICE_X55Y18         FDCE (Setup_fdce_C_D)        0.029    32.478    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         32.478    
                         arrival time                         -25.608    
  -------------------------------------------------------------------
                         slack                                  6.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][46]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.467ns (11.170%)  route 3.714ns (88.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.980ns
    Source Clock Delay      (SCD):    8.892ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.673     8.892    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X64Y41         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.367     9.259 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][46]/Q
                         net (fo=1, routed)           3.714    12.973    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][46]
    SLICE_X68Y41         LUT4 (Prop_lut4_I3_O)        0.100    13.073 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[46]_i_1__0/O
                         net (fo=1, routed)           0.000    13.073    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[43]
    SLICE_X68Y41         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.803    12.980    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X68Y41         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/C
                         clock pessimism             -0.412    12.569    
                         clock uncertainty            0.173    12.741    
    SLICE_X68Y41         FDCE (Hold_fdce_C_D)         0.271    13.012    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                        -13.012    
                         arrival time                          13.073    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.467ns (11.162%)  route 3.717ns (88.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.030ns
    Source Clock Delay      (SCD):    8.942ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.723     8.942    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X75Y46         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y46         FDRE (Prop_fdre_C_Q)         0.367     9.309 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][31]/Q
                         net (fo=1, routed)           3.717    13.026    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][31]
    SLICE_X72Y46         LUT4 (Prop_lut4_I3_O)        0.100    13.126 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[31]_i_1__0/O
                         net (fo=1, routed)           0.000    13.126    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[28]
    SLICE_X72Y46         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.853    13.030    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X72Y46         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism             -0.412    12.619    
                         clock uncertainty            0.173    12.791    
    SLICE_X72Y46         FDCE (Hold_fdce_C_D)         0.270    13.061    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                        -13.061    
                         arrival time                          13.126    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][48]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.467ns (11.127%)  route 3.730ns (88.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.028ns
    Source Clock Delay      (SCD):    8.942ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.723     8.942    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y41         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.367     9.309 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][48]/Q
                         net (fo=1, routed)           3.730    13.039    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][48]
    SLICE_X72Y39         LUT4 (Prop_lut4_I0_O)        0.100    13.139 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[48]_i_1__0/O
                         net (fo=1, routed)           0.000    13.139    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[45]
    SLICE_X72Y39         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.851    13.028    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X72Y39         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism             -0.412    12.617    
                         clock uncertainty            0.173    12.789    
    SLICE_X72Y39         FDCE (Hold_fdce_C_D)         0.270    13.059    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                        -13.059    
                         arrival time                          13.139    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][52]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.576ns (13.673%)  route 3.637ns (86.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.028ns
    Source Clock Delay      (SCD):    8.942ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.723     8.942    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y41         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.337     9.279 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][52]/Q
                         net (fo=1, routed)           3.637    12.916    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][52]
    SLICE_X72Y39         LUT4 (Prop_lut4_I0_O)        0.239    13.155 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[52]_i_1__0/O
                         net (fo=1, routed)           0.000    13.155    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[49]
    SLICE_X72Y39         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.851    13.028    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X72Y39         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                         clock pessimism             -0.412    12.617    
                         clock uncertainty            0.173    12.789    
    SLICE_X72Y39         FDCE (Hold_fdce_C_D)         0.271    13.060    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                        -13.060    
                         arrival time                          13.155    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][59]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.577ns (13.495%)  route 3.699ns (86.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.030ns
    Source Clock Delay      (SCD):    8.943ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.724     8.943    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y46         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y46         FDRE (Prop_fdre_C_Q)         0.337     9.280 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][59]/Q
                         net (fo=1, routed)           3.699    12.979    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][59]
    SLICE_X74Y46         LUT4 (Prop_lut4_I0_O)        0.240    13.219 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[59]_i_1__0/O
                         net (fo=1, routed)           0.000    13.219    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[56]
    SLICE_X74Y46         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.853    13.030    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X74Y46         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/C
                         clock pessimism             -0.412    12.619    
                         clock uncertainty            0.173    12.791    
    SLICE_X74Y46         FDCE (Hold_fdce_C_D)         0.331    13.122    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                        -13.122    
                         arrival time                          13.219    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.467ns (10.889%)  route 3.822ns (89.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.980ns
    Source Clock Delay      (SCD):    8.893ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.674     8.893    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X68Y44         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDRE (Prop_fdre_C_Q)         0.367     9.260 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][15]/Q
                         net (fo=1, routed)           3.822    13.082    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][15]
    SLICE_X66Y42         LUT4 (Prop_lut4_I0_O)        0.100    13.182 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[15]_i_1__0/O
                         net (fo=1, routed)           0.000    13.182    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[12]
    SLICE_X66Y42         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.803    12.980    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X66Y42         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/C
                         clock pessimism             -0.412    12.569    
                         clock uncertainty            0.173    12.741    
    SLICE_X66Y42         FDCE (Hold_fdce_C_D)         0.330    13.071    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]
  -------------------------------------------------------------------
                         required time                        -13.071    
                         arrival time                          13.182    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.578ns (13.637%)  route 3.660ns (86.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.979ns
    Source Clock Delay      (SCD):    8.891ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.672     8.891    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X67Y39         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y39         FDRE (Prop_fdre_C_Q)         0.337     9.228 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][6]/Q
                         net (fo=1, routed)           3.660    12.889    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][6]
    SLICE_X64Y39         LUT4 (Prop_lut4_I3_O)        0.241    13.130 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000    13.130    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[3]
    SLICE_X64Y39         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.802    12.979    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X64Y39         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/C
                         clock pessimism             -0.412    12.568    
                         clock uncertainty            0.173    12.740    
    SLICE_X64Y39         FDCE (Hold_fdce_C_D)         0.270    13.010    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.010    
                         arrival time                          13.130    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.186ns (8.684%)  route 1.956ns (91.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.240ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.631     2.919    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X63Y41         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     3.060 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][20]/Q
                         net (fo=1, routed)           1.956     5.016    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][20]
    SLICE_X63Y42         LUT4 (Prop_lut4_I0_O)        0.045     5.061 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[20]_i_1__0/O
                         net (fo=1, routed)           0.000     5.061    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[17]
    SLICE_X63Y42         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.906     5.240    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X63Y42         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/C
                         clock pessimism             -0.578     4.662    
                         clock uncertainty            0.173     4.834    
    SLICE_X63Y42         FDCE (Hold_fdce_C_D)         0.091     4.925    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.925    
                         arrival time                           5.061    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][66]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.226ns (10.519%)  route 1.923ns (89.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.262ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.652     2.940    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X72Y43         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y43         FDRE (Prop_fdre_C_Q)         0.128     3.068 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][66]/Q
                         net (fo=1, routed)           1.923     4.990    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][66]
    SLICE_X73Y44         LUT4 (Prop_lut4_I0_O)        0.098     5.088 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[66]_i_1__0/O
                         net (fo=1, routed)           0.000     5.088    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[63]
    SLICE_X73Y44         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.928     5.262    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X73Y44         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/C
                         clock pessimism             -0.578     4.684    
                         clock uncertainty            0.173     4.856    
    SLICE_X73Y44         FDCE (Hold_fdce_C_D)         0.092     4.948    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]
  -------------------------------------------------------------------
                         required time                         -4.948    
                         arrival time                           5.088    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.227ns (10.423%)  route 1.951ns (89.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.652     2.940    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X77Y8          FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y8          FDRE (Prop_fdre_C_Q)         0.128     3.068 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/Q
                         net (fo=1, routed)           1.951     5.019    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8]_0[4]
    SLICE_X74Y8          LUT4 (Prop_lut4_I1_O)        0.099     5.118 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[5]_i_1/O
                         net (fo=1, routed)           0.000     5.118    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[4]
    SLICE_X74Y8          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.927     5.261    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/CLK
    SLICE_X74Y8          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism             -0.578     4.683    
                         clock uncertainty            0.173     4.855    
    SLICE_X74Y8          FDCE (Hold_fdce_C_D)         0.120     4.975    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.975    
                         arrival time                           5.118    
  -------------------------------------------------------------------
                         slack                                  0.143    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       12.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.641ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.353ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        16.109ns  (logic 0.456ns (2.831%)  route 15.653ns (97.169%))
  Logic Levels:           0  
  Clock Path Skew:        8.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.228ns = ( 32.228 - 20.000 ) 
    Source Clock Delay      (SCD):    3.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.807     3.595    tap/dtmcs_tck
    SLICE_X45Y42         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.456     4.051 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          15.653    19.704    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X46Y42         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.674    32.228    tap/CLK
    SLICE_X46Y42         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    32.228    
                         clock uncertainty           -0.140    32.088    
    SLICE_X46Y42         FDCE (Setup_fdce_C_D)       -0.031    32.057    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         32.057    
                         arrival time                         -19.704    
  -------------------------------------------------------------------
                         slack                                 12.353    

Slack (MET) :             15.665ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        12.607ns  (logic 0.419ns (3.324%)  route 12.188ns (96.676%))
  Logic Levels:           0  
  Clock Path Skew:        8.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.228ns = ( 32.228 - 20.000 ) 
    Source Clock Delay      (SCD):    3.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.807     3.595    tap/dtmcs_tck
    SLICE_X45Y42         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.419     4.014 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          12.188    16.203    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X46Y42         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.674    32.228    tap/CLK
    SLICE_X46Y42         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    32.228    
                         clock uncertainty           -0.140    32.088    
    SLICE_X46Y42         FDCE (Setup_fdce_C_D)       -0.220    31.868    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         31.868    
                         arrival time                         -16.203    
  -------------------------------------------------------------------
                         slack                                 15.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        10.635ns  (logic 0.337ns (3.169%)  route 10.298ns (96.831%))
  Logic Levels:           0  
  Clock Path Skew:        9.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.981ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.676     3.218    tap/dtmcs_tck
    SLICE_X45Y42         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.337     3.555 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          10.298    13.853    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X46Y42         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.804    12.981    tap/CLK
    SLICE_X46Y42         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    12.981    
                         clock uncertainty            0.140    13.121    
    SLICE_X46Y42         FDCE (Hold_fdce_C_D)         0.091    13.212    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.212    
                         arrival time                          13.853    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             2.441ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 0.141ns (2.145%)  route 6.431ns (97.855%))
  Logic Levels:           0  
  Clock Path Skew:        3.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.238ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.631     1.306    tap/dtmcs_tck
    SLICE_X45Y42         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141     1.447 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           6.431     7.878    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X46Y42         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.904     5.238    tap/CLK
    SLICE_X46Y42         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     5.238    
                         clock uncertainty            0.140     5.378    
    SLICE_X46Y42         FDCE (Hold_fdce_C_D)         0.059     5.437    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.437    
                         arrival time                           7.878    
  -------------------------------------------------------------------
                         slack                                  2.441    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack        8.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.384ns  (required time - arrival time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.828ns  (logic 0.668ns (36.535%)  route 1.160ns (63.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 103.215 - 100.000 ) 
    Source Clock Delay      (SCD):    12.980ns = ( 92.980 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.803    92.980    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X50Y46         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518    93.498 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/Q
                         net (fo=1, routed)           1.160    94.659    tap/dmi_reg_rdata_0[7]
    SLICE_X50Y44         LUT3 (Prop_lut3_I0_O)        0.150    94.809 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000    94.809    tap/dtmcs[9]_i_1_n_0
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673   103.215    tap/dtmcs_tck
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.000   103.215    
                         clock uncertainty           -0.140   103.075    
    SLICE_X50Y44         FDRE (Setup_fdre_C_D)        0.118   103.193    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                        103.193    
                         arrival time                         -94.809    
  -------------------------------------------------------------------
                         slack                                  8.384    

Slack (MET) :             8.477ns  (required time - arrival time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.710ns  (logic 0.610ns (35.663%)  route 1.100ns (64.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 103.053 - 100.000 ) 
    Source Clock Delay      (SCD):    12.801ns = ( 92.801 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.624    92.801    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X53Y50         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    93.257 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/Q
                         net (fo=1, routed)           1.100    94.358    tap/dmi_reg_rdata_0[20]
    SLICE_X49Y50         LUT3 (Prop_lut3_I0_O)        0.154    94.512 r  tap/dtmcs[22]_i_1/O
                         net (fo=1, routed)           0.000    94.512    tap/dtmcs[22]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  tap/dtmcs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.511   103.053    tap/dtmcs_tck
    SLICE_X49Y50         FDRE                                         r  tap/dtmcs_reg[22]/C
                         clock pessimism              0.000   103.053    
                         clock uncertainty           -0.140   102.914    
    SLICE_X49Y50         FDRE (Setup_fdre_C_D)        0.075   102.989    tap/dtmcs_reg[22]
  -------------------------------------------------------------------
                         required time                        102.989    
                         arrival time                         -94.512    
  -------------------------------------------------------------------
                         slack                                  8.477    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.642ns  (logic 0.642ns (39.096%)  route 1.000ns (60.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 103.044 - 100.000 ) 
    Source Clock Delay      (SCD):    12.801ns = ( 92.801 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.624    92.801    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X54Y51         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDCE (Prop_fdce_C_Q)         0.518    93.319 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/Q
                         net (fo=1, routed)           1.000    94.319    tap/dmi_reg_rdata_0[27]
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.124    94.443 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000    94.443    tap/dtmcs[29]_i_1_n_0
    SLICE_X52Y52         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502   103.044    tap/dtmcs_tck
    SLICE_X52Y52         FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.000   103.044    
                         clock uncertainty           -0.140   102.905    
    SLICE_X52Y52         FDRE (Setup_fdre_C_D)        0.031   102.936    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                        102.936    
                         arrival time                         -94.443    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.496ns  (required time - arrival time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.467ns  (logic 0.642ns (43.770%)  route 0.825ns (56.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 103.053 - 100.000 ) 
    Source Clock Delay      (SCD):    12.981ns = ( 92.981 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.804    92.981    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X50Y49         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.518    93.499 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/Q
                         net (fo=1, routed)           0.825    94.324    tap/dmi_reg_rdata_0[17]
    SLICE_X49Y50         LUT3 (Prop_lut3_I0_O)        0.124    94.448 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000    94.448    tap/dtmcs[19]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.511   103.053    tap/dtmcs_tck
    SLICE_X49Y50         FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.000   103.053    
                         clock uncertainty           -0.140   102.914    
    SLICE_X49Y50         FDRE (Setup_fdre_C_D)        0.031   102.945    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                        102.945    
                         arrival time                         -94.448    
  -------------------------------------------------------------------
                         slack                                  8.496    

Slack (MET) :             8.534ns  (required time - arrival time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.585ns  (logic 0.642ns (40.516%)  route 0.943ns (59.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 103.208 - 100.000 ) 
    Source Clock Delay      (SCD):    12.980ns = ( 92.980 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.803    92.980    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X50Y43         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.518    93.498 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/Q
                         net (fo=1, routed)           0.943    94.441    tap/dmi_reg_rdata_0[1]
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.124    94.565 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000    94.565    tap/dtmcs[3]_i_1_n_0
    SLICE_X53Y44         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.666   103.208    tap/dtmcs_tck
    SLICE_X53Y44         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000   103.208    
                         clock uncertainty           -0.140   103.068    
    SLICE_X53Y44         FDRE (Setup_fdre_C_D)        0.031   103.099    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                        103.099    
                         arrival time                         -94.565    
  -------------------------------------------------------------------
                         slack                                  8.534    

Slack (MET) :             8.605ns  (required time - arrival time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.564ns  (logic 0.610ns (38.990%)  route 0.954ns (61.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 103.208 - 100.000 ) 
    Source Clock Delay      (SCD):    12.973ns = ( 92.973 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.796    92.973    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X55Y44         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDCE (Prop_fdce_C_Q)         0.456    93.429 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/Q
                         net (fo=1, routed)           0.954    94.384    tap/dmi_reg_rdata_0[4]
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.154    94.538 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000    94.538    tap/dtmcs[6]_i_1_n_0
    SLICE_X53Y44         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.666   103.208    tap/dtmcs_tck
    SLICE_X53Y44         FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.000   103.208    
                         clock uncertainty           -0.140   103.068    
    SLICE_X53Y44         FDRE (Setup_fdre_C_D)        0.075   103.143    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        103.143    
                         arrival time                         -94.538    
  -------------------------------------------------------------------
                         slack                                  8.605    

Slack (MET) :             8.608ns  (required time - arrival time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.536ns  (logic 0.580ns (37.764%)  route 0.956ns (62.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 103.053 - 100.000 ) 
    Source Clock Delay      (SCD):    12.801ns = ( 92.801 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.624    92.801    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X53Y50         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.456    93.257 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/Q
                         net (fo=1, routed)           0.956    94.213    tap/dmi_reg_rdata_0[21]
    SLICE_X49Y50         LUT3 (Prop_lut3_I0_O)        0.124    94.337 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000    94.337    tap/dtmcs[23]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.511   103.053    tap/dtmcs_tck
    SLICE_X49Y50         FDRE                                         r  tap/dtmcs_reg[23]/C
                         clock pessimism              0.000   103.053    
                         clock uncertainty           -0.140   102.914    
    SLICE_X49Y50         FDRE (Setup_fdre_C_D)        0.032   102.946    tap/dtmcs_reg[23]
  -------------------------------------------------------------------
                         required time                        102.946    
                         arrival time                         -94.337    
  -------------------------------------------------------------------
                         slack                                  8.608    

Slack (MET) :             8.651ns  (required time - arrival time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.312ns  (logic 0.580ns (44.206%)  route 0.732ns (55.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 103.053 - 100.000 ) 
    Source Clock Delay      (SCD):    12.981ns = ( 92.981 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.804    92.981    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X51Y48         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.456    93.437 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/Q
                         net (fo=1, routed)           0.732    94.169    tap/dmi_reg_rdata_0[19]
    SLICE_X49Y50         LUT3 (Prop_lut3_I0_O)        0.124    94.293 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000    94.293    tap/dtmcs[21]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.511   103.053    tap/dtmcs_tck
    SLICE_X49Y50         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000   103.053    
                         clock uncertainty           -0.140   102.914    
    SLICE_X49Y50         FDRE (Setup_fdre_C_D)        0.031   102.945    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                        102.945    
                         arrival time                         -94.293    
  -------------------------------------------------------------------
                         slack                                  8.651    

Slack (MET) :             8.685ns  (required time - arrival time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.322ns  (logic 0.670ns (50.668%)  route 0.652ns (49.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 103.053 - 100.000 ) 
    Source Clock Delay      (SCD):    12.981ns = ( 92.981 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.804    92.981    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X50Y49         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.518    93.499 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/Q
                         net (fo=1, routed)           0.652    94.152    tap/dmi_reg_rdata_0[18]
    SLICE_X49Y50         LUT3 (Prop_lut3_I0_O)        0.152    94.304 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000    94.304    tap/dtmcs[20]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.511   103.053    tap/dtmcs_tck
    SLICE_X49Y50         FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.000   103.053    
                         clock uncertainty           -0.140   102.914    
    SLICE_X49Y50         FDRE (Setup_fdre_C_D)        0.075   102.989    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                        102.989    
                         arrival time                         -94.304    
  -------------------------------------------------------------------
                         slack                                  8.685    

Slack (MET) :             8.696ns  (required time - arrival time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.473ns  (logic 0.668ns (45.337%)  route 0.805ns (54.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 103.208 - 100.000 ) 
    Source Clock Delay      (SCD):    12.973ns = ( 92.973 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.796    92.973    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X54Y45         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.518    93.491 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/Q
                         net (fo=1, routed)           0.805    94.297    tap/dmi_reg_rdata_0[6]
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.150    94.447 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000    94.447    tap/dtmcs[8]_i_1_n_0
    SLICE_X53Y44         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.666   103.208    tap/dtmcs_tck
    SLICE_X53Y44         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.000   103.208    
                         clock uncertainty           -0.140   103.068    
    SLICE_X53Y44         FDRE (Setup_fdre_C_D)        0.075   103.143    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                        103.143    
                         arrival time                         -94.447    
  -------------------------------------------------------------------
                         slack                                  8.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.419ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.563     3.997    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X53Y52         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.141     4.138 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/Q
                         net (fo=1, routed)           0.097     4.235    tap/dmi_reg_rdata_0[25]
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.048     4.283 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000     4.283    tap/dtmcs[27]_i_1_n_0
    SLICE_X52Y52         FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.833     1.617    tap/dtmcs_tck
    SLICE_X52Y52         FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.000     1.617    
                         clock uncertainty            0.140     1.757    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.107     1.864    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           4.283    
  -------------------------------------------------------------------
                         slack                                  2.419    

Slack (MET) :             2.445ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.190ns (55.979%)  route 0.149ns (44.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.629     4.063    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X51Y43         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDCE (Prop_fdce_C_Q)         0.141     4.204 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/Q
                         net (fo=1, routed)           0.149     4.354    tap/dmi_reg_rdata_0[12]
    SLICE_X50Y44         LUT3 (Prop_lut3_I0_O)        0.049     4.403 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000     4.403    tap/dtmcs[14]_i_1_n_0
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.687    tap/dtmcs_tck
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.000     1.687    
                         clock uncertainty            0.140     1.827    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.131     1.958    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           4.403    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.447ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.334%)  route 0.144ns (43.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.629     4.063    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X51Y44         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDCE (Prop_fdce_C_Q)         0.141     4.204 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/Q
                         net (fo=1, routed)           0.144     4.349    tap/dmi_reg_rdata_0[8]
    SLICE_X50Y44         LUT3 (Prop_lut3_I0_O)        0.045     4.394 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000     4.394    tap/dtmcs[10]_i_1_n_0
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.687    tap/dtmcs_tck
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[10]/C
                         clock pessimism              0.000     1.687    
                         clock uncertainty            0.140     1.827    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.120     1.947    tap/dtmcs_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           4.394    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.455ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.185ns (57.435%)  route 0.137ns (42.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.563     3.997    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X53Y52         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.141     4.138 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/Q
                         net (fo=1, routed)           0.137     4.275    tap/dmi_reg_rdata_0[31]
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.044     4.319 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     4.319    tap/dtmcs[33]_i_2_n_0
    SLICE_X52Y52         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.833     1.617    tap/dtmcs_tck
    SLICE_X52Y52         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.000     1.617    
                         clock uncertainty            0.140     1.757    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.107     1.864    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           4.319    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.471ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.563     3.997    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X53Y52         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.141     4.138 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/Q
                         net (fo=1, routed)           0.137     4.275    tap/dmi_reg_rdata_0[26]
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.045     4.320 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000     4.320    tap/dtmcs[28]_i_1_n_0
    SLICE_X52Y52         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.833     1.617    tap/dtmcs_tck
    SLICE_X52Y52         FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.000     1.617    
                         clock uncertainty            0.140     1.757    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.092     1.849    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.480ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.356%)  route 0.126ns (37.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.628     4.062    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X54Y45         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.164     4.226 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/Q
                         net (fo=1, routed)           0.126     4.353    tap/dmi_reg_rdata_0[3]
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.045     4.398 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     4.398    tap/dtmcs[5]_i_1_n_0
    SLICE_X53Y44         FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.902     1.686    tap/dtmcs_tck
    SLICE_X53Y44         FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.000     1.686    
                         clock uncertainty            0.140     1.826    
    SLICE_X53Y44         FDRE (Hold_fdre_C_D)         0.092     1.918    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           4.398    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.496ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.925%)  route 0.194ns (51.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.629     4.063    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X51Y45         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDCE (Prop_fdce_C_Q)         0.141     4.204 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.194     4.399    tap/dmi_reg_rdata_0[11]
    SLICE_X50Y44         LUT3 (Prop_lut3_I0_O)        0.045     4.444 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     4.444    tap/dtmcs[13]_i_1_n_0
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.687    tap/dtmcs_tck
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000     1.687    
                         clock uncertainty            0.140     1.827    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.121     1.948    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           4.444    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.499ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.212ns (53.887%)  route 0.181ns (46.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.629     4.063    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X50Y46         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     4.227 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/Q
                         net (fo=1, routed)           0.181     4.409    tap/dmi_reg_rdata_0[14]
    SLICE_X50Y44         LUT3 (Prop_lut3_I0_O)        0.048     4.457 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000     4.457    tap/dtmcs[16]_i_1_n_0
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.687    tap/dtmcs_tck
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000     1.687    
                         clock uncertainty            0.140     1.827    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.131     1.958    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           4.457    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.501ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.188ns (47.764%)  route 0.206ns (52.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    4.064ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.630     4.064    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X48Y44         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDCE (Prop_fdce_C_Q)         0.141     4.205 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/Q
                         net (fo=1, routed)           0.206     4.411    tap/dmi_reg_rdata_0[10]
    SLICE_X50Y44         LUT3 (Prop_lut3_I0_O)        0.047     4.458 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000     4.458    tap/dtmcs[12]_i_1_n_0
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.687    tap/dtmcs_tck
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[12]/C
                         clock pessimism              0.000     1.687    
                         clock uncertainty            0.140     1.827    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.131     1.958    tap/dtmcs_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           4.458    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.526ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.354%)  route 0.224ns (54.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.629     4.063    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X51Y44         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDCE (Prop_fdce_C_Q)         0.141     4.204 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/Q
                         net (fo=1, routed)           0.224     4.429    tap/dmi_reg_rdata_0[9]
    SLICE_X50Y44         LUT3 (Prop_lut3_I0_O)        0.045     4.474 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000     4.474    tap/dtmcs[11]_i_1_n_0
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.687    tap/dtmcs_tck
    SLICE_X50Y44         FDRE                                         r  tap/dtmcs_reg[11]/C
                         clock pessimism              0.000     1.687    
                         clock uncertainty            0.140     1.827    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.121     1.948    tap/dtmcs_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           4.474    
  -------------------------------------------------------------------
                         slack                                  2.526    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        1.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.690ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dffs/dout_reg[23]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.056ns  (logic 0.575ns (3.185%)  route 17.481ns (96.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.052ns = ( 32.052 - 20.000 ) 
    Source Clock Delay      (SCD):    12.898ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.721    12.898    clk_gen/CLK
    SLICE_X81Y57         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.456    13.354 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2126, routed)        7.088    20.442    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst
    SLICE_X51Y43         LUT2 (Prop_lut2_I0_O)        0.119    20.561 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout[2]_i_3__79/O
                         net (fo=9059, routed)       10.393    30.954    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dffs/dout_reg[31]_0
    SLICE_X66Y108        FDCE                                         f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dffs/dout_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.498    32.052    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dffs/clk
    SLICE_X66Y108        FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dffs/dout_reg[23]/C
                         clock pessimism              0.623    32.675    
                         clock uncertainty           -0.062    32.612    
    SLICE_X66Y108        FDCE (Recov_fdce_C_CLR)     -0.527    32.085    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_dataff/genblock.dff/dffs/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         32.085    
                         arrival time                         -30.954    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dffs/dout_reg[23]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.922ns  (logic 0.575ns (3.208%)  route 17.347ns (96.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.051ns = ( 32.051 - 20.000 ) 
    Source Clock Delay      (SCD):    12.898ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.721    12.898    clk_gen/CLK
    SLICE_X81Y57         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.456    13.354 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2126, routed)        7.088    20.442    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst
    SLICE_X51Y43         LUT2 (Prop_lut2_I0_O)        0.119    20.561 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout[2]_i_3__79/O
                         net (fo=9059, routed)       10.260    30.821    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dffs/dout_reg[31]_0
    SLICE_X67Y109        FDCE                                         f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dffs/dout_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.497    32.051    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dffs/clk
    SLICE_X67Y109        FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dffs/dout_reg[23]/C
                         clock pessimism              0.623    32.674    
                         clock uncertainty           -0.062    32.611    
    SLICE_X67Y109        FDCE (Recov_fdce_C_CLR)     -0.613    31.998    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dffs/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         31.998    
                         arrival time                         -30.821    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_errorff/dffsc/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.922ns  (logic 0.575ns (3.208%)  route 17.347ns (96.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.051ns = ( 32.051 - 20.000 ) 
    Source Clock Delay      (SCD):    12.898ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.721    12.898    clk_gen/CLK
    SLICE_X81Y57         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.456    13.354 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2126, routed)        7.088    20.442    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst
    SLICE_X51Y43         LUT2 (Prop_lut2_I0_O)        0.119    20.561 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout[2]_i_3__79/O
                         net (fo=9059, routed)       10.260    30.821    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_errorff/dffsc/dout_reg[0]_0
    SLICE_X66Y109        FDCE                                         f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_errorff/dffsc/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.497    32.051    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_errorff/dffsc/clk
    SLICE_X66Y109        FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_errorff/dffsc/dout_reg[0]/C
                         clock pessimism              0.623    32.674    
                         clock uncertainty           -0.062    32.611    
    SLICE_X66Y109        FDCE (Recov_fdce_C_CLR)     -0.527    32.084    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_errorff/dffsc/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.084    
                         arrival time                         -30.821    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dualhiff/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.792ns  (logic 0.575ns (3.232%)  route 17.217ns (96.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.050ns = ( 32.050 - 20.000 ) 
    Source Clock Delay      (SCD):    12.898ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.721    12.898    clk_gen/CLK
    SLICE_X81Y57         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.456    13.354 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2126, routed)        7.088    20.442    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst
    SLICE_X51Y43         LUT2 (Prop_lut2_I0_O)        0.119    20.561 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout[2]_i_3__79/O
                         net (fo=9059, routed)       10.129    30.690    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dualhiff/dffs/dout_reg[0]_6
    SLICE_X63Y110        FDCE                                         f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dualhiff/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.496    32.050    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dualhiff/dffs/clk
    SLICE_X63Y110        FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dualhiff/dffs/dout_reg[0]/C
                         clock pessimism              0.623    32.673    
                         clock uncertainty           -0.062    32.610    
    SLICE_X63Y110        FDCE (Recov_fdce_C_CLR)     -0.613    31.997    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dualhiff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         31.997    
                         arrival time                         -30.690    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dualtagff/dffs/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.792ns  (logic 0.575ns (3.232%)  route 17.217ns (96.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.050ns = ( 32.050 - 20.000 ) 
    Source Clock Delay      (SCD):    12.898ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.721    12.898    clk_gen/CLK
    SLICE_X81Y57         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.456    13.354 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2126, routed)        7.088    20.442    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst
    SLICE_X51Y43         LUT2 (Prop_lut2_I0_O)        0.119    20.561 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout[2]_i_3__79/O
                         net (fo=9059, routed)       10.129    30.690    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dualtagff/dffs/dout_reg[0]_2
    SLICE_X63Y110        FDCE                                         f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dualtagff/dffs/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.496    32.050    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dualtagff/dffs/clk
    SLICE_X63Y110        FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dualtagff/dffs/dout_reg[2]/C
                         clock pessimism              0.623    32.673    
                         clock uncertainty           -0.062    32.610    
    SLICE_X63Y110        FDCE (Recov_fdce_C_CLR)     -0.613    31.997    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dualtagff/dffs/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         31.997    
                         arrival time                         -30.690    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_nbff/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.792ns  (logic 0.575ns (3.232%)  route 17.217ns (96.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.050ns = ( 32.050 - 20.000 ) 
    Source Clock Delay      (SCD):    12.898ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.721    12.898    clk_gen/CLK
    SLICE_X81Y57         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.456    13.354 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2126, routed)        7.088    20.442    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst
    SLICE_X51Y43         LUT2 (Prop_lut2_I0_O)        0.119    20.561 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout[2]_i_3__79/O
                         net (fo=9059, routed)       10.129    30.690    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_nbff/dffs/dout_reg[0]_2
    SLICE_X63Y110        FDCE                                         f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_nbff/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.496    32.050    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_nbff/dffs/clk
    SLICE_X63Y110        FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_nbff/dffs/dout_reg[0]/C
                         clock pessimism              0.623    32.673    
                         clock uncertainty           -0.062    32.610    
    SLICE_X63Y110        FDCE (Recov_fdce_C_CLR)     -0.613    31.997    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_nbff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         31.997    
                         arrival time                         -30.690    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ibuf_dataff/genblock.dff/dffs/dout_reg[16]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.779ns  (logic 0.575ns (3.234%)  route 17.204ns (96.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.051ns = ( 32.051 - 20.000 ) 
    Source Clock Delay      (SCD):    12.898ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.721    12.898    clk_gen/CLK
    SLICE_X81Y57         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.456    13.354 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2126, routed)        7.088    20.442    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst
    SLICE_X51Y43         LUT2 (Prop_lut2_I0_O)        0.119    20.561 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout[2]_i_3__79/O
                         net (fo=9059, routed)       10.116    30.677    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ibuf_dataff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X63Y108        FDCE                                         f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ibuf_dataff/genblock.dff/dffs/dout_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.497    32.051    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ibuf_dataff/genblock.dff/dffs/clk
    SLICE_X63Y108        FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ibuf_dataff/genblock.dff/dffs/dout_reg[16]/C
                         clock pessimism              0.623    32.674    
                         clock uncertainty           -0.062    32.611    
    SLICE_X63Y108        FDCE (Recov_fdce_C_CLR)     -0.613    31.998    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ibuf_dataff/genblock.dff/dffs/dout_reg[16]
  -------------------------------------------------------------------
                         required time                         31.998    
                         arrival time                         -30.677    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ibuf_dataff/genblock.dff/dffs/dout_reg[17]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.779ns  (logic 0.575ns (3.234%)  route 17.204ns (96.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.051ns = ( 32.051 - 20.000 ) 
    Source Clock Delay      (SCD):    12.898ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.721    12.898    clk_gen/CLK
    SLICE_X81Y57         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.456    13.354 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2126, routed)        7.088    20.442    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst
    SLICE_X51Y43         LUT2 (Prop_lut2_I0_O)        0.119    20.561 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout[2]_i_3__79/O
                         net (fo=9059, routed)       10.116    30.677    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ibuf_dataff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X63Y108        FDCE                                         f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ibuf_dataff/genblock.dff/dffs/dout_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.497    32.051    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ibuf_dataff/genblock.dff/dffs/clk
    SLICE_X63Y108        FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ibuf_dataff/genblock.dff/dffs/dout_reg[17]/C
                         clock pessimism              0.623    32.674    
                         clock uncertainty           -0.062    32.611    
    SLICE_X63Y108        FDCE (Recov_fdce_C_CLR)     -0.613    31.998    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ibuf_dataff/genblock.dff/dffs/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         31.998    
                         arrival time                         -30.677    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dffs/dout_reg[16]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.715ns  (logic 0.575ns (3.246%)  route 17.140ns (96.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.031ns = ( 32.031 - 20.000 ) 
    Source Clock Delay      (SCD):    12.898ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.721    12.898    clk_gen/CLK
    SLICE_X81Y57         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.456    13.354 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2126, routed)        7.088    20.442    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst
    SLICE_X51Y43         LUT2 (Prop_lut2_I0_O)        0.119    20.561 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout[2]_i_3__79/O
                         net (fo=9059, routed)       10.053    30.614    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X55Y122        FDCE                                         f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dffs/dout_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.477    32.031    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dffs/clk
    SLICE_X55Y122        FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dffs/dout_reg[16]/C
                         clock pessimism              0.623    32.654    
                         clock uncertainty           -0.062    32.591    
    SLICE_X55Y122        FDCE (Recov_fdce_C_CLR)     -0.613    31.978    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dffs/dout_reg[16]
  -------------------------------------------------------------------
                         required time                         31.978    
                         arrival time                         -30.614    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dffs/dout_reg[20]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.715ns  (logic 0.575ns (3.246%)  route 17.140ns (96.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.031ns = ( 32.031 - 20.000 ) 
    Source Clock Delay      (SCD):    12.898ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.721    12.898    clk_gen/CLK
    SLICE_X81Y57         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.456    13.354 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2126, routed)        7.088    20.442    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst
    SLICE_X51Y43         LUT2 (Prop_lut2_I0_O)        0.119    20.561 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout[2]_i_3__79/O
                         net (fo=9059, routed)       10.053    30.614    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X55Y122        FDCE                                         f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dffs/dout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       1.477    32.031    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dffs/clk
    SLICE_X55Y122        FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dffs/dout_reg[20]/C
                         clock pessimism              0.623    32.654    
                         clock uncertainty           -0.062    32.591    
    SLICE_X55Y122        FDCE (Recov_fdce_C_CLR)     -0.613    31.978    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/arf/gpr_banks[0].gpr[31].gprff/genblock.dff/dffs/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         31.978    
                         arrival time                         -30.614    
  -------------------------------------------------------------------
                         slack                                  1.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.184ns (33.844%)  route 0.360ns (66.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.239ns
    Source Clock Delay      (SCD):    4.064ns
    Clock Pessimism Removal (CPR):    1.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.630     4.064    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk
    SLICE_X49Y43         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.141     4.205 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=3, routed)           0.169     4.374    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dmcontrol_reg_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I0_O)        0.043     4.417 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout[31]_i_2__121/O
                         net (fo=258, routed)         0.191     4.608    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X48Y43         FDCE                                         f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.905     5.239    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/clk
    SLICE_X48Y43         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[8]/C
                         clock pessimism             -1.161     4.077    
    SLICE_X48Y43         FDCE (Remov_fdce_C_CLR)     -0.159     3.918    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.918    
                         arrival time                           4.608    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.184ns (31.605%)  route 0.398ns (68.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.239ns
    Source Clock Delay      (SCD):    4.064ns
    Clock Pessimism Removal (CPR):    1.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.630     4.064    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk
    SLICE_X49Y43         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.141     4.205 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=3, routed)           0.169     4.374    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dmcontrol_reg_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I0_O)        0.043     4.417 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout[31]_i_2__121/O
                         net (fo=258, routed)         0.229     4.647    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X46Y43         FDCE                                         f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.905     5.239    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/clk
    SLICE_X46Y43         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[0]/C
                         clock pessimism             -1.158     4.080    
    SLICE_X46Y43         FDCE (Remov_fdce_C_CLR)     -0.134     3.946    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.946    
                         arrival time                           4.647    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.184ns (31.605%)  route 0.398ns (68.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.239ns
    Source Clock Delay      (SCD):    4.064ns
    Clock Pessimism Removal (CPR):    1.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.630     4.064    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk
    SLICE_X49Y43         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.141     4.205 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=3, routed)           0.169     4.374    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dmcontrol_reg_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I0_O)        0.043     4.417 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout[31]_i_2__121/O
                         net (fo=258, routed)         0.229     4.647    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X46Y43         FDCE                                         f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.905     5.239    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/clk
    SLICE_X46Y43         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[1]/C
                         clock pessimism             -1.158     4.080    
    SLICE_X46Y43         FDCE (Remov_fdce_C_CLR)     -0.134     3.946    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.946    
                         arrival time                           4.647    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.184ns (31.605%)  route 0.398ns (68.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.239ns
    Source Clock Delay      (SCD):    4.064ns
    Clock Pessimism Removal (CPR):    1.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.630     4.064    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk
    SLICE_X49Y43         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.141     4.205 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=3, routed)           0.169     4.374    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dmcontrol_reg_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I0_O)        0.043     4.417 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout[31]_i_2__121/O
                         net (fo=258, routed)         0.229     4.647    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X46Y43         FDCE                                         f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.905     5.239    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/clk
    SLICE_X46Y43         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[2]/C
                         clock pessimism             -1.158     4.080    
    SLICE_X46Y43         FDCE (Remov_fdce_C_CLR)     -0.134     3.946    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.946    
                         arrival time                           4.647    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.184ns (31.605%)  route 0.398ns (68.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.239ns
    Source Clock Delay      (SCD):    4.064ns
    Clock Pessimism Removal (CPR):    1.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.630     4.064    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk
    SLICE_X49Y43         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.141     4.205 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=3, routed)           0.169     4.374    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dmcontrol_reg_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I0_O)        0.043     4.417 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout[31]_i_2__121/O
                         net (fo=258, routed)         0.229     4.647    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[3]_3
    SLICE_X46Y43         FDCE                                         f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.905     5.239    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/clk
    SLICE_X46Y43         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                         clock pessimism             -1.158     4.080    
    SLICE_X46Y43         FDCE (Remov_fdce_C_CLR)     -0.134     3.946    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.946    
                         arrival time                           4.647    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.184ns (31.542%)  route 0.399ns (68.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.239ns
    Source Clock Delay      (SCD):    4.064ns
    Clock Pessimism Removal (CPR):    1.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.630     4.064    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk
    SLICE_X49Y43         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.141     4.205 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=3, routed)           0.169     4.374    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dmcontrol_reg_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I0_O)        0.043     4.417 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout[31]_i_2__121/O
                         net (fo=258, routed)         0.230     4.648    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[31]_2
    SLICE_X46Y44         FDCE                                         f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.905     5.239    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/clk
    SLICE_X46Y44         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[3]/C
                         clock pessimism             -1.158     4.080    
    SLICE_X46Y44         FDCE (Remov_fdce_C_CLR)     -0.134     3.946    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.946    
                         arrival time                           4.648    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.184ns (31.542%)  route 0.399ns (68.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.239ns
    Source Clock Delay      (SCD):    4.064ns
    Clock Pessimism Removal (CPR):    1.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.630     4.064    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk
    SLICE_X49Y43         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.141     4.205 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=3, routed)           0.169     4.374    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dmcontrol_reg_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I0_O)        0.043     4.417 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout[31]_i_2__121/O
                         net (fo=258, routed)         0.230     4.648    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[31]_2
    SLICE_X46Y44         FDCE                                         f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.905     5.239    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/clk
    SLICE_X46Y44         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[5]/C
                         clock pessimism             -1.158     4.080    
    SLICE_X46Y44         FDCE (Remov_fdce_C_CLR)     -0.134     3.946    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.946    
                         arrival time                           4.648    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.184ns (31.542%)  route 0.399ns (68.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.239ns
    Source Clock Delay      (SCD):    4.064ns
    Clock Pessimism Removal (CPR):    1.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.630     4.064    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk
    SLICE_X49Y43         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.141     4.205 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=3, routed)           0.169     4.374    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dmcontrol_reg_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I0_O)        0.043     4.417 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout[31]_i_2__121/O
                         net (fo=258, routed)         0.230     4.648    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X46Y44         FDCE                                         f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.905     5.239    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/clk
    SLICE_X46Y44         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[3]/C
                         clock pessimism             -1.158     4.080    
    SLICE_X46Y44         FDCE (Remov_fdce_C_CLR)     -0.134     3.946    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.946    
                         arrival time                           4.648    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.184ns (31.542%)  route 0.399ns (68.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.239ns
    Source Clock Delay      (SCD):    4.064ns
    Clock Pessimism Removal (CPR):    1.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.630     4.064    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk
    SLICE_X49Y43         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.141     4.205 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=3, routed)           0.169     4.374    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dmcontrol_reg_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I0_O)        0.043     4.417 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout[31]_i_2__121/O
                         net (fo=258, routed)         0.230     4.648    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X46Y44         FDCE                                         f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.905     5.239    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/clk
    SLICE_X46Y44         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[5]/C
                         clock pessimism             -1.158     4.080    
    SLICE_X46Y44         FDCE (Remov_fdce_C_CLR)     -0.134     3.946    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.946    
                         arrival time                           4.648    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_state_reg/dffs/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.184ns (30.845%)  route 0.413ns (69.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.238ns
    Source Clock Delay      (SCD):    4.064ns
    Clock Pessimism Removal (CPR):    1.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.630     4.064    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk
    SLICE_X49Y43         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.141     4.205 r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=3, routed)           0.169     4.374    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dmcontrol_reg_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I0_O)        0.043     4.417 f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout[31]_i_2__121/O
                         net (fo=258, routed)         0.244     4.661    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_state_reg/dffs/dout_reg[0]_16
    SLICE_X48Y42         FDCE                                         f  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_state_reg/dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=15888, routed)       0.904     5.238    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_state_reg/dffs/clk
    SLICE_X48Y42         FDCE                                         r  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_state_reg/dffs/dout_reg[1]/C
                         clock pessimism             -1.158     4.079    
    SLICE_X48Y42         FDCE (Remov_fdce_C_CLR)     -0.159     3.920    swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_state_reg/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.920    
                         arrival time                           4.661    
  -------------------------------------------------------------------
                         slack                                  0.741    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.774ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 0.419ns (5.260%)  route 7.547ns (94.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.894ns = ( 18.894 - 10.000 ) 
    Source Clock Delay      (SCD):    9.351ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.719     9.351    ddr2/ldc/FD_7_0
    SLICE_X85Y82         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDPE (Prop_fdpe_C_Q)         0.419     9.770 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.547    17.317    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X44Y10         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.675    18.894    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X44Y10         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/C
                         clock pessimism              0.420    19.314    
                         clock uncertainty           -0.057    19.257    
    SLICE_X44Y10         FDCE (Recov_fdce_C_CLR)     -0.580    18.677    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]
  -------------------------------------------------------------------
                         required time                         18.677    
                         arrival time                         -17.317    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.870ns  (logic 0.419ns (5.324%)  route 7.451ns (94.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 18.890 - 10.000 ) 
    Source Clock Delay      (SCD):    9.351ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.719     9.351    ddr2/ldc/FD_7_0
    SLICE_X85Y82         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDPE (Prop_fdpe_C_Q)         0.419     9.770 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.451    17.221    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X49Y12         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.671    18.890    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X49Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/C
                         clock pessimism              0.420    19.310    
                         clock uncertainty           -0.057    19.253    
    SLICE_X49Y12         FDCE (Recov_fdce_C_CLR)     -0.580    18.673    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                         18.673    
                         arrival time                         -17.221    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.870ns  (logic 0.419ns (5.324%)  route 7.451ns (94.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 18.890 - 10.000 ) 
    Source Clock Delay      (SCD):    9.351ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.719     9.351    ddr2/ldc/FD_7_0
    SLICE_X85Y82         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDPE (Prop_fdpe_C_Q)         0.419     9.770 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.451    17.221    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X49Y12         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.671    18.890    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X49Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/C
                         clock pessimism              0.420    19.310    
                         clock uncertainty           -0.057    19.253    
    SLICE_X49Y12         FDCE (Recov_fdce_C_CLR)     -0.580    18.673    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]
  -------------------------------------------------------------------
                         required time                         18.673    
                         arrival time                         -17.221    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.870ns  (logic 0.419ns (5.324%)  route 7.451ns (94.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 18.890 - 10.000 ) 
    Source Clock Delay      (SCD):    9.351ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.719     9.351    ddr2/ldc/FD_7_0
    SLICE_X85Y82         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDPE (Prop_fdpe_C_Q)         0.419     9.770 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.451    17.221    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X49Y12         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.671    18.890    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X49Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/C
                         clock pessimism              0.420    19.310    
                         clock uncertainty           -0.057    19.253    
    SLICE_X49Y12         FDCE (Recov_fdce_C_CLR)     -0.580    18.673    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                         18.673    
                         arrival time                         -17.221    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.870ns  (logic 0.419ns (5.324%)  route 7.451ns (94.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 18.890 - 10.000 ) 
    Source Clock Delay      (SCD):    9.351ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.719     9.351    ddr2/ldc/FD_7_0
    SLICE_X85Y82         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDPE (Prop_fdpe_C_Q)         0.419     9.770 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.451    17.221    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X49Y12         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.671    18.890    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X49Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism              0.420    19.310    
                         clock uncertainty           -0.057    19.253    
    SLICE_X49Y12         FDCE (Recov_fdce_C_CLR)     -0.580    18.673    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         18.673    
                         arrival time                         -17.221    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 0.419ns (5.362%)  route 7.396ns (94.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.889ns = ( 18.889 - 10.000 ) 
    Source Clock Delay      (SCD):    9.351ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.719     9.351    ddr2/ldc/FD_7_0
    SLICE_X85Y82         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDPE (Prop_fdpe_C_Q)         0.419     9.770 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.396    17.165    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X47Y13         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.670    18.889    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X47Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/C
                         clock pessimism              0.420    19.309    
                         clock uncertainty           -0.057    19.252    
    SLICE_X47Y13         FDCE (Recov_fdce_C_CLR)     -0.580    18.672    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -17.165    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 0.419ns (5.362%)  route 7.396ns (94.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.889ns = ( 18.889 - 10.000 ) 
    Source Clock Delay      (SCD):    9.351ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.719     9.351    ddr2/ldc/FD_7_0
    SLICE_X85Y82         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDPE (Prop_fdpe_C_Q)         0.419     9.770 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.396    17.165    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X47Y13         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.670    18.889    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X47Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism              0.420    19.309    
                         clock uncertainty           -0.057    19.252    
    SLICE_X47Y13         FDCE (Recov_fdce_C_CLR)     -0.580    18.672    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -17.165    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 0.419ns (5.362%)  route 7.396ns (94.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.889ns = ( 18.889 - 10.000 ) 
    Source Clock Delay      (SCD):    9.351ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.719     9.351    ddr2/ldc/FD_7_0
    SLICE_X85Y82         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDPE (Prop_fdpe_C_Q)         0.419     9.770 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.396    17.165    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X47Y13         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.670    18.889    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X47Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism              0.420    19.309    
                         clock uncertainty           -0.057    19.252    
    SLICE_X47Y13         FDCE (Recov_fdce_C_CLR)     -0.580    18.672    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -17.165    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 0.419ns (5.362%)  route 7.396ns (94.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.889ns = ( 18.889 - 10.000 ) 
    Source Clock Delay      (SCD):    9.351ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.719     9.351    ddr2/ldc/FD_7_0
    SLICE_X85Y82         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDPE (Prop_fdpe_C_Q)         0.419     9.770 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.396    17.165    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X47Y13         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.670    18.889    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X47Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/C
                         clock pessimism              0.420    19.309    
                         clock uncertainty           -0.057    19.252    
    SLICE_X47Y13         FDCE (Recov_fdce_C_CLR)     -0.580    18.672    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -17.165    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.687ns  (logic 0.419ns (5.451%)  route 7.268ns (94.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.887ns = ( 18.887 - 10.000 ) 
    Source Clock Delay      (SCD):    9.351ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.719     9.351    ddr2/ldc/FD_7_0
    SLICE_X85Y82         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDPE (Prop_fdpe_C_Q)         0.419     9.770 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        7.268    17.038    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X61Y11         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.668    18.887    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X61Y11         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/C
                         clock pessimism              0.420    19.307    
                         clock uncertainty           -0.057    19.250    
    SLICE_X61Y11         FDCE (Recov_fdce_C_CLR)     -0.580    18.670    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -17.038    
  -------------------------------------------------------------------
                         slack                                  1.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.128ns (18.402%)  route 0.568ns (81.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.598     2.885    ddr2/ldc/FD_7_0
    SLICE_X85Y82         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDPE (Prop_fdpe_C_Q)         0.128     3.013 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.568     3.581    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X84Y59         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.875     3.741    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X84Y59         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/C
                         clock pessimism             -0.812     2.928    
    SLICE_X84Y59         FDCE (Remov_fdce_C_CLR)     -0.121     2.807    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.128ns (18.402%)  route 0.568ns (81.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.598     2.885    ddr2/ldc/FD_7_0
    SLICE_X85Y82         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDPE (Prop_fdpe_C_Q)         0.128     3.013 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.568     3.581    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X84Y59         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.875     3.741    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X84Y59         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/C
                         clock pessimism             -0.812     2.928    
    SLICE_X84Y59         FDCE (Remov_fdce_C_CLR)     -0.121     2.807    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.128ns (18.402%)  route 0.568ns (81.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.598     2.885    ddr2/ldc/FD_7_0
    SLICE_X85Y82         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDPE (Prop_fdpe_C_Q)         0.128     3.013 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.568     3.581    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X84Y59         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.875     3.741    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X84Y59         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/C
                         clock pessimism             -0.812     2.928    
    SLICE_X84Y59         FDCE (Remov_fdce_C_CLR)     -0.121     2.807    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.128ns (18.402%)  route 0.568ns (81.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.598     2.885    ddr2/ldc/FD_7_0
    SLICE_X85Y82         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDPE (Prop_fdpe_C_Q)         0.128     3.013 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.568     3.581    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X84Y59         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.875     3.741    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X84Y59         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/C
                         clock pessimism             -0.812     2.928    
    SLICE_X84Y59         FDCE (Remov_fdce_C_CLR)     -0.121     2.807    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.128ns (16.780%)  route 0.635ns (83.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.598     2.885    ddr2/ldc/FD_7_0
    SLICE_X85Y82         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDPE (Prop_fdpe_C_Q)         0.128     3.013 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.635     3.648    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X83Y58         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.875     3.741    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X83Y58         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/C
                         clock pessimism             -0.812     2.928    
    SLICE_X83Y58         FDCE (Remov_fdce_C_CLR)     -0.146     2.782    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           3.648    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.128ns (16.780%)  route 0.635ns (83.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.598     2.885    ddr2/ldc/FD_7_0
    SLICE_X85Y82         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDPE (Prop_fdpe_C_Q)         0.128     3.013 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.635     3.648    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X83Y58         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.875     3.741    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X83Y58         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/C
                         clock pessimism             -0.812     2.928    
    SLICE_X83Y58         FDCE (Remov_fdce_C_CLR)     -0.146     2.782    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           3.648    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.128ns (16.780%)  route 0.635ns (83.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.598     2.885    ddr2/ldc/FD_7_0
    SLICE_X85Y82         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDPE (Prop_fdpe_C_Q)         0.128     3.013 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.635     3.648    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X83Y58         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.875     3.741    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X83Y58         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/C
                         clock pessimism             -0.812     2.928    
    SLICE_X83Y58         FDCE (Remov_fdce_C_CLR)     -0.146     2.782    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           3.648    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.128ns (16.780%)  route 0.635ns (83.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.598     2.885    ddr2/ldc/FD_7_0
    SLICE_X85Y82         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDPE (Prop_fdpe_C_Q)         0.128     3.013 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.635     3.648    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X83Y58         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.875     3.741    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X83Y58         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/C
                         clock pessimism             -0.812     2.928    
    SLICE_X83Y58         FDCE (Remov_fdce_C_CLR)     -0.146     2.782    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           3.648    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.128ns (16.685%)  route 0.639ns (83.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.598     2.885    ddr2/ldc/FD_7_0
    SLICE_X85Y82         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDPE (Prop_fdpe_C_Q)         0.128     3.013 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.639     3.652    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X82Y58         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.875     3.741    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X82Y58         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/C
                         clock pessimism             -0.812     2.928    
    SLICE_X82Y58         FDCE (Remov_fdce_C_CLR)     -0.146     2.782    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           3.652    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.128ns (15.879%)  route 0.678ns (84.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.598     2.885    ddr2/ldc/FD_7_0
    SLICE_X85Y82         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y82         FDPE (Prop_fdpe_C_Q)         0.128     3.013 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.678     3.691    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X82Y60         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.874     3.740    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X82Y60         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/C
                         clock pessimism             -0.812     2.927    
    SLICE_X82Y60         FDCE (Remov_fdce_C_CLR)     -0.146     2.781    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.781    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  0.910    





