$date
	Fri Feb 13 21:48:41 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module immgen_tb $end
$var wire 32 ! imm_tb [31:0] $end
$var reg 32 " inst_tb [31:0] $end
$scope module dut $end
$var wire 32 # inst [31:0] $end
$var reg 32 $ imm [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b101 $
b10100000000000010010011 #
b10100000000000010010011 "
b101 !
$end
#10000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 $
b11111111111100000000000010010011 "
b11111111111100000000000010010011 #
#20000
b100 !
b100 $
b100000010001000100011 "
b100000010001000100011 #
#30000
b1000 !
b1000 $
b10001100011 "
b10001100011 #
#40000
b10010001101000101000000000000 !
b10010001101000101000000000000 $
b10010001101000101000010110111 "
b10010001101000101000010110111 #
#50000
b1000 !
b1000 $
b100000000000000011101111 "
b100000000000000011101111 #
#60000
