module shift_register_2_by_4(output reg [3:0] OUT, input [3:0] IN, CLK);
	reg [3:0] d0;
	reg [3:0] d1;
	
	initial begin
		d0 = 4'b0;
		d1 = 4'b0;
	end
	
	always (@posedge CLK) begin
		d0 <= IN;
		d1 <= d0;
		OUT <= d1;
	end
endmodule