

Implementation tool: Xilinx Vivado v.2018.3
Project:             hls_wrapped_mmult_prj
Solution:            solution3_2
Device target:       xc7z020clg484-1
Report date:         Wed Apr 17 16:12:52 -0400 2024

#=== Post-Implementation Resource usage ===
SLICE:          399
LUT:           1016
FF:             575
DSP:            160
BRAM:           176
SRL:              8
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.502
CP achieved post-implementation:    9.724
Timing met
