{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648620901070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648620901076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 30 14:15:00 2022 " "Processing started: Wed Mar 30 14:15:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648620901076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648620901076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm_clock -c fsm_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm_clock -c fsm_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648620901076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648620901409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648620901410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/fsm_clock/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/fsm_clock/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648620909833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648620909833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/fsm_clock/rtl/beep_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/fsm_clock/rtl/beep_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_driver " "Found entity 1: beep_driver" {  } { { "../rtl/beep_driver.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/beep_driver.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648620909839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648620909839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/fsm_clock/rtl/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/fsm_clock/rtl/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_driver " "Found entity 1: seg_driver" {  } { { "../rtl/seg_driver.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/seg_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648620909847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648620909847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/fsm_clock/rtl/fsm_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/fsm_clock/rtl/fsm_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_clock " "Found entity 1: fsm_clock" {  } { { "../rtl/fsm_clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/fsm_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648620909853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648620909853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/fsm_clock/rtl/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/fsm_clock/rtl/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648620909858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648620909858 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "beep_en fsm_clock.v(36) " "Verilog HDL Implicit Net warning at fsm_clock.v(36): created implicit net for \"beep_en\"" {  } { { "../rtl/fsm_clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/fsm_clock.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648620909858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm_clock " "Elaborating entity \"fsm_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648620909881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:u_key_filter " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:u_key_filter\"" {  } { { "../rtl/fsm_clock.v" "u_key_filter" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/fsm_clock.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648620909884 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 key_filter.v(124) " "Verilog HDL assignment warning at key_filter.v(124): truncated value with size 32 to match size of target (20)" {  } { { "../rtl/key_filter.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/key_filter.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909885 "|fsm_clock|key_filter:u_key_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:u_clock " "Elaborating entity \"clock\" for hierarchy \"clock:u_clock\"" {  } { { "../rtl/fsm_clock.v" "u_clock" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/fsm_clock.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648620909888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clock.v(157) " "Verilog HDL assignment warning at clock.v(157): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909892 "|fsm_clock|clock:u_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(177) " "Verilog HDL assignment warning at clock.v(177): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909892 "|fsm_clock|clock:u_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(201) " "Verilog HDL assignment warning at clock.v(201): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909892 "|fsm_clock|clock:u_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(225) " "Verilog HDL assignment warning at clock.v(225): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909892 "|fsm_clock|clock:u_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(248) " "Verilog HDL assignment warning at clock.v(248): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909892 "|fsm_clock|clock:u_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(271) " "Verilog HDL assignment warning at clock.v(271): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909892 "|fsm_clock|clock:u_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(297) " "Verilog HDL assignment warning at clock.v(297): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909892 "|fsm_clock|clock:u_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(338) " "Verilog HDL assignment warning at clock.v(338): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909892 "|fsm_clock|clock:u_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(361) " "Verilog HDL assignment warning at clock.v(361): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909892 "|fsm_clock|clock:u_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(384) " "Verilog HDL assignment warning at clock.v(384): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909892 "|fsm_clock|clock:u_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(407) " "Verilog HDL assignment warning at clock.v(407): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909892 "|fsm_clock|clock:u_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(430) " "Verilog HDL assignment warning at clock.v(430): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909892 "|fsm_clock|clock:u_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(453) " "Verilog HDL assignment warning at clock.v(453): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909892 "|fsm_clock|clock:u_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(490) " "Verilog HDL assignment warning at clock.v(490): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909892 "|fsm_clock|clock:u_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(512) " "Verilog HDL assignment warning at clock.v(512): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909892 "|fsm_clock|clock:u_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(534) " "Verilog HDL assignment warning at clock.v(534): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909892 "|fsm_clock|clock:u_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(556) " "Verilog HDL assignment warning at clock.v(556): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909892 "|fsm_clock|clock:u_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(578) " "Verilog HDL assignment warning at clock.v(578): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909892 "|fsm_clock|clock:u_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(600) " "Verilog HDL assignment warning at clock.v(600): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909892 "|fsm_clock|clock:u_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_driver seg_driver:u_seg_driver " "Elaborating entity \"seg_driver\" for hierarchy \"seg_driver:u_seg_driver\"" {  } { { "../rtl/fsm_clock.v" "u_seg_driver" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/fsm_clock.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648620909895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 seg_driver.v(43) " "Verilog HDL assignment warning at seg_driver.v(43): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/seg_driver.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/seg_driver.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909896 "|fsm_clock|seg_driver:u_seg_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep_driver beep_driver:u_beep_driver " "Elaborating entity \"beep_driver\" for hierarchy \"beep_driver:u_beep_driver\"" {  } { { "../rtl/fsm_clock.v" "u_beep_driver" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/fsm_clock.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648620909898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 beep_driver.v(35) " "Verilog HDL assignment warning at beep_driver.v(35): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/beep_driver.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/beep_driver.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909900 "|fsm_clock|beep_driver:u_beep_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 beep_driver.v(56) " "Verilog HDL assignment warning at beep_driver.v(56): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/beep_driver.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/beep_driver.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648620909900 "|fsm_clock|beep_driver:u_beep_driver"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/seg_driver.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/seg_driver.v" 59 -1 0 } } { "../rtl/seg_driver.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/seg_driver.v" 89 -1 0 } } { "../rtl/beep_driver.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/beep_driver.v" 13 -1 0 } } { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 193 -1 0 } } { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 504 -1 0 } } { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 217 -1 0 } } { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 526 -1 0 } } { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 289 -1 0 } } { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 592 -1 0 } } { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 169 -1 0 } } { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 240 -1 0 } } { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 548 -1 0 } } { "../rtl/clock.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/clock.v" 482 -1 0 } } { "../rtl/key_filter.v" "" { Text "C:/Users/TX/Desktop/fsm_clock/rtl/key_filter.v" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1648620910340 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1648620910340 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648620910514 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648620911085 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648620911085 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "504 " "Implemented 504 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648620911152 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648620911152 ""} { "Info" "ICUT_CUT_TM_LCELLS" "484 " "Implemented 484 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648620911152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648620911152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648620911165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 30 14:15:11 2022 " "Processing ended: Wed Mar 30 14:15:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648620911165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648620911165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648620911165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648620911165 ""}
