# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Robo_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/rodri/OneDrive/Documentos/03\ -\ Verilog/Robo {C:/Users/rodri/OneDrive/Documentos/03 - Verilog/Robo/Robo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:41 on Apr 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rodri/OneDrive/Documentos/03 - Verilog/Robo" C:/Users/rodri/OneDrive/Documentos/03 - Verilog/Robo/Robo.v 
# -- Compiling module Robo
# 
# Top level modules:
# 	Robo
# End time: 16:34:41 on Apr 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/rodri/OneDrive/Documentos/03\ -\ Verilog/Robo {C:/Users/rodri/OneDrive/Documentos/03 - Verilog/Robo/Robo_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:41 on Apr 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rodri/OneDrive/Documentos/03 - Verilog/Robo" C:/Users/rodri/OneDrive/Documentos/03 - Verilog/Robo/Robo_tb.v 
# -- Compiling module Robo_TB
# 
# Top level modules:
# 	Robo_TB
# End time: 16:34:42 on Apr 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Robo_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Robo_tb 
# Start time: 16:34:42 on Apr 01,2024
# ** Error: (vsim-3170) Could not find 'Robo_tb'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/rodri/OneDrive/Documentos/03 - Verilog/Robo/simulation/modelsim/rtl_work
#             C:/Users/rodri/OneDrive/Documentos/03 - Verilog/Robo/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Robo_run_msim_rtl_verilog.do PAUSED at line 12
vsim work.Robo_TB
# vsim work.Robo_TB 
# Start time: 16:34:42 on Apr 01,2024
# Loading work.Robo_TB
# Loading work.Robo
# End time: 16:34:48 on Apr 01,2024, Elapsed time: 0:00:06
# Errors: 1, Warnings: 0
