# ELBREAD: Elaboration process.
# ELBREAD: Error: Architecture 'TB_ARCHITECTURE' of entity 'half_adder_tb' not found in library 'alu'.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
acom -O3 -e 100 -work alu -2002  "$dsn/src/Full Adder.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# Error: VLM_0026: Cannot write data to the MGF file - possibly no space on disk or MGF file corrupted. In the second case, please use command vdel -all to empty library "alu".
# Error: DAGGEN_0700: Fatal error : INTERNAL CODE GENERATOR ERROR
#  (when resetting code generator for package (null))
# Error: COMP96_0236: Fatal error : INTERNAL COMPILER ERROR (compiled file "c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd" - global process).
# Compile failure 3 Errors 5 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/half_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# Compile success 0 Errors 5 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/full_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# Error: VLM_0026: Cannot write data to the MGF file - possibly no space on disk or MGF file corrupted. In the second case, please use command vdel -all to empty library "alu".
# Error: DAGGEN_0700: Fatal error : INTERNAL CODE GENERATOR ERROR
#  (when resetting code generator for package (null))
# Error: COMP96_0236: Fatal error : INTERNAL COMPILER ERROR (compiled file "c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd" - global process).
# Compile failure 3 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd" is empty.
# Compile success 0 Errors 1 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/full_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/full_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+full_adder_tb full_adder_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/full_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6047 kB (elbread=256 elab2=5653 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  3:25 PM, Thursday, October 19, 2023
#  Simulation has been initialized
# 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ece443_project1/ALU/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/full_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
endsim
# VSIM: Simulation has finished.
