Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec  1 20:01:57 2025
| Host         : DESKTOP-9AHCOEV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     20          
TIMING-18  Warning           Missing input or output delay   17          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2876)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2876)
---------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: DIV/div_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_x_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_x_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_x_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_x_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_y_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_y_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_y_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_y_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mode_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.556        0.000                      0                 1286        0.140        0.000                      0                 1286        4.500        0.000                       0                   507  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.556        0.000                      0                 1286        0.140        0.000                      0                 1286        4.500        0.000                       0                   507  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 ENGINE/number_evt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[7][3][0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 1.611ns (27.762%)  route 4.192ns (72.238%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.555     5.076    ENGINE/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  ENGINE/number_evt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.478     5.554 r  ENGINE/number_evt_reg[3]/Q
                         net (fo=2, routed)           0.863     6.417    ENGINE/number_evt[3]
    SLICE_X8Y21          LUT5 (Prop_lut5_I3_O)        0.330     6.747 r  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=8, routed)           0.606     7.353    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I3_O)        0.323     7.676 r  ENGINE/grid[5][0][3]_i_3/O
                         net (fo=18, routed)          0.860     8.535    ENGINE/grid[5][0][3]_i_3_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I4_O)        0.328     8.863 r  ENGINE/grid[7][3][3]_i_2/O
                         net (fo=5, routed)           1.072     9.936    ENGINE/grid[7][3][3]_i_2_n_0
    SLICE_X7Y24          LUT2 (Prop_lut2_I1_O)        0.152    10.088 r  ENGINE/grid[7][3][3]_i_1/O
                         net (fo=4, routed)           0.792    10.879    ENGINE/grid[7][3][3]_i_1_n_0
    SLICE_X7Y24          FDSE                                         r  ENGINE/grid_reg[7][3][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.500    14.841    ENGINE/clk_IBUF_BUFG
    SLICE_X7Y24          FDSE                                         r  ENGINE/grid_reg[7][3][0]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y24          FDSE (Setup_fdse_C_S)       -0.631    14.435    ENGINE/grid_reg[7][3][0]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 ENGINE/number_evt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[7][3][1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 1.611ns (27.762%)  route 4.192ns (72.238%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.555     5.076    ENGINE/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  ENGINE/number_evt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.478     5.554 r  ENGINE/number_evt_reg[3]/Q
                         net (fo=2, routed)           0.863     6.417    ENGINE/number_evt[3]
    SLICE_X8Y21          LUT5 (Prop_lut5_I3_O)        0.330     6.747 r  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=8, routed)           0.606     7.353    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I3_O)        0.323     7.676 r  ENGINE/grid[5][0][3]_i_3/O
                         net (fo=18, routed)          0.860     8.535    ENGINE/grid[5][0][3]_i_3_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I4_O)        0.328     8.863 r  ENGINE/grid[7][3][3]_i_2/O
                         net (fo=5, routed)           1.072     9.936    ENGINE/grid[7][3][3]_i_2_n_0
    SLICE_X7Y24          LUT2 (Prop_lut2_I1_O)        0.152    10.088 r  ENGINE/grid[7][3][3]_i_1/O
                         net (fo=4, routed)           0.792    10.879    ENGINE/grid[7][3][3]_i_1_n_0
    SLICE_X7Y24          FDSE                                         r  ENGINE/grid_reg[7][3][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.500    14.841    ENGINE/clk_IBUF_BUFG
    SLICE_X7Y24          FDSE                                         r  ENGINE/grid_reg[7][3][1]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y24          FDSE (Setup_fdse_C_S)       -0.631    14.435    ENGINE/grid_reg[7][3][1]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 ENGINE/number_evt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[7][3][2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 1.611ns (27.762%)  route 4.192ns (72.238%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.555     5.076    ENGINE/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  ENGINE/number_evt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.478     5.554 r  ENGINE/number_evt_reg[3]/Q
                         net (fo=2, routed)           0.863     6.417    ENGINE/number_evt[3]
    SLICE_X8Y21          LUT5 (Prop_lut5_I3_O)        0.330     6.747 r  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=8, routed)           0.606     7.353    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I3_O)        0.323     7.676 r  ENGINE/grid[5][0][3]_i_3/O
                         net (fo=18, routed)          0.860     8.535    ENGINE/grid[5][0][3]_i_3_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I4_O)        0.328     8.863 r  ENGINE/grid[7][3][3]_i_2/O
                         net (fo=5, routed)           1.072     9.936    ENGINE/grid[7][3][3]_i_2_n_0
    SLICE_X7Y24          LUT2 (Prop_lut2_I1_O)        0.152    10.088 r  ENGINE/grid[7][3][3]_i_1/O
                         net (fo=4, routed)           0.792    10.879    ENGINE/grid[7][3][3]_i_1_n_0
    SLICE_X7Y24          FDSE                                         r  ENGINE/grid_reg[7][3][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.500    14.841    ENGINE/clk_IBUF_BUFG
    SLICE_X7Y24          FDSE                                         r  ENGINE/grid_reg[7][3][2]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y24          FDSE (Setup_fdse_C_S)       -0.631    14.435    ENGINE/grid_reg[7][3][2]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 ENGINE/number_evt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[7][3][3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 1.611ns (27.762%)  route 4.192ns (72.238%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.555     5.076    ENGINE/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  ENGINE/number_evt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.478     5.554 r  ENGINE/number_evt_reg[3]/Q
                         net (fo=2, routed)           0.863     6.417    ENGINE/number_evt[3]
    SLICE_X8Y21          LUT5 (Prop_lut5_I3_O)        0.330     6.747 r  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=8, routed)           0.606     7.353    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I3_O)        0.323     7.676 r  ENGINE/grid[5][0][3]_i_3/O
                         net (fo=18, routed)          0.860     8.535    ENGINE/grid[5][0][3]_i_3_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I4_O)        0.328     8.863 r  ENGINE/grid[7][3][3]_i_2/O
                         net (fo=5, routed)           1.072     9.936    ENGINE/grid[7][3][3]_i_2_n_0
    SLICE_X7Y24          LUT2 (Prop_lut2_I1_O)        0.152    10.088 r  ENGINE/grid[7][3][3]_i_1/O
                         net (fo=4, routed)           0.792    10.879    ENGINE/grid[7][3][3]_i_1_n_0
    SLICE_X7Y24          FDSE                                         r  ENGINE/grid_reg[7][3][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.500    14.841    ENGINE/clk_IBUF_BUFG
    SLICE_X7Y24          FDSE                                         r  ENGINE/grid_reg[7][3][3]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y24          FDSE (Setup_fdse_C_S)       -0.631    14.435    ENGINE/grid_reg[7][3][3]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 ENGINE/current_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[1][7][0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 1.217ns (21.403%)  route 4.469ns (78.597%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.556     5.077    ENGINE/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  ENGINE/current_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.419     5.496 r  ENGINE/current_x_reg[1]/Q
                         net (fo=28, routed)          1.833     7.329    ENGINE/engine_x[1]
    SLICE_X8Y27          LUT4 (Prop_lut4_I1_O)        0.318     7.647 r  ENGINE/grid[0][7][3]_i_3/O
                         net (fo=5, routed)           1.033     8.680    ENGINE/grid[0][7][3]_i_3_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I1_O)        0.328     9.008 r  ENGINE/grid[1][7][3]_i_2/O
                         net (fo=5, routed)           0.978     9.986    ENGINE/grid[1][7][3]_i_2_n_0
    SLICE_X15Y23         LUT2 (Prop_lut2_I1_O)        0.152    10.138 r  ENGINE/grid[1][7][3]_i_1/O
                         net (fo=4, routed)           0.625    10.763    ENGINE/grid[1][7][3]_i_1_n_0
    SLICE_X15Y23         FDSE                                         r  ENGINE/grid_reg[1][7][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.435    14.776    ENGINE/clk_IBUF_BUFG
    SLICE_X15Y23         FDSE                                         r  ENGINE/grid_reg[1][7][0]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X15Y23         FDSE (Setup_fdse_C_S)       -0.631    14.370    ENGINE/grid_reg[1][7][0]
  -------------------------------------------------------------------
                         required time                         14.370    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 ENGINE/current_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[1][7][1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 1.217ns (21.403%)  route 4.469ns (78.597%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.556     5.077    ENGINE/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  ENGINE/current_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.419     5.496 r  ENGINE/current_x_reg[1]/Q
                         net (fo=28, routed)          1.833     7.329    ENGINE/engine_x[1]
    SLICE_X8Y27          LUT4 (Prop_lut4_I1_O)        0.318     7.647 r  ENGINE/grid[0][7][3]_i_3/O
                         net (fo=5, routed)           1.033     8.680    ENGINE/grid[0][7][3]_i_3_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I1_O)        0.328     9.008 r  ENGINE/grid[1][7][3]_i_2/O
                         net (fo=5, routed)           0.978     9.986    ENGINE/grid[1][7][3]_i_2_n_0
    SLICE_X15Y23         LUT2 (Prop_lut2_I1_O)        0.152    10.138 r  ENGINE/grid[1][7][3]_i_1/O
                         net (fo=4, routed)           0.625    10.763    ENGINE/grid[1][7][3]_i_1_n_0
    SLICE_X15Y23         FDSE                                         r  ENGINE/grid_reg[1][7][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.435    14.776    ENGINE/clk_IBUF_BUFG
    SLICE_X15Y23         FDSE                                         r  ENGINE/grid_reg[1][7][1]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X15Y23         FDSE (Setup_fdse_C_S)       -0.631    14.370    ENGINE/grid_reg[1][7][1]
  -------------------------------------------------------------------
                         required time                         14.370    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 ENGINE/current_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[1][7][2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 1.217ns (21.403%)  route 4.469ns (78.597%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.556     5.077    ENGINE/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  ENGINE/current_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.419     5.496 r  ENGINE/current_x_reg[1]/Q
                         net (fo=28, routed)          1.833     7.329    ENGINE/engine_x[1]
    SLICE_X8Y27          LUT4 (Prop_lut4_I1_O)        0.318     7.647 r  ENGINE/grid[0][7][3]_i_3/O
                         net (fo=5, routed)           1.033     8.680    ENGINE/grid[0][7][3]_i_3_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I1_O)        0.328     9.008 r  ENGINE/grid[1][7][3]_i_2/O
                         net (fo=5, routed)           0.978     9.986    ENGINE/grid[1][7][3]_i_2_n_0
    SLICE_X15Y23         LUT2 (Prop_lut2_I1_O)        0.152    10.138 r  ENGINE/grid[1][7][3]_i_1/O
                         net (fo=4, routed)           0.625    10.763    ENGINE/grid[1][7][3]_i_1_n_0
    SLICE_X15Y23         FDSE                                         r  ENGINE/grid_reg[1][7][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.435    14.776    ENGINE/clk_IBUF_BUFG
    SLICE_X15Y23         FDSE                                         r  ENGINE/grid_reg[1][7][2]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X15Y23         FDSE (Setup_fdse_C_S)       -0.631    14.370    ENGINE/grid_reg[1][7][2]
  -------------------------------------------------------------------
                         required time                         14.370    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 ENGINE/current_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[1][7][3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 1.217ns (21.403%)  route 4.469ns (78.597%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.556     5.077    ENGINE/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  ENGINE/current_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.419     5.496 r  ENGINE/current_x_reg[1]/Q
                         net (fo=28, routed)          1.833     7.329    ENGINE/engine_x[1]
    SLICE_X8Y27          LUT4 (Prop_lut4_I1_O)        0.318     7.647 r  ENGINE/grid[0][7][3]_i_3/O
                         net (fo=5, routed)           1.033     8.680    ENGINE/grid[0][7][3]_i_3_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I1_O)        0.328     9.008 r  ENGINE/grid[1][7][3]_i_2/O
                         net (fo=5, routed)           0.978     9.986    ENGINE/grid[1][7][3]_i_2_n_0
    SLICE_X15Y23         LUT2 (Prop_lut2_I1_O)        0.152    10.138 r  ENGINE/grid[1][7][3]_i_1/O
                         net (fo=4, routed)           0.625    10.763    ENGINE/grid[1][7][3]_i_1_n_0
    SLICE_X15Y23         FDSE                                         r  ENGINE/grid_reg[1][7][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.435    14.776    ENGINE/clk_IBUF_BUFG
    SLICE_X15Y23         FDSE                                         r  ENGINE/grid_reg[1][7][3]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X15Y23         FDSE (Setup_fdse_C_S)       -0.631    14.370    ENGINE/grid_reg[1][7][3]
  -------------------------------------------------------------------
                         required time                         14.370    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 ENGINE/number_evt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[7][4][0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.681ns  (logic 1.611ns (28.357%)  route 4.070ns (71.643%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.555     5.076    ENGINE/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  ENGINE/number_evt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.478     5.554 r  ENGINE/number_evt_reg[3]/Q
                         net (fo=2, routed)           0.863     6.417    ENGINE/number_evt[3]
    SLICE_X8Y21          LUT5 (Prop_lut5_I3_O)        0.330     6.747 r  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=8, routed)           0.606     7.353    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I3_O)        0.323     7.676 r  ENGINE/grid[5][0][3]_i_3/O
                         net (fo=18, routed)          0.739     8.414    ENGINE/grid[5][0][3]_i_3_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.328     8.742 r  ENGINE/grid[7][4][3]_i_2/O
                         net (fo=5, routed)           1.102     9.845    ENGINE/grid[7][4][3]_i_2_n_0
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.152     9.997 r  ENGINE/grid[7][4][3]_i_1/O
                         net (fo=4, routed)           0.761    10.757    ENGINE/grid[7][4][3]_i_1_n_0
    SLICE_X11Y31         FDSE                                         r  ENGINE/grid_reg[7][4][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.441    14.782    ENGINE/clk_IBUF_BUFG
    SLICE_X11Y31         FDSE                                         r  ENGINE/grid_reg[7][4][0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X11Y31         FDSE (Setup_fdse_C_S)       -0.631    14.376    ENGINE/grid_reg[7][4][0]
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 ENGINE/number_evt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[7][4][1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.681ns  (logic 1.611ns (28.357%)  route 4.070ns (71.643%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.555     5.076    ENGINE/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  ENGINE/number_evt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.478     5.554 r  ENGINE/number_evt_reg[3]/Q
                         net (fo=2, routed)           0.863     6.417    ENGINE/number_evt[3]
    SLICE_X8Y21          LUT5 (Prop_lut5_I3_O)        0.330     6.747 r  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=8, routed)           0.606     7.353    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I3_O)        0.323     7.676 r  ENGINE/grid[5][0][3]_i_3/O
                         net (fo=18, routed)          0.739     8.414    ENGINE/grid[5][0][3]_i_3_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.328     8.742 r  ENGINE/grid[7][4][3]_i_2/O
                         net (fo=5, routed)           1.102     9.845    ENGINE/grid[7][4][3]_i_2_n_0
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.152     9.997 r  ENGINE/grid[7][4][3]_i_1/O
                         net (fo=4, routed)           0.761    10.757    ENGINE/grid[7][4][3]_i_1_n_0
    SLICE_X11Y31         FDSE                                         r  ENGINE/grid_reg[7][4][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.441    14.782    ENGINE/clk_IBUF_BUFG
    SLICE_X11Y31         FDSE                                         r  ENGINE/grid_reg[7][4][1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X11Y31         FDSE (Setup_fdse_C_S)       -0.631    14.376    ENGINE/grid_reg[7][4][1]
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                  3.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pD/prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pD/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.586     1.469    pD/CLK
    SLICE_X7Y18          FDRE                                         r  pD/prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  pD/prev_reg/Q
                         net (fo=1, routed)           0.087     1.697    dD/prev
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.045     1.742 r  dD/pulse_i_1__1/O
                         net (fo=1, routed)           0.000     1.742    pD/pulse_reg_0
    SLICE_X6Y18          FDRE                                         r  pD/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.855     1.982    pD/CLK
    SLICE_X6Y18          FDRE                                         r  pD/pulse_reg/C
                         clock pessimism             -0.500     1.482    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.120     1.602    pD/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pC/prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pC/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.590     1.473    pC/CLK
    SLICE_X2Y16          FDRE                                         r  pC/prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.148     1.621 f  pC/prev_reg/Q
                         net (fo=1, routed)           0.059     1.680    dC/prev
    SLICE_X2Y16          LUT2 (Prop_lut2_I1_O)        0.098     1.778 r  dC/pulse_i_1/O
                         net (fo=1, routed)           0.000     1.778    pC/pulse_reg_2
    SLICE_X2Y16          FDRE                                         r  pC/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.859     1.986    pC/CLK
    SLICE_X2Y16          FDRE                                         r  pC/pulse_reg/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.120     1.593    pC/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 pL/prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pL/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.586     1.469    pL/CLK
    SLICE_X7Y18          FDRE                                         r  pL/prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  pL/prev_reg/Q
                         net (fo=1, routed)           0.139     1.749    dL/prev
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.045     1.794 r  dL/pulse_i_1__2/O
                         net (fo=1, routed)           0.000     1.794    pL/pulse_reg_0
    SLICE_X6Y18          FDRE                                         r  pL/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.855     1.982    pL/CLK
    SLICE_X6Y18          FDRE                                         r  pL/pulse_reg/C
                         clock pessimism             -0.500     1.482    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.121     1.603    pL/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ENGINE/number_evt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[3][8][2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.320%)  route 0.121ns (36.680%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.556     1.439    ENGINE/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  ENGINE/number_evt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  ENGINE/number_evt_reg[2]/Q
                         net (fo=2, routed)           0.121     1.724    ENGINE/number_evt[2]
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.045     1.769 r  ENGINE/grid[0][0][2]_i_1/O
                         net (fo=81, routed)          0.000     1.769    ENGINE/grid[0][0][2]_i_1_n_0
    SLICE_X8Y22          FDSE                                         r  ENGINE/grid_reg[3][8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.823     1.950    ENGINE/clk_IBUF_BUFG
    SLICE_X8Y22          FDSE                                         r  ENGINE/grid_reg[3][8][2]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X8Y22          FDSE (Hold_fdse_C_D)         0.121     1.573    ENGINE/grid_reg[3][8][2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 pR/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/right_evt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.558     1.441    pR/CLK
    SLICE_X8Y19          FDRE                                         r  pR/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.605 r  pR/pulse_reg/Q
                         net (fo=2, routed)           0.095     1.700    pR/btnR_edge
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.045     1.745 r  pR/right_evt_i_1/O
                         net (fo=1, routed)           0.000     1.745    ENGINE/right_evt0
    SLICE_X9Y19          FDRE                                         r  ENGINE/right_evt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.826     1.953    ENGINE/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  ENGINE/right_evt_reg/C
                         clock pessimism             -0.499     1.454    
    SLICE_X9Y19          FDRE (Hold_fdre_C_D)         0.092     1.546    ENGINE/right_evt_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ENGINE/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/load_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.975%)  route 0.178ns (46.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.553     1.436    ENGINE/clk_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  ENGINE/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     1.600 r  ENGINE/FSM_onehot_state_reg[3]/Q
                         net (fo=8, routed)           0.178     1.778    ENGINE/FSM_onehot_state_reg_n_0_[3]
    SLICE_X8Y25          LUT6 (Prop_lut6_I0_O)        0.045     1.823 r  ENGINE/load_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.823    ENGINE/load_counter[2]
    SLICE_X8Y25          FDRE                                         r  ENGINE/load_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.820     1.947    ENGINE/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  ENGINE/load_counter_reg[2]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X8Y25          FDRE (Hold_fdre_C_D)         0.121     1.590    ENGINE/load_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ENGINE/load_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/load_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.554     1.437    ENGINE/clk_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  ENGINE/load_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164     1.601 f  ENGINE/load_counter_reg[4]/Q
                         net (fo=27, routed)          0.129     1.730    ENGINE/load_counter__0[4]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.045     1.775 r  ENGINE/load_counter[6]_i_2/O
                         net (fo=1, routed)           0.000     1.775    ENGINE/load_counter[6]
    SLICE_X9Y26          FDRE                                         r  ENGINE/load_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.821     1.948    ENGINE/clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  ENGINE/load_counter_reg[6]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.091     1.541    ENGINE/load_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 selected_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selected_number_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.251ns (66.749%)  route 0.125ns (33.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  selected_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.148     1.588 r  selected_number_reg[2]/Q
                         net (fo=7, routed)           0.125     1.713    pU/Q[2]
    SLICE_X8Y20          LUT5 (Prop_lut5_I2_O)        0.103     1.816 r  pU/selected_number[3]_i_2/O
                         net (fo=1, routed)           0.000     1.816    pU_n_3
    SLICE_X8Y20          FDRE                                         r  selected_number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  selected_number_reg[3]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.131     1.571    selected_number_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 selected_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selected_number_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.247ns (66.391%)  route 0.125ns (33.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  selected_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.148     1.588 r  selected_number_reg[2]/Q
                         net (fo=7, routed)           0.125     1.713    pU/Q[2]
    SLICE_X8Y20          LUT5 (Prop_lut5_I1_O)        0.099     1.812 r  pU/selected_number[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    pU_n_5
    SLICE_X8Y20          FDRE                                         r  selected_number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  selected_number_reg[1]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.121     1.561    selected_number_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 flash_div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  flash_div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  flash_div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.718    flash_div_reg_n_0_[10]
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.828 r  flash_div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    flash_div_reg[8]_i_1_n_5
    SLICE_X14Y21         FDRE                                         r  flash_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  flash_div_reg[10]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X14Y21         FDRE (Hold_fdre_C_D)         0.134     1.573    flash_div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y19   flash_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y21   flash_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y21   flash_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y22   flash_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y22   flash_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y22   flash_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y22   flash_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y23   flash_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y23   flash_div_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   flash_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   flash_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y21   flash_div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y21   flash_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y21   flash_div_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y21   flash_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y22   flash_div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y22   flash_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y22   flash_div_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y22   flash_div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   flash_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   flash_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y21   flash_div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y21   flash_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y21   flash_div_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y21   flash_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y22   flash_div_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y22   flash_div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y22   flash_div_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y22   flash_div_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.347ns  (logic 16.828ns (35.541%)  route 30.519ns (64.459%))
  Logic Levels:           48  (CARRY4=25 FDRE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          3.063     3.694    VGA/v_count[7]
    SLICE_X15Y1          LUT5 (Prop_lut5_I3_O)        0.152     3.846 r  VGA/vgaRed_OBUF[3]_inst_i_85/O
                         net (fo=9, routed)           0.840     4.686    VGA/y[5]
    SLICE_X11Y1          LUT6 (Prop_lut6_I5_O)        0.326     5.012 r  VGA/vgaRed_OBUF[3]_inst_i_216/O
                         net (fo=6, routed)           0.000     5.012    VGA/vgaRed_OBUF[3]_inst_i_323_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.436 r  VGA/vgaRed_OBUF[3]_inst_i_215/O[1]
                         net (fo=4, routed)           1.227     6.663    VGA/DRAW/digit_src81_in[6]
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.303     6.966 r  VGA/vgaRed_OBUF[3]_inst_i_219/O
                         net (fo=73, routed)          3.290    10.255    DRAW/digit_src7[6]
    SLICE_X12Y2          LUT4 (Prop_lut4_I3_O)        0.153    10.408 r  DRAW/font_row_reg[0]_i_320/O
                         net (fo=4, routed)           0.988    11.396    DRAW/font_row_reg[0]_i_320_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.331    11.727 r  DRAW/font_row_reg[0]_i_429/O
                         net (fo=1, routed)           0.000    11.727    DRAW/font_row_reg[0]_i_429_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.103 r  DRAW/font_row_reg[0]_i_403/CO[3]
                         net (fo=1, routed)           0.000    12.103    DRAW/font_row_reg[0]_i_403_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  DRAW/font_row_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    12.220    DRAW/font_row_reg[0]_i_363_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  DRAW/font_row_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    12.337    DRAW/font_row_reg[0]_i_307_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    12.454    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.571 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    12.571    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.688 r  DRAW/digit_value_reg[3]_i_723/CO[3]
                         net (fo=1, routed)           0.000    12.688    DRAW/digit_value_reg[3]_i_723_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.805 r  DRAW/digit_value_reg[3]_i_721/CO[3]
                         net (fo=1, routed)           0.000    12.805    DRAW/digit_value_reg[3]_i_721_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.962 f  DRAW/digit_value_reg[3]_i_724/CO[1]
                         net (fo=40, routed)          1.713    14.676    DRAW/CO[0]
    SLICE_X7Y12          LUT4 (Prop_lut4_I0_O)        0.361    15.037 r  DRAW/digit_value_reg[3]_i_423/O
                         net (fo=2, routed)           0.688    15.725    DRAW/digit_value_reg[3]_i_423_n_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I4_O)        0.327    16.052 r  DRAW/digit_value_reg[3]_i_427/O
                         net (fo=1, routed)           0.000    16.052    DRAW/digit_value_reg[3]_i_427_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.453 r  DRAW/digit_value_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    16.453    DRAW/digit_value_reg[3]_i_233_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.692 r  DRAW/vgaGreen_OBUF[3]_inst_i_279/O[2]
                         net (fo=3, routed)           1.377    18.068    DRAW/vgaGreen_OBUF[3]_inst_i_279_n_5
    SLICE_X12Y10         LUT3 (Prop_lut3_I2_O)        0.302    18.370 r  DRAW/vgaGreen_OBUF[3]_inst_i_282/O
                         net (fo=2, routed)           0.922    19.292    DRAW/vgaGreen_OBUF[3]_inst_i_282_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I4_O)        0.153    19.445 r  DRAW/vgaGreen_OBUF[3]_inst_i_207/O
                         net (fo=2, routed)           0.916    20.361    DRAW/vgaGreen_OBUF[3]_inst_i_207_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I0_O)        0.331    20.692 r  DRAW/vgaGreen_OBUF[3]_inst_i_211/O
                         net (fo=1, routed)           0.000    20.692    DRAW/vgaGreen_OBUF[3]_inst_i_211_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.242 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    21.242    DRAW/vgaGreen_OBUF[3]_inst_i_136_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.356 r  DRAW/vgaGreen_OBUF[3]_inst_i_133/CO[3]
                         net (fo=1, routed)           0.000    21.356    DRAW/vgaGreen_OBUF[3]_inst_i_133_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.578 r  DRAW/font_row_reg[0]_i_54/O[0]
                         net (fo=7, routed)           1.202    22.780    DRAW/font_row_reg[0]_i_109_0[0]
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.299    23.079 r  DRAW/font_row_reg[0]_i_58/O
                         net (fo=1, routed)           0.000    23.079    DRAW/font_row_reg[0]_i_58_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.611 r  DRAW/font_row_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.611    DRAW/font_row_reg[0]_i_26_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.945 r  DRAW/font_row_reg[0]_i_11/O[1]
                         net (fo=3, routed)           0.949    24.894    DRAW/font_row_reg[0]_i_29_0[1]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.303    25.197 r  DRAW/font_row_reg[0]_i_20/O
                         net (fo=1, routed)           0.000    25.197    DRAW/font_row_reg[0]_i_20_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.730 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          1.476    27.207    VGA/digit_value_reg[3]_i_133_0[0]
    SLICE_X13Y14         LUT6 (Prop_lut6_I4_O)        0.124    27.331 r  VGA/digit_value_reg[3]_i_123/O
                         net (fo=1, routed)           0.900    28.231    VGA/digit_value_reg[3]_i_123_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    28.887 r  VGA/digit_value_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.887    VGA/digit_value_reg[3]_i_53_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.200 r  VGA/vgaGreen_OBUF[3]_inst_i_188/O[3]
                         net (fo=2, routed)           0.813    30.013    VGA/DRAW/digit_src6[8]
    SLICE_X15Y13         LUT5 (Prop_lut5_I0_O)        0.306    30.319 r  VGA/vgaGreen_OBUF[3]_inst_i_125/O
                         net (fo=3, routed)           0.821    31.140    VGA/vgaGreen_OBUF[3]_inst_i_125_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    31.264 r  VGA/digit_value_reg[3]_i_820/O
                         net (fo=1, routed)           0.000    31.264    VGA/digit_value_reg[3]_i_820_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.797 r  VGA/digit_value_reg[3]_i_661/CO[3]
                         net (fo=1, routed)           0.000    31.797    VGA/digit_value_reg[3]_i_661_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.120 r  VGA/digit_value_reg[3]_i_320/O[1]
                         net (fo=3, routed)           0.982    33.102    VGA/digit_value_reg[3]_i_320_n_6
    SLICE_X14Y13         LUT2 (Prop_lut2_I1_O)        0.306    33.408 r  VGA/digit_value_reg[3]_i_323/O
                         net (fo=1, routed)           0.000    33.408    VGA/digit_value_reg[3]_i_323_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.941 r  VGA/digit_value_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    33.941    VGA/digit_value_reg[3]_i_175_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.180 f  VGA/digit_value_reg[3]_i_174/O[2]
                         net (fo=3, routed)           1.700    35.880    VGA/digit_value_reg[3]_i_174_n_5
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.301    36.181 r  VGA/digit_value_reg[3]_i_115/O
                         net (fo=1, routed)           0.000    36.181    VGA/digit_value_reg[3]_i_115_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.557 r  VGA/digit_value_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.557    VGA/digit_value_reg[3]_i_44_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.674 f  VGA/digit_value_reg[3]_i_12/CO[3]
                         net (fo=2, routed)           1.329    38.002    VGA/DRAW/digit_value2
    SLICE_X29Y15         LUT4 (Prop_lut4_I3_O)        0.124    38.126 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.822    38.949    VGA/digit_value0
    SLICE_X29Y17         LUT6 (Prop_lut6_I0_O)        0.124    39.073 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.263    39.336    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.124    39.460 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.807    40.266    VGA/vgaBlue[2]
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.124    40.390 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.432    43.822    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    47.347 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    47.347    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.183ns  (logic 14.346ns (30.406%)  route 32.836ns (69.594%))
  Logic Levels:           42  (CARRY4=18 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=8 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          3.063     3.694    VGA/v_count[7]
    SLICE_X15Y1          LUT5 (Prop_lut5_I3_O)        0.152     3.846 r  VGA/vgaRed_OBUF[3]_inst_i_85/O
                         net (fo=9, routed)           0.840     4.686    VGA/y[5]
    SLICE_X11Y1          LUT6 (Prop_lut6_I5_O)        0.326     5.012 r  VGA/vgaRed_OBUF[3]_inst_i_216/O
                         net (fo=6, routed)           0.000     5.012    VGA/vgaRed_OBUF[3]_inst_i_323_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.436 r  VGA/vgaRed_OBUF[3]_inst_i_215/O[1]
                         net (fo=4, routed)           1.227     6.663    VGA/DRAW/digit_src81_in[6]
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.303     6.966 r  VGA/vgaRed_OBUF[3]_inst_i_219/O
                         net (fo=73, routed)          3.290    10.255    DRAW/digit_src7[6]
    SLICE_X12Y2          LUT4 (Prop_lut4_I3_O)        0.153    10.408 r  DRAW/font_row_reg[0]_i_320/O
                         net (fo=4, routed)           0.988    11.396    DRAW/font_row_reg[0]_i_320_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.331    11.727 r  DRAW/font_row_reg[0]_i_429/O
                         net (fo=1, routed)           0.000    11.727    DRAW/font_row_reg[0]_i_429_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.103 r  DRAW/font_row_reg[0]_i_403/CO[3]
                         net (fo=1, routed)           0.000    12.103    DRAW/font_row_reg[0]_i_403_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  DRAW/font_row_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    12.220    DRAW/font_row_reg[0]_i_363_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  DRAW/font_row_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    12.337    DRAW/font_row_reg[0]_i_307_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    12.454    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.571 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    12.571    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.688 r  DRAW/digit_value_reg[3]_i_723/CO[3]
                         net (fo=1, routed)           0.000    12.688    DRAW/digit_value_reg[3]_i_723_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.805 r  DRAW/digit_value_reg[3]_i_721/CO[3]
                         net (fo=1, routed)           0.000    12.805    DRAW/digit_value_reg[3]_i_721_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.962 f  DRAW/digit_value_reg[3]_i_724/CO[1]
                         net (fo=40, routed)          1.713    14.676    DRAW/CO[0]
    SLICE_X7Y12          LUT4 (Prop_lut4_I0_O)        0.361    15.037 r  DRAW/digit_value_reg[3]_i_423/O
                         net (fo=2, routed)           0.688    15.725    DRAW/digit_value_reg[3]_i_423_n_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I4_O)        0.327    16.052 r  DRAW/digit_value_reg[3]_i_427/O
                         net (fo=1, routed)           0.000    16.052    DRAW/digit_value_reg[3]_i_427_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.453 r  DRAW/digit_value_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    16.453    DRAW/digit_value_reg[3]_i_233_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.692 r  DRAW/vgaGreen_OBUF[3]_inst_i_279/O[2]
                         net (fo=3, routed)           1.377    18.068    DRAW/vgaGreen_OBUF[3]_inst_i_279_n_5
    SLICE_X12Y10         LUT3 (Prop_lut3_I2_O)        0.302    18.370 r  DRAW/vgaGreen_OBUF[3]_inst_i_282/O
                         net (fo=2, routed)           0.922    19.292    DRAW/vgaGreen_OBUF[3]_inst_i_282_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I4_O)        0.153    19.445 r  DRAW/vgaGreen_OBUF[3]_inst_i_207/O
                         net (fo=2, routed)           0.916    20.361    DRAW/vgaGreen_OBUF[3]_inst_i_207_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I0_O)        0.331    20.692 r  DRAW/vgaGreen_OBUF[3]_inst_i_211/O
                         net (fo=1, routed)           0.000    20.692    DRAW/vgaGreen_OBUF[3]_inst_i_211_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.242 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    21.242    DRAW/vgaGreen_OBUF[3]_inst_i_136_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.356 r  DRAW/vgaGreen_OBUF[3]_inst_i_133/CO[3]
                         net (fo=1, routed)           0.000    21.356    DRAW/vgaGreen_OBUF[3]_inst_i_133_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.578 r  DRAW/font_row_reg[0]_i_54/O[0]
                         net (fo=7, routed)           1.202    22.780    DRAW/font_row_reg[0]_i_109_0[0]
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.299    23.079 r  DRAW/font_row_reg[0]_i_58/O
                         net (fo=1, routed)           0.000    23.079    DRAW/font_row_reg[0]_i_58_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.611 r  DRAW/font_row_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.611    DRAW/font_row_reg[0]_i_26_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.945 r  DRAW/font_row_reg[0]_i_11/O[1]
                         net (fo=3, routed)           0.949    24.894    DRAW/font_row_reg[0]_i_29_0[1]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.303    25.197 r  DRAW/font_row_reg[0]_i_20/O
                         net (fo=1, routed)           0.000    25.197    DRAW/font_row_reg[0]_i_20_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.730 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          1.476    27.207    VGA/digit_value_reg[3]_i_133_0[0]
    SLICE_X13Y14         LUT6 (Prop_lut6_I4_O)        0.124    27.331 r  VGA/digit_value_reg[3]_i_123/O
                         net (fo=1, routed)           0.900    28.231    VGA/digit_value_reg[3]_i_123_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    28.779 r  VGA/digit_value_reg[3]_i_53/O[1]
                         net (fo=1, routed)           0.638    29.417    VGA/DRAW/digit_src6[2]
    SLICE_X15Y13         LUT5 (Prop_lut5_I0_O)        0.303    29.720 r  VGA/digit_value_reg[3]_i_57/O
                         net (fo=44, routed)          4.305    34.026    ENGINE/digit_value_reg[1]_i_4_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.124    34.150 r  ENGINE/digit_value_reg[3]_i_301/O
                         net (fo=1, routed)           1.034    35.184    ENGINE/digit_value_reg[3]_i_301_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124    35.308 r  ENGINE/digit_value_reg[3]_i_166/O
                         net (fo=1, routed)           0.000    35.308    ENGINE/digit_value_reg[3]_i_166_n_0
    SLICE_X11Y27         MUXF7 (Prop_muxf7_I1_O)      0.245    35.553 r  ENGINE/digit_value_reg[3]_i_75/O
                         net (fo=1, routed)           0.000    35.553    ENGINE/digit_value_reg[3]_i_75_n_0
    SLICE_X11Y27         MUXF8 (Prop_muxf8_I0_O)      0.104    35.657 r  ENGINE/digit_value_reg[3]_i_22/O
                         net (fo=2, routed)           1.068    36.725    ENGINE/digit_value_reg[3]_i_22_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I4_O)        0.316    37.041 r  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.627    37.668    ENGINE/DRAW/grid_vals[0]
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.124    37.792 f  ENGINE/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           1.721    39.512    ENGINE/mode_reg
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    39.636 f  ENGINE/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.304    39.940    VGA/draw_digit
    SLICE_X29Y16         LUT6 (Prop_lut6_I2_O)        0.124    40.064 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.588    43.652    vgaBlue_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    47.183 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    47.183    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.084ns  (logic 16.822ns (35.728%)  route 30.262ns (64.272%))
  Logic Levels:           48  (CARRY4=25 FDRE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          3.063     3.694    VGA/v_count[7]
    SLICE_X15Y1          LUT5 (Prop_lut5_I3_O)        0.152     3.846 r  VGA/vgaRed_OBUF[3]_inst_i_85/O
                         net (fo=9, routed)           0.840     4.686    VGA/y[5]
    SLICE_X11Y1          LUT6 (Prop_lut6_I5_O)        0.326     5.012 r  VGA/vgaRed_OBUF[3]_inst_i_216/O
                         net (fo=6, routed)           0.000     5.012    VGA/vgaRed_OBUF[3]_inst_i_323_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.436 r  VGA/vgaRed_OBUF[3]_inst_i_215/O[1]
                         net (fo=4, routed)           1.227     6.663    VGA/DRAW/digit_src81_in[6]
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.303     6.966 r  VGA/vgaRed_OBUF[3]_inst_i_219/O
                         net (fo=73, routed)          3.290    10.255    DRAW/digit_src7[6]
    SLICE_X12Y2          LUT4 (Prop_lut4_I3_O)        0.153    10.408 r  DRAW/font_row_reg[0]_i_320/O
                         net (fo=4, routed)           0.988    11.396    DRAW/font_row_reg[0]_i_320_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.331    11.727 r  DRAW/font_row_reg[0]_i_429/O
                         net (fo=1, routed)           0.000    11.727    DRAW/font_row_reg[0]_i_429_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.103 r  DRAW/font_row_reg[0]_i_403/CO[3]
                         net (fo=1, routed)           0.000    12.103    DRAW/font_row_reg[0]_i_403_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  DRAW/font_row_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    12.220    DRAW/font_row_reg[0]_i_363_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  DRAW/font_row_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    12.337    DRAW/font_row_reg[0]_i_307_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    12.454    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.571 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    12.571    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.688 r  DRAW/digit_value_reg[3]_i_723/CO[3]
                         net (fo=1, routed)           0.000    12.688    DRAW/digit_value_reg[3]_i_723_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.805 r  DRAW/digit_value_reg[3]_i_721/CO[3]
                         net (fo=1, routed)           0.000    12.805    DRAW/digit_value_reg[3]_i_721_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.962 f  DRAW/digit_value_reg[3]_i_724/CO[1]
                         net (fo=40, routed)          1.713    14.676    DRAW/CO[0]
    SLICE_X7Y12          LUT4 (Prop_lut4_I0_O)        0.361    15.037 r  DRAW/digit_value_reg[3]_i_423/O
                         net (fo=2, routed)           0.688    15.725    DRAW/digit_value_reg[3]_i_423_n_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I4_O)        0.327    16.052 r  DRAW/digit_value_reg[3]_i_427/O
                         net (fo=1, routed)           0.000    16.052    DRAW/digit_value_reg[3]_i_427_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.453 r  DRAW/digit_value_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    16.453    DRAW/digit_value_reg[3]_i_233_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.692 r  DRAW/vgaGreen_OBUF[3]_inst_i_279/O[2]
                         net (fo=3, routed)           1.377    18.068    DRAW/vgaGreen_OBUF[3]_inst_i_279_n_5
    SLICE_X12Y10         LUT3 (Prop_lut3_I2_O)        0.302    18.370 r  DRAW/vgaGreen_OBUF[3]_inst_i_282/O
                         net (fo=2, routed)           0.922    19.292    DRAW/vgaGreen_OBUF[3]_inst_i_282_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I4_O)        0.153    19.445 r  DRAW/vgaGreen_OBUF[3]_inst_i_207/O
                         net (fo=2, routed)           0.916    20.361    DRAW/vgaGreen_OBUF[3]_inst_i_207_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I0_O)        0.331    20.692 r  DRAW/vgaGreen_OBUF[3]_inst_i_211/O
                         net (fo=1, routed)           0.000    20.692    DRAW/vgaGreen_OBUF[3]_inst_i_211_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.242 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    21.242    DRAW/vgaGreen_OBUF[3]_inst_i_136_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.356 r  DRAW/vgaGreen_OBUF[3]_inst_i_133/CO[3]
                         net (fo=1, routed)           0.000    21.356    DRAW/vgaGreen_OBUF[3]_inst_i_133_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.578 r  DRAW/font_row_reg[0]_i_54/O[0]
                         net (fo=7, routed)           1.202    22.780    DRAW/font_row_reg[0]_i_109_0[0]
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.299    23.079 r  DRAW/font_row_reg[0]_i_58/O
                         net (fo=1, routed)           0.000    23.079    DRAW/font_row_reg[0]_i_58_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.611 r  DRAW/font_row_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.611    DRAW/font_row_reg[0]_i_26_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.945 r  DRAW/font_row_reg[0]_i_11/O[1]
                         net (fo=3, routed)           0.949    24.894    DRAW/font_row_reg[0]_i_29_0[1]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.303    25.197 r  DRAW/font_row_reg[0]_i_20/O
                         net (fo=1, routed)           0.000    25.197    DRAW/font_row_reg[0]_i_20_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.730 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          1.476    27.207    VGA/digit_value_reg[3]_i_133_0[0]
    SLICE_X13Y14         LUT6 (Prop_lut6_I4_O)        0.124    27.331 r  VGA/digit_value_reg[3]_i_123/O
                         net (fo=1, routed)           0.900    28.231    VGA/digit_value_reg[3]_i_123_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    28.887 r  VGA/digit_value_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.887    VGA/digit_value_reg[3]_i_53_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.200 r  VGA/vgaGreen_OBUF[3]_inst_i_188/O[3]
                         net (fo=2, routed)           0.813    30.013    VGA/DRAW/digit_src6[8]
    SLICE_X15Y13         LUT5 (Prop_lut5_I0_O)        0.306    30.319 r  VGA/vgaGreen_OBUF[3]_inst_i_125/O
                         net (fo=3, routed)           0.821    31.140    VGA/vgaGreen_OBUF[3]_inst_i_125_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    31.264 r  VGA/digit_value_reg[3]_i_820/O
                         net (fo=1, routed)           0.000    31.264    VGA/digit_value_reg[3]_i_820_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.797 r  VGA/digit_value_reg[3]_i_661/CO[3]
                         net (fo=1, routed)           0.000    31.797    VGA/digit_value_reg[3]_i_661_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.120 r  VGA/digit_value_reg[3]_i_320/O[1]
                         net (fo=3, routed)           0.982    33.102    VGA/digit_value_reg[3]_i_320_n_6
    SLICE_X14Y13         LUT2 (Prop_lut2_I1_O)        0.306    33.408 r  VGA/digit_value_reg[3]_i_323/O
                         net (fo=1, routed)           0.000    33.408    VGA/digit_value_reg[3]_i_323_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.941 r  VGA/digit_value_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    33.941    VGA/digit_value_reg[3]_i_175_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.180 f  VGA/digit_value_reg[3]_i_174/O[2]
                         net (fo=3, routed)           1.700    35.880    VGA/digit_value_reg[3]_i_174_n_5
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.301    36.181 r  VGA/digit_value_reg[3]_i_115/O
                         net (fo=1, routed)           0.000    36.181    VGA/digit_value_reg[3]_i_115_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.557 r  VGA/digit_value_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.557    VGA/digit_value_reg[3]_i_44_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.674 f  VGA/digit_value_reg[3]_i_12/CO[3]
                         net (fo=2, routed)           1.329    38.002    VGA/DRAW/digit_value2
    SLICE_X29Y15         LUT4 (Prop_lut4_I3_O)        0.124    38.126 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.822    38.949    VGA/digit_value0
    SLICE_X29Y17         LUT6 (Prop_lut6_I0_O)        0.124    39.073 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.263    39.336    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.124    39.460 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.531    39.990    VGA/vgaBlue[2]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.124    40.114 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           3.451    43.565    vgaGreen_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    47.084 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    47.084    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.948ns  (logic 16.827ns (35.841%)  route 30.121ns (64.159%))
  Logic Levels:           48  (CARRY4=25 FDRE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          3.063     3.694    VGA/v_count[7]
    SLICE_X15Y1          LUT5 (Prop_lut5_I3_O)        0.152     3.846 r  VGA/vgaRed_OBUF[3]_inst_i_85/O
                         net (fo=9, routed)           0.840     4.686    VGA/y[5]
    SLICE_X11Y1          LUT6 (Prop_lut6_I5_O)        0.326     5.012 r  VGA/vgaRed_OBUF[3]_inst_i_216/O
                         net (fo=6, routed)           0.000     5.012    VGA/vgaRed_OBUF[3]_inst_i_323_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.436 r  VGA/vgaRed_OBUF[3]_inst_i_215/O[1]
                         net (fo=4, routed)           1.227     6.663    VGA/DRAW/digit_src81_in[6]
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.303     6.966 r  VGA/vgaRed_OBUF[3]_inst_i_219/O
                         net (fo=73, routed)          3.290    10.255    DRAW/digit_src7[6]
    SLICE_X12Y2          LUT4 (Prop_lut4_I3_O)        0.153    10.408 r  DRAW/font_row_reg[0]_i_320/O
                         net (fo=4, routed)           0.988    11.396    DRAW/font_row_reg[0]_i_320_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.331    11.727 r  DRAW/font_row_reg[0]_i_429/O
                         net (fo=1, routed)           0.000    11.727    DRAW/font_row_reg[0]_i_429_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.103 r  DRAW/font_row_reg[0]_i_403/CO[3]
                         net (fo=1, routed)           0.000    12.103    DRAW/font_row_reg[0]_i_403_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  DRAW/font_row_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    12.220    DRAW/font_row_reg[0]_i_363_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  DRAW/font_row_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    12.337    DRAW/font_row_reg[0]_i_307_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    12.454    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.571 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    12.571    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.688 r  DRAW/digit_value_reg[3]_i_723/CO[3]
                         net (fo=1, routed)           0.000    12.688    DRAW/digit_value_reg[3]_i_723_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.805 r  DRAW/digit_value_reg[3]_i_721/CO[3]
                         net (fo=1, routed)           0.000    12.805    DRAW/digit_value_reg[3]_i_721_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.962 f  DRAW/digit_value_reg[3]_i_724/CO[1]
                         net (fo=40, routed)          1.713    14.676    DRAW/CO[0]
    SLICE_X7Y12          LUT4 (Prop_lut4_I0_O)        0.361    15.037 r  DRAW/digit_value_reg[3]_i_423/O
                         net (fo=2, routed)           0.688    15.725    DRAW/digit_value_reg[3]_i_423_n_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I4_O)        0.327    16.052 r  DRAW/digit_value_reg[3]_i_427/O
                         net (fo=1, routed)           0.000    16.052    DRAW/digit_value_reg[3]_i_427_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.453 r  DRAW/digit_value_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    16.453    DRAW/digit_value_reg[3]_i_233_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.692 r  DRAW/vgaGreen_OBUF[3]_inst_i_279/O[2]
                         net (fo=3, routed)           1.377    18.068    DRAW/vgaGreen_OBUF[3]_inst_i_279_n_5
    SLICE_X12Y10         LUT3 (Prop_lut3_I2_O)        0.302    18.370 r  DRAW/vgaGreen_OBUF[3]_inst_i_282/O
                         net (fo=2, routed)           0.922    19.292    DRAW/vgaGreen_OBUF[3]_inst_i_282_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I4_O)        0.153    19.445 r  DRAW/vgaGreen_OBUF[3]_inst_i_207/O
                         net (fo=2, routed)           0.916    20.361    DRAW/vgaGreen_OBUF[3]_inst_i_207_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I0_O)        0.331    20.692 r  DRAW/vgaGreen_OBUF[3]_inst_i_211/O
                         net (fo=1, routed)           0.000    20.692    DRAW/vgaGreen_OBUF[3]_inst_i_211_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.242 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    21.242    DRAW/vgaGreen_OBUF[3]_inst_i_136_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.356 r  DRAW/vgaGreen_OBUF[3]_inst_i_133/CO[3]
                         net (fo=1, routed)           0.000    21.356    DRAW/vgaGreen_OBUF[3]_inst_i_133_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.578 r  DRAW/font_row_reg[0]_i_54/O[0]
                         net (fo=7, routed)           1.202    22.780    DRAW/font_row_reg[0]_i_109_0[0]
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.299    23.079 r  DRAW/font_row_reg[0]_i_58/O
                         net (fo=1, routed)           0.000    23.079    DRAW/font_row_reg[0]_i_58_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.611 r  DRAW/font_row_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.611    DRAW/font_row_reg[0]_i_26_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.945 r  DRAW/font_row_reg[0]_i_11/O[1]
                         net (fo=3, routed)           0.949    24.894    DRAW/font_row_reg[0]_i_29_0[1]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.303    25.197 r  DRAW/font_row_reg[0]_i_20/O
                         net (fo=1, routed)           0.000    25.197    DRAW/font_row_reg[0]_i_20_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.730 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          1.476    27.207    VGA/digit_value_reg[3]_i_133_0[0]
    SLICE_X13Y14         LUT6 (Prop_lut6_I4_O)        0.124    27.331 r  VGA/digit_value_reg[3]_i_123/O
                         net (fo=1, routed)           0.900    28.231    VGA/digit_value_reg[3]_i_123_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    28.887 r  VGA/digit_value_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.887    VGA/digit_value_reg[3]_i_53_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.200 r  VGA/vgaGreen_OBUF[3]_inst_i_188/O[3]
                         net (fo=2, routed)           0.813    30.013    VGA/DRAW/digit_src6[8]
    SLICE_X15Y13         LUT5 (Prop_lut5_I0_O)        0.306    30.319 r  VGA/vgaGreen_OBUF[3]_inst_i_125/O
                         net (fo=3, routed)           0.821    31.140    VGA/vgaGreen_OBUF[3]_inst_i_125_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    31.264 r  VGA/digit_value_reg[3]_i_820/O
                         net (fo=1, routed)           0.000    31.264    VGA/digit_value_reg[3]_i_820_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.797 r  VGA/digit_value_reg[3]_i_661/CO[3]
                         net (fo=1, routed)           0.000    31.797    VGA/digit_value_reg[3]_i_661_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.120 r  VGA/digit_value_reg[3]_i_320/O[1]
                         net (fo=3, routed)           0.982    33.102    VGA/digit_value_reg[3]_i_320_n_6
    SLICE_X14Y13         LUT2 (Prop_lut2_I1_O)        0.306    33.408 r  VGA/digit_value_reg[3]_i_323/O
                         net (fo=1, routed)           0.000    33.408    VGA/digit_value_reg[3]_i_323_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.941 r  VGA/digit_value_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    33.941    VGA/digit_value_reg[3]_i_175_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.180 f  VGA/digit_value_reg[3]_i_174/O[2]
                         net (fo=3, routed)           1.700    35.880    VGA/digit_value_reg[3]_i_174_n_5
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.301    36.181 r  VGA/digit_value_reg[3]_i_115/O
                         net (fo=1, routed)           0.000    36.181    VGA/digit_value_reg[3]_i_115_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.557 r  VGA/digit_value_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.557    VGA/digit_value_reg[3]_i_44_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.674 f  VGA/digit_value_reg[3]_i_12/CO[3]
                         net (fo=2, routed)           1.329    38.002    VGA/DRAW/digit_value2
    SLICE_X29Y15         LUT4 (Prop_lut4_I3_O)        0.124    38.126 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.822    38.949    VGA/digit_value0
    SLICE_X29Y17         LUT6 (Prop_lut6_I0_O)        0.124    39.073 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.263    39.336    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.124    39.460 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.531    39.990    VGA/vgaBlue[2]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.124    40.114 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           3.310    43.424    vgaGreen_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    46.948 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    46.948    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.918ns  (logic 16.827ns (35.865%)  route 30.091ns (64.135%))
  Logic Levels:           48  (CARRY4=25 FDRE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          3.063     3.694    VGA/v_count[7]
    SLICE_X15Y1          LUT5 (Prop_lut5_I3_O)        0.152     3.846 r  VGA/vgaRed_OBUF[3]_inst_i_85/O
                         net (fo=9, routed)           0.840     4.686    VGA/y[5]
    SLICE_X11Y1          LUT6 (Prop_lut6_I5_O)        0.326     5.012 r  VGA/vgaRed_OBUF[3]_inst_i_216/O
                         net (fo=6, routed)           0.000     5.012    VGA/vgaRed_OBUF[3]_inst_i_323_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.436 r  VGA/vgaRed_OBUF[3]_inst_i_215/O[1]
                         net (fo=4, routed)           1.227     6.663    VGA/DRAW/digit_src81_in[6]
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.303     6.966 r  VGA/vgaRed_OBUF[3]_inst_i_219/O
                         net (fo=73, routed)          3.290    10.255    DRAW/digit_src7[6]
    SLICE_X12Y2          LUT4 (Prop_lut4_I3_O)        0.153    10.408 r  DRAW/font_row_reg[0]_i_320/O
                         net (fo=4, routed)           0.988    11.396    DRAW/font_row_reg[0]_i_320_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.331    11.727 r  DRAW/font_row_reg[0]_i_429/O
                         net (fo=1, routed)           0.000    11.727    DRAW/font_row_reg[0]_i_429_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.103 r  DRAW/font_row_reg[0]_i_403/CO[3]
                         net (fo=1, routed)           0.000    12.103    DRAW/font_row_reg[0]_i_403_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  DRAW/font_row_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    12.220    DRAW/font_row_reg[0]_i_363_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  DRAW/font_row_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    12.337    DRAW/font_row_reg[0]_i_307_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    12.454    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.571 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    12.571    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.688 r  DRAW/digit_value_reg[3]_i_723/CO[3]
                         net (fo=1, routed)           0.000    12.688    DRAW/digit_value_reg[3]_i_723_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.805 r  DRAW/digit_value_reg[3]_i_721/CO[3]
                         net (fo=1, routed)           0.000    12.805    DRAW/digit_value_reg[3]_i_721_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.962 f  DRAW/digit_value_reg[3]_i_724/CO[1]
                         net (fo=40, routed)          1.713    14.676    DRAW/CO[0]
    SLICE_X7Y12          LUT4 (Prop_lut4_I0_O)        0.361    15.037 r  DRAW/digit_value_reg[3]_i_423/O
                         net (fo=2, routed)           0.688    15.725    DRAW/digit_value_reg[3]_i_423_n_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I4_O)        0.327    16.052 r  DRAW/digit_value_reg[3]_i_427/O
                         net (fo=1, routed)           0.000    16.052    DRAW/digit_value_reg[3]_i_427_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.453 r  DRAW/digit_value_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    16.453    DRAW/digit_value_reg[3]_i_233_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.692 r  DRAW/vgaGreen_OBUF[3]_inst_i_279/O[2]
                         net (fo=3, routed)           1.377    18.068    DRAW/vgaGreen_OBUF[3]_inst_i_279_n_5
    SLICE_X12Y10         LUT3 (Prop_lut3_I2_O)        0.302    18.370 r  DRAW/vgaGreen_OBUF[3]_inst_i_282/O
                         net (fo=2, routed)           0.922    19.292    DRAW/vgaGreen_OBUF[3]_inst_i_282_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I4_O)        0.153    19.445 r  DRAW/vgaGreen_OBUF[3]_inst_i_207/O
                         net (fo=2, routed)           0.916    20.361    DRAW/vgaGreen_OBUF[3]_inst_i_207_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I0_O)        0.331    20.692 r  DRAW/vgaGreen_OBUF[3]_inst_i_211/O
                         net (fo=1, routed)           0.000    20.692    DRAW/vgaGreen_OBUF[3]_inst_i_211_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.242 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    21.242    DRAW/vgaGreen_OBUF[3]_inst_i_136_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.356 r  DRAW/vgaGreen_OBUF[3]_inst_i_133/CO[3]
                         net (fo=1, routed)           0.000    21.356    DRAW/vgaGreen_OBUF[3]_inst_i_133_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.578 r  DRAW/font_row_reg[0]_i_54/O[0]
                         net (fo=7, routed)           1.202    22.780    DRAW/font_row_reg[0]_i_109_0[0]
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.299    23.079 r  DRAW/font_row_reg[0]_i_58/O
                         net (fo=1, routed)           0.000    23.079    DRAW/font_row_reg[0]_i_58_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.611 r  DRAW/font_row_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.611    DRAW/font_row_reg[0]_i_26_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.945 r  DRAW/font_row_reg[0]_i_11/O[1]
                         net (fo=3, routed)           0.949    24.894    DRAW/font_row_reg[0]_i_29_0[1]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.303    25.197 r  DRAW/font_row_reg[0]_i_20/O
                         net (fo=1, routed)           0.000    25.197    DRAW/font_row_reg[0]_i_20_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.730 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          1.476    27.207    VGA/digit_value_reg[3]_i_133_0[0]
    SLICE_X13Y14         LUT6 (Prop_lut6_I4_O)        0.124    27.331 r  VGA/digit_value_reg[3]_i_123/O
                         net (fo=1, routed)           0.900    28.231    VGA/digit_value_reg[3]_i_123_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    28.887 r  VGA/digit_value_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.887    VGA/digit_value_reg[3]_i_53_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.200 r  VGA/vgaGreen_OBUF[3]_inst_i_188/O[3]
                         net (fo=2, routed)           0.813    30.013    VGA/DRAW/digit_src6[8]
    SLICE_X15Y13         LUT5 (Prop_lut5_I0_O)        0.306    30.319 r  VGA/vgaGreen_OBUF[3]_inst_i_125/O
                         net (fo=3, routed)           0.821    31.140    VGA/vgaGreen_OBUF[3]_inst_i_125_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    31.264 r  VGA/digit_value_reg[3]_i_820/O
                         net (fo=1, routed)           0.000    31.264    VGA/digit_value_reg[3]_i_820_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.797 r  VGA/digit_value_reg[3]_i_661/CO[3]
                         net (fo=1, routed)           0.000    31.797    VGA/digit_value_reg[3]_i_661_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.120 r  VGA/digit_value_reg[3]_i_320/O[1]
                         net (fo=3, routed)           0.982    33.102    VGA/digit_value_reg[3]_i_320_n_6
    SLICE_X14Y13         LUT2 (Prop_lut2_I1_O)        0.306    33.408 r  VGA/digit_value_reg[3]_i_323/O
                         net (fo=1, routed)           0.000    33.408    VGA/digit_value_reg[3]_i_323_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.941 r  VGA/digit_value_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    33.941    VGA/digit_value_reg[3]_i_175_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.180 f  VGA/digit_value_reg[3]_i_174/O[2]
                         net (fo=3, routed)           1.700    35.880    VGA/digit_value_reg[3]_i_174_n_5
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.301    36.181 r  VGA/digit_value_reg[3]_i_115/O
                         net (fo=1, routed)           0.000    36.181    VGA/digit_value_reg[3]_i_115_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.557 r  VGA/digit_value_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.557    VGA/digit_value_reg[3]_i_44_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.674 f  VGA/digit_value_reg[3]_i_12/CO[3]
                         net (fo=2, routed)           1.329    38.002    VGA/DRAW/digit_value2
    SLICE_X29Y15         LUT4 (Prop_lut4_I3_O)        0.124    38.126 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.822    38.949    VGA/digit_value0
    SLICE_X29Y17         LUT6 (Prop_lut6_I0_O)        0.124    39.073 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.263    39.336    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.124    39.460 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.528    39.987    VGA/vgaBlue[2]
    SLICE_X29Y10         LUT6 (Prop_lut6_I2_O)        0.124    40.111 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.282    43.394    vgaGreen_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    46.918 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    46.918    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.855ns  (logic 16.805ns (35.867%)  route 30.050ns (64.133%))
  Logic Levels:           48  (CARRY4=25 FDRE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          3.063     3.694    VGA/v_count[7]
    SLICE_X15Y1          LUT5 (Prop_lut5_I3_O)        0.152     3.846 r  VGA/vgaRed_OBUF[3]_inst_i_85/O
                         net (fo=9, routed)           0.840     4.686    VGA/y[5]
    SLICE_X11Y1          LUT6 (Prop_lut6_I5_O)        0.326     5.012 r  VGA/vgaRed_OBUF[3]_inst_i_216/O
                         net (fo=6, routed)           0.000     5.012    VGA/vgaRed_OBUF[3]_inst_i_323_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.436 r  VGA/vgaRed_OBUF[3]_inst_i_215/O[1]
                         net (fo=4, routed)           1.227     6.663    VGA/DRAW/digit_src81_in[6]
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.303     6.966 r  VGA/vgaRed_OBUF[3]_inst_i_219/O
                         net (fo=73, routed)          3.290    10.255    DRAW/digit_src7[6]
    SLICE_X12Y2          LUT4 (Prop_lut4_I3_O)        0.153    10.408 r  DRAW/font_row_reg[0]_i_320/O
                         net (fo=4, routed)           0.988    11.396    DRAW/font_row_reg[0]_i_320_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.331    11.727 r  DRAW/font_row_reg[0]_i_429/O
                         net (fo=1, routed)           0.000    11.727    DRAW/font_row_reg[0]_i_429_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.103 r  DRAW/font_row_reg[0]_i_403/CO[3]
                         net (fo=1, routed)           0.000    12.103    DRAW/font_row_reg[0]_i_403_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  DRAW/font_row_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    12.220    DRAW/font_row_reg[0]_i_363_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  DRAW/font_row_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    12.337    DRAW/font_row_reg[0]_i_307_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    12.454    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.571 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    12.571    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.688 r  DRAW/digit_value_reg[3]_i_723/CO[3]
                         net (fo=1, routed)           0.000    12.688    DRAW/digit_value_reg[3]_i_723_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.805 r  DRAW/digit_value_reg[3]_i_721/CO[3]
                         net (fo=1, routed)           0.000    12.805    DRAW/digit_value_reg[3]_i_721_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.962 f  DRAW/digit_value_reg[3]_i_724/CO[1]
                         net (fo=40, routed)          1.713    14.676    DRAW/CO[0]
    SLICE_X7Y12          LUT4 (Prop_lut4_I0_O)        0.361    15.037 r  DRAW/digit_value_reg[3]_i_423/O
                         net (fo=2, routed)           0.688    15.725    DRAW/digit_value_reg[3]_i_423_n_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I4_O)        0.327    16.052 r  DRAW/digit_value_reg[3]_i_427/O
                         net (fo=1, routed)           0.000    16.052    DRAW/digit_value_reg[3]_i_427_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.453 r  DRAW/digit_value_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    16.453    DRAW/digit_value_reg[3]_i_233_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.692 r  DRAW/vgaGreen_OBUF[3]_inst_i_279/O[2]
                         net (fo=3, routed)           1.377    18.068    DRAW/vgaGreen_OBUF[3]_inst_i_279_n_5
    SLICE_X12Y10         LUT3 (Prop_lut3_I2_O)        0.302    18.370 r  DRAW/vgaGreen_OBUF[3]_inst_i_282/O
                         net (fo=2, routed)           0.922    19.292    DRAW/vgaGreen_OBUF[3]_inst_i_282_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I4_O)        0.153    19.445 r  DRAW/vgaGreen_OBUF[3]_inst_i_207/O
                         net (fo=2, routed)           0.916    20.361    DRAW/vgaGreen_OBUF[3]_inst_i_207_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I0_O)        0.331    20.692 r  DRAW/vgaGreen_OBUF[3]_inst_i_211/O
                         net (fo=1, routed)           0.000    20.692    DRAW/vgaGreen_OBUF[3]_inst_i_211_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.242 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    21.242    DRAW/vgaGreen_OBUF[3]_inst_i_136_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.356 r  DRAW/vgaGreen_OBUF[3]_inst_i_133/CO[3]
                         net (fo=1, routed)           0.000    21.356    DRAW/vgaGreen_OBUF[3]_inst_i_133_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.578 r  DRAW/font_row_reg[0]_i_54/O[0]
                         net (fo=7, routed)           1.202    22.780    DRAW/font_row_reg[0]_i_109_0[0]
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.299    23.079 r  DRAW/font_row_reg[0]_i_58/O
                         net (fo=1, routed)           0.000    23.079    DRAW/font_row_reg[0]_i_58_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.611 r  DRAW/font_row_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.611    DRAW/font_row_reg[0]_i_26_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.945 r  DRAW/font_row_reg[0]_i_11/O[1]
                         net (fo=3, routed)           0.949    24.894    DRAW/font_row_reg[0]_i_29_0[1]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.303    25.197 r  DRAW/font_row_reg[0]_i_20/O
                         net (fo=1, routed)           0.000    25.197    DRAW/font_row_reg[0]_i_20_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.730 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          1.476    27.207    VGA/digit_value_reg[3]_i_133_0[0]
    SLICE_X13Y14         LUT6 (Prop_lut6_I4_O)        0.124    27.331 r  VGA/digit_value_reg[3]_i_123/O
                         net (fo=1, routed)           0.900    28.231    VGA/digit_value_reg[3]_i_123_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    28.887 r  VGA/digit_value_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.887    VGA/digit_value_reg[3]_i_53_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.200 r  VGA/vgaGreen_OBUF[3]_inst_i_188/O[3]
                         net (fo=2, routed)           0.813    30.013    VGA/DRAW/digit_src6[8]
    SLICE_X15Y13         LUT5 (Prop_lut5_I0_O)        0.306    30.319 r  VGA/vgaGreen_OBUF[3]_inst_i_125/O
                         net (fo=3, routed)           0.821    31.140    VGA/vgaGreen_OBUF[3]_inst_i_125_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    31.264 r  VGA/digit_value_reg[3]_i_820/O
                         net (fo=1, routed)           0.000    31.264    VGA/digit_value_reg[3]_i_820_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.797 r  VGA/digit_value_reg[3]_i_661/CO[3]
                         net (fo=1, routed)           0.000    31.797    VGA/digit_value_reg[3]_i_661_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.120 r  VGA/digit_value_reg[3]_i_320/O[1]
                         net (fo=3, routed)           0.982    33.102    VGA/digit_value_reg[3]_i_320_n_6
    SLICE_X14Y13         LUT2 (Prop_lut2_I1_O)        0.306    33.408 r  VGA/digit_value_reg[3]_i_323/O
                         net (fo=1, routed)           0.000    33.408    VGA/digit_value_reg[3]_i_323_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.941 r  VGA/digit_value_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    33.941    VGA/digit_value_reg[3]_i_175_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.180 f  VGA/digit_value_reg[3]_i_174/O[2]
                         net (fo=3, routed)           1.700    35.880    VGA/digit_value_reg[3]_i_174_n_5
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.301    36.181 r  VGA/digit_value_reg[3]_i_115/O
                         net (fo=1, routed)           0.000    36.181    VGA/digit_value_reg[3]_i_115_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.557 r  VGA/digit_value_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.557    VGA/digit_value_reg[3]_i_44_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.674 f  VGA/digit_value_reg[3]_i_12/CO[3]
                         net (fo=2, routed)           1.329    38.002    VGA/DRAW/digit_value2
    SLICE_X29Y15         LUT4 (Prop_lut4_I3_O)        0.124    38.126 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.822    38.949    VGA/digit_value0
    SLICE_X29Y17         LUT6 (Prop_lut6_I0_O)        0.124    39.073 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.263    39.336    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.124    39.460 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.807    40.266    VGA/vgaBlue[2]
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.124    40.390 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.963    43.353    vgaBlue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    46.855 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    46.855    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.794ns  (logic 16.832ns (35.971%)  route 29.962ns (64.029%))
  Logic Levels:           48  (CARRY4=25 FDRE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          3.063     3.694    VGA/v_count[7]
    SLICE_X15Y1          LUT5 (Prop_lut5_I3_O)        0.152     3.846 r  VGA/vgaRed_OBUF[3]_inst_i_85/O
                         net (fo=9, routed)           0.840     4.686    VGA/y[5]
    SLICE_X11Y1          LUT6 (Prop_lut6_I5_O)        0.326     5.012 r  VGA/vgaRed_OBUF[3]_inst_i_216/O
                         net (fo=6, routed)           0.000     5.012    VGA/vgaRed_OBUF[3]_inst_i_323_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.436 r  VGA/vgaRed_OBUF[3]_inst_i_215/O[1]
                         net (fo=4, routed)           1.227     6.663    VGA/DRAW/digit_src81_in[6]
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.303     6.966 r  VGA/vgaRed_OBUF[3]_inst_i_219/O
                         net (fo=73, routed)          3.290    10.255    DRAW/digit_src7[6]
    SLICE_X12Y2          LUT4 (Prop_lut4_I3_O)        0.153    10.408 r  DRAW/font_row_reg[0]_i_320/O
                         net (fo=4, routed)           0.988    11.396    DRAW/font_row_reg[0]_i_320_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.331    11.727 r  DRAW/font_row_reg[0]_i_429/O
                         net (fo=1, routed)           0.000    11.727    DRAW/font_row_reg[0]_i_429_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.103 r  DRAW/font_row_reg[0]_i_403/CO[3]
                         net (fo=1, routed)           0.000    12.103    DRAW/font_row_reg[0]_i_403_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  DRAW/font_row_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    12.220    DRAW/font_row_reg[0]_i_363_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  DRAW/font_row_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    12.337    DRAW/font_row_reg[0]_i_307_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    12.454    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.571 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    12.571    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.688 r  DRAW/digit_value_reg[3]_i_723/CO[3]
                         net (fo=1, routed)           0.000    12.688    DRAW/digit_value_reg[3]_i_723_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.805 r  DRAW/digit_value_reg[3]_i_721/CO[3]
                         net (fo=1, routed)           0.000    12.805    DRAW/digit_value_reg[3]_i_721_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.962 f  DRAW/digit_value_reg[3]_i_724/CO[1]
                         net (fo=40, routed)          1.713    14.676    DRAW/CO[0]
    SLICE_X7Y12          LUT4 (Prop_lut4_I0_O)        0.361    15.037 r  DRAW/digit_value_reg[3]_i_423/O
                         net (fo=2, routed)           0.688    15.725    DRAW/digit_value_reg[3]_i_423_n_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I4_O)        0.327    16.052 r  DRAW/digit_value_reg[3]_i_427/O
                         net (fo=1, routed)           0.000    16.052    DRAW/digit_value_reg[3]_i_427_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.453 r  DRAW/digit_value_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    16.453    DRAW/digit_value_reg[3]_i_233_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.692 r  DRAW/vgaGreen_OBUF[3]_inst_i_279/O[2]
                         net (fo=3, routed)           1.377    18.068    DRAW/vgaGreen_OBUF[3]_inst_i_279_n_5
    SLICE_X12Y10         LUT3 (Prop_lut3_I2_O)        0.302    18.370 r  DRAW/vgaGreen_OBUF[3]_inst_i_282/O
                         net (fo=2, routed)           0.922    19.292    DRAW/vgaGreen_OBUF[3]_inst_i_282_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I4_O)        0.153    19.445 r  DRAW/vgaGreen_OBUF[3]_inst_i_207/O
                         net (fo=2, routed)           0.916    20.361    DRAW/vgaGreen_OBUF[3]_inst_i_207_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I0_O)        0.331    20.692 r  DRAW/vgaGreen_OBUF[3]_inst_i_211/O
                         net (fo=1, routed)           0.000    20.692    DRAW/vgaGreen_OBUF[3]_inst_i_211_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.242 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    21.242    DRAW/vgaGreen_OBUF[3]_inst_i_136_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.356 r  DRAW/vgaGreen_OBUF[3]_inst_i_133/CO[3]
                         net (fo=1, routed)           0.000    21.356    DRAW/vgaGreen_OBUF[3]_inst_i_133_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.578 r  DRAW/font_row_reg[0]_i_54/O[0]
                         net (fo=7, routed)           1.202    22.780    DRAW/font_row_reg[0]_i_109_0[0]
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.299    23.079 r  DRAW/font_row_reg[0]_i_58/O
                         net (fo=1, routed)           0.000    23.079    DRAW/font_row_reg[0]_i_58_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.611 r  DRAW/font_row_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.611    DRAW/font_row_reg[0]_i_26_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.945 r  DRAW/font_row_reg[0]_i_11/O[1]
                         net (fo=3, routed)           0.949    24.894    DRAW/font_row_reg[0]_i_29_0[1]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.303    25.197 r  DRAW/font_row_reg[0]_i_20/O
                         net (fo=1, routed)           0.000    25.197    DRAW/font_row_reg[0]_i_20_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.730 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          1.476    27.207    VGA/digit_value_reg[3]_i_133_0[0]
    SLICE_X13Y14         LUT6 (Prop_lut6_I4_O)        0.124    27.331 r  VGA/digit_value_reg[3]_i_123/O
                         net (fo=1, routed)           0.900    28.231    VGA/digit_value_reg[3]_i_123_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    28.887 r  VGA/digit_value_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.887    VGA/digit_value_reg[3]_i_53_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.200 r  VGA/vgaGreen_OBUF[3]_inst_i_188/O[3]
                         net (fo=2, routed)           0.813    30.013    VGA/DRAW/digit_src6[8]
    SLICE_X15Y13         LUT5 (Prop_lut5_I0_O)        0.306    30.319 r  VGA/vgaGreen_OBUF[3]_inst_i_125/O
                         net (fo=3, routed)           0.821    31.140    VGA/vgaGreen_OBUF[3]_inst_i_125_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    31.264 r  VGA/digit_value_reg[3]_i_820/O
                         net (fo=1, routed)           0.000    31.264    VGA/digit_value_reg[3]_i_820_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.797 r  VGA/digit_value_reg[3]_i_661/CO[3]
                         net (fo=1, routed)           0.000    31.797    VGA/digit_value_reg[3]_i_661_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.120 r  VGA/digit_value_reg[3]_i_320/O[1]
                         net (fo=3, routed)           0.982    33.102    VGA/digit_value_reg[3]_i_320_n_6
    SLICE_X14Y13         LUT2 (Prop_lut2_I1_O)        0.306    33.408 r  VGA/digit_value_reg[3]_i_323/O
                         net (fo=1, routed)           0.000    33.408    VGA/digit_value_reg[3]_i_323_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.941 r  VGA/digit_value_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    33.941    VGA/digit_value_reg[3]_i_175_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.180 f  VGA/digit_value_reg[3]_i_174/O[2]
                         net (fo=3, routed)           1.700    35.880    VGA/digit_value_reg[3]_i_174_n_5
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.301    36.181 r  VGA/digit_value_reg[3]_i_115/O
                         net (fo=1, routed)           0.000    36.181    VGA/digit_value_reg[3]_i_115_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.557 r  VGA/digit_value_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.557    VGA/digit_value_reg[3]_i_44_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.674 f  VGA/digit_value_reg[3]_i_12/CO[3]
                         net (fo=2, routed)           1.329    38.002    VGA/DRAW/digit_value2
    SLICE_X29Y15         LUT4 (Prop_lut4_I3_O)        0.124    38.126 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.822    38.949    VGA/digit_value0
    SLICE_X29Y17         LUT6 (Prop_lut6_I0_O)        0.124    39.073 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.263    39.336    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.124    39.460 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.528    39.987    VGA/vgaBlue[2]
    SLICE_X29Y10         LUT6 (Prop_lut6_I2_O)        0.124    40.111 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.154    43.265    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    46.794 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    46.794    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.743ns  (logic 16.824ns (35.992%)  route 29.919ns (64.008%))
  Logic Levels:           48  (CARRY4=25 FDRE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          3.063     3.694    VGA/v_count[7]
    SLICE_X15Y1          LUT5 (Prop_lut5_I3_O)        0.152     3.846 r  VGA/vgaRed_OBUF[3]_inst_i_85/O
                         net (fo=9, routed)           0.840     4.686    VGA/y[5]
    SLICE_X11Y1          LUT6 (Prop_lut6_I5_O)        0.326     5.012 r  VGA/vgaRed_OBUF[3]_inst_i_216/O
                         net (fo=6, routed)           0.000     5.012    VGA/vgaRed_OBUF[3]_inst_i_323_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.436 r  VGA/vgaRed_OBUF[3]_inst_i_215/O[1]
                         net (fo=4, routed)           1.227     6.663    VGA/DRAW/digit_src81_in[6]
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.303     6.966 r  VGA/vgaRed_OBUF[3]_inst_i_219/O
                         net (fo=73, routed)          3.290    10.255    DRAW/digit_src7[6]
    SLICE_X12Y2          LUT4 (Prop_lut4_I3_O)        0.153    10.408 r  DRAW/font_row_reg[0]_i_320/O
                         net (fo=4, routed)           0.988    11.396    DRAW/font_row_reg[0]_i_320_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.331    11.727 r  DRAW/font_row_reg[0]_i_429/O
                         net (fo=1, routed)           0.000    11.727    DRAW/font_row_reg[0]_i_429_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.103 r  DRAW/font_row_reg[0]_i_403/CO[3]
                         net (fo=1, routed)           0.000    12.103    DRAW/font_row_reg[0]_i_403_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  DRAW/font_row_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    12.220    DRAW/font_row_reg[0]_i_363_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  DRAW/font_row_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    12.337    DRAW/font_row_reg[0]_i_307_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    12.454    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.571 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    12.571    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.688 r  DRAW/digit_value_reg[3]_i_723/CO[3]
                         net (fo=1, routed)           0.000    12.688    DRAW/digit_value_reg[3]_i_723_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.805 r  DRAW/digit_value_reg[3]_i_721/CO[3]
                         net (fo=1, routed)           0.000    12.805    DRAW/digit_value_reg[3]_i_721_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.962 f  DRAW/digit_value_reg[3]_i_724/CO[1]
                         net (fo=40, routed)          1.713    14.676    DRAW/CO[0]
    SLICE_X7Y12          LUT4 (Prop_lut4_I0_O)        0.361    15.037 r  DRAW/digit_value_reg[3]_i_423/O
                         net (fo=2, routed)           0.688    15.725    DRAW/digit_value_reg[3]_i_423_n_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I4_O)        0.327    16.052 r  DRAW/digit_value_reg[3]_i_427/O
                         net (fo=1, routed)           0.000    16.052    DRAW/digit_value_reg[3]_i_427_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.453 r  DRAW/digit_value_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    16.453    DRAW/digit_value_reg[3]_i_233_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.692 r  DRAW/vgaGreen_OBUF[3]_inst_i_279/O[2]
                         net (fo=3, routed)           1.377    18.068    DRAW/vgaGreen_OBUF[3]_inst_i_279_n_5
    SLICE_X12Y10         LUT3 (Prop_lut3_I2_O)        0.302    18.370 r  DRAW/vgaGreen_OBUF[3]_inst_i_282/O
                         net (fo=2, routed)           0.922    19.292    DRAW/vgaGreen_OBUF[3]_inst_i_282_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I4_O)        0.153    19.445 r  DRAW/vgaGreen_OBUF[3]_inst_i_207/O
                         net (fo=2, routed)           0.916    20.361    DRAW/vgaGreen_OBUF[3]_inst_i_207_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I0_O)        0.331    20.692 r  DRAW/vgaGreen_OBUF[3]_inst_i_211/O
                         net (fo=1, routed)           0.000    20.692    DRAW/vgaGreen_OBUF[3]_inst_i_211_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.242 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    21.242    DRAW/vgaGreen_OBUF[3]_inst_i_136_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.356 r  DRAW/vgaGreen_OBUF[3]_inst_i_133/CO[3]
                         net (fo=1, routed)           0.000    21.356    DRAW/vgaGreen_OBUF[3]_inst_i_133_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.578 r  DRAW/font_row_reg[0]_i_54/O[0]
                         net (fo=7, routed)           1.202    22.780    DRAW/font_row_reg[0]_i_109_0[0]
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.299    23.079 r  DRAW/font_row_reg[0]_i_58/O
                         net (fo=1, routed)           0.000    23.079    DRAW/font_row_reg[0]_i_58_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.611 r  DRAW/font_row_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.611    DRAW/font_row_reg[0]_i_26_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.945 r  DRAW/font_row_reg[0]_i_11/O[1]
                         net (fo=3, routed)           0.949    24.894    DRAW/font_row_reg[0]_i_29_0[1]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.303    25.197 r  DRAW/font_row_reg[0]_i_20/O
                         net (fo=1, routed)           0.000    25.197    DRAW/font_row_reg[0]_i_20_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.730 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          1.476    27.207    VGA/digit_value_reg[3]_i_133_0[0]
    SLICE_X13Y14         LUT6 (Prop_lut6_I4_O)        0.124    27.331 r  VGA/digit_value_reg[3]_i_123/O
                         net (fo=1, routed)           0.900    28.231    VGA/digit_value_reg[3]_i_123_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    28.887 r  VGA/digit_value_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.887    VGA/digit_value_reg[3]_i_53_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.200 r  VGA/vgaGreen_OBUF[3]_inst_i_188/O[3]
                         net (fo=2, routed)           0.813    30.013    VGA/DRAW/digit_src6[8]
    SLICE_X15Y13         LUT5 (Prop_lut5_I0_O)        0.306    30.319 r  VGA/vgaGreen_OBUF[3]_inst_i_125/O
                         net (fo=3, routed)           0.821    31.140    VGA/vgaGreen_OBUF[3]_inst_i_125_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    31.264 r  VGA/digit_value_reg[3]_i_820/O
                         net (fo=1, routed)           0.000    31.264    VGA/digit_value_reg[3]_i_820_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.797 r  VGA/digit_value_reg[3]_i_661/CO[3]
                         net (fo=1, routed)           0.000    31.797    VGA/digit_value_reg[3]_i_661_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.120 r  VGA/digit_value_reg[3]_i_320/O[1]
                         net (fo=3, routed)           0.982    33.102    VGA/digit_value_reg[3]_i_320_n_6
    SLICE_X14Y13         LUT2 (Prop_lut2_I1_O)        0.306    33.408 r  VGA/digit_value_reg[3]_i_323/O
                         net (fo=1, routed)           0.000    33.408    VGA/digit_value_reg[3]_i_323_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.941 r  VGA/digit_value_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    33.941    VGA/digit_value_reg[3]_i_175_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.180 f  VGA/digit_value_reg[3]_i_174/O[2]
                         net (fo=3, routed)           1.700    35.880    VGA/digit_value_reg[3]_i_174_n_5
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.301    36.181 r  VGA/digit_value_reg[3]_i_115/O
                         net (fo=1, routed)           0.000    36.181    VGA/digit_value_reg[3]_i_115_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.557 r  VGA/digit_value_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.557    VGA/digit_value_reg[3]_i_44_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.674 f  VGA/digit_value_reg[3]_i_12/CO[3]
                         net (fo=2, routed)           1.329    38.002    VGA/DRAW/digit_value2
    SLICE_X29Y15         LUT4 (Prop_lut4_I3_O)        0.124    38.126 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.822    38.949    VGA/digit_value0
    SLICE_X29Y17         LUT6 (Prop_lut6_I0_O)        0.124    39.073 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.263    39.336    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.124    39.460 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.531    39.990    VGA/vgaBlue[2]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.124    40.114 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           3.108    43.222    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    46.743 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    46.743    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.692ns  (logic 14.321ns (30.672%)  route 32.370ns (69.328%))
  Logic Levels:           42  (CARRY4=18 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=8 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          3.063     3.694    VGA/v_count[7]
    SLICE_X15Y1          LUT5 (Prop_lut5_I3_O)        0.152     3.846 r  VGA/vgaRed_OBUF[3]_inst_i_85/O
                         net (fo=9, routed)           0.840     4.686    VGA/y[5]
    SLICE_X11Y1          LUT6 (Prop_lut6_I5_O)        0.326     5.012 r  VGA/vgaRed_OBUF[3]_inst_i_216/O
                         net (fo=6, routed)           0.000     5.012    VGA/vgaRed_OBUF[3]_inst_i_323_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.436 r  VGA/vgaRed_OBUF[3]_inst_i_215/O[1]
                         net (fo=4, routed)           1.227     6.663    VGA/DRAW/digit_src81_in[6]
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.303     6.966 r  VGA/vgaRed_OBUF[3]_inst_i_219/O
                         net (fo=73, routed)          3.290    10.255    DRAW/digit_src7[6]
    SLICE_X12Y2          LUT4 (Prop_lut4_I3_O)        0.153    10.408 r  DRAW/font_row_reg[0]_i_320/O
                         net (fo=4, routed)           0.988    11.396    DRAW/font_row_reg[0]_i_320_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.331    11.727 r  DRAW/font_row_reg[0]_i_429/O
                         net (fo=1, routed)           0.000    11.727    DRAW/font_row_reg[0]_i_429_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.103 r  DRAW/font_row_reg[0]_i_403/CO[3]
                         net (fo=1, routed)           0.000    12.103    DRAW/font_row_reg[0]_i_403_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  DRAW/font_row_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    12.220    DRAW/font_row_reg[0]_i_363_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  DRAW/font_row_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    12.337    DRAW/font_row_reg[0]_i_307_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    12.454    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.571 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    12.571    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.688 r  DRAW/digit_value_reg[3]_i_723/CO[3]
                         net (fo=1, routed)           0.000    12.688    DRAW/digit_value_reg[3]_i_723_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.805 r  DRAW/digit_value_reg[3]_i_721/CO[3]
                         net (fo=1, routed)           0.000    12.805    DRAW/digit_value_reg[3]_i_721_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.962 f  DRAW/digit_value_reg[3]_i_724/CO[1]
                         net (fo=40, routed)          1.713    14.676    DRAW/CO[0]
    SLICE_X7Y12          LUT4 (Prop_lut4_I0_O)        0.361    15.037 r  DRAW/digit_value_reg[3]_i_423/O
                         net (fo=2, routed)           0.688    15.725    DRAW/digit_value_reg[3]_i_423_n_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I4_O)        0.327    16.052 r  DRAW/digit_value_reg[3]_i_427/O
                         net (fo=1, routed)           0.000    16.052    DRAW/digit_value_reg[3]_i_427_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.453 r  DRAW/digit_value_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    16.453    DRAW/digit_value_reg[3]_i_233_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.692 r  DRAW/vgaGreen_OBUF[3]_inst_i_279/O[2]
                         net (fo=3, routed)           1.377    18.068    DRAW/vgaGreen_OBUF[3]_inst_i_279_n_5
    SLICE_X12Y10         LUT3 (Prop_lut3_I2_O)        0.302    18.370 r  DRAW/vgaGreen_OBUF[3]_inst_i_282/O
                         net (fo=2, routed)           0.922    19.292    DRAW/vgaGreen_OBUF[3]_inst_i_282_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I4_O)        0.153    19.445 r  DRAW/vgaGreen_OBUF[3]_inst_i_207/O
                         net (fo=2, routed)           0.916    20.361    DRAW/vgaGreen_OBUF[3]_inst_i_207_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I0_O)        0.331    20.692 r  DRAW/vgaGreen_OBUF[3]_inst_i_211/O
                         net (fo=1, routed)           0.000    20.692    DRAW/vgaGreen_OBUF[3]_inst_i_211_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.242 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    21.242    DRAW/vgaGreen_OBUF[3]_inst_i_136_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.356 r  DRAW/vgaGreen_OBUF[3]_inst_i_133/CO[3]
                         net (fo=1, routed)           0.000    21.356    DRAW/vgaGreen_OBUF[3]_inst_i_133_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.578 r  DRAW/font_row_reg[0]_i_54/O[0]
                         net (fo=7, routed)           1.202    22.780    DRAW/font_row_reg[0]_i_109_0[0]
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.299    23.079 r  DRAW/font_row_reg[0]_i_58/O
                         net (fo=1, routed)           0.000    23.079    DRAW/font_row_reg[0]_i_58_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.611 r  DRAW/font_row_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.611    DRAW/font_row_reg[0]_i_26_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.945 r  DRAW/font_row_reg[0]_i_11/O[1]
                         net (fo=3, routed)           0.949    24.894    DRAW/font_row_reg[0]_i_29_0[1]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.303    25.197 r  DRAW/font_row_reg[0]_i_20/O
                         net (fo=1, routed)           0.000    25.197    DRAW/font_row_reg[0]_i_20_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.730 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          1.476    27.207    VGA/digit_value_reg[3]_i_133_0[0]
    SLICE_X13Y14         LUT6 (Prop_lut6_I4_O)        0.124    27.331 r  VGA/digit_value_reg[3]_i_123/O
                         net (fo=1, routed)           0.900    28.231    VGA/digit_value_reg[3]_i_123_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    28.779 r  VGA/digit_value_reg[3]_i_53/O[1]
                         net (fo=1, routed)           0.638    29.417    VGA/DRAW/digit_src6[2]
    SLICE_X15Y13         LUT5 (Prop_lut5_I0_O)        0.303    29.720 r  VGA/digit_value_reg[3]_i_57/O
                         net (fo=44, routed)          4.305    34.026    ENGINE/digit_value_reg[1]_i_4_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.124    34.150 r  ENGINE/digit_value_reg[3]_i_301/O
                         net (fo=1, routed)           1.034    35.184    ENGINE/digit_value_reg[3]_i_301_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124    35.308 r  ENGINE/digit_value_reg[3]_i_166/O
                         net (fo=1, routed)           0.000    35.308    ENGINE/digit_value_reg[3]_i_166_n_0
    SLICE_X11Y27         MUXF7 (Prop_muxf7_I1_O)      0.245    35.553 r  ENGINE/digit_value_reg[3]_i_75/O
                         net (fo=1, routed)           0.000    35.553    ENGINE/digit_value_reg[3]_i_75_n_0
    SLICE_X11Y27         MUXF8 (Prop_muxf8_I0_O)      0.104    35.657 r  ENGINE/digit_value_reg[3]_i_22/O
                         net (fo=2, routed)           1.068    36.725    ENGINE/digit_value_reg[3]_i_22_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I4_O)        0.316    37.041 r  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.627    37.668    ENGINE/DRAW/grid_vals[0]
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.124    37.792 f  ENGINE/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           1.721    39.512    ENGINE/mode_reg
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    39.636 f  ENGINE/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.299    39.935    VGA/draw_digit
    SLICE_X29Y16         LUT6 (Prop_lut6_I1_O)        0.124    40.059 r  VGA/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.127    43.186    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    46.692 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    46.692    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.472ns  (logic 14.319ns (30.813%)  route 32.153ns (69.187%))
  Logic Levels:           42  (CARRY4=18 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=8 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          3.063     3.694    VGA/v_count[7]
    SLICE_X15Y1          LUT5 (Prop_lut5_I3_O)        0.152     3.846 r  VGA/vgaRed_OBUF[3]_inst_i_85/O
                         net (fo=9, routed)           0.840     4.686    VGA/y[5]
    SLICE_X11Y1          LUT6 (Prop_lut6_I5_O)        0.326     5.012 r  VGA/vgaRed_OBUF[3]_inst_i_216/O
                         net (fo=6, routed)           0.000     5.012    VGA/vgaRed_OBUF[3]_inst_i_323_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.436 r  VGA/vgaRed_OBUF[3]_inst_i_215/O[1]
                         net (fo=4, routed)           1.227     6.663    VGA/DRAW/digit_src81_in[6]
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.303     6.966 r  VGA/vgaRed_OBUF[3]_inst_i_219/O
                         net (fo=73, routed)          3.290    10.255    DRAW/digit_src7[6]
    SLICE_X12Y2          LUT4 (Prop_lut4_I3_O)        0.153    10.408 r  DRAW/font_row_reg[0]_i_320/O
                         net (fo=4, routed)           0.988    11.396    DRAW/font_row_reg[0]_i_320_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.331    11.727 r  DRAW/font_row_reg[0]_i_429/O
                         net (fo=1, routed)           0.000    11.727    DRAW/font_row_reg[0]_i_429_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.103 r  DRAW/font_row_reg[0]_i_403/CO[3]
                         net (fo=1, routed)           0.000    12.103    DRAW/font_row_reg[0]_i_403_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  DRAW/font_row_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    12.220    DRAW/font_row_reg[0]_i_363_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  DRAW/font_row_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    12.337    DRAW/font_row_reg[0]_i_307_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    12.454    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.571 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    12.571    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.688 r  DRAW/digit_value_reg[3]_i_723/CO[3]
                         net (fo=1, routed)           0.000    12.688    DRAW/digit_value_reg[3]_i_723_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.805 r  DRAW/digit_value_reg[3]_i_721/CO[3]
                         net (fo=1, routed)           0.000    12.805    DRAW/digit_value_reg[3]_i_721_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.962 f  DRAW/digit_value_reg[3]_i_724/CO[1]
                         net (fo=40, routed)          1.713    14.676    DRAW/CO[0]
    SLICE_X7Y12          LUT4 (Prop_lut4_I0_O)        0.361    15.037 r  DRAW/digit_value_reg[3]_i_423/O
                         net (fo=2, routed)           0.688    15.725    DRAW/digit_value_reg[3]_i_423_n_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I4_O)        0.327    16.052 r  DRAW/digit_value_reg[3]_i_427/O
                         net (fo=1, routed)           0.000    16.052    DRAW/digit_value_reg[3]_i_427_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.453 r  DRAW/digit_value_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    16.453    DRAW/digit_value_reg[3]_i_233_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.692 r  DRAW/vgaGreen_OBUF[3]_inst_i_279/O[2]
                         net (fo=3, routed)           1.377    18.068    DRAW/vgaGreen_OBUF[3]_inst_i_279_n_5
    SLICE_X12Y10         LUT3 (Prop_lut3_I2_O)        0.302    18.370 r  DRAW/vgaGreen_OBUF[3]_inst_i_282/O
                         net (fo=2, routed)           0.922    19.292    DRAW/vgaGreen_OBUF[3]_inst_i_282_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I4_O)        0.153    19.445 r  DRAW/vgaGreen_OBUF[3]_inst_i_207/O
                         net (fo=2, routed)           0.916    20.361    DRAW/vgaGreen_OBUF[3]_inst_i_207_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I0_O)        0.331    20.692 r  DRAW/vgaGreen_OBUF[3]_inst_i_211/O
                         net (fo=1, routed)           0.000    20.692    DRAW/vgaGreen_OBUF[3]_inst_i_211_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.242 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    21.242    DRAW/vgaGreen_OBUF[3]_inst_i_136_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.356 r  DRAW/vgaGreen_OBUF[3]_inst_i_133/CO[3]
                         net (fo=1, routed)           0.000    21.356    DRAW/vgaGreen_OBUF[3]_inst_i_133_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.578 r  DRAW/font_row_reg[0]_i_54/O[0]
                         net (fo=7, routed)           1.202    22.780    DRAW/font_row_reg[0]_i_109_0[0]
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.299    23.079 r  DRAW/font_row_reg[0]_i_58/O
                         net (fo=1, routed)           0.000    23.079    DRAW/font_row_reg[0]_i_58_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.611 r  DRAW/font_row_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.611    DRAW/font_row_reg[0]_i_26_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.945 r  DRAW/font_row_reg[0]_i_11/O[1]
                         net (fo=3, routed)           0.949    24.894    DRAW/font_row_reg[0]_i_29_0[1]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.303    25.197 r  DRAW/font_row_reg[0]_i_20/O
                         net (fo=1, routed)           0.000    25.197    DRAW/font_row_reg[0]_i_20_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.730 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          1.476    27.207    VGA/digit_value_reg[3]_i_133_0[0]
    SLICE_X13Y14         LUT6 (Prop_lut6_I4_O)        0.124    27.331 r  VGA/digit_value_reg[3]_i_123/O
                         net (fo=1, routed)           0.900    28.231    VGA/digit_value_reg[3]_i_123_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    28.779 r  VGA/digit_value_reg[3]_i_53/O[1]
                         net (fo=1, routed)           0.638    29.417    VGA/DRAW/digit_src6[2]
    SLICE_X15Y13         LUT5 (Prop_lut5_I0_O)        0.303    29.720 r  VGA/digit_value_reg[3]_i_57/O
                         net (fo=44, routed)          4.305    34.026    ENGINE/digit_value_reg[1]_i_4_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.124    34.150 r  ENGINE/digit_value_reg[3]_i_301/O
                         net (fo=1, routed)           1.034    35.184    ENGINE/digit_value_reg[3]_i_301_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124    35.308 r  ENGINE/digit_value_reg[3]_i_166/O
                         net (fo=1, routed)           0.000    35.308    ENGINE/digit_value_reg[3]_i_166_n_0
    SLICE_X11Y27         MUXF7 (Prop_muxf7_I1_O)      0.245    35.553 r  ENGINE/digit_value_reg[3]_i_75/O
                         net (fo=1, routed)           0.000    35.553    ENGINE/digit_value_reg[3]_i_75_n_0
    SLICE_X11Y27         MUXF8 (Prop_muxf8_I0_O)      0.104    35.657 r  ENGINE/digit_value_reg[3]_i_22/O
                         net (fo=2, routed)           1.068    36.725    ENGINE/digit_value_reg[3]_i_22_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I4_O)        0.316    37.041 r  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.627    37.668    ENGINE/DRAW/grid_vals[0]
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.124    37.792 f  ENGINE/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           1.721    39.512    ENGINE/mode_reg
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    39.636 f  ENGINE/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.304    39.940    VGA/draw_digit
    SLICE_X29Y16         LUT6 (Prop_lut6_I2_O)        0.124    40.064 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.904    42.969    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    46.472 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    46.472    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.240ns (60.300%)  route 0.158ns (39.700%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[0]/C
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/v_count_reg[0]/Q
                         net (fo=22, routed)          0.158     0.353    VGA/v_count[0]
    SLICE_X28Y2          LUT2 (Prop_lut2_I0_O)        0.045     0.398 r  VGA/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.398    VGA/v_count[1]_i_1_n_0
    SLICE_X28Y2          FDRE                                         r  VGA/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.240ns (54.929%)  route 0.197ns (45.071%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE                         0.000     0.000 r  VGA/h_count_reg[4]/C
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/h_count_reg[4]/Q
                         net (fo=20, routed)          0.197     0.392    VGA/h_count[4]
    SLICE_X32Y1          LUT5 (Prop_lut5_I4_O)        0.045     0.437 r  VGA/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.437    VGA/h_count[4]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  VGA/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.240ns (52.603%)  route 0.216ns (47.397%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[0]/C
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/v_count_reg[0]/Q
                         net (fo=22, routed)          0.216     0.411    VGA/v_count[0]
    SLICE_X29Y2          LUT3 (Prop_lut3_I2_O)        0.045     0.456 r  VGA/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.456    VGA/v_count[0]_i_1_n_0
    SLICE_X29Y2          FDRE                                         r  VGA/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.237ns (51.573%)  route 0.223ns (48.427%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE                         0.000     0.000 r  VGA/v_count_reg[2]/C
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/v_count_reg[2]/Q
                         net (fo=28, routed)          0.223     0.418    VGA/v_count[2]
    SLICE_X28Y3          LUT4 (Prop_lut4_I0_O)        0.042     0.460 r  VGA/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.460    VGA/v_count[3]_i_1_n_0
    SLICE_X28Y3          FDRE                                         r  VGA/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.240ns (52.226%)  route 0.220ns (47.774%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[1]/C
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/v_count_reg[1]/Q
                         net (fo=15, routed)          0.220     0.415    VGA/v_count[1]
    SLICE_X28Y3          LUT3 (Prop_lut3_I0_O)        0.045     0.460 r  VGA/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.460    VGA/v_count[2]_i_1_n_0
    SLICE_X28Y3          FDRE                                         r  VGA/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.240ns (52.112%)  route 0.221ns (47.888%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[1]/C
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/v_count_reg[1]/Q
                         net (fo=15, routed)          0.221     0.416    VGA/v_count[1]
    SLICE_X28Y3          LUT5 (Prop_lut5_I3_O)        0.045     0.461 r  VGA/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.461    VGA/v_count[4]_i_1_n_0
    SLICE_X28Y3          FDRE                                         r  VGA/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.281ns (60.788%)  route 0.181ns (39.212%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE                         0.000     0.000 r  VGA/v_count_reg[3]/C
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.182     0.182 r  VGA/v_count_reg[3]/Q
                         net (fo=27, routed)          0.181     0.363    VGA/v_count[3]
    SLICE_X28Y3          LUT6 (Prop_lut6_I3_O)        0.099     0.462 r  VGA/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.462    VGA/v_count[5]_i_1_n_0
    SLICE_X28Y3          FDRE                                         r  VGA/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.237ns (50.400%)  route 0.233ns (49.600%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          0.233     0.428    VGA/v_count[7]
    SLICE_X28Y2          LUT5 (Prop_lut5_I2_O)        0.042     0.470 r  VGA/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.470    VGA/v_count[8]_i_1_n_0
    SLICE_X28Y2          FDRE                                         r  VGA/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.240ns (50.715%)  route 0.233ns (49.285%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          0.233     0.428    VGA/v_count[7]
    SLICE_X28Y2          LUT4 (Prop_lut4_I3_O)        0.045     0.473 r  VGA/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.473    VGA/v_count[7]_i_1_n_0
    SLICE_X28Y2          FDRE                                         r  VGA/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.263ns (54.523%)  route 0.219ns (45.477%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE                         0.000     0.000 r  VGA/h_count_reg[0]/C
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  VGA/h_count_reg[0]/Q
                         net (fo=45, routed)          0.219     0.437    VGA/h_count_reg[9]_0[0]
    SLICE_X32Y2          LUT3 (Prop_lut3_I1_O)        0.045     0.482 r  VGA/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.482    VGA/h_count[2]_i_1_n_0
    SLICE_X32Y2          FDRE                                         r  VGA/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ENGINE/grid_reg[7][5][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.044ns  (logic 5.352ns (33.361%)  route 10.691ns (66.639%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.621     5.142    ENGINE/clk_IBUF_BUFG
    SLICE_X7Y28          FDSE                                         r  ENGINE/grid_reg[7][5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDSE (Prop_fdse_C_Q)         0.456     5.598 f  ENGINE/grid_reg[7][5][1]/Q
                         net (fo=1, routed)           1.153     6.751    ENGINE/grid_out[7][5][1]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.124     6.875 f  ENGINE/digit_value_reg[3]_i_612/O
                         net (fo=1, routed)           0.877     7.752    ENGINE/digit_value_reg[3]_i_612_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.876 f  ENGINE/digit_value_reg[3]_i_294/O
                         net (fo=1, routed)           1.090     8.965    ENGINE/digit_value_reg[3]_i_294_n_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.089 f  ENGINE/digit_value_reg[3]_i_163/O
                         net (fo=1, routed)           0.000     9.089    ENGINE/digit_value_reg[3]_i_163_n_0
    SLICE_X11Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     9.301 f  ENGINE/digit_value_reg[3]_i_72/O
                         net (fo=1, routed)           0.000     9.301    ENGINE/digit_value_reg[3]_i_72_n_0
    SLICE_X11Y28         MUXF8 (Prop_muxf8_I1_O)      0.094     9.395 f  ENGINE/digit_value_reg[3]_i_20/O
                         net (fo=2, routed)           1.157    10.552    ENGINE/digit_value_reg[3]_i_20_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I4_O)        0.316    10.868 f  ENGINE/digit_value_reg[1]_i_5/O
                         net (fo=2, routed)           0.803    11.671    ENGINE/DRAW/grid_vals[1]
    SLICE_X10Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.795 f  ENGINE/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           1.721    13.516    ENGINE/mode_reg
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.640 f  ENGINE/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.304    13.944    VGA/draw_digit
    SLICE_X29Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.068 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.588    17.656    vgaBlue_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    21.186 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.186    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[0][4][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.884ns  (logic 5.629ns (35.436%)  route 10.256ns (64.564%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.560     5.081    ENGINE/clk_IBUF_BUFG
    SLICE_X10Y32         FDSE                                         r  ENGINE/grid_reg[0][4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDSE (Prop_fdse_C_Q)         0.518     5.599 f  ENGINE/grid_reg[0][4][3]/Q
                         net (fo=1, routed)           0.973     6.572    ENGINE/grid_out[0][4][3]
    SLICE_X10Y32         LUT3 (Prop_lut3_I2_O)        0.146     6.718 f  ENGINE/digit_value_reg[3]_i_555/O
                         net (fo=1, routed)           0.800     7.518    ENGINE/digit_value_reg[3]_i_555_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I5_O)        0.328     7.846 f  ENGINE/digit_value_reg[3]_i_279/O
                         net (fo=1, routed)           1.090     8.936    ENGINE/digit_value_reg[3]_i_279_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.060 f  ENGINE/digit_value_reg[3]_i_155/O
                         net (fo=1, routed)           0.000     9.060    ENGINE/digit_value_reg[3]_i_155_n_0
    SLICE_X10Y28         MUXF7 (Prop_muxf7_I0_O)      0.209     9.269 f  ENGINE/digit_value_reg[3]_i_66/O
                         net (fo=1, routed)           0.000     9.269    ENGINE/digit_value_reg[3]_i_66_n_0
    SLICE_X10Y28         MUXF8 (Prop_muxf8_I1_O)      0.088     9.357 f  ENGINE/digit_value_reg[3]_i_17/O
                         net (fo=2, routed)           0.906    10.263    ENGINE/digit_value_reg[3]_i_17_n_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.319    10.582 f  ENGINE/digit_value_reg[3]_i_5/O
                         net (fo=2, routed)           0.991    11.573    ENGINE/DRAW/grid_vals[3]
    SLICE_X11Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.697 f  ENGINE/digit_value_reg[3]_i_1/O
                         net (fo=4, routed)           1.258    12.954    ENGINE/mode_reg_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124    13.078 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.807    13.885    VGA/vgaBlue[2]
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.009 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.432    17.441    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    20.966 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.966    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[0][4][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.622ns  (logic 5.623ns (35.996%)  route 9.999ns (64.004%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.560     5.081    ENGINE/clk_IBUF_BUFG
    SLICE_X10Y32         FDSE                                         r  ENGINE/grid_reg[0][4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDSE (Prop_fdse_C_Q)         0.518     5.599 f  ENGINE/grid_reg[0][4][3]/Q
                         net (fo=1, routed)           0.973     6.572    ENGINE/grid_out[0][4][3]
    SLICE_X10Y32         LUT3 (Prop_lut3_I2_O)        0.146     6.718 f  ENGINE/digit_value_reg[3]_i_555/O
                         net (fo=1, routed)           0.800     7.518    ENGINE/digit_value_reg[3]_i_555_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I5_O)        0.328     7.846 f  ENGINE/digit_value_reg[3]_i_279/O
                         net (fo=1, routed)           1.090     8.936    ENGINE/digit_value_reg[3]_i_279_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.060 f  ENGINE/digit_value_reg[3]_i_155/O
                         net (fo=1, routed)           0.000     9.060    ENGINE/digit_value_reg[3]_i_155_n_0
    SLICE_X10Y28         MUXF7 (Prop_muxf7_I0_O)      0.209     9.269 f  ENGINE/digit_value_reg[3]_i_66/O
                         net (fo=1, routed)           0.000     9.269    ENGINE/digit_value_reg[3]_i_66_n_0
    SLICE_X10Y28         MUXF8 (Prop_muxf8_I1_O)      0.088     9.357 f  ENGINE/digit_value_reg[3]_i_17/O
                         net (fo=2, routed)           0.906    10.263    ENGINE/digit_value_reg[3]_i_17_n_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.319    10.582 f  ENGINE/digit_value_reg[3]_i_5/O
                         net (fo=2, routed)           0.991    11.573    ENGINE/DRAW/grid_vals[3]
    SLICE_X11Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.697 f  ENGINE/digit_value_reg[3]_i_1/O
                         net (fo=4, routed)           1.258    12.954    ENGINE/mode_reg_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124    13.078 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.531    13.609    VGA/vgaBlue[2]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.124    13.733 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           3.451    17.184    vgaGreen_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    20.703 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.703    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[7][5][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.553ns  (logic 5.327ns (34.254%)  route 10.225ns (65.746%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.621     5.142    ENGINE/clk_IBUF_BUFG
    SLICE_X7Y28          FDSE                                         r  ENGINE/grid_reg[7][5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDSE (Prop_fdse_C_Q)         0.456     5.598 f  ENGINE/grid_reg[7][5][1]/Q
                         net (fo=1, routed)           1.153     6.751    ENGINE/grid_out[7][5][1]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.124     6.875 f  ENGINE/digit_value_reg[3]_i_612/O
                         net (fo=1, routed)           0.877     7.752    ENGINE/digit_value_reg[3]_i_612_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.876 f  ENGINE/digit_value_reg[3]_i_294/O
                         net (fo=1, routed)           1.090     8.965    ENGINE/digit_value_reg[3]_i_294_n_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.089 f  ENGINE/digit_value_reg[3]_i_163/O
                         net (fo=1, routed)           0.000     9.089    ENGINE/digit_value_reg[3]_i_163_n_0
    SLICE_X11Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     9.301 f  ENGINE/digit_value_reg[3]_i_72/O
                         net (fo=1, routed)           0.000     9.301    ENGINE/digit_value_reg[3]_i_72_n_0
    SLICE_X11Y28         MUXF8 (Prop_muxf8_I1_O)      0.094     9.395 f  ENGINE/digit_value_reg[3]_i_20/O
                         net (fo=2, routed)           1.157    10.552    ENGINE/digit_value_reg[3]_i_20_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I4_O)        0.316    10.868 f  ENGINE/digit_value_reg[1]_i_5/O
                         net (fo=2, routed)           0.803    11.671    ENGINE/DRAW/grid_vals[1]
    SLICE_X10Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.795 f  ENGINE/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           1.721    13.516    ENGINE/mode_reg
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.640 f  ENGINE/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.299    13.939    VGA/draw_digit
    SLICE_X29Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.063 r  VGA/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.127    17.190    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    20.695 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.695    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[0][4][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.485ns  (logic 5.628ns (36.342%)  route 9.858ns (63.658%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.560     5.081    ENGINE/clk_IBUF_BUFG
    SLICE_X10Y32         FDSE                                         r  ENGINE/grid_reg[0][4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDSE (Prop_fdse_C_Q)         0.518     5.599 f  ENGINE/grid_reg[0][4][3]/Q
                         net (fo=1, routed)           0.973     6.572    ENGINE/grid_out[0][4][3]
    SLICE_X10Y32         LUT3 (Prop_lut3_I2_O)        0.146     6.718 f  ENGINE/digit_value_reg[3]_i_555/O
                         net (fo=1, routed)           0.800     7.518    ENGINE/digit_value_reg[3]_i_555_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I5_O)        0.328     7.846 f  ENGINE/digit_value_reg[3]_i_279/O
                         net (fo=1, routed)           1.090     8.936    ENGINE/digit_value_reg[3]_i_279_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.060 f  ENGINE/digit_value_reg[3]_i_155/O
                         net (fo=1, routed)           0.000     9.060    ENGINE/digit_value_reg[3]_i_155_n_0
    SLICE_X10Y28         MUXF7 (Prop_muxf7_I0_O)      0.209     9.269 f  ENGINE/digit_value_reg[3]_i_66/O
                         net (fo=1, routed)           0.000     9.269    ENGINE/digit_value_reg[3]_i_66_n_0
    SLICE_X10Y28         MUXF8 (Prop_muxf8_I1_O)      0.088     9.357 f  ENGINE/digit_value_reg[3]_i_17/O
                         net (fo=2, routed)           0.906    10.263    ENGINE/digit_value_reg[3]_i_17_n_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.319    10.582 f  ENGINE/digit_value_reg[3]_i_5/O
                         net (fo=2, routed)           0.991    11.573    ENGINE/DRAW/grid_vals[3]
    SLICE_X11Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.697 f  ENGINE/digit_value_reg[3]_i_1/O
                         net (fo=4, routed)           1.258    12.954    ENGINE/mode_reg_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124    13.078 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.531    13.609    VGA/vgaBlue[2]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.124    13.733 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           3.310    17.043    vgaGreen_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    20.567 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.567    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[0][4][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.455ns  (logic 5.628ns (36.414%)  route 9.827ns (63.586%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.560     5.081    ENGINE/clk_IBUF_BUFG
    SLICE_X10Y32         FDSE                                         r  ENGINE/grid_reg[0][4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDSE (Prop_fdse_C_Q)         0.518     5.599 f  ENGINE/grid_reg[0][4][3]/Q
                         net (fo=1, routed)           0.973     6.572    ENGINE/grid_out[0][4][3]
    SLICE_X10Y32         LUT3 (Prop_lut3_I2_O)        0.146     6.718 f  ENGINE/digit_value_reg[3]_i_555/O
                         net (fo=1, routed)           0.800     7.518    ENGINE/digit_value_reg[3]_i_555_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I5_O)        0.328     7.846 f  ENGINE/digit_value_reg[3]_i_279/O
                         net (fo=1, routed)           1.090     8.936    ENGINE/digit_value_reg[3]_i_279_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.060 f  ENGINE/digit_value_reg[3]_i_155/O
                         net (fo=1, routed)           0.000     9.060    ENGINE/digit_value_reg[3]_i_155_n_0
    SLICE_X10Y28         MUXF7 (Prop_muxf7_I0_O)      0.209     9.269 f  ENGINE/digit_value_reg[3]_i_66/O
                         net (fo=1, routed)           0.000     9.269    ENGINE/digit_value_reg[3]_i_66_n_0
    SLICE_X10Y28         MUXF8 (Prop_muxf8_I1_O)      0.088     9.357 f  ENGINE/digit_value_reg[3]_i_17/O
                         net (fo=2, routed)           0.906    10.263    ENGINE/digit_value_reg[3]_i_17_n_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.319    10.582 f  ENGINE/digit_value_reg[3]_i_5/O
                         net (fo=2, routed)           0.991    11.573    ENGINE/DRAW/grid_vals[3]
    SLICE_X11Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.697 f  ENGINE/digit_value_reg[3]_i_1/O
                         net (fo=4, routed)           1.258    12.954    ENGINE/mode_reg_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124    13.078 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.528    13.606    VGA/vgaBlue[2]
    SLICE_X29Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.730 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.282    17.013    vgaGreen_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    20.536 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.536    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[7][5][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.333ns  (logic 5.325ns (34.730%)  route 10.008ns (65.270%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.621     5.142    ENGINE/clk_IBUF_BUFG
    SLICE_X7Y28          FDSE                                         r  ENGINE/grid_reg[7][5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDSE (Prop_fdse_C_Q)         0.456     5.598 f  ENGINE/grid_reg[7][5][1]/Q
                         net (fo=1, routed)           1.153     6.751    ENGINE/grid_out[7][5][1]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.124     6.875 f  ENGINE/digit_value_reg[3]_i_612/O
                         net (fo=1, routed)           0.877     7.752    ENGINE/digit_value_reg[3]_i_612_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.876 f  ENGINE/digit_value_reg[3]_i_294/O
                         net (fo=1, routed)           1.090     8.965    ENGINE/digit_value_reg[3]_i_294_n_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.089 f  ENGINE/digit_value_reg[3]_i_163/O
                         net (fo=1, routed)           0.000     9.089    ENGINE/digit_value_reg[3]_i_163_n_0
    SLICE_X11Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     9.301 f  ENGINE/digit_value_reg[3]_i_72/O
                         net (fo=1, routed)           0.000     9.301    ENGINE/digit_value_reg[3]_i_72_n_0
    SLICE_X11Y28         MUXF8 (Prop_muxf8_I1_O)      0.094     9.395 f  ENGINE/digit_value_reg[3]_i_20/O
                         net (fo=2, routed)           1.157    10.552    ENGINE/digit_value_reg[3]_i_20_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I4_O)        0.316    10.868 f  ENGINE/digit_value_reg[1]_i_5/O
                         net (fo=2, routed)           0.803    11.671    ENGINE/DRAW/grid_vals[1]
    SLICE_X10Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.795 f  ENGINE/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           1.721    13.516    ENGINE/mode_reg
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.640 f  ENGINE/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.304    13.944    VGA/draw_digit
    SLICE_X29Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.068 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.904    16.972    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    20.476 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.476    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[0][4][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.393ns  (logic 5.606ns (36.423%)  route 9.786ns (63.577%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.560     5.081    ENGINE/clk_IBUF_BUFG
    SLICE_X10Y32         FDSE                                         r  ENGINE/grid_reg[0][4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDSE (Prop_fdse_C_Q)         0.518     5.599 f  ENGINE/grid_reg[0][4][3]/Q
                         net (fo=1, routed)           0.973     6.572    ENGINE/grid_out[0][4][3]
    SLICE_X10Y32         LUT3 (Prop_lut3_I2_O)        0.146     6.718 f  ENGINE/digit_value_reg[3]_i_555/O
                         net (fo=1, routed)           0.800     7.518    ENGINE/digit_value_reg[3]_i_555_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I5_O)        0.328     7.846 f  ENGINE/digit_value_reg[3]_i_279/O
                         net (fo=1, routed)           1.090     8.936    ENGINE/digit_value_reg[3]_i_279_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.060 f  ENGINE/digit_value_reg[3]_i_155/O
                         net (fo=1, routed)           0.000     9.060    ENGINE/digit_value_reg[3]_i_155_n_0
    SLICE_X10Y28         MUXF7 (Prop_muxf7_I0_O)      0.209     9.269 f  ENGINE/digit_value_reg[3]_i_66/O
                         net (fo=1, routed)           0.000     9.269    ENGINE/digit_value_reg[3]_i_66_n_0
    SLICE_X10Y28         MUXF8 (Prop_muxf8_I1_O)      0.088     9.357 f  ENGINE/digit_value_reg[3]_i_17/O
                         net (fo=2, routed)           0.906    10.263    ENGINE/digit_value_reg[3]_i_17_n_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.319    10.582 f  ENGINE/digit_value_reg[3]_i_5/O
                         net (fo=2, routed)           0.991    11.573    ENGINE/DRAW/grid_vals[3]
    SLICE_X11Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.697 f  ENGINE/digit_value_reg[3]_i_1/O
                         net (fo=4, routed)           1.258    12.954    ENGINE/mode_reg_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124    13.078 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.807    13.885    VGA/vgaBlue[2]
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.009 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.963    16.972    vgaBlue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    20.474 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.474    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[0][4][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.332ns  (logic 5.633ns (36.742%)  route 9.699ns (63.258%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.560     5.081    ENGINE/clk_IBUF_BUFG
    SLICE_X10Y32         FDSE                                         r  ENGINE/grid_reg[0][4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDSE (Prop_fdse_C_Q)         0.518     5.599 f  ENGINE/grid_reg[0][4][3]/Q
                         net (fo=1, routed)           0.973     6.572    ENGINE/grid_out[0][4][3]
    SLICE_X10Y32         LUT3 (Prop_lut3_I2_O)        0.146     6.718 f  ENGINE/digit_value_reg[3]_i_555/O
                         net (fo=1, routed)           0.800     7.518    ENGINE/digit_value_reg[3]_i_555_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I5_O)        0.328     7.846 f  ENGINE/digit_value_reg[3]_i_279/O
                         net (fo=1, routed)           1.090     8.936    ENGINE/digit_value_reg[3]_i_279_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.060 f  ENGINE/digit_value_reg[3]_i_155/O
                         net (fo=1, routed)           0.000     9.060    ENGINE/digit_value_reg[3]_i_155_n_0
    SLICE_X10Y28         MUXF7 (Prop_muxf7_I0_O)      0.209     9.269 f  ENGINE/digit_value_reg[3]_i_66/O
                         net (fo=1, routed)           0.000     9.269    ENGINE/digit_value_reg[3]_i_66_n_0
    SLICE_X10Y28         MUXF8 (Prop_muxf8_I1_O)      0.088     9.357 f  ENGINE/digit_value_reg[3]_i_17/O
                         net (fo=2, routed)           0.906    10.263    ENGINE/digit_value_reg[3]_i_17_n_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.319    10.582 f  ENGINE/digit_value_reg[3]_i_5/O
                         net (fo=2, routed)           0.991    11.573    ENGINE/DRAW/grid_vals[3]
    SLICE_X11Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.697 f  ENGINE/digit_value_reg[3]_i_1/O
                         net (fo=4, routed)           1.258    12.954    ENGINE/mode_reg_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124    13.078 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.528    13.606    VGA/vgaBlue[2]
    SLICE_X29Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.730 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.154    16.884    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    20.413 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.413    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[0][4][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.280ns  (logic 5.625ns (36.811%)  route 9.656ns (63.189%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.560     5.081    ENGINE/clk_IBUF_BUFG
    SLICE_X10Y32         FDSE                                         r  ENGINE/grid_reg[0][4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDSE (Prop_fdse_C_Q)         0.518     5.599 f  ENGINE/grid_reg[0][4][3]/Q
                         net (fo=1, routed)           0.973     6.572    ENGINE/grid_out[0][4][3]
    SLICE_X10Y32         LUT3 (Prop_lut3_I2_O)        0.146     6.718 f  ENGINE/digit_value_reg[3]_i_555/O
                         net (fo=1, routed)           0.800     7.518    ENGINE/digit_value_reg[3]_i_555_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I5_O)        0.328     7.846 f  ENGINE/digit_value_reg[3]_i_279/O
                         net (fo=1, routed)           1.090     8.936    ENGINE/digit_value_reg[3]_i_279_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.060 f  ENGINE/digit_value_reg[3]_i_155/O
                         net (fo=1, routed)           0.000     9.060    ENGINE/digit_value_reg[3]_i_155_n_0
    SLICE_X10Y28         MUXF7 (Prop_muxf7_I0_O)      0.209     9.269 f  ENGINE/digit_value_reg[3]_i_66/O
                         net (fo=1, routed)           0.000     9.269    ENGINE/digit_value_reg[3]_i_66_n_0
    SLICE_X10Y28         MUXF8 (Prop_muxf8_I1_O)      0.088     9.357 f  ENGINE/digit_value_reg[3]_i_17/O
                         net (fo=2, routed)           0.906    10.263    ENGINE/digit_value_reg[3]_i_17_n_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.319    10.582 f  ENGINE/digit_value_reg[3]_i_5/O
                         net (fo=2, routed)           0.991    11.573    ENGINE/DRAW/grid_vals[3]
    SLICE_X11Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.697 f  ENGINE/digit_value_reg[3]_i_1/O
                         net (fo=4, routed)           1.258    12.954    ENGINE/mode_reg_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124    13.078 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.531    13.609    VGA/vgaBlue[2]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.124    13.733 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           3.108    16.841    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    20.362 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.362    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.005ns  (logic 0.254ns (25.277%)  route 0.751ns (74.723%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.556     1.439    ENGINE/clk_IBUF_BUFG
    SLICE_X10Y22         FDSE                                         r  ENGINE/grid_reg[8][8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDSE (Prop_fdse_C_Q)         0.164     1.603 f  ENGINE/grid_reg[8][8][2]/Q
                         net (fo=2, routed)           0.206     1.809    ENGINE/grid_out[8][8][2]
    SLICE_X9Y21          LUT5 (Prop_lut5_I0_O)        0.045     1.854 f  ENGINE/digit_value_reg[3]_i_6/O
                         net (fo=2, routed)           0.119     1.972    ENGINE/DRAW/grid_vals[2]
    SLICE_X11Y20         LUT6 (Prop_lut6_I3_O)        0.045     2.017 r  ENGINE/digit_value_reg[3]_i_1/O
                         net (fo=4, routed)           0.427     2.444    DRAW/vgaRed_OBUF[3]_inst_i_23_0
    SLICE_X28Y17         LDCE                                         r  DRAW/digit_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.012ns  (logic 0.254ns (25.105%)  route 0.758ns (74.895%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.556     1.439    ENGINE/clk_IBUF_BUFG
    SLICE_X10Y22         FDSE                                         r  ENGINE/grid_reg[8][8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDSE (Prop_fdse_C_Q)         0.164     1.603 r  ENGINE/grid_reg[8][8][2]/Q
                         net (fo=2, routed)           0.206     1.809    ENGINE/grid_out[8][8][2]
    SLICE_X9Y21          LUT5 (Prop_lut5_I0_O)        0.045     1.854 r  ENGINE/digit_value_reg[3]_i_6/O
                         net (fo=2, routed)           0.120     1.973    ENGINE/DRAW/grid_vals[2]
    SLICE_X11Y20         LUT6 (Prop_lut6_I3_O)        0.045     2.018 r  ENGINE/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           0.433     2.451    DRAW/vgaRed_OBUF[3]_inst_i_79_1
    SLICE_X28Y18         LDCE                                         r  DRAW/digit_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.028ns  (logic 0.254ns (24.718%)  route 0.774ns (75.282%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.556     1.439    ENGINE/clk_IBUF_BUFG
    SLICE_X10Y22         FDSE                                         r  ENGINE/grid_reg[8][8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDSE (Prop_fdse_C_Q)         0.164     1.603 r  ENGINE/grid_reg[8][8][0]/Q
                         net (fo=2, routed)           0.175     1.778    ENGINE/grid_out[8][8][0]
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.045     1.823 r  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.121     1.945    ENGINE/DRAW/grid_vals[0]
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.990 r  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           0.477     2.467    DRAW/vgaRed_OBUF[3]_inst_i_142_1
    SLICE_X28Y18         LDCE                                         r  DRAW/digit_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.127ns  (logic 0.254ns (22.534%)  route 0.873ns (77.466%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.556     1.439    ENGINE/clk_IBUF_BUFG
    SLICE_X10Y22         FDSE                                         r  ENGINE/grid_reg[8][8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDSE (Prop_fdse_C_Q)         0.164     1.603 f  ENGINE/grid_reg[8][8][0]/Q
                         net (fo=2, routed)           0.175     1.778    ENGINE/grid_out[8][8][0]
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.045     1.823 f  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.217     2.040    ENGINE/DRAW/grid_vals[0]
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.045     2.085 r  ENGINE/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           0.481     2.566    DRAW/vgaRed_OBUF[3]_inst_i_142_0
    SLICE_X29Y17         LDCE                                         r  DRAW/digit_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.347ns  (logic 1.564ns (46.725%)  route 1.783ns (53.275%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.556     1.439    ENGINE/clk_IBUF_BUFG
    SLICE_X10Y22         FDSE                                         r  ENGINE/grid_reg[8][8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDSE (Prop_fdse_C_Q)         0.164     1.603 f  ENGINE/grid_reg[8][8][0]/Q
                         net (fo=2, routed)           0.175     1.778    ENGINE/grid_out[8][8][0]
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.045     1.823 f  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.121     1.945    ENGINE/DRAW/grid_vals[0]
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.990 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           0.415     2.405    ENGINE/mode_reg_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.045     2.450 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.128     2.578    VGA/vgaBlue[2]
    SLICE_X29Y16         LUT6 (Prop_lut6_I1_O)        0.045     2.623 r  VGA/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.943     3.566    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     4.786 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.786    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.414ns  (logic 1.541ns (45.120%)  route 1.874ns (54.880%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.556     1.439    ENGINE/clk_IBUF_BUFG
    SLICE_X10Y22         FDSE                                         r  ENGINE/grid_reg[8][8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDSE (Prop_fdse_C_Q)         0.164     1.603 f  ENGINE/grid_reg[8][8][0]/Q
                         net (fo=2, routed)           0.175     1.778    ENGINE/grid_out[8][8][0]
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.045     1.823 f  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.121     1.945    ENGINE/DRAW/grid_vals[0]
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.990 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           0.415     2.405    ENGINE/mode_reg_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.045     2.450 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.129     2.579    VGA/vgaBlue[2]
    SLICE_X29Y16         LUT6 (Prop_lut6_I3_O)        0.045     2.624 r  VGA/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.033     3.657    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     4.853 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.853    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_div_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.429ns  (logic 1.520ns (44.313%)  route 1.910ns (55.687%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  flash_div_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  flash_div_reg[26]/Q
                         net (fo=3, routed)           0.432     2.032    VGA/vgaGreen_OBUF[1]_inst_i_1_0[0]
    SLICE_X15Y21         LUT5 (Prop_lut5_I1_O)        0.044     2.076 f  VGA/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.474     2.550    VGA/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I3_O)        0.107     2.657 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.003     3.661    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     4.865 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.865    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_div_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.544ns  (logic 1.461ns (41.207%)  route 2.084ns (58.792%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  flash_div_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  flash_div_reg[26]/Q
                         net (fo=3, routed)           0.432     2.032    VGA/vgaGreen_OBUF[1]_inst_i_1_0[0]
    SLICE_X15Y21         LUT4 (Prop_lut4_I3_O)        0.045     2.077 f  VGA/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.545     2.622    VGA/DRAW/red1
    SLICE_X29Y16         LUT6 (Prop_lut6_I2_O)        0.045     2.667 r  VGA/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.107     3.774    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     4.981 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.981    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.594ns  (logic 1.566ns (43.569%)  route 2.028ns (56.431%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.556     1.439    ENGINE/clk_IBUF_BUFG
    SLICE_X10Y22         FDSE                                         r  ENGINE/grid_reg[8][8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDSE (Prop_fdse_C_Q)         0.164     1.603 f  ENGINE/grid_reg[8][8][0]/Q
                         net (fo=2, routed)           0.175     1.778    ENGINE/grid_out[8][8][0]
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.045     1.823 f  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.121     1.945    ENGINE/DRAW/grid_vals[0]
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.990 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           0.415     2.405    ENGINE/mode_reg_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.045     2.450 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.223     2.672    VGA/vgaBlue[2]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.045     2.717 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.094     3.811    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     5.033 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.033    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.594ns  (logic 1.548ns (43.057%)  route 2.047ns (56.943%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.556     1.439    ENGINE/clk_IBUF_BUFG
    SLICE_X10Y22         FDSE                                         r  ENGINE/grid_reg[8][8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDSE (Prop_fdse_C_Q)         0.164     1.603 f  ENGINE/grid_reg[8][8][0]/Q
                         net (fo=2, routed)           0.175     1.778    ENGINE/grid_out[8][8][0]
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.045     1.823 f  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.121     1.945    ENGINE/DRAW/grid_vals[0]
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.990 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           0.415     2.405    ENGINE/mode_reg_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.045     2.450 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.308     2.757    VGA/vgaBlue[2]
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.045     2.802 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.028     3.830    vgaBlue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     5.034 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.034    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dC/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.427ns  (logic 1.565ns (35.359%)  route 2.862ns (64.641%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.606     3.047    dC/btnC_IBUF
    SLICE_X2Y2           LUT3 (Prop_lut3_I1_O)        0.124     3.171 r  dC/counter[0]_i_1/O
                         net (fo=21, routed)          1.255     4.427    dC/counter[0]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  dC/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.519     4.860    dC/CLK
    SLICE_X1Y5           FDRE                                         r  dC/counter_reg[20]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dC/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.148ns  (logic 1.565ns (37.740%)  route 2.582ns (62.260%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.606     3.047    dC/btnC_IBUF
    SLICE_X2Y2           LUT3 (Prop_lut3_I1_O)        0.124     3.171 r  dC/counter[0]_i_1/O
                         net (fo=21, routed)          0.976     4.148    dC/counter[0]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  dC/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.519     4.860    dC/CLK
    SLICE_X1Y3           FDRE                                         r  dC/counter_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dC/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.148ns  (logic 1.565ns (37.740%)  route 2.582ns (62.260%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.606     3.047    dC/btnC_IBUF
    SLICE_X2Y2           LUT3 (Prop_lut3_I1_O)        0.124     3.171 r  dC/counter[0]_i_1/O
                         net (fo=21, routed)          0.976     4.148    dC/counter[0]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  dC/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.519     4.860    dC/CLK
    SLICE_X1Y3           FDRE                                         r  dC/counter_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dC/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.148ns  (logic 1.565ns (37.740%)  route 2.582ns (62.260%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.606     3.047    dC/btnC_IBUF
    SLICE_X2Y2           LUT3 (Prop_lut3_I1_O)        0.124     3.171 r  dC/counter[0]_i_1/O
                         net (fo=21, routed)          0.976     4.148    dC/counter[0]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  dC/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.519     4.860    dC/CLK
    SLICE_X1Y3           FDRE                                         r  dC/counter_reg[14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dC/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.148ns  (logic 1.565ns (37.740%)  route 2.582ns (62.260%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.606     3.047    dC/btnC_IBUF
    SLICE_X2Y2           LUT3 (Prop_lut3_I1_O)        0.124     3.171 r  dC/counter[0]_i_1/O
                         net (fo=21, routed)          0.976     4.148    dC/counter[0]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  dC/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.519     4.860    dC/CLK
    SLICE_X1Y3           FDRE                                         r  dC/counter_reg[15]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dC/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.141ns  (logic 1.565ns (37.798%)  route 2.576ns (62.202%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.606     3.047    dC/btnC_IBUF
    SLICE_X2Y2           LUT3 (Prop_lut3_I1_O)        0.124     3.171 r  dC/counter[0]_i_1/O
                         net (fo=21, routed)          0.970     4.141    dC/counter[0]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  dC/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.520     4.861    dC/CLK
    SLICE_X1Y0           FDRE                                         r  dC/counter_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dC/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.141ns  (logic 1.565ns (37.798%)  route 2.576ns (62.202%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.606     3.047    dC/btnC_IBUF
    SLICE_X2Y2           LUT3 (Prop_lut3_I1_O)        0.124     3.171 r  dC/counter[0]_i_1/O
                         net (fo=21, routed)          0.970     4.141    dC/counter[0]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  dC/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.520     4.861    dC/CLK
    SLICE_X1Y0           FDRE                                         r  dC/counter_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dC/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.141ns  (logic 1.565ns (37.798%)  route 2.576ns (62.202%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.606     3.047    dC/btnC_IBUF
    SLICE_X2Y2           LUT3 (Prop_lut3_I1_O)        0.124     3.171 r  dC/counter[0]_i_1/O
                         net (fo=21, routed)          0.970     4.141    dC/counter[0]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  dC/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.520     4.861    dC/CLK
    SLICE_X1Y0           FDRE                                         r  dC/counter_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dC/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.141ns  (logic 1.565ns (37.798%)  route 2.576ns (62.202%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.606     3.047    dC/btnC_IBUF
    SLICE_X2Y2           LUT3 (Prop_lut3_I1_O)        0.124     3.171 r  dC/counter[0]_i_1/O
                         net (fo=21, routed)          0.970     4.141    dC/counter[0]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  dC/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.520     4.861    dC/CLK
    SLICE_X1Y0           FDRE                                         r  dC/counter_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dC/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.125ns  (logic 1.565ns (37.944%)  route 2.560ns (62.056%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.606     3.047    dC/btnC_IBUF
    SLICE_X2Y2           LUT3 (Prop_lut3_I1_O)        0.124     3.171 r  dC/counter[0]_i_1/O
                         net (fo=21, routed)          0.954     4.125    dC/counter[0]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  dC/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.519     4.860    dC/CLK
    SLICE_X1Y4           FDRE                                         r  dC/counter_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            dD/stable_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.221ns (41.395%)  route 0.312ns (58.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=3, routed)           0.312     0.533    dD/btnD_IBUF
    SLICE_X0Y14          FDRE                                         r  dD/stable_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.861     1.988    dD/CLK
    SLICE_X0Y14          FDRE                                         r  dD/stable_state_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            dL/stable_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.219ns (38.561%)  route 0.350ns (61.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=3, routed)           0.350     0.569    dL/btnL_IBUF
    SLICE_X2Y18          FDRE                                         r  dL/stable_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.857     1.984    dL/CLK
    SLICE_X2Y18          FDRE                                         r  dL/stable_state_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            dR/stable_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.219ns (36.879%)  route 0.375ns (63.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           0.375     0.595    dR/btnR_IBUF
    SLICE_X2Y19          FDRE                                         r  dR/stable_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.856     1.983    dR/CLK
    SLICE_X2Y19          FDRE                                         r  dR/stable_state_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dC/stable_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.210ns (31.980%)  route 0.446ns (68.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           0.446     0.655    dC/btnC_IBUF
    SLICE_X2Y2           FDRE                                         r  dC/stable_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.867     1.994    dC/CLK
    SLICE_X2Y2           FDRE                                         r  dC/stable_state_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            dU/stable_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.222ns (32.884%)  route 0.453ns (67.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=3, routed)           0.453     0.675    dU/btnU_IBUF
    SLICE_X4Y17          FDRE                                         r  dU/stable_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.856     1.983    dU/CLK
    SLICE_X4Y17          FDRE                                         r  dU/stable_state_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            dD/stable_state_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.269ns (39.794%)  route 0.406ns (60.206%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=3, routed)           0.347     0.568    dD/btnD_IBUF
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.048     0.616 r  dD/stable_state_i_1__1/O
                         net (fo=1, routed)           0.059     0.675    dD/stable_state_i_1__1_n_0
    SLICE_X0Y14          FDRE                                         r  dD/stable_state_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.861     1.988    dD/CLK
    SLICE_X0Y14          FDRE                                         r  dD/stable_state_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            dL/stable_state_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.267ns (37.824%)  route 0.440ns (62.176%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=3, routed)           0.381     0.600    dL/btnL_IBUF
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.048     0.648 r  dL/stable_state_i_1__2/O
                         net (fo=1, routed)           0.059     0.707    dL/stable_state_i_1__2_n_0
    SLICE_X2Y18          FDRE                                         r  dL/stable_state_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.857     1.984    dL/CLK
    SLICE_X2Y18          FDRE                                         r  dL/stable_state_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            dU/stable_state_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.270ns (35.545%)  route 0.489ns (64.455%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=3, routed)           0.430     0.652    dU/btnU_IBUF
    SLICE_X4Y17          LUT3 (Prop_lut3_I1_O)        0.048     0.700 r  dU/stable_state_i_1__0/O
                         net (fo=1, routed)           0.059     0.759    dU/stable_state_i_1__0_n_0
    SLICE_X4Y17          FDRE                                         r  dU/stable_state_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.856     1.983    dU/CLK
    SLICE_X4Y17          FDRE                                         r  dU/stable_state_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            dD/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.266ns (30.899%)  route 0.594ns (69.101%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=3, routed)           0.347     0.568    dD/btnD_IBUF
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.045     0.613 r  dD/counter[0]_i_1__1/O
                         net (fo=21, routed)          0.247     0.859    dD/counter[0]_i_1__1_n_0
    SLICE_X1Y14          FDRE                                         r  dD/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.861     1.988    dD/CLK
    SLICE_X1Y14          FDRE                                         r  dD/counter_reg[4]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            dD/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.266ns (30.899%)  route 0.594ns (69.101%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=3, routed)           0.347     0.568    dD/btnD_IBUF
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.045     0.613 r  dD/counter[0]_i_1__1/O
                         net (fo=21, routed)          0.247     0.859    dD/counter[0]_i_1__1_n_0
    SLICE_X1Y14          FDRE                                         r  dD/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.861     1.988    dD/CLK
    SLICE_X1Y14          FDRE                                         r  dD/counter_reg[5]/C





