=====
SETUP
-4.487
17.170
12.683
u_z80/u_cz80/ir_6_s0
6.928
7.160
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.161
8.678
u_z80/u_cz80/n1289_s6
9.672
10.125
u_z80/n281_s17
10.818
11.335
u_z80/n281_s11
11.748
12.119
u_z80/n281_s6
12.124
12.586
u_z80/n281_s5
12.758
13.129
u_z80/d_Z_7_s
14.919
15.290
u_z80/ff_dinst_7_s0
17.170
=====
SETUP
-4.244
16.928
12.683
u_z80/u_cz80/ir_6_s0
6.928
7.160
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.161
8.678
u_z80/u_cz80/n1289_s6
9.672
10.125
u_z80/n281_s17
10.818
11.335
u_z80/n281_s11
11.748
12.119
u_z80/n281_s6
12.124
12.586
u_z80/n281_s5
12.758
13.129
u_z80/d_Z_7_s
14.919
15.290
u_z80/ff_di_reg_7_s0
16.928
=====
SETUP
-3.835
16.519
12.683
u_z80/u_cz80/ff_a_6_s0
6.928
7.160
u_uart/n96_s4
8.690
9.245
u_uart/n96_s3
9.658
10.111
u_uart/ff_hold_s4
11.080
11.635
u_z80/d_Z_5_s3
12.246
12.699
u_z80/d_Z_6_s0
13.385
13.940
u_z80/d_Z_6_s
14.503
15.058
u_z80/ff_dinst_6_s0
16.519
=====
SETUP
-3.697
16.381
12.683
u_z80/u_cz80/ff_a_6_s0
6.928
7.160
u_uart/n96_s4
8.690
9.245
u_uart/n96_s3
9.658
10.111
u_uart/ff_hold_s4
11.080
11.635
u_z80/d_Z_5_s3
12.246
12.699
u_z80/d_Z_6_s0
13.385
13.940
u_z80/d_Z_6_s
14.503
15.058
u_z80/ff_di_reg_6_s0
16.381
=====
SETUP
-3.576
22.043
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.621
14.074
u_uart/n96_s3
14.487
14.940
u_uart/ff_hold_s4
15.908
16.463
u_z80/d_Z_5_s3
17.075
17.528
u_z80/d_Z_6_s0
18.213
18.768
u_z80/d_Z_6_s
19.331
19.886
u_v9958/u_v9958_core/u_vdp_register/ff_palette_data_r_2_s0
22.043
=====
SETUP
-3.371
21.839
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.621
14.074
u_uart/n96_s3
14.487
14.940
u_uart/ff_hold_s4
15.908
16.463
u_z80/d_Z_5_s3
17.075
17.528
u_z80/d_Z_7_s0
17.973
18.426
u_v9958/u_v9958_core/u_vdp_register/n1227_s2
19.391
19.940
u_v9958/u_v9958_core/u_vdp_register/n1227_s1
19.942
20.395
u_v9958/u_v9958_core/u_vdp_register/vdp_vram_rd_req_s3
21.368
21.695
u_v9958/u_v9958_core/u_vdp_register/vdp_vram_rd_req_s1
21.839
=====
SETUP
-3.345
21.813
18.468
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.621
14.074
u_uart/n96_s3
14.487
14.940
u_uart/ff_hold_s4
15.908
16.463
u_z80/d_Z_5_s3
17.075
17.528
u_z80/d_Z_7_s0
17.973
18.426
u_z80/d_Z_7_s
19.225
19.780
u_ram/ff_ram_ff_ram_0_7_s
21.813
=====
SETUP
-3.320
16.003
12.683
u_z80/u_cz80/ir_6_s0
6.928
7.160
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.161
8.678
u_z80/u_cz80/n1289_s6
9.672
10.125
u_z80/n281_s17
10.818
11.335
u_z80/n281_s11
11.748
12.119
u_z80/n281_s6
12.124
12.586
u_z80/n281_s5
12.758
13.129
u_z80/d_Z_0_s
14.305
14.758
u_z80/ff_dinst_0_s0
16.003
=====
SETUP
-3.305
21.772
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.621
14.074
u_uart/n96_s3
14.487
14.940
u_uart/ff_hold_s4
15.908
16.463
u_z80/d_Z_5_s3
17.075
17.528
u_z80/d_Z_6_s0
18.213
18.768
u_z80/d_Z_6_s
19.331
19.886
u_v9958/u_v9958_core/u_vdp_register/vdp_p1_data_6_s0
21.772
=====
SETUP
-3.254
15.937
12.683
u_z80/u_cz80/ir_6_s0
6.928
7.160
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.161
8.678
u_z80/u_cz80/n1289_s6
9.672
10.125
u_z80/n281_s17
10.818
11.335
u_z80/n281_s11
11.748
12.119
u_z80/n281_s6
12.124
12.586
u_z80/n281_s5
12.758
13.129
u_z80/d_Z_1_s
14.382
14.937
u_z80/ff_di_reg_1_s0
15.937
=====
SETUP
-3.152
15.835
12.683
u_z80/u_cz80/ir_6_s0
6.928
7.160
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.161
8.678
u_z80/u_cz80/n1289_s6
9.672
10.125
u_z80/n281_s17
10.818
11.335
u_z80/n281_s11
11.748
12.119
u_z80/n281_s6
12.124
12.586
u_z80/n281_s5
12.758
13.129
u_z80/d_Z_0_s
14.305
14.758
u_z80/ff_di_reg_0_s0
15.835
=====
SETUP
-3.088
15.771
12.683
u_z80/u_cz80/ir_6_s0
6.928
7.160
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.161
8.678
u_z80/u_cz80/n1289_s6
9.672
10.125
u_z80/n281_s17
10.818
11.335
u_z80/n281_s11
11.748
12.119
u_z80/n281_s6
12.124
12.586
u_z80/n281_s5
12.758
13.129
u_z80/d_Z_1_s
14.382
14.937
u_z80/ff_dinst_1_s0
15.771
=====
SETUP
-3.087
15.770
12.683
u_z80/u_cz80/ir_6_s0
6.928
7.160
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.161
8.678
u_z80/u_cz80/n1289_s6
9.672
10.125
u_z80/n281_s17
10.818
11.335
u_z80/n281_s11
11.748
12.119
u_z80/n281_s6
12.124
12.586
u_z80/n281_s5
12.758
13.129
u_z80/d_Z_4_s
14.083
14.536
u_z80/ff_dinst_4_s0
15.770
=====
SETUP
-2.997
15.681
12.683
u_z80/u_cz80/ir_6_s0
6.928
7.160
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.161
8.678
u_z80/u_cz80/n1289_s6
9.672
10.125
u_z80/n281_s17
10.818
11.335
u_z80/n281_s11
11.748
12.119
u_z80/n281_s6
12.124
12.586
u_z80/n281_s5
12.758
13.129
u_z80/d_Z_4_s
14.083
14.536
u_z80/ff_di_reg_4_s0
15.681
=====
SETUP
-2.917
21.384
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.621
14.074
u_uart/n96_s3
14.487
14.940
u_uart/ff_hold_s4
15.908
16.463
u_z80/d_Z_5_s3
17.075
17.528
u_z80/d_Z_3_s
18.505
19.022
u_v9958/u_v9958_core/u_vdp_register/n456_s4
20.922
21.384
u_v9958/u_v9958_core/u_vdp_register/vdp_reg_ptr_3_s0
21.384
=====
SETUP
-2.913
21.381
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.621
14.074
u_uart/n96_s3
14.487
14.940
u_v9958/u_v9958_core/u_vdp_register/n68_s2
16.456
16.827
u_v9958/u_v9958_core/u_vdp_register/n343_s0
17.335
17.890
u_v9958/u_v9958_core/u_vdp_register/n2935_s3
18.105
18.476
u_v9958/u_v9958_core/u_vdp_register/n1312_s2
18.674
19.229
u_v9958/u_v9958_core/u_vdp_register/n1345_s1
19.911
20.481
u_v9958/u_v9958_core/u_vdp_register/reg_r6_sp_gen_addr_4_s0
21.381
=====
SETUP
-2.913
21.381
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.621
14.074
u_uart/n96_s3
14.487
14.940
u_v9958/u_v9958_core/u_vdp_register/n68_s2
16.456
16.827
u_v9958/u_v9958_core/u_vdp_register/n343_s0
17.335
17.890
u_v9958/u_v9958_core/u_vdp_register/n2935_s3
18.105
18.476
u_v9958/u_v9958_core/u_vdp_register/n1312_s2
18.674
19.229
u_v9958/u_v9958_core/u_vdp_register/n1345_s1
19.911
20.481
u_v9958/u_v9958_core/u_vdp_register/reg_r6_sp_gen_addr_5_s0
21.381
=====
SETUP
-2.886
21.354
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.621
14.074
u_uart/n96_s3
14.487
14.940
u_uart/ff_hold_s4
15.908
16.463
u_z80/d_Z_5_s3
17.075
17.528
u_z80/d_Z_7_s0
17.973
18.426
u_v9958/u_v9958_core/u_vdp_register/n1227_s2
19.391
19.940
u_v9958/u_v9958_core/u_vdp_register/n1227_s1
19.942
20.395
u_v9958/u_v9958_core/u_vdp_register/n878_s8
20.805
21.354
u_v9958/u_v9958_core/u_vdp_register/vdp_vram_addr_set_req_s5
21.354
=====
SETUP
-2.885
15.568
12.683
u_z80/u_cz80/ir_6_s0
6.928
7.160
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.161
8.678
u_z80/u_cz80/n1289_s6
9.672
10.125
u_z80/n281_s17
10.818
11.335
u_z80/n281_s11
11.748
12.119
u_z80/n281_s6
12.124
12.586
u_z80/n281_s5
12.758
13.129
u_z80/d_Z_2_s
14.111
14.482
u_z80/ff_dinst_2_s0
15.568
=====
SETUP
-2.875
15.559
12.683
u_z80/u_cz80/ir_6_s0
6.928
7.160
u_z80/u_cz80/u_mcode/arith16_Z_s0
8.161
8.678
u_z80/u_cz80/n1289_s6
9.672
10.125
u_z80/n281_s17
10.818
11.335
u_z80/n281_s11
11.748
12.119
u_z80/n281_s6
12.124
12.586
u_z80/n281_s5
12.758
13.129
u_z80/d_Z_2_s
14.111
14.482
u_z80/ff_di_reg_2_s0
15.559
=====
SETUP
-2.870
21.337
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.621
14.074
u_uart/n96_s3
14.487
14.940
u_uart/ff_hold_s4
15.908
16.463
u_z80/d_Z_5_s3
17.075
17.528
u_z80/d_Z_7_s0
17.973
18.426
u_v9958/u_v9958_core/u_vdp_register/n1227_s2
19.391
19.940
u_v9958/u_v9958_core/u_vdp_register/n1227_s1
19.942
20.404
u_v9958/u_v9958_core/u_vdp_register/vdp_vram_address_cpu_0_s0
21.337
=====
SETUP
-2.870
21.337
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.621
14.074
u_uart/n96_s3
14.487
14.940
u_uart/ff_hold_s4
15.908
16.463
u_z80/d_Z_5_s3
17.075
17.528
u_z80/d_Z_7_s0
17.973
18.426
u_v9958/u_v9958_core/u_vdp_register/n1227_s2
19.391
19.940
u_v9958/u_v9958_core/u_vdp_register/n1227_s1
19.942
20.404
u_v9958/u_v9958_core/u_vdp_register/vdp_vram_address_cpu_1_s0
21.337
=====
SETUP
-2.859
21.327
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.621
14.074
u_uart/n96_s3
14.487
14.940
u_uart/ff_hold_s4
15.908
16.463
u_z80/d_Z_5_s3
17.075
17.528
u_z80/d_Z_5_s
18.505
18.876
u_v9958/u_v9958_core/u_vdp_register/n454_s4
20.865
21.327
u_v9958/u_v9958_core/u_vdp_register/vdp_reg_ptr_5_s0
21.327
=====
SETUP
-2.852
21.320
18.468
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.621
14.074
u_uart/n96_s3
14.487
14.940
u_uart/ff_hold_s4
15.908
16.463
u_z80/d_Z_5_s3
17.075
17.528
u_z80/d_Z_6_s0
18.213
18.768
u_z80/d_Z_6_s
19.331
19.886
u_ram/ff_ram_ff_ram_0_6_s
21.320
=====
SETUP
-2.810
15.493
12.683
u_z80/u_cz80/ff_a_6_s0
6.928
7.160
u_uart/n96_s4
8.690
9.245
u_uart/n96_s3
9.658
10.111
u_uart/ff_hold_s4
11.080
11.635
u_z80/d_Z_5_s3
12.246
12.699
u_z80/d_Z_3_s
13.677
14.194
u_z80/ff_di_reg_3_s0
15.493
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.077
6.495
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.495
=====
HOLD
0.203
6.621
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_7_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.621
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.215
6.632
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_8_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.632
=====
HOLD
0.215
6.632
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_6_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.632
=====
HOLD
0.225
6.643
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.643
=====
HOLD
0.225
6.643
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.643
=====
HOLD
0.225
6.643
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.643
=====
HOLD
0.225
6.643
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.643
=====
HOLD
0.227
6.644
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_13_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.644
=====
HOLD
0.227
6.644
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_10_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.644
=====
HOLD
0.227
6.644
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_9_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.644
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_1_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_0_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_pattern_1_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_pattern_0_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
6.491
