{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418117505928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418117505928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 09 03:31:45 2014 " "Processing started: Tue Dec 09 03:31:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418117505928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418117505928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SOC_W_PCM -c SOC_W_PCM " "Command: quartus_map --read_settings_files=on --write_settings_files=off SOC_W_PCM -c SOC_W_PCM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418117505928 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418117506467 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 datapath_control.sv(11) " "Verilog HDL Expression warning at datapath_control.sv(11): truncated literal to match 4 bits" {  } { { "SLC3-M/datapath_control.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/datapath_control.sv" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418117506540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/datapath_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/datapath_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_control " "Found entity 1: datapath_control" {  } { { "SLC3-M/datapath_control.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/datapath_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR addr testbench.sv(33) " "Verilog HDL Declaration information at testbench.sv(33): object \"ADDR\" differs only in case from object \"addr\" in the same scope" {  } { { "testbench.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/testbench.sv" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_in data_in testbench.sv(13) " "Verilog HDL Declaration information at testbench.sv(13): object \"Data_in\" differs only in case from object \"data_in\" in the same scope" {  } { { "testbench.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/testbench.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506545 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PCM_MM_reg.sv(24) " "Verilog HDL information at PCM_MM_reg.sv(24): always construct contains both blocking and non-blocking assignments" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418117506548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcm_mm_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcm_mm_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCM_MM_reg " "Found entity 1: PCM_MM_reg" {  } { { "PCM_MM_reg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/tsb.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/tsb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TSB " "Found entity 1: TSB" {  } { { "SLC3-M/TSB.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/TSB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcm_mm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcm_mm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCM_MM " "Found entity 1: PCM_MM" {  } { { "PCM_MM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file slc3-m/test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3-M/SLC3_2.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506562 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "SLC3-M/test_memory.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/test_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3-m/slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/slc.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/slc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SLC " "Found entity 1: SLC" {  } { { "SLC3-M/SLC.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/SLC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/sext11.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/sext11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT11 " "Found entity 1: SEXT11" {  } { { "SLC3-M/SEXT11.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/SEXT11.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/sext9.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/sext9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT9 " "Found entity 1: SEXT9" {  } { { "SLC3-M/SEXT9.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/SEXT9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/sext6.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/sext6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT6 " "Found entity 1: SEXT6" {  } { { "SLC3-M/SEXT6.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/SEXT6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/sext5.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/sext5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT5 " "Found entity 1: SEXT5" {  } { { "SLC3-M/SEXT5.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/SEXT5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "SLC3-M/RegFile.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/RegFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/regaddrmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/regaddrmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegAddrMux " "Found entity 1: RegAddrMux" {  } { { "SLC3-M/RegAddrMux.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/RegAddrMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/reg16.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/reg16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg16 " "Found entity 1: Reg16" {  } { { "SLC3-M/Reg16.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/Reg16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/nzpreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/nzpreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NZPreg " "Found entity 1: NZPreg" {  } { { "SLC3-M/NZPreg.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/NZPreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "SLC3-M/Mux4.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/Mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "SLC3-M/Mux2.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/Mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "SLC3-M/Mem2IO.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506599 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(77) " "Verilog HDL information at ISDU.sv(77): always construct contains both blocking and non-blocking assignments" {  } { { "SLC3-M/ISDU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/ISDU.sv" 77 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418117506602 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(159) " "Verilog HDL information at ISDU.sv(159): always construct contains both blocking and non-blocking assignments" {  } { { "SLC3-M/ISDU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/ISDU.sv" 159 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418117506602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "SLC3-M/ISDU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506603 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "SLC3-M/HexDriver.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1418117506605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "SLC3-M/HexDriver.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCMUX PCmux CPU.sv(12) " "Verilog HDL Declaration information at CPU.sv(12): object \"PCMUX\" differs only in case from object \"PCmux\" in the same scope" {  } { { "SLC3-M/CPU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MARMUX MARmux CPU.sv(13) " "Verilog HDL Declaration information at CPU.sv(13): object \"MARMUX\" differs only in case from object \"MARmux\" in the same scope" {  } { { "SLC3-M/CPU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SR2MUX SR2mux CPU.sv(13) " "Verilog HDL Declaration information at CPU.sv(13): object \"SR2MUX\" differs only in case from object \"SR2mux\" in the same scope" {  } { { "SLC3-M/CPU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "SLC3-M/CPU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3-m/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3-m/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "SLC3-M/ALU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/nois_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/nois_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system " "Found entity 1: nois_system" {  } { { "nois_system/synthesis/nois_system.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/nois_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nois_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nois_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_irq_mapper " "Found entity 1: nois_system_irq_mapper" {  } { { "nois_system/synthesis/submodules/nois_system_irq_mapper.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0 " "Found entity 1: nois_system_mm_interconnect_0" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "nois_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "nois_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nois_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nois_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nois_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nois_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nois_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506667 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nois_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nois_system_mm_interconnect_0_rsp_mux_001" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_rsp_mux " "Found entity 1: nois_system_mm_interconnect_0_rsp_mux" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_rsp_demux_006 " "Found entity 1: nois_system_mm_interconnect_0_rsp_demux_006" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_demux_006.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_rsp_demux " "Found entity 1: nois_system_mm_interconnect_0_rsp_demux" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_cmd_mux_006 " "Found entity 1: nois_system_mm_interconnect_0_cmd_mux_006" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_mux_006.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_mux_006.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_cmd_mux " "Found entity 1: nois_system_mm_interconnect_0_cmd_mux" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nois_system_mm_interconnect_0_cmd_demux_001" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_cmd_demux " "Found entity 1: nois_system_mm_interconnect_0_cmd_demux" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 7 7 " "Found 7 design units, including 7 entities, in source file nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506699 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506699 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506699 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506699 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506699 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only_13_1 " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506699 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full_13_1 " "Found entity 7: altera_merlin_burst_adapter_full_13_1" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(265) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(265): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 6 6 " "Found 6 design units, including 6 entities, in source file nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506713 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_full_new " "Found entity 2: altera_merlin_burst_adapter_full_new" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506713 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_uncompressed_only_new " "Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 1971 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506713 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_wrap_and_default_conveters " "Found entity 4: top_wrap_and_default_conveters" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506713 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_wrap_incr_and_default_conveters " "Found entity 5: top_wrap_incr_and_default_conveters" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506713 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_incr_and_default_conveters " "Found entity 6: top_incr_and_default_conveters" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nois_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nois_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nois_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nois_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nois_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nois_system_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nois_system_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_router_008_default_decode " "Found entity 1: nois_system_mm_interconnect_0_router_008_default_decode" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506731 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_mm_interconnect_0_router_008 " "Found entity 2: nois_system_mm_interconnect_0_router_008" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nois_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nois_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: nois_system_mm_interconnect_0_router_005_default_decode" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506734 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_mm_interconnect_0_router_005 " "Found entity 2: nois_system_mm_interconnect_0_router_005" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nois_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nois_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nois_system_mm_interconnect_0_router_002_default_decode" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506738 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_mm_interconnect_0_router_002 " "Found entity 2: nois_system_mm_interconnect_0_router_002" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nois_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nois_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nois_system_mm_interconnect_0_router_001_default_decode" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506742 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_mm_interconnect_0_router_001 " "Found entity 2: nois_system_mm_interconnect_0_router_001" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nois_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nois_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nois_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_mm_interconnect_0_router_default_decode " "Found entity 1: nois_system_mm_interconnect_0_router_default_decode" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506746 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_mm_interconnect_0_router " "Found entity 2: nois_system_mm_interconnect_0_router" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nois_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nois_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nois_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nois_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nois_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_sdram_clk.v 4 4 " "Found 4 design units, including 4 entities, in source file nois_system/synthesis/submodules/nois_system_sdram_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_sdram_clk_dffpipe_l2c " "Found entity 1: nois_system_sdram_clk_dffpipe_l2c" {  } { { "nois_system/synthesis/submodules/nois_system_sdram_clk.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram_clk.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506773 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_sdram_clk_stdsync_sv6 " "Found entity 2: nois_system_sdram_clk_stdsync_sv6" {  } { { "nois_system/synthesis/submodules/nois_system_sdram_clk.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram_clk.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506773 ""} { "Info" "ISGN_ENTITY_NAME" "3 nois_system_sdram_clk_altpll_l942 " "Found entity 3: nois_system_sdram_clk_altpll_l942" {  } { { "nois_system/synthesis/submodules/nois_system_sdram_clk.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram_clk.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506773 ""} { "Info" "ISGN_ENTITY_NAME" "4 nois_system_sdram_clk " "Found entity 4: nois_system_sdram_clk" {  } { { "nois_system/synthesis/submodules/nois_system_sdram_clk.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram_clk.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nois_system/synthesis/submodules/nois_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_sdram_input_efifo_module " "Found entity 1: nois_system_sdram_input_efifo_module" {  } { { "nois_system/synthesis/submodules/nois_system_sdram.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506778 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_sdram " "Found entity 2: nois_system_sdram" {  } { { "nois_system/synthesis/submodules/nois_system_sdram.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_onchip_memory2_1 " "Found entity 1: nois_system_onchip_memory2_1" {  } { { "nois_system/synthesis/submodules/nois_system_onchip_memory2_1.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_pccm_rsp.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_pccm_rsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_PCCM_rsp " "Found entity 1: nois_system_PCCM_rsp" {  } { { "nois_system/synthesis/submodules/nois_system_PCCM_rsp.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_PCCM_rsp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_pccm_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_pccm_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_PCCM_ctl " "Found entity 1: nois_system_PCCM_ctl" {  } { { "nois_system/synthesis/submodules/nois_system_PCCM_ctl.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_PCCM_ctl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_sysid_qsys_0 " "Found entity 1: nois_system_sysid_qsys_0" {  } { { "nois_system/synthesis/submodules/nois_system_sysid_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: nois_system_jtag_uart_0_sim_scfifo_w" {  } { { "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506796 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_jtag_uart_0_scfifo_w " "Found entity 2: nois_system_jtag_uart_0_scfifo_w" {  } { { "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506796 ""} { "Info" "ISGN_ENTITY_NAME" "3 nois_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: nois_system_jtag_uart_0_sim_scfifo_r" {  } { { "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506796 ""} { "Info" "ISGN_ENTITY_NAME" "4 nois_system_jtag_uart_0_scfifo_r " "Found entity 4: nois_system_jtag_uart_0_scfifo_r" {  } { { "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506796 ""} { "Info" "ISGN_ENTITY_NAME" "5 nois_system_jtag_uart_0 " "Found entity 5: nois_system_jtag_uart_0" {  } { { "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_onchip_memory2_0 " "Found entity 1: nois_system_onchip_memory2_0" {  } { { "nois_system/synthesis/submodules/nois_system_onchip_memory2_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_nios2_qsys_0_register_bank_a_module " "Found entity 1: nois_system_nios2_qsys_0_register_bank_a_module" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_system_nios2_qsys_0_register_bank_b_module " "Found entity 2: nois_system_nios2_qsys_0_register_bank_b_module" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""} { "Info" "ISGN_ENTITY_NAME" "3 nois_system_nios2_qsys_0_nios2_oci_debug " "Found entity 3: nois_system_nios2_qsys_0_nios2_oci_debug" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""} { "Info" "ISGN_ENTITY_NAME" "4 nois_system_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: nois_system_nios2_qsys_0_ociram_sp_ram_module" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""} { "Info" "ISGN_ENTITY_NAME" "5 nois_system_nios2_qsys_0_nios2_ocimem " "Found entity 5: nois_system_nios2_qsys_0_nios2_ocimem" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""} { "Info" "ISGN_ENTITY_NAME" "6 nois_system_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: nois_system_nios2_qsys_0_nios2_avalon_reg" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""} { "Info" "ISGN_ENTITY_NAME" "7 nois_system_nios2_qsys_0_nios2_oci_break " "Found entity 7: nois_system_nios2_qsys_0_nios2_oci_break" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""} { "Info" "ISGN_ENTITY_NAME" "8 nois_system_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: nois_system_nios2_qsys_0_nios2_oci_xbrk" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""} { "Info" "ISGN_ENTITY_NAME" "9 nois_system_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: nois_system_nios2_qsys_0_nios2_oci_dbrk" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""} { "Info" "ISGN_ENTITY_NAME" "10 nois_system_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: nois_system_nios2_qsys_0_nios2_oci_itrace" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""} { "Info" "ISGN_ENTITY_NAME" "11 nois_system_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: nois_system_nios2_qsys_0_nios2_oci_td_mode" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""} { "Info" "ISGN_ENTITY_NAME" "12 nois_system_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: nois_system_nios2_qsys_0_nios2_oci_dtrace" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""} { "Info" "ISGN_ENTITY_NAME" "13 nois_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: nois_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""} { "Info" "ISGN_ENTITY_NAME" "14 nois_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: nois_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""} { "Info" "ISGN_ENTITY_NAME" "15 nois_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: nois_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""} { "Info" "ISGN_ENTITY_NAME" "16 nois_system_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: nois_system_nios2_qsys_0_nios2_oci_fifo" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""} { "Info" "ISGN_ENTITY_NAME" "17 nois_system_nios2_qsys_0_nios2_oci_pib " "Found entity 17: nois_system_nios2_qsys_0_nios2_oci_pib" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""} { "Info" "ISGN_ENTITY_NAME" "18 nois_system_nios2_qsys_0_nios2_oci_im " "Found entity 18: nois_system_nios2_qsys_0_nios2_oci_im" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""} { "Info" "ISGN_ENTITY_NAME" "19 nois_system_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: nois_system_nios2_qsys_0_nios2_performance_monitors" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""} { "Info" "ISGN_ENTITY_NAME" "20 nois_system_nios2_qsys_0_nios2_oci " "Found entity 20: nois_system_nios2_qsys_0_nios2_oci" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""} { "Info" "ISGN_ENTITY_NAME" "21 nois_system_nios2_qsys_0 " "Found entity 21: nois_system_nios2_qsys_0" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nois_system_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nois_system_nios2_qsys_0_jtag_debug_module_tck" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nois_system_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_nios2_qsys_0_oci_test_bench " "Found entity 1: nois_system_nios2_qsys_0_oci_test_bench" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/submodules/nois_system_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_system_nios2_qsys_0_test_bench " "Found entity 1: nois_system_nios2_qsys_0_test_bench" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cpu0_Continue cpu0_continue SOC_W_PCM.sv(61) " "Verilog HDL Declaration information at SOC_W_PCM.sv(61): object \"cpu0_Continue\" differs only in case from object \"cpu0_continue\" in the same scope" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cpu1_Continue cpu1_continue SOC_W_PCM.sv(61) " "Verilog HDL Declaration information at SOC_W_PCM.sv(61): object \"cpu1_Continue\" differs only in case from object \"cpu1_continue\" in the same scope" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cpu2_Continue cpu2_continue SOC_W_PCM.sv(61) " "Verilog HDL Declaration information at SOC_W_PCM.sv(61): object \"cpu2_Continue\" differs only in case from object \"cpu2_continue\" in the same scope" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cpu3_Continue cpu3_continue SOC_W_PCM.sv(61) " "Verilog HDL Declaration information at SOC_W_PCM.sv(61): object \"cpu3_Continue\" differs only in case from object \"cpu3_continue\" in the same scope" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/soc_w_pcm.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/soc_w_pcm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_W_PCM " "Found entity 1: SOC_W_PCM" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET PCCM.sv(1) " "Verilog HDL Declaration information at PCCM.sv(1): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "nois_system/synthesis/PCCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/PCCM.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418117506845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nois_system/synthesis/pccm.sv 1 1 " "Found 1 design units, including 1 entities, in source file nois_system/synthesis/pccm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCCM " "Found entity 1: PCCM" {  } { { "nois_system/synthesis/PCCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/PCCM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117506846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117506846 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Data SLC.sv(21) " "Verilog HDL Implicit Net warning at SLC.sv(21): created implicit net for \"Data\"" {  } { { "SLC3-M/SLC.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/SLC.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418117506847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Marout CPU.sv(25) " "Verilog HDL Implicit Net warning at CPU.sv(25): created implicit net for \"Marout\"" {  } { { "SLC3-M/CPU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418117506847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LED CPU.sv(48) " "Verilog HDL Implicit Net warning at CPU.sv(48): created implicit net for \"LED\"" {  } { { "SLC3-M/CPU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418117506847 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nois_system_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at nois_system_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1418117506870 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nois_system_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at nois_system_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1418117506870 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nois_system_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at nois_system_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1418117506870 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nois_system_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at nois_system_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1418117506875 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nois_system_sdram.v(316) " "Verilog HDL or VHDL warning at nois_system_sdram.v(316): conditional expression evaluates to a constant" {  } { { "nois_system/synthesis/submodules/nois_system_sdram.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1418117506882 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nois_system_sdram.v(326) " "Verilog HDL or VHDL warning at nois_system_sdram.v(326): conditional expression evaluates to a constant" {  } { { "nois_system/synthesis/submodules/nois_system_sdram.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1418117506883 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nois_system_sdram.v(336) " "Verilog HDL or VHDL warning at nois_system_sdram.v(336): conditional expression evaluates to a constant" {  } { { "nois_system/synthesis/submodules/nois_system_sdram.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1418117506883 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nois_system_sdram.v(680) " "Verilog HDL or VHDL warning at nois_system_sdram.v(680): conditional expression evaluates to a constant" {  } { { "nois_system/synthesis/submodules/nois_system_sdram.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1418117506885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SOC_W_PCM " "Elaborating entity \"SOC_W_PCM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418117507125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system nois_system:nios_i " "Elaborating entity \"nois_system\" for hierarchy \"nois_system:nios_i\"" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "nios_i" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0 nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nois_system_nios2_qsys_0\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\"" {  } { { "nois_system/synthesis/nois_system.v" "nios2_qsys_0" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/nois_system.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_test_bench nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_test_bench:the_nois_system_nios2_qsys_0_test_bench " "Elaborating entity \"nois_system_nios2_qsys_0_test_bench\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_test_bench:the_nois_system_nios2_qsys_0_test_bench\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_nois_system_nios2_qsys_0_test_bench" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_register_bank_a_module nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_register_bank_a_module:nois_system_nios2_qsys_0_register_bank_a " "Elaborating entity \"nois_system_nios2_qsys_0_register_bank_a_module\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_register_bank_a_module:nois_system_nios2_qsys_0_register_bank_a\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "nois_system_nios2_qsys_0_register_bank_a" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_register_bank_a_module:nois_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_register_bank_a_module:nois_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_register_bank_a_module:nois_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_register_bank_a_module:nois_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418117507198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_register_bank_a_module:nois_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_register_bank_a_module:nois_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nois_system_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"nois_system_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507198 ""}  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418117507198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_veh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_veh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_veh1 " "Found entity 1: altsyncram_veh1" {  } { { "db/altsyncram_veh1.tdf" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/db/altsyncram_veh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117507266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117507266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_veh1 nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_register_bank_a_module:nois_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_veh1:auto_generated " "Elaborating entity \"altsyncram_veh1\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_register_bank_a_module:nois_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_veh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_register_bank_b_module nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_register_bank_b_module:nois_system_nios2_qsys_0_register_bank_b " "Elaborating entity \"nois_system_nios2_qsys_0_register_bank_b_module\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_register_bank_b_module:nois_system_nios2_qsys_0_register_bank_b\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "nois_system_nios2_qsys_0_register_bank_b" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_register_bank_b_module:nois_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_register_bank_b_module:nois_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_register_bank_b_module:nois_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_register_bank_b_module:nois_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418117507325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_register_bank_b_module:nois_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_register_bank_b_module:nois_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nois_system_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"nois_system_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507326 ""}  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418117507326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0fh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0fh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0fh1 " "Found entity 1: altsyncram_0fh1" {  } { { "db/altsyncram_0fh1.tdf" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/db/altsyncram_0fh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117507393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117507393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0fh1 nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_register_bank_b_module:nois_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_0fh1:auto_generated " "Elaborating entity \"altsyncram_0fh1\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_register_bank_b_module:nois_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_0fh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_nios2_oci nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci " "Elaborating entity \"nois_system_nios2_qsys_0_nios2_oci\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_nois_system_nios2_qsys_0_nios2_oci" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_nios2_oci_debug nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_debug:the_nois_system_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"nois_system_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_debug:the_nois_system_nios2_qsys_0_nios2_oci_debug\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_nois_system_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_debug:the_nois_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_debug:the_nois_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_debug:the_nois_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_debug:the_nois_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418117507462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_debug:the_nois_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_debug:the_nois_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507463 ""}  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418117507463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_nios2_ocimem nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_ocimem:the_nois_system_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"nois_system_nios2_qsys_0_nios2_ocimem\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_ocimem:the_nois_system_nios2_qsys_0_nios2_ocimem\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_nois_system_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_ociram_sp_ram_module nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_ocimem:the_nois_system_nios2_qsys_0_nios2_ocimem\|nois_system_nios2_qsys_0_ociram_sp_ram_module:nois_system_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"nois_system_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_ocimem:the_nois_system_nios2_qsys_0_nios2_ocimem\|nois_system_nios2_qsys_0_ociram_sp_ram_module:nois_system_nios2_qsys_0_ociram_sp_ram\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "nois_system_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_ocimem:the_nois_system_nios2_qsys_0_nios2_ocimem\|nois_system_nios2_qsys_0_ociram_sp_ram_module:nois_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_ocimem:the_nois_system_nios2_qsys_0_nios2_ocimem\|nois_system_nios2_qsys_0_ociram_sp_ram_module:nois_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_ocimem:the_nois_system_nios2_qsys_0_nios2_ocimem\|nois_system_nios2_qsys_0_ociram_sp_ram_module:nois_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_ocimem:the_nois_system_nios2_qsys_0_nios2_ocimem\|nois_system_nios2_qsys_0_ociram_sp_ram_module:nois_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418117507479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_ocimem:the_nois_system_nios2_qsys_0_nios2_ocimem\|nois_system_nios2_qsys_0_ociram_sp_ram_module:nois_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_ocimem:the_nois_system_nios2_qsys_0_nios2_ocimem\|nois_system_nios2_qsys_0_ociram_sp_ram_module:nois_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nois_system_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"nois_system_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507479 ""}  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418117507479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_il91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_il91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_il91 " "Found entity 1: altsyncram_il91" {  } { { "db/altsyncram_il91.tdf" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/db/altsyncram_il91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117507544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117507544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_il91 nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_ocimem:the_nois_system_nios2_qsys_0_nios2_ocimem\|nois_system_nios2_qsys_0_ociram_sp_ram_module:nois_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_il91:auto_generated " "Elaborating entity \"altsyncram_il91\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_ocimem:the_nois_system_nios2_qsys_0_nios2_ocimem\|nois_system_nios2_qsys_0_ociram_sp_ram_module:nois_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_il91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_nios2_avalon_reg nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_avalon_reg:the_nois_system_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"nois_system_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_avalon_reg:the_nois_system_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_nois_system_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_nios2_oci_break nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_break:the_nois_system_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"nois_system_nios2_qsys_0_nios2_oci_break\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_break:the_nois_system_nios2_qsys_0_nios2_oci_break\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_nois_system_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_nios2_oci_xbrk nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_xbrk:the_nois_system_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"nois_system_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_xbrk:the_nois_system_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_nois_system_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_nios2_oci_dbrk nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_dbrk:the_nois_system_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"nois_system_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_dbrk:the_nois_system_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_nois_system_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_nios2_oci_itrace nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_itrace:the_nois_system_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"nois_system_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_itrace:the_nois_system_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_nois_system_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_nios2_oci_dtrace nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_dtrace:the_nois_system_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"nois_system_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_dtrace:the_nois_system_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_nois_system_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_nios2_oci_td_mode nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_dtrace:the_nois_system_nios2_qsys_0_nios2_oci_dtrace\|nois_system_nios2_qsys_0_nios2_oci_td_mode:nois_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nois_system_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_dtrace:the_nois_system_nios2_qsys_0_nios2_oci_dtrace\|nois_system_nios2_qsys_0_nios2_oci_td_mode:nois_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "nois_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_nios2_oci_fifo nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_fifo:the_nois_system_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"nois_system_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_fifo:the_nois_system_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_nois_system_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_fifo:the_nois_system_nios2_qsys_0_nios2_oci_fifo\|nois_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_nois_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nois_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_fifo:the_nois_system_nios2_qsys_0_nios2_oci_fifo\|nois_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_nois_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_nois_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_fifo:the_nois_system_nios2_qsys_0_nios2_oci_fifo\|nois_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_nois_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nois_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_fifo:the_nois_system_nios2_qsys_0_nios2_oci_fifo\|nois_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_nois_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_nois_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_fifo:the_nois_system_nios2_qsys_0_nios2_oci_fifo\|nois_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_nois_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nois_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_fifo:the_nois_system_nios2_qsys_0_nios2_oci_fifo\|nois_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_nois_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_nois_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_oci_test_bench nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_fifo:the_nois_system_nios2_qsys_0_nios2_oci_fifo\|nois_system_nios2_qsys_0_oci_test_bench:the_nois_system_nios2_qsys_0_oci_test_bench " "Elaborating entity \"nois_system_nios2_qsys_0_oci_test_bench\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_fifo:the_nois_system_nios2_qsys_0_nios2_oci_fifo\|nois_system_nios2_qsys_0_oci_test_bench:the_nois_system_nios2_qsys_0_oci_test_bench\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_nois_system_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_nios2_oci_pib nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_pib:the_nois_system_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"nois_system_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_pib:the_nois_system_nios2_qsys_0_nios2_oci_pib\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_nois_system_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_nios2_oci_im nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_im:the_nois_system_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"nois_system_nios2_qsys_0_nios2_oci_im\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_nios2_oci_im:the_nois_system_nios2_qsys_0_nios2_oci_im\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_nois_system_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_jtag_debug_module_wrapper nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nois_system_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"nois_system_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nois_system_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "the_nois_system_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_jtag_debug_module_tck nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nois_system_nios2_qsys_0_jtag_debug_module_wrapper\|nois_system_nios2_qsys_0_jtag_debug_module_tck:the_nois_system_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"nois_system_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nois_system_nios2_qsys_0_jtag_debug_module_wrapper\|nois_system_nios2_qsys_0_jtag_debug_module_tck:the_nois_system_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nois_system_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_nios2_qsys_0_jtag_debug_module_sysclk nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nois_system_nios2_qsys_0_jtag_debug_module_wrapper\|nois_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nois_system_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"nois_system_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nois_system_nios2_qsys_0_jtag_debug_module_wrapper\|nois_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nois_system_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nois_system_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nois_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nois_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nois_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nois_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "nois_system_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nois_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nois_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nois_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nois_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418117507665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nois_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nois_system_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nois_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nois_system_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507665 ""}  } { { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418117507665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nois_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nois_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nois_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nois_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507667 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nois_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nois_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nois_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nois_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nois_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nois_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nois_system:nios_i\|nois_system_nios2_qsys_0:nios2_qsys_0\|nois_system_nios2_qsys_0_nios2_oci:the_nois_system_nios2_qsys_0_nios2_oci\|nois_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nois_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nois_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_onchip_memory2_0 nois_system:nios_i\|nois_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nois_system_onchip_memory2_0\" for hierarchy \"nois_system:nios_i\|nois_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nois_system/synthesis/nois_system.v" "onchip_memory2_0" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/nois_system.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nois_system:nios_i\|nois_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nois_system:nios_i\|nois_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nois_system/synthesis/submodules/nois_system_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nois_system:nios_i\|nois_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nois_system:nios_i\|nois_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nois_system/synthesis/submodules/nois_system_onchip_memory2_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418117507683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nois_system:nios_i\|nois_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nois_system:nios_i\|nois_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nois_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nois_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507683 ""}  } { { "nois_system/synthesis/submodules/nois_system_onchip_memory2_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418117507683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgd1 " "Found entity 1: altsyncram_tgd1" {  } { { "db/altsyncram_tgd1.tdf" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/db/altsyncram_tgd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117507748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117507748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgd1 nois_system:nios_i\|nois_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_tgd1:auto_generated " "Elaborating entity \"altsyncram_tgd1\" for hierarchy \"nois_system:nios_i\|nois_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_tgd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_jtag_uart_0 nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nois_system_jtag_uart_0\" for hierarchy \"nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\"" {  } { { "nois_system/synthesis/nois_system.v" "jtag_uart_0" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/nois_system.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_jtag_uart_0_scfifo_w nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w " "Elaborating entity \"nois_system_jtag_uart_0_scfifo_w\" for hierarchy \"nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w\"" {  } { { "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" "the_nois_system_jtag_uart_0_scfifo_w" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" "wfifo" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418117507852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507852 ""}  } { { "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418117507852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117507910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117507910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117507925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117507925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117507938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117507938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117507996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117507996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117507998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117508056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117508056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117508117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117508117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117508176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117508176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_w:the_nois_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_jtag_uart_0_scfifo_r nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_r:the_nois_system_jtag_uart_0_scfifo_r " "Elaborating entity \"nois_system_jtag_uart_0_scfifo_r\" for hierarchy \"nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|nois_system_jtag_uart_0_scfifo_r:the_nois_system_jtag_uart_0_scfifo_r\"" {  } { { "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" "the_nois_system_jtag_uart_0_scfifo_r" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nois_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nois_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" "nois_system_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nois_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nois_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418117508314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nois_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nois_system:nios_i\|nois_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nois_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508314 ""}  } { { "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418117508314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_sysid_qsys_0 nois_system:nios_i\|nois_system_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"nois_system_sysid_qsys_0\" for hierarchy \"nois_system:nios_i\|nois_system_sysid_qsys_0:sysid_qsys_0\"" {  } { { "nois_system/synthesis/nois_system.v" "sysid_qsys_0" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/nois_system.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_PCCM_ctl nois_system:nios_i\|nois_system_PCCM_ctl:pccm_ctl " "Elaborating entity \"nois_system_PCCM_ctl\" for hierarchy \"nois_system:nios_i\|nois_system_PCCM_ctl:pccm_ctl\"" {  } { { "nois_system/synthesis/nois_system.v" "pccm_ctl" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/nois_system.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_PCCM_rsp nois_system:nios_i\|nois_system_PCCM_rsp:pccm_rsp " "Elaborating entity \"nois_system_PCCM_rsp\" for hierarchy \"nois_system:nios_i\|nois_system_PCCM_rsp:pccm_rsp\"" {  } { { "nois_system/synthesis/nois_system.v" "pccm_rsp" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/nois_system.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_onchip_memory2_1 nois_system:nios_i\|nois_system_onchip_memory2_1:onchip_memory2_1 " "Elaborating entity \"nois_system_onchip_memory2_1\" for hierarchy \"nois_system:nios_i\|nois_system_onchip_memory2_1:onchip_memory2_1\"" {  } { { "nois_system/synthesis/nois_system.v" "onchip_memory2_1" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/nois_system.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nois_system:nios_i\|nois_system_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nois_system:nios_i\|nois_system_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "nois_system/synthesis/submodules/nois_system_onchip_memory2_1.v" "the_altsyncram" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_onchip_memory2_1.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nois_system:nios_i\|nois_system_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nois_system:nios_i\|nois_system_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "nois_system/synthesis/submodules/nois_system_onchip_memory2_1.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_onchip_memory2_1.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nois_system:nios_i\|nois_system_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"nois_system:nios_i\|nois_system_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nois_system_onchip_memory2_1.hex " "Parameter \"init_file\" = \"nois_system_onchip_memory2_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508338 ""}  } { { "nois_system/synthesis/submodules/nois_system_onchip_memory2_1.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_onchip_memory2_1.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418117508338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_if52.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_if52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_if52 " "Found entity 1: altsyncram_if52" {  } { { "db/altsyncram_if52.tdf" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/db/altsyncram_if52.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418117508402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418117508402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_if52 nois_system:nios_i\|nois_system_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_if52:auto_generated " "Elaborating entity \"altsyncram_if52\" for hierarchy \"nois_system:nios_i\|nois_system_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_if52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_sdram nois_system:nios_i\|nois_system_sdram:sdram " "Elaborating entity \"nois_system_sdram\" for hierarchy \"nois_system:nios_i\|nois_system_sdram:sdram\"" {  } { { "nois_system/synthesis/nois_system.v" "sdram" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/nois_system.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_sdram_input_efifo_module nois_system:nios_i\|nois_system_sdram:sdram\|nois_system_sdram_input_efifo_module:the_nois_system_sdram_input_efifo_module " "Elaborating entity \"nois_system_sdram_input_efifo_module\" for hierarchy \"nois_system:nios_i\|nois_system_sdram:sdram\|nois_system_sdram_input_efifo_module:the_nois_system_sdram_input_efifo_module\"" {  } { { "nois_system/synthesis/submodules/nois_system_sdram.v" "the_nois_system_sdram_input_efifo_module" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_sdram_clk nois_system:nios_i\|nois_system_sdram_clk:sdram_clk " "Elaborating entity \"nois_system_sdram_clk\" for hierarchy \"nois_system:nios_i\|nois_system_sdram_clk:sdram_clk\"" {  } { { "nois_system/synthesis/nois_system.v" "sdram_clk" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/nois_system.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_sdram_clk_stdsync_sv6 nois_system:nios_i\|nois_system_sdram_clk:sdram_clk\|nois_system_sdram_clk_stdsync_sv6:stdsync2 " "Elaborating entity \"nois_system_sdram_clk_stdsync_sv6\" for hierarchy \"nois_system:nios_i\|nois_system_sdram_clk:sdram_clk\|nois_system_sdram_clk_stdsync_sv6:stdsync2\"" {  } { { "nois_system/synthesis/submodules/nois_system_sdram_clk.v" "stdsync2" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram_clk.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_sdram_clk_dffpipe_l2c nois_system:nios_i\|nois_system_sdram_clk:sdram_clk\|nois_system_sdram_clk_stdsync_sv6:stdsync2\|nois_system_sdram_clk_dffpipe_l2c:dffpipe3 " "Elaborating entity \"nois_system_sdram_clk_dffpipe_l2c\" for hierarchy \"nois_system:nios_i\|nois_system_sdram_clk:sdram_clk\|nois_system_sdram_clk_stdsync_sv6:stdsync2\|nois_system_sdram_clk_dffpipe_l2c:dffpipe3\"" {  } { { "nois_system/synthesis/submodules/nois_system_sdram_clk.v" "dffpipe3" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram_clk.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_sdram_clk_altpll_l942 nois_system:nios_i\|nois_system_sdram_clk:sdram_clk\|nois_system_sdram_clk_altpll_l942:sd1 " "Elaborating entity \"nois_system_sdram_clk_altpll_l942\" for hierarchy \"nois_system:nios_i\|nois_system_sdram_clk:sdram_clk\|nois_system_sdram_clk_altpll_l942:sd1\"" {  } { { "nois_system/synthesis/submodules/nois_system_sdram_clk.v" "sd1" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram_clk.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_mm_interconnect_0 nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nois_system_mm_interconnect_0\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nois_system/synthesis/nois_system.v" "mm_interconnect_0" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/nois_system.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "onchip_memory2_1_s1_translator" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_clk_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_clk_pll_slave_translator\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "sdram_clk_pll_slave_translator" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 1250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pccm_ctl_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pccm_ctl_s1_translator\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "pccm_ctl_s1_translator" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 1382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 1530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_agent" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nois_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_agent_rsp_fifo" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_1_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_1_s1_agent\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "onchip_memory2_1_s1_agent" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 2067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nois_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "onchip_memory2_1_s1_agent_rsp_fifo" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 2108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 2356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_mm_interconnect_0_router nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_router:router " "Elaborating entity \"nois_system_mm_interconnect_0_router\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_router:router\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "router" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 2785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_mm_interconnect_0_router_default_decode nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_router:router\|nois_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nois_system_mm_interconnect_0_router_default_decode\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_router:router\|nois_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_mm_interconnect_0_router_001 nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nois_system_mm_interconnect_0_router_001\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_router_001:router_001\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_mm_interconnect_0_router_001_default_decode nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_router_001:router_001\|nois_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nois_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_router_001:router_001\|nois_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_001.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_mm_interconnect_0_router_002 nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nois_system_mm_interconnect_0_router_002\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_router_002:router_002\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 2817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_mm_interconnect_0_router_002_default_decode nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_router_002:router_002\|nois_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nois_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_router_002:router_002\|nois_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_mm_interconnect_0_router_005 nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nois_system_mm_interconnect_0_router_005\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_router_005:router_005\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "router_005" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 2865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_mm_interconnect_0_router_005_default_decode nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_router_005:router_005\|nois_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nois_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_router_005:router_005\|nois_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_005.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_mm_interconnect_0_router_008 nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"nois_system_mm_interconnect_0_router_008\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_router_008:router_008\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "router_008" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 2913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_mm_interconnect_0_router_008_default_decode nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_router_008:router_008\|nois_system_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"nois_system_mm_interconnect_0_router_008_default_decode\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_router_008:router_008\|nois_system_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_router_008.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "onchip_memory2_1_s1_burst_adapter" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 2995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\"" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter_13_1" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only_13_1 nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only_13_1\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1\"" {  } { { "nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_mm_interconnect_0_cmd_demux nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nois_system_mm_interconnect_0_cmd_demux\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 3042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_mm_interconnect_0_cmd_demux_001 nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nois_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_mm_interconnect_0_cmd_mux nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nois_system_mm_interconnect_0_cmd_mux\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 3130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_cmd_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nois_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_mm_interconnect_0_cmd_mux_006 nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006 " "Elaborating entity \"nois_system_mm_interconnect_0_cmd_mux_006\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "cmd_mux_006" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_mm_interconnect_0_rsp_demux nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nois_system_mm_interconnect_0_rsp_demux\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 3319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_mm_interconnect_0_rsp_demux_006 nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_rsp_demux_006:rsp_demux_006 " "Elaborating entity \"nois_system_mm_interconnect_0_rsp_demux_006\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_rsp_demux_006:rsp_demux_006\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "rsp_demux_006" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 3451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_mm_interconnect_0_rsp_mux nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nois_system_mm_interconnect_0_rsp_mux\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 3532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nois_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_mm_interconnect_0_rsp_mux_001 nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nois_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 3597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0_rsp_mux_001.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|nois_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nois_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_1_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_1_s1_rsp_width_adapter\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "onchip_memory2_1_s1_rsp_width_adapter" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 3662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508758 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "nois_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418117508762 "|SOC_W_PCM|nois_system:nios_i|nois_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_1_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nois_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418117508762 "|SOC_W_PCM|nois_system:nios_i|nois_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_1_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_1_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_1_s1_cmd_width_adapter\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "onchip_memory2_1_s1_cmd_width_adapter" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 3727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" "crosser" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_mm_interconnect_0.v" 3761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "nois_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nois_system_irq_mapper nois_system:nios_i\|nois_system_irq_mapper:irq_mapper " "Elaborating entity \"nois_system_irq_mapper\" for hierarchy \"nois_system:nios_i\|nois_system_irq_mapper:irq_mapper\"" {  } { { "nois_system/synthesis/nois_system.v" "irq_mapper" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/nois_system.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nois_system:nios_i\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nois_system:nios_i\|altera_reset_controller:rst_controller\"" {  } { { "nois_system/synthesis/nois_system.v" "rst_controller" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/nois_system.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nois_system:nios_i\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nois_system:nios_i\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nois_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nois_system:nios_i\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nois_system:nios_i\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nois_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nois_system:nios_i\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nois_system:nios_i\|altera_reset_controller:rst_controller_001\"" {  } { { "nois_system/synthesis/nois_system.v" "rst_controller_001" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/nois_system.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nois_system:nios_i\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nois_system:nios_i\|altera_reset_controller:rst_controller_002\"" {  } { { "nois_system/synthesis/nois_system.v" "rst_controller_002" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/nois_system.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCCM PCCM:pccm_i " "Elaborating entity \"PCCM\" for hierarchy \"PCCM:pccm_i\"" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "pccm_i" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508821 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_reset PCCM.sv(84) " "Inferred latch for \"int_reset\" at PCCM.sv(84)" {  } { { "nois_system/synthesis/PCCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/PCCM.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418117508823 "|SOC_W_PCM|PCCM:pccm_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_init PCCM.sv(84) " "Inferred latch for \"int_init\" at PCCM.sv(84)" {  } { { "nois_system/synthesis/PCCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/PCCM.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418117508823 "|SOC_W_PCM|PCCM:pccm_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pccm_rsp_con_export\[0\] PCCM.sv(84) " "Inferred latch for \"pccm_rsp_con_export\[0\]\" at PCCM.sv(84)" {  } { { "nois_system/synthesis/PCCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/PCCM.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418117508823 "|SOC_W_PCM|PCCM:pccm_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pccm_rsp_con_export\[1\] PCCM.sv(84) " "Inferred latch for \"pccm_rsp_con_export\[1\]\" at PCCM.sv(84)" {  } { { "nois_system/synthesis/PCCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/PCCM.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418117508823 "|SOC_W_PCM|PCCM:pccm_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pccm_rsp_con_export\[2\] PCCM.sv(84) " "Inferred latch for \"pccm_rsp_con_export\[2\]\" at PCCM.sv(84)" {  } { { "nois_system/synthesis/PCCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/PCCM.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418117508823 "|SOC_W_PCM|PCCM:pccm_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pccm_rsp_con_export\[3\] PCCM.sv(84) " "Inferred latch for \"pccm_rsp_con_export\[3\]\" at PCCM.sv(84)" {  } { { "nois_system/synthesis/PCCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/PCCM.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418117508823 "|SOC_W_PCM|PCCM:pccm_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu3_Continue PCCM.sv(139) " "Inferred latch for \"cpu3_Continue\" at PCCM.sv(139)" {  } { { "nois_system/synthesis/PCCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/PCCM.sv" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418117508823 "|SOC_W_PCM|PCCM:pccm_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu2_Continue PCCM.sv(139) " "Inferred latch for \"cpu2_Continue\" at PCCM.sv(139)" {  } { { "nois_system/synthesis/PCCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/PCCM.sv" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418117508823 "|SOC_W_PCM|PCCM:pccm_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu1_Continue PCCM.sv(139) " "Inferred latch for \"cpu1_Continue\" at PCCM.sv(139)" {  } { { "nois_system/synthesis/PCCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/PCCM.sv" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418117508823 "|SOC_W_PCM|PCCM:pccm_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu0_Continue PCCM.sv(139) " "Inferred latch for \"cpu0_Continue\" at PCCM.sv(139)" {  } { { "nois_system/synthesis/PCCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/PCCM.sv" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418117508823 "|SOC_W_PCM|PCCM:pccm_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu0 " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu0\"" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "cpu0" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508824 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LED CPU.sv(48) " "Verilog HDL or VHDL warning at CPU.sv(48): object \"LED\" assigned a value but never read" {  } { { "SLC3-M/CPU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418117508826 "|SOC_W_PCM|CPU:cpu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 CPU.sv(48) " "Verilog HDL assignment warning at CPU.sv(48): truncated value with size 12 to match size of target (1)" {  } { { "SLC3-M/CPU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418117508826 "|SOC_W_PCM|CPU:cpu0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Marout 0 CPU.sv(25) " "Net \"Marout\" at CPU.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "SLC3-M/CPU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1418117508826 "|SOC_W_PCM|CPU:cpu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT9 CPU:cpu0\|SEXT9:BR_PCin " "Elaborating entity \"SEXT9\" for hierarchy \"CPU:cpu0\|SEXT9:BR_PCin\"" {  } { { "SLC3-M/CPU.sv" "BR_PCin" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT11 CPU:cpu0\|SEXT11:JSR_PCin " "Elaborating entity \"SEXT11\" for hierarchy \"CPU:cpu0\|SEXT11:JSR_PCin\"" {  } { { "SLC3-M/CPU.sv" "JSR_PCin" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 CPU:cpu0\|Mux2:PCoffsetmux " "Elaborating entity \"Mux2\" for hierarchy \"CPU:cpu0\|Mux2:PCoffsetmux\"" {  } { { "SLC3-M/CPU.sv" "PCoffsetmux" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 CPU:cpu0\|Mux4:PCmux " "Elaborating entity \"Mux4\" for hierarchy \"CPU:cpu0\|Mux4:PCmux\"" {  } { { "SLC3-M/CPU.sv" "PCmux" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg16 CPU:cpu0\|Reg16:PC " "Elaborating entity \"Reg16\" for hierarchy \"CPU:cpu0\|Reg16:PC\"" {  } { { "SLC3-M/CPU.sv" "PC" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_control CPU:cpu0\|datapath_control:Dcontrol " "Elaborating entity \"datapath_control\" for hierarchy \"CPU:cpu0\|datapath_control:Dcontrol\"" {  } { { "SLC3-M/CPU.sv" "Dcontrol" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT6 CPU:cpu0\|SEXT6:LDR_MARin " "Elaborating entity \"SEXT6\" for hierarchy \"CPU:cpu0\|SEXT6:LDR_MARin\"" {  } { { "SLC3-M/CPU.sv" "LDR_MARin" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegAddrMux CPU:cpu0\|RegAddrMux:regAddrMux " "Elaborating entity \"RegAddrMux\" for hierarchy \"CPU:cpu0\|RegAddrMux:regAddrMux\"" {  } { { "SLC3-M/CPU.sv" "regAddrMux" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile CPU:cpu0\|RegFile:Registers " "Elaborating entity \"RegFile\" for hierarchy \"CPU:cpu0\|RegFile:Registers\"" {  } { { "SLC3-M/CPU.sv" "Registers" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508841 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ld0 RegFile.sv(8) " "Verilog HDL or VHDL warning at RegFile.sv(8): object \"Ld0\" assigned a value but never read" {  } { { "SLC3-M/RegFile.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/RegFile.sv" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418117508842 "|SOC_W_PCM|CPU:cpu0|RegFile:Registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT5 CPU:cpu0\|SEXT5:operand2sext " "Elaborating entity \"SEXT5\" for hierarchy \"CPU:cpu0\|SEXT5:operand2sext\"" {  } { { "SLC3-M/CPU.sv" "operand2sext" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:cpu0\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"CPU:cpu0\|ALU:alu\"" {  } { { "SLC3-M/CPU.sv" "alu" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508849 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.sv(8) " "Verilog HDL Case Statement warning at ALU.sv(8): incomplete case statement has no default case item" {  } { { "SLC3-M/ALU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/ALU.sv" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1418117508850 "|SOC_W_PCM|CPU:cpu0|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZPreg CPU:cpu0\|NZPreg:nzpreg " "Elaborating entity \"NZPreg\" for hierarchy \"CPU:cpu0\|NZPreg:nzpreg\"" {  } { { "SLC3-M/CPU.sv" "nzpreg" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU CPU:cpu0\|ISDU:isdu " "Elaborating entity \"ISDU\" for hierarchy \"CPU:cpu0\|ISDU:isdu\"" {  } { { "SLC3-M/CPU.sv" "isdu" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418117508852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 ISDU.sv(376) " "Verilog HDL assignment warning at ISDU.sv(376): truncated value with size 6 to match size of target (5)" {  } { { "SLC3-M/ISDU.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/ISDU.sv" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418117508854 "|SOC_W_PCM|CPU:cpu0|ISDU:isdu"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Din0 PCmux 32 16 " "Port \"Din0\" on the entity instantiation of \"PCmux\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SLC3-M/CPU.sv" "PCmux" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1418117510456 "|SOC_W_PCM|CPU:cpu0|Mux4:PCmux"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Din0 PCmux 32 16 " "Port \"Din0\" on the entity instantiation of \"PCmux\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SLC3-M/CPU.sv" "PCmux" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1418117510463 "|SOC_W_PCM|CPU:cpu0|Mux4:PCmux"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Din0 PCmux 32 16 " "Port \"Din0\" on the entity instantiation of \"PCmux\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SLC3-M/CPU.sv" "PCmux" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/SLC3-M/CPU.sv" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1418117510470 "|SOC_W_PCM|CPU:cpu0|Mux4:PCmux"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"nois_system:nios_i\|nois_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "nois_system/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1418117515497 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1418117515497 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1418117519159 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nois_system/synthesis/submodules/nois_system_sdram.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram.v" 440 -1 0 } } { "nois_system/synthesis/submodules/nois_system_sdram.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram.v" 354 -1 0 } } { "nois_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nois_system/synthesis/submodules/nois_system_sdram.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram.v" 304 -1 0 } } { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 3205 -1 0 } } { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 4172 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "nois_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "nois_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" 348 -1 0 } } { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 3780 -1 0 } } { "nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "nois_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_nios2_qsys_0.v" 611 -1 0 } } { "nois_system/synthesis/submodules/nois_system_sdram_clk.v" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/submodules/nois_system_sdram_clk.v" 243 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1418117519364 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1418117519364 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "nois_system/synthesis/SOC_W_PCM.sv" "" { Text "C:/Users/Thomas/Documents/ECE385/finalProj/nois_system/synthesis/SOC_W_PCM.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418117521277 "|SOC_W_PCM|sdram_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1418117521277 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418117521657 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "248 " "248 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1418117524645 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Thomas/Documents/ECE385/finalProj/output_files/SOC_W_PCM.map.smsg " "Generated suppressed messages file C:/Users/Thomas/Documents/ECE385/finalProj/output_files/SOC_W_PCM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1418117524996 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418117526418 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418117526418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3913 " "Implemented 3913 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418117527039 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418117527039 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1418117527039 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3688 " "Implemented 3688 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1418117527039 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1418117527039 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1418117527039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418117527039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418117527211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 09 03:32:07 2014 " "Processing ended: Tue Dec 09 03:32:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418117527211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418117527211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418117527211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418117527211 ""}
