// Seed: 3596903684
module module_0 (
    input  tri1  id_0,
    output tri1  id_1,
    input  uwire id_2,
    output tri1  id_3
    , id_5
);
  wire id_6;
  assign id_5#(.id_0(1)) = 1'h0;
  logic [-1 : 1] id_7;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    output wire id_2,
    input tri0 id_3,
    output wand id_4,
    output tri0 id_5,
    output uwire id_6,
    output supply1 id_7
);
  always @(id_0 or 1'b0) #1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_1
  );
endmodule
