<stg><name>aes128_expand_key_hw</name>


<trans_list>

<trans id="819" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:44  %key_addr_11 = getelementptr [16 x i8]* %key, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="key_addr_11"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:45  %tmp_0_64 = load i8* %key_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_64"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="92" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:45  %tmp_0_64 = load i8* %key_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_64"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:46  %expanded_key_addr_26 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="expanded_key_addr_26"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:47  store i8 %tmp_0_64, i8* %expanded_key_addr_26, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:48  %key_addr_12 = getelementptr [16 x i8]* %key, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="key_addr_12"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:49  %tmp_1_95 = load i8* %key_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_95"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:52  %key_addr_13 = getelementptr [16 x i8]* %key, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="key_addr_13"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:53  %tmp_2_95 = load i8* %key_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_95"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:73  %expanded_key_addr_31 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="expanded_key_addr_31"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:74  %expanded_key_load = load i8* %expanded_key_addr_31, align 1

]]></Node>
<StgValue><ssdm name="expanded_key_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:0  %key_addr = getelementptr [16 x i8]* %key, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="key_addr"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %key_load = load i8* %key_addr, align 1

]]></Node>
<StgValue><ssdm name="key_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:49  %tmp_1_95 = load i8* %key_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_95"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:50  %expanded_key_addr_27 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="expanded_key_addr_27"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:51  store i8 %tmp_1_95, i8* %expanded_key_addr_27, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:53  %tmp_2_95 = load i8* %key_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_95"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:54  %expanded_key_addr_28 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="expanded_key_addr_28"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:55  store i8 %tmp_2_95, i8* %expanded_key_addr_28, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:56  %key_addr_14 = getelementptr [16 x i8]* %key, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="key_addr_14"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:57  %tmp_3 = load i8* %key_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:74  %expanded_key_load = load i8* %expanded_key_addr_31, align 1

]]></Node>
<StgValue><ssdm name="expanded_key_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="112" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %key_load = load i8* %key_addr, align 1

]]></Node>
<StgValue><ssdm name="key_load"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:2  %expanded_key_addr = getelementptr [176 x i8]* %expanded_key, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="expanded_key_addr"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:3  store i8 %key_load, i8* %expanded_key_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %key_addr_1 = getelementptr [16 x i8]* %key, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="key_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:5  %key_load_1 = load i8* %key_addr_1, align 1

]]></Node>
<StgValue><ssdm name="key_load_1"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:8  %key_addr_2 = getelementptr [16 x i8]* %key, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="key_addr_2"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:9  %key_load_2 = load i8* %key_addr_2, align 1

]]></Node>
<StgValue><ssdm name="key_load_2"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:57  %tmp_3 = load i8* %key_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:58  %expanded_key_addr_29 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="expanded_key_addr_29"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:59  store i8 %tmp_3, i8* %expanded_key_addr_29, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="122" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:5  %key_load_1 = load i8* %key_addr_1, align 1

]]></Node>
<StgValue><ssdm name="key_load_1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:6  %expanded_key_addr_16 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="expanded_key_addr_16"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:7  store i8 %key_load_1, i8* %expanded_key_addr_16, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:9  %key_load_2 = load i8* %key_addr_2, align 1

]]></Node>
<StgValue><ssdm name="key_load_2"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:10  %expanded_key_addr_17 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="expanded_key_addr_17"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:11  store i8 %key_load_2, i8* %expanded_key_addr_17, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %key_addr_3 = getelementptr [16 x i8]* %key, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="key_addr_3"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:13  %key_load_3 = load i8* %key_addr_3, align 1

]]></Node>
<StgValue><ssdm name="key_load_3"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16  %key_addr_4 = getelementptr [16 x i8]* %key, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="key_addr_4"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:17  %key_load_4 = load i8* %key_addr_4, align 1

]]></Node>
<StgValue><ssdm name="key_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="132" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:13  %key_load_3 = load i8* %key_addr_3, align 1

]]></Node>
<StgValue><ssdm name="key_load_3"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:14  %expanded_key_addr_18 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="expanded_key_addr_18"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:15  store i8 %key_load_3, i8* %expanded_key_addr_18, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:17  %key_load_4 = load i8* %key_addr_4, align 1

]]></Node>
<StgValue><ssdm name="key_load_4"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:18  %expanded_key_addr_19 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="expanded_key_addr_19"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:19  store i8 %key_load_4, i8* %expanded_key_addr_19, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %key_addr_5 = getelementptr [16 x i8]* %key, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="key_addr_5"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:21  %key_load_5 = load i8* %key_addr_5, align 1

]]></Node>
<StgValue><ssdm name="key_load_5"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:24  %key_addr_6 = getelementptr [16 x i8]* %key, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="key_addr_6"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:25  %key_load_6 = load i8* %key_addr_6, align 1

]]></Node>
<StgValue><ssdm name="key_load_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="142" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:21  %key_load_5 = load i8* %key_addr_5, align 1

]]></Node>
<StgValue><ssdm name="key_load_5"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:22  %expanded_key_addr_20 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="expanded_key_addr_20"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:23  store i8 %key_load_5, i8* %expanded_key_addr_20, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:25  %key_load_6 = load i8* %key_addr_6, align 1

]]></Node>
<StgValue><ssdm name="key_load_6"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:26  %expanded_key_addr_21 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="expanded_key_addr_21"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:27  store i8 %key_load_6, i8* %expanded_key_addr_21, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:28  %key_addr_7 = getelementptr [16 x i8]* %key, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="key_addr_7"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:29  %key_load_7 = load i8* %key_addr_7, align 1

]]></Node>
<StgValue><ssdm name="key_load_7"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:32  %key_addr_8 = getelementptr [16 x i8]* %key, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="key_addr_8"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:33  %key_load_8 = load i8* %key_addr_8, align 1

]]></Node>
<StgValue><ssdm name="key_load_8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="152" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:29  %key_load_7 = load i8* %key_addr_7, align 1

]]></Node>
<StgValue><ssdm name="key_load_7"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:30  %expanded_key_addr_22 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="expanded_key_addr_22"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:31  store i8 %key_load_7, i8* %expanded_key_addr_22, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:33  %key_load_8 = load i8* %key_addr_8, align 1

]]></Node>
<StgValue><ssdm name="key_load_8"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:34  %expanded_key_addr_23 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="expanded_key_addr_23"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:35  store i8 %key_load_8, i8* %expanded_key_addr_23, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:36  %key_addr_9 = getelementptr [16 x i8]* %key, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="key_addr_9"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:37  %key_load_9 = load i8* %key_addr_9, align 1

]]></Node>
<StgValue><ssdm name="key_load_9"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:40  %key_addr_10 = getelementptr [16 x i8]* %key, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="key_addr_10"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:41  %key_load_10 = load i8* %key_addr_10, align 1

]]></Node>
<StgValue><ssdm name="key_load_10"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="162" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:37  %key_load_9 = load i8* %key_addr_9, align 1

]]></Node>
<StgValue><ssdm name="key_load_9"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:38  %expanded_key_addr_24 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="expanded_key_addr_24"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:39  store i8 %key_load_9, i8* %expanded_key_addr_24, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:41  %key_load_10 = load i8* %key_addr_10, align 1

]]></Node>
<StgValue><ssdm name="key_load_10"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:42  %expanded_key_addr_25 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="expanded_key_addr_25"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:43  store i8 %key_load_10, i8* %expanded_key_addr_25, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:61  %tmp_s = zext i8 %tmp_1_95 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:62  %sbox_hw_addr = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="sbox_hw_addr"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:63  %tmp_0_6 = load i8* %sbox_hw_addr, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_6"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:64  %tmp_52_0_1 = zext i8 %tmp_2_95 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_0_1"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:65  %sbox_hw_addr_16 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_0_1

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_16"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:66  %tmp_1_6 = load i8* %sbox_hw_addr_16, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:60  %expanded_key_addr_30 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="expanded_key_addr_30"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:63  %tmp_0_6 = load i8* %sbox_hw_addr, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_6"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:66  %tmp_1_6 = load i8* %sbox_hw_addr_16, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_6"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:67  %tmp_52_0_2 = zext i8 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_0_2"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:68  %sbox_hw_addr_17 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_0_2

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_17"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:69  %tmp_2_6 = load i8* %sbox_hw_addr_17, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:70  %tmp_52_0_3 = zext i8 %tmp_0_64 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_0_3"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:71  %sbox_hw_addr_18 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_0_3

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_18"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:72  %tmp_3_1 = load i8* %sbox_hw_addr_18, align 1

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:75  %tmp = xor i8 %expanded_key_load, 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:76  %tmp_0_3 = xor i8 %tmp, %tmp_0_6

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:77  store i8 %tmp_0_3, i8* %expanded_key_addr_30, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:78  %tmp_1_2 = xor i8 %tmp_1_6, %key_load

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:79  %expanded_key_addr_32 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="expanded_key_addr_32"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:80  store i8 %tmp_1_2, i8* %expanded_key_addr_32, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="189" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:69  %tmp_2_6 = load i8* %sbox_hw_addr_17, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:72  %tmp_3_1 = load i8* %sbox_hw_addr_18, align 1

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:81  %tmp_2_2 = xor i8 %tmp_2_6, %key_load_1

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:82  %expanded_key_addr_33 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="expanded_key_addr_33"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:83  store i8 %tmp_2_2, i8* %expanded_key_addr_33, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:84  %tmp_3_2 = xor i8 %tmp_3_1, %key_load_2

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:85  %expanded_key_addr_34 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="expanded_key_addr_34"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:86  store i8 %tmp_3_2, i8* %expanded_key_addr_34, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="197" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:87  %tmp_0_4 = xor i8 %key_load_3, %tmp_0_3

]]></Node>
<StgValue><ssdm name="tmp_0_4"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:88  %expanded_key_addr_35 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="expanded_key_addr_35"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:89  store i8 %tmp_0_4, i8* %expanded_key_addr_35, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:90  %tmp_1_3 = xor i8 %key_load_4, %tmp_1_2

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:91  %expanded_key_addr_36 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="expanded_key_addr_36"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:92  store i8 %tmp_1_3, i8* %expanded_key_addr_36, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:99  %tmp_0_5 = xor i8 %key_load_7, %tmp_0_4

]]></Node>
<StgValue><ssdm name="tmp_0_5"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:102  %tmp_1_4 = xor i8 %key_load_8, %tmp_1_3

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="205" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:93  %tmp_2_3 = xor i8 %key_load_5, %tmp_2_2

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:94  %expanded_key_addr_37 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="expanded_key_addr_37"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:95  store i8 %tmp_2_3, i8* %expanded_key_addr_37, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:96  %tmp_3_3 = xor i8 %key_load_6, %tmp_3_2

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:97  %expanded_key_addr_38 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="expanded_key_addr_38"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:98  store i8 %tmp_3_3, i8* %expanded_key_addr_38, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:105  %tmp_2_4 = xor i8 %key_load_9, %tmp_2_3

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:108  %tmp_3_4 = xor i8 %key_load_10, %tmp_3_3

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:100  %expanded_key_addr_39 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="expanded_key_addr_39"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:101  store i8 %tmp_0_5, i8* %expanded_key_addr_39, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:103  %expanded_key_addr_40 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="expanded_key_addr_40"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:104  store i8 %tmp_1_4, i8* %expanded_key_addr_40, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="217" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:106  %expanded_key_addr_41 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="expanded_key_addr_41"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:107  store i8 %tmp_2_4, i8* %expanded_key_addr_41, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:109  %expanded_key_addr_42 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="expanded_key_addr_42"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:110  store i8 %tmp_3_4, i8* %expanded_key_addr_42, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="221" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:111  %tmp_0_65 = xor i8 %tmp_0_64, %tmp_0_5

]]></Node>
<StgValue><ssdm name="tmp_0_65"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:112  %expanded_key_addr_43 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="expanded_key_addr_43"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:113  store i8 %tmp_0_65, i8* %expanded_key_addr_43, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:114  %tmp_1_96 = xor i8 %tmp_1_95, %tmp_1_4

]]></Node>
<StgValue><ssdm name="tmp_1_96"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:115  %expanded_key_addr_44 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="expanded_key_addr_44"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:116  store i8 %tmp_1_96, i8* %expanded_key_addr_44, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:123  %tmp_52_4 = zext i8 %tmp_1_96 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_4"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:124  %sbox_hw_addr_19 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_4

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_19"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:125  %tmp_0_10 = load i8* %sbox_hw_addr_19, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_10"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:132  %tmp_52_4_3 = zext i8 %tmp_0_65 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_4_3"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:133  %sbox_hw_addr_22 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_4_3

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_22"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:134  %tmp_3_7 = load i8* %sbox_hw_addr_22, align 1

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="233" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:117  %tmp_2_96 = xor i8 %tmp_2_95, %tmp_2_4

]]></Node>
<StgValue><ssdm name="tmp_2_96"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:118  %expanded_key_addr_45 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="expanded_key_addr_45"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:119  store i8 %tmp_2_96, i8* %expanded_key_addr_45, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:120  %tmp_3_59 = xor i8 %tmp_3, %tmp_3_4

]]></Node>
<StgValue><ssdm name="tmp_3_59"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:121  %expanded_key_addr_46 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="expanded_key_addr_46"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:122  store i8 %tmp_3_59, i8* %expanded_key_addr_46, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:125  %tmp_0_10 = load i8* %sbox_hw_addr_19, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_10"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:126  %tmp_52_4_1 = zext i8 %tmp_2_96 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_4_1"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:127  %sbox_hw_addr_20 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_4_1

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_20"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:128  %tmp_1_11 = load i8* %sbox_hw_addr_20, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_11"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:129  %tmp_52_4_2 = zext i8 %tmp_3_59 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_4_2"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:130  %sbox_hw_addr_21 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_4_2

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_21"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:131  %tmp_2_11 = load i8* %sbox_hw_addr_21, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_11"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:134  %tmp_3_7 = load i8* %sbox_hw_addr_22, align 1

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:135  %tmp_0_9 = xor i8 %tmp_0_10, 2

]]></Node>
<StgValue><ssdm name="tmp_0_9"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:136  %tmp_0_11 = xor i8 %tmp_0_9, %tmp_0_3

]]></Node>
<StgValue><ssdm name="tmp_0_11"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:145  %tmp_3_8 = xor i8 %tmp_3_7, %tmp_3_2

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:148  %tmp_0_12 = xor i8 %key_load_3, %tmp_0_9

]]></Node>
<StgValue><ssdm name="tmp_0_12"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:157  %tmp_3_9 = xor i8 %tmp_3_7, %key_load_6

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="252" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:128  %tmp_1_11 = load i8* %sbox_hw_addr_20, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_11"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:131  %tmp_2_11 = load i8* %sbox_hw_addr_21, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_11"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:137  %expanded_key_addr_47 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="expanded_key_addr_47"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:138  store i8 %tmp_0_11, i8* %expanded_key_addr_47, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:139  %tmp_1_8 = xor i8 %tmp_1_11, %tmp_1_2

]]></Node>
<StgValue><ssdm name="tmp_1_8"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:140  %expanded_key_addr_48 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="expanded_key_addr_48"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:141  store i8 %tmp_1_8, i8* %expanded_key_addr_48, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:142  %tmp_2_8 = xor i8 %tmp_2_11, %tmp_2_2

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:151  %tmp_1_9 = xor i8 %tmp_1_11, %key_load_4

]]></Node>
<StgValue><ssdm name="tmp_1_9"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:154  %tmp_2_9 = xor i8 %tmp_2_11, %key_load_5

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="262" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:143  %expanded_key_addr_49 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="expanded_key_addr_49"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:144  store i8 %tmp_2_8, i8* %expanded_key_addr_49, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:146  %expanded_key_addr_50 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="expanded_key_addr_50"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:147  store i8 %tmp_3_8, i8* %expanded_key_addr_50, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="266" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:149  %expanded_key_addr_51 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="expanded_key_addr_51"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:150  store i8 %tmp_0_12, i8* %expanded_key_addr_51, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:152  %expanded_key_addr_52 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="expanded_key_addr_52"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:153  store i8 %tmp_1_9, i8* %expanded_key_addr_52, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="270" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:155  %expanded_key_addr_53 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="expanded_key_addr_53"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:156  store i8 %tmp_2_9, i8* %expanded_key_addr_53, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:158  %expanded_key_addr_54 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="expanded_key_addr_54"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:159  store i8 %tmp_3_9, i8* %expanded_key_addr_54, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="274" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:160  %tmp_0_13 = xor i8 %tmp_0_12, %tmp_0_5

]]></Node>
<StgValue><ssdm name="tmp_0_13"/></StgValue>
</operation>

<operation id="275" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:161  %expanded_key_addr_55 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="expanded_key_addr_55"/></StgValue>
</operation>

<operation id="276" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:162  store i8 %tmp_0_13, i8* %expanded_key_addr_55, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:163  %tmp_1_12 = xor i8 %tmp_1_9, %tmp_1_4

]]></Node>
<StgValue><ssdm name="tmp_1_12"/></StgValue>
</operation>

<operation id="278" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:164  %expanded_key_addr_56 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="expanded_key_addr_56"/></StgValue>
</operation>

<operation id="279" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:165  store i8 %tmp_1_12, i8* %expanded_key_addr_56, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="280" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:166  %tmp_2_12 = xor i8 %tmp_2_9, %tmp_2_4

]]></Node>
<StgValue><ssdm name="tmp_2_12"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:167  %expanded_key_addr_57 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="expanded_key_addr_57"/></StgValue>
</operation>

<operation id="282" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:168  store i8 %tmp_2_12, i8* %expanded_key_addr_57, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:169  %tmp_3_10 = xor i8 %tmp_3_9, %tmp_3_4

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>

<operation id="284" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:170  %expanded_key_addr_58 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="expanded_key_addr_58"/></StgValue>
</operation>

<operation id="285" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:171  store i8 %tmp_3_10, i8* %expanded_key_addr_58, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="286" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:172  %tmp_0_66 = xor i8 %tmp_0_64, %tmp_0_12

]]></Node>
<StgValue><ssdm name="tmp_0_66"/></StgValue>
</operation>

<operation id="287" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:173  %expanded_key_addr_59 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="expanded_key_addr_59"/></StgValue>
</operation>

<operation id="288" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:174  store i8 %tmp_0_66, i8* %expanded_key_addr_59, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:175  %tmp_1_97 = xor i8 %tmp_1_95, %tmp_1_9

]]></Node>
<StgValue><ssdm name="tmp_1_97"/></StgValue>
</operation>

<operation id="290" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:176  %expanded_key_addr_60 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="expanded_key_addr_60"/></StgValue>
</operation>

<operation id="291" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:177  store i8 %tmp_1_97, i8* %expanded_key_addr_60, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="292" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:178  %tmp_2_97 = xor i8 %tmp_2_95, %tmp_2_9

]]></Node>
<StgValue><ssdm name="tmp_2_97"/></StgValue>
</operation>

<operation id="293" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:179  %expanded_key_addr_61 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="expanded_key_addr_61"/></StgValue>
</operation>

<operation id="294" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:180  store i8 %tmp_2_97, i8* %expanded_key_addr_61, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:181  %tmp_3_60 = xor i8 %tmp_3, %tmp_3_9

]]></Node>
<StgValue><ssdm name="tmp_3_60"/></StgValue>
</operation>

<operation id="296" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:182  %expanded_key_addr_62 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="expanded_key_addr_62"/></StgValue>
</operation>

<operation id="297" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:183  store i8 %tmp_3_60, i8* %expanded_key_addr_62, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:184  %tmp_52_8 = zext i8 %tmp_1_97 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_8"/></StgValue>
</operation>

<operation id="299" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:185  %sbox_hw_addr_23 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_8

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_23"/></StgValue>
</operation>

<operation id="300" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:186  %tmp_0_16 = load i8* %sbox_hw_addr_23, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_16"/></StgValue>
</operation>

<operation id="301" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:187  %tmp_52_8_1 = zext i8 %tmp_2_97 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_8_1"/></StgValue>
</operation>

<operation id="302" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:188  %sbox_hw_addr_24 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_8_1

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_24"/></StgValue>
</operation>

<operation id="303" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:189  %tmp_1_23 = load i8* %sbox_hw_addr_24, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_23"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="304" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:186  %tmp_0_16 = load i8* %sbox_hw_addr_23, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_16"/></StgValue>
</operation>

<operation id="305" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:189  %tmp_1_23 = load i8* %sbox_hw_addr_24, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_23"/></StgValue>
</operation>

<operation id="306" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:190  %tmp_52_8_2 = zext i8 %tmp_3_60 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_8_2"/></StgValue>
</operation>

<operation id="307" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:191  %sbox_hw_addr_25 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_8_2

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_25"/></StgValue>
</operation>

<operation id="308" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:192  %tmp_2_23 = load i8* %sbox_hw_addr_25, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_23"/></StgValue>
</operation>

<operation id="309" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:193  %tmp_52_8_3 = zext i8 %tmp_0_66 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_8_3"/></StgValue>
</operation>

<operation id="310" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:194  %sbox_hw_addr_26 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_8_3

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_26"/></StgValue>
</operation>

<operation id="311" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:195  %tmp_3_13 = load i8* %sbox_hw_addr_26, align 1

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>

<operation id="312" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:196  %tmp1 = xor i8 %tmp_0_11, 4

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="313" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:197  %tmp_0_17 = xor i8 %tmp1, %tmp_0_16

]]></Node>
<StgValue><ssdm name="tmp_0_17"/></StgValue>
</operation>

<operation id="314" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:198  %expanded_key_addr_63 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="expanded_key_addr_63"/></StgValue>
</operation>

<operation id="315" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:199  store i8 %tmp_0_17, i8* %expanded_key_addr_63, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:200  %tmp_1_24 = xor i8 %tmp_1_23, %tmp_1_8

]]></Node>
<StgValue><ssdm name="tmp_1_24"/></StgValue>
</operation>

<operation id="317" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:201  %expanded_key_addr_64 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="expanded_key_addr_64"/></StgValue>
</operation>

<operation id="318" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:202  store i8 %tmp_1_24, i8* %expanded_key_addr_64, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="319" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:192  %tmp_2_23 = load i8* %sbox_hw_addr_25, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_23"/></StgValue>
</operation>

<operation id="320" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:195  %tmp_3_13 = load i8* %sbox_hw_addr_26, align 1

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>

<operation id="321" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:203  %tmp_2_24 = xor i8 %tmp_2_23, %tmp_2_8

]]></Node>
<StgValue><ssdm name="tmp_2_24"/></StgValue>
</operation>

<operation id="322" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:204  %expanded_key_addr_65 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="expanded_key_addr_65"/></StgValue>
</operation>

<operation id="323" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:205  store i8 %tmp_2_24, i8* %expanded_key_addr_65, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:206  %tmp_3_14 = xor i8 %tmp_3_13, %tmp_3_8

]]></Node>
<StgValue><ssdm name="tmp_3_14"/></StgValue>
</operation>

<operation id="325" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:207  %expanded_key_addr_66 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="expanded_key_addr_66"/></StgValue>
</operation>

<operation id="326" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:208  store i8 %tmp_3_14, i8* %expanded_key_addr_66, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="327" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:209  %tmp_0_18 = xor i8 %tmp_0_17, %tmp_0_12

]]></Node>
<StgValue><ssdm name="tmp_0_18"/></StgValue>
</operation>

<operation id="328" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:210  %expanded_key_addr_67 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="expanded_key_addr_67"/></StgValue>
</operation>

<operation id="329" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:211  store i8 %tmp_0_18, i8* %expanded_key_addr_67, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:212  %tmp_1_29 = xor i8 %tmp_1_24, %tmp_1_9

]]></Node>
<StgValue><ssdm name="tmp_1_29"/></StgValue>
</operation>

<operation id="331" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:213  %expanded_key_addr_68 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="expanded_key_addr_68"/></StgValue>
</operation>

<operation id="332" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:214  store i8 %tmp_1_29, i8* %expanded_key_addr_68, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="333" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:215  %tmp_2_29 = xor i8 %tmp_2_24, %tmp_2_9

]]></Node>
<StgValue><ssdm name="tmp_2_29"/></StgValue>
</operation>

<operation id="334" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:216  %expanded_key_addr_69 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="expanded_key_addr_69"/></StgValue>
</operation>

<operation id="335" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:217  store i8 %tmp_2_29, i8* %expanded_key_addr_69, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:218  %tmp_3_15 = xor i8 %tmp_3_14, %tmp_3_9

]]></Node>
<StgValue><ssdm name="tmp_3_15"/></StgValue>
</operation>

<operation id="337" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:219  %expanded_key_addr_70 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="expanded_key_addr_70"/></StgValue>
</operation>

<operation id="338" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:220  store i8 %tmp_3_15, i8* %expanded_key_addr_70, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="339" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:221  %tmp_0_19 = xor i8 %tmp_0_17, %tmp_0_5

]]></Node>
<StgValue><ssdm name="tmp_0_19"/></StgValue>
</operation>

<operation id="340" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:222  %expanded_key_addr_71 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="expanded_key_addr_71"/></StgValue>
</operation>

<operation id="341" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:223  store i8 %tmp_0_19, i8* %expanded_key_addr_71, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:224  %tmp_1_30 = xor i8 %tmp_1_24, %tmp_1_4

]]></Node>
<StgValue><ssdm name="tmp_1_30"/></StgValue>
</operation>

<operation id="343" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:225  %expanded_key_addr_72 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="expanded_key_addr_72"/></StgValue>
</operation>

<operation id="344" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:226  store i8 %tmp_1_30, i8* %expanded_key_addr_72, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="345" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:227  %tmp_2_30 = xor i8 %tmp_2_24, %tmp_2_4

]]></Node>
<StgValue><ssdm name="tmp_2_30"/></StgValue>
</operation>

<operation id="346" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:228  %expanded_key_addr_73 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="expanded_key_addr_73"/></StgValue>
</operation>

<operation id="347" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:229  store i8 %tmp_2_30, i8* %expanded_key_addr_73, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:230  %tmp_3_16 = xor i8 %tmp_3_14, %tmp_3_4

]]></Node>
<StgValue><ssdm name="tmp_3_16"/></StgValue>
</operation>

<operation id="349" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:231  %expanded_key_addr_74 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="expanded_key_addr_74"/></StgValue>
</operation>

<operation id="350" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:232  store i8 %tmp_3_16, i8* %expanded_key_addr_74, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="351" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:233  %tmp_0_67 = xor i8 %tmp_0_19, %tmp_0_66

]]></Node>
<StgValue><ssdm name="tmp_0_67"/></StgValue>
</operation>

<operation id="352" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:234  %expanded_key_addr_75 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="expanded_key_addr_75"/></StgValue>
</operation>

<operation id="353" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:235  store i8 %tmp_0_67, i8* %expanded_key_addr_75, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:236  %tmp_1_98 = xor i8 %tmp_1_30, %tmp_1_97

]]></Node>
<StgValue><ssdm name="tmp_1_98"/></StgValue>
</operation>

<operation id="355" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:237  %expanded_key_addr_76 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="expanded_key_addr_76"/></StgValue>
</operation>

<operation id="356" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:238  store i8 %tmp_1_98, i8* %expanded_key_addr_76, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:245  %tmp_52_s = zext i8 %tmp_1_98 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_s"/></StgValue>
</operation>

<operation id="358" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:246  %sbox_hw_addr_27 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_s

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_27"/></StgValue>
</operation>

<operation id="359" st_id="32" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:247  %tmp_0_20 = load i8* %sbox_hw_addr_27, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_20"/></StgValue>
</operation>

<operation id="360" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:254  %tmp_52_12_3 = zext i8 %tmp_0_67 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_12_3"/></StgValue>
</operation>

<operation id="361" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:255  %sbox_hw_addr_30 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_12_3

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_30"/></StgValue>
</operation>

<operation id="362" st_id="32" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:256  %tmp_3_19 = load i8* %sbox_hw_addr_30, align 1

]]></Node>
<StgValue><ssdm name="tmp_3_19"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="363" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:239  %tmp_2_98 = xor i8 %tmp_2_30, %tmp_2_97

]]></Node>
<StgValue><ssdm name="tmp_2_98"/></StgValue>
</operation>

<operation id="364" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:240  %expanded_key_addr_77 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="expanded_key_addr_77"/></StgValue>
</operation>

<operation id="365" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:241  store i8 %tmp_2_98, i8* %expanded_key_addr_77, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:242  %tmp_3_61 = xor i8 %tmp_3_16, %tmp_3_60

]]></Node>
<StgValue><ssdm name="tmp_3_61"/></StgValue>
</operation>

<operation id="367" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:243  %expanded_key_addr_78 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="expanded_key_addr_78"/></StgValue>
</operation>

<operation id="368" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:244  store i8 %tmp_3_61, i8* %expanded_key_addr_78, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="33" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:247  %tmp_0_20 = load i8* %sbox_hw_addr_27, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_20"/></StgValue>
</operation>

<operation id="370" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:248  %tmp_52_12_1 = zext i8 %tmp_2_98 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_12_1"/></StgValue>
</operation>

<operation id="371" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:249  %sbox_hw_addr_28 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_12_1

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_28"/></StgValue>
</operation>

<operation id="372" st_id="33" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:250  %tmp_1_35 = load i8* %sbox_hw_addr_28, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_35"/></StgValue>
</operation>

<operation id="373" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:251  %tmp_52_12_2 = zext i8 %tmp_3_61 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_12_2"/></StgValue>
</operation>

<operation id="374" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:252  %sbox_hw_addr_29 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_12_2

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_29"/></StgValue>
</operation>

<operation id="375" st_id="33" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:253  %tmp_2_35 = load i8* %sbox_hw_addr_29, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_35"/></StgValue>
</operation>

<operation id="376" st_id="33" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:256  %tmp_3_19 = load i8* %sbox_hw_addr_30, align 1

]]></Node>
<StgValue><ssdm name="tmp_3_19"/></StgValue>
</operation>

<operation id="377" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:257  %tmp_0_21 = xor i8 %tmp_0_20, 8

]]></Node>
<StgValue><ssdm name="tmp_0_21"/></StgValue>
</operation>

<operation id="378" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:258  %tmp_0_22 = xor i8 %tmp_0_21, %tmp_0_17

]]></Node>
<StgValue><ssdm name="tmp_0_22"/></StgValue>
</operation>

<operation id="379" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:267  %tmp_3_20 = xor i8 %tmp_3_19, %tmp_3_14

]]></Node>
<StgValue><ssdm name="tmp_3_20"/></StgValue>
</operation>

<operation id="380" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:270  %tmp_0_23 = xor i8 %tmp_0_21, %tmp_0_12

]]></Node>
<StgValue><ssdm name="tmp_0_23"/></StgValue>
</operation>

<operation id="381" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:279  %tmp_3_21 = xor i8 %tmp_3_19, %tmp_3_9

]]></Node>
<StgValue><ssdm name="tmp_3_21"/></StgValue>
</operation>

<operation id="382" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:294  %tmp_0 = xor i8 %tmp_0_64, %tmp_0_21

]]></Node>
<StgValue><ssdm name="tmp_0"/></StgValue>
</operation>

<operation id="383" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:303  %tmp_3_62 = xor i8 %tmp_3_19, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_3_62"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="384" st_id="34" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:250  %tmp_1_35 = load i8* %sbox_hw_addr_28, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_35"/></StgValue>
</operation>

<operation id="385" st_id="34" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:253  %tmp_2_35 = load i8* %sbox_hw_addr_29, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_35"/></StgValue>
</operation>

<operation id="386" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:259  %expanded_key_addr_79 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="expanded_key_addr_79"/></StgValue>
</operation>

<operation id="387" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:260  store i8 %tmp_0_22, i8* %expanded_key_addr_79, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:261  %tmp_1_36 = xor i8 %tmp_1_35, %tmp_1_24

]]></Node>
<StgValue><ssdm name="tmp_1_36"/></StgValue>
</operation>

<operation id="389" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:262  %expanded_key_addr_80 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="expanded_key_addr_80"/></StgValue>
</operation>

<operation id="390" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:263  store i8 %tmp_1_36, i8* %expanded_key_addr_80, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:264  %tmp_2_36 = xor i8 %tmp_2_35, %tmp_2_24

]]></Node>
<StgValue><ssdm name="tmp_2_36"/></StgValue>
</operation>

<operation id="392" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:273  %tmp_1_41 = xor i8 %tmp_1_35, %tmp_1_9

]]></Node>
<StgValue><ssdm name="tmp_1_41"/></StgValue>
</operation>

<operation id="393" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:276  %tmp_2_41 = xor i8 %tmp_2_35, %tmp_2_9

]]></Node>
<StgValue><ssdm name="tmp_2_41"/></StgValue>
</operation>

<operation id="394" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:297  %tmp_1 = xor i8 %tmp_1_35, %tmp_1_95

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="395" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:300  %tmp_2 = xor i8 %tmp_2_35, %tmp_2_95

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="396" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:265  %expanded_key_addr_81 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="expanded_key_addr_81"/></StgValue>
</operation>

<operation id="397" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:266  store i8 %tmp_2_36, i8* %expanded_key_addr_81, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:268  %expanded_key_addr_82 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="expanded_key_addr_82"/></StgValue>
</operation>

<operation id="399" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:269  store i8 %tmp_3_20, i8* %expanded_key_addr_82, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="400" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:271  %expanded_key_addr_83 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="expanded_key_addr_83"/></StgValue>
</operation>

<operation id="401" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:272  store i8 %tmp_0_23, i8* %expanded_key_addr_83, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:274  %expanded_key_addr_84 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="expanded_key_addr_84"/></StgValue>
</operation>

<operation id="403" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:275  store i8 %tmp_1_41, i8* %expanded_key_addr_84, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="404" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:277  %expanded_key_addr_85 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="expanded_key_addr_85"/></StgValue>
</operation>

<operation id="405" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:278  store i8 %tmp_2_41, i8* %expanded_key_addr_85, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:280  %expanded_key_addr_86 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="expanded_key_addr_86"/></StgValue>
</operation>

<operation id="407" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:281  store i8 %tmp_3_21, i8* %expanded_key_addr_86, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="408" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:282  %tmp_0_24 = xor i8 %tmp_0_23, %tmp_0_19

]]></Node>
<StgValue><ssdm name="tmp_0_24"/></StgValue>
</operation>

<operation id="409" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:283  %expanded_key_addr_87 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="expanded_key_addr_87"/></StgValue>
</operation>

<operation id="410" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:284  store i8 %tmp_0_24, i8* %expanded_key_addr_87, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:285  %tmp_1_42 = xor i8 %tmp_1_41, %tmp_1_30

]]></Node>
<StgValue><ssdm name="tmp_1_42"/></StgValue>
</operation>

<operation id="412" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:286  %expanded_key_addr_88 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="expanded_key_addr_88"/></StgValue>
</operation>

<operation id="413" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:287  store i8 %tmp_1_42, i8* %expanded_key_addr_88, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="414" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:288  %tmp_2_42 = xor i8 %tmp_2_41, %tmp_2_30

]]></Node>
<StgValue><ssdm name="tmp_2_42"/></StgValue>
</operation>

<operation id="415" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:289  %expanded_key_addr_89 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="expanded_key_addr_89"/></StgValue>
</operation>

<operation id="416" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:290  store i8 %tmp_2_42, i8* %expanded_key_addr_89, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:291  %tmp_3_22 = xor i8 %tmp_3_21, %tmp_3_16

]]></Node>
<StgValue><ssdm name="tmp_3_22"/></StgValue>
</operation>

<operation id="418" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:292  %expanded_key_addr_90 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="expanded_key_addr_90"/></StgValue>
</operation>

<operation id="419" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:293  store i8 %tmp_3_22, i8* %expanded_key_addr_90, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="420" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:295  %expanded_key_addr_91 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="expanded_key_addr_91"/></StgValue>
</operation>

<operation id="421" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:296  store i8 %tmp_0, i8* %expanded_key_addr_91, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:298  %expanded_key_addr_92 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="expanded_key_addr_92"/></StgValue>
</operation>

<operation id="423" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:299  store i8 %tmp_1, i8* %expanded_key_addr_92, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="424" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:301  %expanded_key_addr_93 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="expanded_key_addr_93"/></StgValue>
</operation>

<operation id="425" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:302  store i8 %tmp_2, i8* %expanded_key_addr_93, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:304  %expanded_key_addr_94 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="expanded_key_addr_94"/></StgValue>
</operation>

<operation id="427" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:305  store i8 %tmp_3_62, i8* %expanded_key_addr_94, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:306  %tmp_52_1 = zext i8 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="429" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:307  %sbox_hw_addr_31 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_1

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_31"/></StgValue>
</operation>

<operation id="430" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:308  %tmp_0_27 = load i8* %sbox_hw_addr_31, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_27"/></StgValue>
</operation>

<operation id="431" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:309  %tmp_52_16_1 = zext i8 %tmp_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_16_1"/></StgValue>
</operation>

<operation id="432" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:310  %sbox_hw_addr_32 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_16_1

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_32"/></StgValue>
</operation>

<operation id="433" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:311  %tmp_1_53 = load i8* %sbox_hw_addr_32, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_53"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="434" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:308  %tmp_0_27 = load i8* %sbox_hw_addr_31, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_27"/></StgValue>
</operation>

<operation id="435" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:311  %tmp_1_53 = load i8* %sbox_hw_addr_32, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_53"/></StgValue>
</operation>

<operation id="436" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:312  %tmp_52_16_2 = zext i8 %tmp_3_62 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_16_2"/></StgValue>
</operation>

<operation id="437" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:313  %sbox_hw_addr_33 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_16_2

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_33"/></StgValue>
</operation>

<operation id="438" st_id="42" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:314  %tmp_2_53 = load i8* %sbox_hw_addr_33, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_53"/></StgValue>
</operation>

<operation id="439" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:315  %tmp_52_16_3 = zext i8 %tmp_0 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_16_3"/></StgValue>
</operation>

<operation id="440" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:316  %sbox_hw_addr_34 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_16_3

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_34"/></StgValue>
</operation>

<operation id="441" st_id="42" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:317  %tmp_3_25 = load i8* %sbox_hw_addr_34, align 1

]]></Node>
<StgValue><ssdm name="tmp_3_25"/></StgValue>
</operation>

<operation id="442" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:318  %tmp2 = xor i8 %tmp_0_22, 16

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="443" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:319  %tmp_0_28 = xor i8 %tmp2, %tmp_0_27

]]></Node>
<StgValue><ssdm name="tmp_0_28"/></StgValue>
</operation>

<operation id="444" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:320  %expanded_key_addr_95 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="expanded_key_addr_95"/></StgValue>
</operation>

<operation id="445" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:321  store i8 %tmp_0_28, i8* %expanded_key_addr_95, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:322  %tmp_1_54 = xor i8 %tmp_1_53, %tmp_1_36

]]></Node>
<StgValue><ssdm name="tmp_1_54"/></StgValue>
</operation>

<operation id="447" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:323  %expanded_key_addr_96 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="expanded_key_addr_96"/></StgValue>
</operation>

<operation id="448" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:324  store i8 %tmp_1_54, i8* %expanded_key_addr_96, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="449" st_id="43" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:314  %tmp_2_53 = load i8* %sbox_hw_addr_33, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_53"/></StgValue>
</operation>

<operation id="450" st_id="43" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:317  %tmp_3_25 = load i8* %sbox_hw_addr_34, align 1

]]></Node>
<StgValue><ssdm name="tmp_3_25"/></StgValue>
</operation>

<operation id="451" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:325  %tmp_2_54 = xor i8 %tmp_2_53, %tmp_2_36

]]></Node>
<StgValue><ssdm name="tmp_2_54"/></StgValue>
</operation>

<operation id="452" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:326  %expanded_key_addr_97 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="expanded_key_addr_97"/></StgValue>
</operation>

<operation id="453" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:327  store i8 %tmp_2_54, i8* %expanded_key_addr_97, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:328  %tmp_3_26 = xor i8 %tmp_3_25, %tmp_3_20

]]></Node>
<StgValue><ssdm name="tmp_3_26"/></StgValue>
</operation>

<operation id="455" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:329  %expanded_key_addr_98 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="expanded_key_addr_98"/></StgValue>
</operation>

<operation id="456" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:330  store i8 %tmp_3_26, i8* %expanded_key_addr_98, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="457" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:331  %tmp_0_29 = xor i8 %tmp_0_28, %tmp_0_23

]]></Node>
<StgValue><ssdm name="tmp_0_29"/></StgValue>
</operation>

<operation id="458" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:332  %expanded_key_addr_99 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="expanded_key_addr_99"/></StgValue>
</operation>

<operation id="459" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:333  store i8 %tmp_0_29, i8* %expanded_key_addr_99, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:334  %tmp_1_59 = xor i8 %tmp_1_54, %tmp_1_41

]]></Node>
<StgValue><ssdm name="tmp_1_59"/></StgValue>
</operation>

<operation id="461" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:335  %expanded_key_addr_100 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 85

]]></Node>
<StgValue><ssdm name="expanded_key_addr_100"/></StgValue>
</operation>

<operation id="462" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:336  store i8 %tmp_1_59, i8* %expanded_key_addr_100, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="463" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:337  %tmp_2_59 = xor i8 %tmp_2_54, %tmp_2_41

]]></Node>
<StgValue><ssdm name="tmp_2_59"/></StgValue>
</operation>

<operation id="464" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:338  %expanded_key_addr_101 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 86

]]></Node>
<StgValue><ssdm name="expanded_key_addr_101"/></StgValue>
</operation>

<operation id="465" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:339  store i8 %tmp_2_59, i8* %expanded_key_addr_101, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:340  %tmp_3_27 = xor i8 %tmp_3_26, %tmp_3_21

]]></Node>
<StgValue><ssdm name="tmp_3_27"/></StgValue>
</operation>

<operation id="467" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:341  %expanded_key_addr_102 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 87

]]></Node>
<StgValue><ssdm name="expanded_key_addr_102"/></StgValue>
</operation>

<operation id="468" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:342  store i8 %tmp_3_27, i8* %expanded_key_addr_102, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="469" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:343  %tmp_0_30 = xor i8 %tmp_0_28, %tmp_0_19

]]></Node>
<StgValue><ssdm name="tmp_0_30"/></StgValue>
</operation>

<operation id="470" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:344  %expanded_key_addr_103 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 88

]]></Node>
<StgValue><ssdm name="expanded_key_addr_103"/></StgValue>
</operation>

<operation id="471" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:345  store i8 %tmp_0_30, i8* %expanded_key_addr_103, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:346  %tmp_1_60 = xor i8 %tmp_1_54, %tmp_1_30

]]></Node>
<StgValue><ssdm name="tmp_1_60"/></StgValue>
</operation>

<operation id="473" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:347  %expanded_key_addr_104 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 89

]]></Node>
<StgValue><ssdm name="expanded_key_addr_104"/></StgValue>
</operation>

<operation id="474" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:348  store i8 %tmp_1_60, i8* %expanded_key_addr_104, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="475" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:349  %tmp_2_60 = xor i8 %tmp_2_54, %tmp_2_30

]]></Node>
<StgValue><ssdm name="tmp_2_60"/></StgValue>
</operation>

<operation id="476" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:350  %expanded_key_addr_105 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="expanded_key_addr_105"/></StgValue>
</operation>

<operation id="477" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:351  store i8 %tmp_2_60, i8* %expanded_key_addr_105, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:352  %tmp_3_28 = xor i8 %tmp_3_26, %tmp_3_16

]]></Node>
<StgValue><ssdm name="tmp_3_28"/></StgValue>
</operation>

<operation id="479" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:353  %expanded_key_addr_106 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 91

]]></Node>
<StgValue><ssdm name="expanded_key_addr_106"/></StgValue>
</operation>

<operation id="480" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:354  store i8 %tmp_3_28, i8* %expanded_key_addr_106, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="481" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:355  %tmp_0_68 = xor i8 %tmp_0_30, %tmp_0

]]></Node>
<StgValue><ssdm name="tmp_0_68"/></StgValue>
</operation>

<operation id="482" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:356  %expanded_key_addr_107 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 92

]]></Node>
<StgValue><ssdm name="expanded_key_addr_107"/></StgValue>
</operation>

<operation id="483" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:357  store i8 %tmp_0_68, i8* %expanded_key_addr_107, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:358  %tmp_1_99 = xor i8 %tmp_1_60, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_1_99"/></StgValue>
</operation>

<operation id="485" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:359  %expanded_key_addr_108 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 93

]]></Node>
<StgValue><ssdm name="expanded_key_addr_108"/></StgValue>
</operation>

<operation id="486" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:360  store i8 %tmp_1_99, i8* %expanded_key_addr_108, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:367  %tmp_52_2 = zext i8 %tmp_1_99 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_2"/></StgValue>
</operation>

<operation id="488" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:368  %sbox_hw_addr_35 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_2

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_35"/></StgValue>
</operation>

<operation id="489" st_id="48" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:369  %tmp_0_33 = load i8* %sbox_hw_addr_35, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_33"/></StgValue>
</operation>

<operation id="490" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:376  %tmp_52_20_3 = zext i8 %tmp_0_68 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_20_3"/></StgValue>
</operation>

<operation id="491" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:377  %sbox_hw_addr_38 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_20_3

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_38"/></StgValue>
</operation>

<operation id="492" st_id="48" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:378  %tmp_3_31 = load i8* %sbox_hw_addr_38, align 1

]]></Node>
<StgValue><ssdm name="tmp_3_31"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="493" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:361  %tmp_2_99 = xor i8 %tmp_2_60, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_2_99"/></StgValue>
</operation>

<operation id="494" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:362  %expanded_key_addr_109 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 94

]]></Node>
<StgValue><ssdm name="expanded_key_addr_109"/></StgValue>
</operation>

<operation id="495" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:363  store i8 %tmp_2_99, i8* %expanded_key_addr_109, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:364  %tmp_3_63 = xor i8 %tmp_3_28, %tmp_3_62

]]></Node>
<StgValue><ssdm name="tmp_3_63"/></StgValue>
</operation>

<operation id="497" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:365  %expanded_key_addr_110 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 95

]]></Node>
<StgValue><ssdm name="expanded_key_addr_110"/></StgValue>
</operation>

<operation id="498" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:366  store i8 %tmp_3_63, i8* %expanded_key_addr_110, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="49" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:369  %tmp_0_33 = load i8* %sbox_hw_addr_35, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_33"/></StgValue>
</operation>

<operation id="500" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:370  %tmp_52_20_1 = zext i8 %tmp_2_99 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_20_1"/></StgValue>
</operation>

<operation id="501" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:371  %sbox_hw_addr_36 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_20_1

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_36"/></StgValue>
</operation>

<operation id="502" st_id="49" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:372  %tmp_1_63 = load i8* %sbox_hw_addr_36, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_63"/></StgValue>
</operation>

<operation id="503" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:373  %tmp_52_20_2 = zext i8 %tmp_3_63 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_20_2"/></StgValue>
</operation>

<operation id="504" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:374  %sbox_hw_addr_37 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_20_2

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_37"/></StgValue>
</operation>

<operation id="505" st_id="49" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:375  %tmp_2_63 = load i8* %sbox_hw_addr_37, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_63"/></StgValue>
</operation>

<operation id="506" st_id="49" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:378  %tmp_3_31 = load i8* %sbox_hw_addr_38, align 1

]]></Node>
<StgValue><ssdm name="tmp_3_31"/></StgValue>
</operation>

<operation id="507" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:379  %tmp_0_34 = xor i8 %tmp_0_33, 32

]]></Node>
<StgValue><ssdm name="tmp_0_34"/></StgValue>
</operation>

<operation id="508" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:380  %tmp_0_35 = xor i8 %tmp_0_34, %tmp_0_28

]]></Node>
<StgValue><ssdm name="tmp_0_35"/></StgValue>
</operation>

<operation id="509" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:389  %tmp_3_32 = xor i8 %tmp_3_31, %tmp_3_26

]]></Node>
<StgValue><ssdm name="tmp_3_32"/></StgValue>
</operation>

<operation id="510" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:392  %tmp_0_36 = xor i8 %tmp_0_34, %tmp_0_23

]]></Node>
<StgValue><ssdm name="tmp_0_36"/></StgValue>
</operation>

<operation id="511" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:401  %tmp_3_33 = xor i8 %tmp_3_31, %tmp_3_21

]]></Node>
<StgValue><ssdm name="tmp_3_33"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="512" st_id="50" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:372  %tmp_1_63 = load i8* %sbox_hw_addr_36, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_63"/></StgValue>
</operation>

<operation id="513" st_id="50" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:375  %tmp_2_63 = load i8* %sbox_hw_addr_37, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_63"/></StgValue>
</operation>

<operation id="514" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:381  %expanded_key_addr_111 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="expanded_key_addr_111"/></StgValue>
</operation>

<operation id="515" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:382  store i8 %tmp_0_35, i8* %expanded_key_addr_111, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:383  %tmp_1_68 = xor i8 %tmp_1_63, %tmp_1_54

]]></Node>
<StgValue><ssdm name="tmp_1_68"/></StgValue>
</operation>

<operation id="517" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:384  %expanded_key_addr_112 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 97

]]></Node>
<StgValue><ssdm name="expanded_key_addr_112"/></StgValue>
</operation>

<operation id="518" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:385  store i8 %tmp_1_68, i8* %expanded_key_addr_112, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:386  %tmp_2_68 = xor i8 %tmp_2_63, %tmp_2_54

]]></Node>
<StgValue><ssdm name="tmp_2_68"/></StgValue>
</operation>

<operation id="520" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:395  %tmp_1_69 = xor i8 %tmp_1_63, %tmp_1_41

]]></Node>
<StgValue><ssdm name="tmp_1_69"/></StgValue>
</operation>

<operation id="521" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:398  %tmp_2_69 = xor i8 %tmp_2_63, %tmp_2_41

]]></Node>
<StgValue><ssdm name="tmp_2_69"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="522" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:387  %expanded_key_addr_113 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 98

]]></Node>
<StgValue><ssdm name="expanded_key_addr_113"/></StgValue>
</operation>

<operation id="523" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:388  store i8 %tmp_2_68, i8* %expanded_key_addr_113, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:390  %expanded_key_addr_114 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="expanded_key_addr_114"/></StgValue>
</operation>

<operation id="525" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:391  store i8 %tmp_3_32, i8* %expanded_key_addr_114, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="526" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:393  %expanded_key_addr_115 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 100

]]></Node>
<StgValue><ssdm name="expanded_key_addr_115"/></StgValue>
</operation>

<operation id="527" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:394  store i8 %tmp_0_36, i8* %expanded_key_addr_115, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:396  %expanded_key_addr_116 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 101

]]></Node>
<StgValue><ssdm name="expanded_key_addr_116"/></StgValue>
</operation>

<operation id="529" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:397  store i8 %tmp_1_69, i8* %expanded_key_addr_116, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="530" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:399  %expanded_key_addr_117 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="expanded_key_addr_117"/></StgValue>
</operation>

<operation id="531" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:400  store i8 %tmp_2_69, i8* %expanded_key_addr_117, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:402  %expanded_key_addr_118 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 103

]]></Node>
<StgValue><ssdm name="expanded_key_addr_118"/></StgValue>
</operation>

<operation id="533" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:403  store i8 %tmp_3_33, i8* %expanded_key_addr_118, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="534" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:404  %tmp_0_37 = xor i8 %tmp_0_36, %tmp_0_30

]]></Node>
<StgValue><ssdm name="tmp_0_37"/></StgValue>
</operation>

<operation id="535" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:405  %expanded_key_addr_119 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 104

]]></Node>
<StgValue><ssdm name="expanded_key_addr_119"/></StgValue>
</operation>

<operation id="536" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:406  store i8 %tmp_0_37, i8* %expanded_key_addr_119, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:407  %tmp_1_70 = xor i8 %tmp_1_69, %tmp_1_60

]]></Node>
<StgValue><ssdm name="tmp_1_70"/></StgValue>
</operation>

<operation id="538" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:408  %expanded_key_addr_120 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 105

]]></Node>
<StgValue><ssdm name="expanded_key_addr_120"/></StgValue>
</operation>

<operation id="539" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:409  store i8 %tmp_1_70, i8* %expanded_key_addr_120, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="540" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:410  %tmp_2_70 = xor i8 %tmp_2_69, %tmp_2_60

]]></Node>
<StgValue><ssdm name="tmp_2_70"/></StgValue>
</operation>

<operation id="541" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:411  %expanded_key_addr_121 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 106

]]></Node>
<StgValue><ssdm name="expanded_key_addr_121"/></StgValue>
</operation>

<operation id="542" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:412  store i8 %tmp_2_70, i8* %expanded_key_addr_121, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:413  %tmp_3_34 = xor i8 %tmp_3_33, %tmp_3_28

]]></Node>
<StgValue><ssdm name="tmp_3_34"/></StgValue>
</operation>

<operation id="544" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:414  %expanded_key_addr_122 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 107

]]></Node>
<StgValue><ssdm name="expanded_key_addr_122"/></StgValue>
</operation>

<operation id="545" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:415  store i8 %tmp_3_34, i8* %expanded_key_addr_122, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="546" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:416  %tmp_0_69 = xor i8 %tmp_0_36, %tmp_0

]]></Node>
<StgValue><ssdm name="tmp_0_69"/></StgValue>
</operation>

<operation id="547" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:417  %expanded_key_addr_123 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 108

]]></Node>
<StgValue><ssdm name="expanded_key_addr_123"/></StgValue>
</operation>

<operation id="548" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:418  store i8 %tmp_0_69, i8* %expanded_key_addr_123, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:419  %tmp_1_100 = xor i8 %tmp_1_69, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_1_100"/></StgValue>
</operation>

<operation id="550" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:420  %expanded_key_addr_124 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 109

]]></Node>
<StgValue><ssdm name="expanded_key_addr_124"/></StgValue>
</operation>

<operation id="551" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:421  store i8 %tmp_1_100, i8* %expanded_key_addr_124, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="552" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:422  %tmp_2_100 = xor i8 %tmp_2_69, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_2_100"/></StgValue>
</operation>

<operation id="553" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:423  %expanded_key_addr_125 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 110

]]></Node>
<StgValue><ssdm name="expanded_key_addr_125"/></StgValue>
</operation>

<operation id="554" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:424  store i8 %tmp_2_100, i8* %expanded_key_addr_125, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:425  %tmp_3_64 = xor i8 %tmp_3_33, %tmp_3_62

]]></Node>
<StgValue><ssdm name="tmp_3_64"/></StgValue>
</operation>

<operation id="556" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:426  %expanded_key_addr_126 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 111

]]></Node>
<StgValue><ssdm name="expanded_key_addr_126"/></StgValue>
</operation>

<operation id="557" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:427  store i8 %tmp_3_64, i8* %expanded_key_addr_126, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:428  %tmp_52_3 = zext i8 %tmp_1_100 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_3"/></StgValue>
</operation>

<operation id="559" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:429  %sbox_hw_addr_39 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_3

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_39"/></StgValue>
</operation>

<operation id="560" st_id="57" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:430  %tmp_0_40 = load i8* %sbox_hw_addr_39, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_40"/></StgValue>
</operation>

<operation id="561" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:431  %tmp_52_24_1 = zext i8 %tmp_2_100 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_24_1"/></StgValue>
</operation>

<operation id="562" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:432  %sbox_hw_addr_40 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_24_1

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_40"/></StgValue>
</operation>

<operation id="563" st_id="57" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:433  %tmp_1_73 = load i8* %sbox_hw_addr_40, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_73"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="564" st_id="58" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:430  %tmp_0_40 = load i8* %sbox_hw_addr_39, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_40"/></StgValue>
</operation>

<operation id="565" st_id="58" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:433  %tmp_1_73 = load i8* %sbox_hw_addr_40, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_73"/></StgValue>
</operation>

<operation id="566" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:434  %tmp_52_24_2 = zext i8 %tmp_3_64 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_24_2"/></StgValue>
</operation>

<operation id="567" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:435  %sbox_hw_addr_41 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_24_2

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_41"/></StgValue>
</operation>

<operation id="568" st_id="58" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:436  %tmp_2_73 = load i8* %sbox_hw_addr_41, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_73"/></StgValue>
</operation>

<operation id="569" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:437  %tmp_52_24_3 = zext i8 %tmp_0_69 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_24_3"/></StgValue>
</operation>

<operation id="570" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:438  %sbox_hw_addr_42 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_24_3

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_42"/></StgValue>
</operation>

<operation id="571" st_id="58" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:439  %tmp_3_37 = load i8* %sbox_hw_addr_42, align 1

]]></Node>
<StgValue><ssdm name="tmp_3_37"/></StgValue>
</operation>

<operation id="572" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:440  %tmp3 = xor i8 %tmp_0_35, 64

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="573" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:441  %tmp_0_41 = xor i8 %tmp3, %tmp_0_40

]]></Node>
<StgValue><ssdm name="tmp_0_41"/></StgValue>
</operation>

<operation id="574" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:442  %expanded_key_addr_127 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 112

]]></Node>
<StgValue><ssdm name="expanded_key_addr_127"/></StgValue>
</operation>

<operation id="575" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:443  store i8 %tmp_0_41, i8* %expanded_key_addr_127, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:444  %tmp_1_74 = xor i8 %tmp_1_73, %tmp_1_68

]]></Node>
<StgValue><ssdm name="tmp_1_74"/></StgValue>
</operation>

<operation id="577" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:445  %expanded_key_addr_128 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 113

]]></Node>
<StgValue><ssdm name="expanded_key_addr_128"/></StgValue>
</operation>

<operation id="578" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:446  store i8 %tmp_1_74, i8* %expanded_key_addr_128, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="579" st_id="59" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:436  %tmp_2_73 = load i8* %sbox_hw_addr_41, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_73"/></StgValue>
</operation>

<operation id="580" st_id="59" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:439  %tmp_3_37 = load i8* %sbox_hw_addr_42, align 1

]]></Node>
<StgValue><ssdm name="tmp_3_37"/></StgValue>
</operation>

<operation id="581" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:447  %tmp_2_74 = xor i8 %tmp_2_73, %tmp_2_68

]]></Node>
<StgValue><ssdm name="tmp_2_74"/></StgValue>
</operation>

<operation id="582" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:448  %expanded_key_addr_129 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 114

]]></Node>
<StgValue><ssdm name="expanded_key_addr_129"/></StgValue>
</operation>

<operation id="583" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:449  store i8 %tmp_2_74, i8* %expanded_key_addr_129, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:450  %tmp_3_38 = xor i8 %tmp_3_37, %tmp_3_32

]]></Node>
<StgValue><ssdm name="tmp_3_38"/></StgValue>
</operation>

<operation id="585" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:451  %expanded_key_addr_130 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 115

]]></Node>
<StgValue><ssdm name="expanded_key_addr_130"/></StgValue>
</operation>

<operation id="586" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:452  store i8 %tmp_3_38, i8* %expanded_key_addr_130, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="587" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:453  %tmp_0_42 = xor i8 %tmp_0_41, %tmp_0_36

]]></Node>
<StgValue><ssdm name="tmp_0_42"/></StgValue>
</operation>

<operation id="588" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:454  %expanded_key_addr_131 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 116

]]></Node>
<StgValue><ssdm name="expanded_key_addr_131"/></StgValue>
</operation>

<operation id="589" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:455  store i8 %tmp_0_42, i8* %expanded_key_addr_131, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:456  %tmp_1_75 = xor i8 %tmp_1_74, %tmp_1_69

]]></Node>
<StgValue><ssdm name="tmp_1_75"/></StgValue>
</operation>

<operation id="591" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:457  %expanded_key_addr_132 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 117

]]></Node>
<StgValue><ssdm name="expanded_key_addr_132"/></StgValue>
</operation>

<operation id="592" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:458  store i8 %tmp_1_75, i8* %expanded_key_addr_132, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="593" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:459  %tmp_2_75 = xor i8 %tmp_2_74, %tmp_2_69

]]></Node>
<StgValue><ssdm name="tmp_2_75"/></StgValue>
</operation>

<operation id="594" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:460  %expanded_key_addr_133 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 118

]]></Node>
<StgValue><ssdm name="expanded_key_addr_133"/></StgValue>
</operation>

<operation id="595" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:461  store i8 %tmp_2_75, i8* %expanded_key_addr_133, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:462  %tmp_3_39 = xor i8 %tmp_3_38, %tmp_3_33

]]></Node>
<StgValue><ssdm name="tmp_3_39"/></StgValue>
</operation>

<operation id="597" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:463  %expanded_key_addr_134 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 119

]]></Node>
<StgValue><ssdm name="expanded_key_addr_134"/></StgValue>
</operation>

<operation id="598" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:464  store i8 %tmp_3_39, i8* %expanded_key_addr_134, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="599" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:465  %tmp_0_43 = xor i8 %tmp_0_41, %tmp_0_30

]]></Node>
<StgValue><ssdm name="tmp_0_43"/></StgValue>
</operation>

<operation id="600" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:466  %expanded_key_addr_135 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 120

]]></Node>
<StgValue><ssdm name="expanded_key_addr_135"/></StgValue>
</operation>

<operation id="601" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:467  store i8 %tmp_0_43, i8* %expanded_key_addr_135, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:468  %tmp_1_76 = xor i8 %tmp_1_74, %tmp_1_60

]]></Node>
<StgValue><ssdm name="tmp_1_76"/></StgValue>
</operation>

<operation id="603" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:469  %expanded_key_addr_136 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 121

]]></Node>
<StgValue><ssdm name="expanded_key_addr_136"/></StgValue>
</operation>

<operation id="604" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:470  store i8 %tmp_1_76, i8* %expanded_key_addr_136, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="605" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:471  %tmp_2_76 = xor i8 %tmp_2_74, %tmp_2_60

]]></Node>
<StgValue><ssdm name="tmp_2_76"/></StgValue>
</operation>

<operation id="606" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:472  %expanded_key_addr_137 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 122

]]></Node>
<StgValue><ssdm name="expanded_key_addr_137"/></StgValue>
</operation>

<operation id="607" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:473  store i8 %tmp_2_76, i8* %expanded_key_addr_137, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:474  %tmp_3_40 = xor i8 %tmp_3_38, %tmp_3_28

]]></Node>
<StgValue><ssdm name="tmp_3_40"/></StgValue>
</operation>

<operation id="609" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:475  %expanded_key_addr_138 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 123

]]></Node>
<StgValue><ssdm name="expanded_key_addr_138"/></StgValue>
</operation>

<operation id="610" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:476  store i8 %tmp_3_40, i8* %expanded_key_addr_138, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="611" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:477  %tmp_0_70 = xor i8 %tmp_0_43, %tmp_0_69

]]></Node>
<StgValue><ssdm name="tmp_0_70"/></StgValue>
</operation>

<operation id="612" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:478  %expanded_key_addr_139 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 124

]]></Node>
<StgValue><ssdm name="expanded_key_addr_139"/></StgValue>
</operation>

<operation id="613" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:479  store i8 %tmp_0_70, i8* %expanded_key_addr_139, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:480  %tmp_1_101 = xor i8 %tmp_1_76, %tmp_1_100

]]></Node>
<StgValue><ssdm name="tmp_1_101"/></StgValue>
</operation>

<operation id="615" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:481  %expanded_key_addr_140 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 125

]]></Node>
<StgValue><ssdm name="expanded_key_addr_140"/></StgValue>
</operation>

<operation id="616" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:482  store i8 %tmp_1_101, i8* %expanded_key_addr_140, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:489  %tmp_52_5 = zext i8 %tmp_1_101 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_5"/></StgValue>
</operation>

<operation id="618" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:490  %sbox_hw_addr_43 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_5

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_43"/></StgValue>
</operation>

<operation id="619" st_id="64" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:491  %tmp_0_46 = load i8* %sbox_hw_addr_43, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_46"/></StgValue>
</operation>

<operation id="620" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:498  %tmp_52_28_3 = zext i8 %tmp_0_70 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_28_3"/></StgValue>
</operation>

<operation id="621" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:499  %sbox_hw_addr_46 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_28_3

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_46"/></StgValue>
</operation>

<operation id="622" st_id="64" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:500  %tmp_3_43 = load i8* %sbox_hw_addr_46, align 1

]]></Node>
<StgValue><ssdm name="tmp_3_43"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="623" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:483  %tmp_2_101 = xor i8 %tmp_2_76, %tmp_2_100

]]></Node>
<StgValue><ssdm name="tmp_2_101"/></StgValue>
</operation>

<operation id="624" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:484  %expanded_key_addr_141 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 126

]]></Node>
<StgValue><ssdm name="expanded_key_addr_141"/></StgValue>
</operation>

<operation id="625" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:485  store i8 %tmp_2_101, i8* %expanded_key_addr_141, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:486  %tmp_3_65 = xor i8 %tmp_3_40, %tmp_3_64

]]></Node>
<StgValue><ssdm name="tmp_3_65"/></StgValue>
</operation>

<operation id="627" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:487  %expanded_key_addr_142 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 127

]]></Node>
<StgValue><ssdm name="expanded_key_addr_142"/></StgValue>
</operation>

<operation id="628" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:488  store i8 %tmp_3_65, i8* %expanded_key_addr_142, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="629" st_id="65" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:491  %tmp_0_46 = load i8* %sbox_hw_addr_43, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_46"/></StgValue>
</operation>

<operation id="630" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:492  %tmp_52_28_1 = zext i8 %tmp_2_101 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_28_1"/></StgValue>
</operation>

<operation id="631" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:493  %sbox_hw_addr_44 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_28_1

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_44"/></StgValue>
</operation>

<operation id="632" st_id="65" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:494  %tmp_1_79 = load i8* %sbox_hw_addr_44, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_79"/></StgValue>
</operation>

<operation id="633" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:495  %tmp_52_28_2 = zext i8 %tmp_3_65 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_28_2"/></StgValue>
</operation>

<operation id="634" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:496  %sbox_hw_addr_45 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_28_2

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_45"/></StgValue>
</operation>

<operation id="635" st_id="65" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:497  %tmp_2_79 = load i8* %sbox_hw_addr_45, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_79"/></StgValue>
</operation>

<operation id="636" st_id="65" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:500  %tmp_3_43 = load i8* %sbox_hw_addr_46, align 1

]]></Node>
<StgValue><ssdm name="tmp_3_43"/></StgValue>
</operation>

<operation id="637" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:501  %tmp_0_47 = xor i8 %tmp_0_46, -128

]]></Node>
<StgValue><ssdm name="tmp_0_47"/></StgValue>
</operation>

<operation id="638" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:502  %tmp_0_48 = xor i8 %tmp_0_47, %tmp_0_41

]]></Node>
<StgValue><ssdm name="tmp_0_48"/></StgValue>
</operation>

<operation id="639" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:511  %tmp_3_44 = xor i8 %tmp_3_43, %tmp_3_38

]]></Node>
<StgValue><ssdm name="tmp_3_44"/></StgValue>
</operation>

<operation id="640" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:514  %tmp_0_49 = xor i8 %tmp_0_47, %tmp_0_36

]]></Node>
<StgValue><ssdm name="tmp_0_49"/></StgValue>
</operation>

<operation id="641" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:523  %tmp_3_45 = xor i8 %tmp_3_43, %tmp_3_33

]]></Node>
<StgValue><ssdm name="tmp_3_45"/></StgValue>
</operation>

<operation id="642" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:538  %tmp_0_71 = xor i8 %tmp_0_47, %tmp_0

]]></Node>
<StgValue><ssdm name="tmp_0_71"/></StgValue>
</operation>

<operation id="643" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:547  %tmp_3_66 = xor i8 %tmp_3_43, %tmp_3_62

]]></Node>
<StgValue><ssdm name="tmp_3_66"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="644" st_id="66" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:494  %tmp_1_79 = load i8* %sbox_hw_addr_44, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_79"/></StgValue>
</operation>

<operation id="645" st_id="66" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:497  %tmp_2_79 = load i8* %sbox_hw_addr_45, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_79"/></StgValue>
</operation>

<operation id="646" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:503  %expanded_key_addr_143 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 128

]]></Node>
<StgValue><ssdm name="expanded_key_addr_143"/></StgValue>
</operation>

<operation id="647" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:504  store i8 %tmp_0_48, i8* %expanded_key_addr_143, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:505  %tmp_1_80 = xor i8 %tmp_1_79, %tmp_1_74

]]></Node>
<StgValue><ssdm name="tmp_1_80"/></StgValue>
</operation>

<operation id="649" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:506  %expanded_key_addr_144 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 129

]]></Node>
<StgValue><ssdm name="expanded_key_addr_144"/></StgValue>
</operation>

<operation id="650" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:507  store i8 %tmp_1_80, i8* %expanded_key_addr_144, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:508  %tmp_2_80 = xor i8 %tmp_2_79, %tmp_2_74

]]></Node>
<StgValue><ssdm name="tmp_2_80"/></StgValue>
</operation>

<operation id="652" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:517  %tmp_1_81 = xor i8 %tmp_1_79, %tmp_1_69

]]></Node>
<StgValue><ssdm name="tmp_1_81"/></StgValue>
</operation>

<operation id="653" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:520  %tmp_2_81 = xor i8 %tmp_2_79, %tmp_2_69

]]></Node>
<StgValue><ssdm name="tmp_2_81"/></StgValue>
</operation>

<operation id="654" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:541  %tmp_1_102 = xor i8 %tmp_1_79, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_1_102"/></StgValue>
</operation>

<operation id="655" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:544  %tmp_2_102 = xor i8 %tmp_2_79, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_2_102"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="656" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:509  %expanded_key_addr_145 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 130

]]></Node>
<StgValue><ssdm name="expanded_key_addr_145"/></StgValue>
</operation>

<operation id="657" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:510  store i8 %tmp_2_80, i8* %expanded_key_addr_145, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:512  %expanded_key_addr_146 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 131

]]></Node>
<StgValue><ssdm name="expanded_key_addr_146"/></StgValue>
</operation>

<operation id="659" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:513  store i8 %tmp_3_44, i8* %expanded_key_addr_146, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="660" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:515  %expanded_key_addr_147 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 132

]]></Node>
<StgValue><ssdm name="expanded_key_addr_147"/></StgValue>
</operation>

<operation id="661" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:516  store i8 %tmp_0_49, i8* %expanded_key_addr_147, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:518  %expanded_key_addr_148 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 133

]]></Node>
<StgValue><ssdm name="expanded_key_addr_148"/></StgValue>
</operation>

<operation id="663" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:519  store i8 %tmp_1_81, i8* %expanded_key_addr_148, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="664" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:521  %expanded_key_addr_149 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 134

]]></Node>
<StgValue><ssdm name="expanded_key_addr_149"/></StgValue>
</operation>

<operation id="665" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:522  store i8 %tmp_2_81, i8* %expanded_key_addr_149, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:524  %expanded_key_addr_150 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 135

]]></Node>
<StgValue><ssdm name="expanded_key_addr_150"/></StgValue>
</operation>

<operation id="667" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:525  store i8 %tmp_3_45, i8* %expanded_key_addr_150, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="668" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:526  %tmp_0_50 = xor i8 %tmp_0_49, %tmp_0_43

]]></Node>
<StgValue><ssdm name="tmp_0_50"/></StgValue>
</operation>

<operation id="669" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:527  %expanded_key_addr_151 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 136

]]></Node>
<StgValue><ssdm name="expanded_key_addr_151"/></StgValue>
</operation>

<operation id="670" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:528  store i8 %tmp_0_50, i8* %expanded_key_addr_151, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:529  %tmp_1_82 = xor i8 %tmp_1_81, %tmp_1_76

]]></Node>
<StgValue><ssdm name="tmp_1_82"/></StgValue>
</operation>

<operation id="672" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:530  %expanded_key_addr_152 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 137

]]></Node>
<StgValue><ssdm name="expanded_key_addr_152"/></StgValue>
</operation>

<operation id="673" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:531  store i8 %tmp_1_82, i8* %expanded_key_addr_152, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="674" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:532  %tmp_2_82 = xor i8 %tmp_2_81, %tmp_2_76

]]></Node>
<StgValue><ssdm name="tmp_2_82"/></StgValue>
</operation>

<operation id="675" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:533  %expanded_key_addr_153 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 138

]]></Node>
<StgValue><ssdm name="expanded_key_addr_153"/></StgValue>
</operation>

<operation id="676" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:534  store i8 %tmp_2_82, i8* %expanded_key_addr_153, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:535  %tmp_3_46 = xor i8 %tmp_3_45, %tmp_3_40

]]></Node>
<StgValue><ssdm name="tmp_3_46"/></StgValue>
</operation>

<operation id="678" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:536  %expanded_key_addr_154 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 139

]]></Node>
<StgValue><ssdm name="expanded_key_addr_154"/></StgValue>
</operation>

<operation id="679" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:537  store i8 %tmp_3_46, i8* %expanded_key_addr_154, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="680" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:539  %expanded_key_addr_155 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 140

]]></Node>
<StgValue><ssdm name="expanded_key_addr_155"/></StgValue>
</operation>

<operation id="681" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:540  store i8 %tmp_0_71, i8* %expanded_key_addr_155, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:542  %expanded_key_addr_156 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 141

]]></Node>
<StgValue><ssdm name="expanded_key_addr_156"/></StgValue>
</operation>

<operation id="683" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:543  store i8 %tmp_1_102, i8* %expanded_key_addr_156, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="684" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:545  %expanded_key_addr_157 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 142

]]></Node>
<StgValue><ssdm name="expanded_key_addr_157"/></StgValue>
</operation>

<operation id="685" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:546  store i8 %tmp_2_102, i8* %expanded_key_addr_157, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:548  %expanded_key_addr_158 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 143

]]></Node>
<StgValue><ssdm name="expanded_key_addr_158"/></StgValue>
</operation>

<operation id="687" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:549  store i8 %tmp_3_66, i8* %expanded_key_addr_158, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:550  %tmp_52_6 = zext i8 %tmp_1_102 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_6"/></StgValue>
</operation>

<operation id="689" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:551  %sbox_hw_addr_47 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_6

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_47"/></StgValue>
</operation>

<operation id="690" st_id="73" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:552  %tmp_0_53 = load i8* %sbox_hw_addr_47, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_53"/></StgValue>
</operation>

<operation id="691" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:553  %tmp_52_32_1 = zext i8 %tmp_2_102 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_32_1"/></StgValue>
</operation>

<operation id="692" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:554  %sbox_hw_addr_48 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_32_1

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_48"/></StgValue>
</operation>

<operation id="693" st_id="73" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:555  %tmp_1_85 = load i8* %sbox_hw_addr_48, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_85"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="694" st_id="74" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:552  %tmp_0_53 = load i8* %sbox_hw_addr_47, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_53"/></StgValue>
</operation>

<operation id="695" st_id="74" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:555  %tmp_1_85 = load i8* %sbox_hw_addr_48, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_85"/></StgValue>
</operation>

<operation id="696" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:556  %tmp_52_32_2 = zext i8 %tmp_3_66 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_32_2"/></StgValue>
</operation>

<operation id="697" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:557  %sbox_hw_addr_49 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_32_2

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_49"/></StgValue>
</operation>

<operation id="698" st_id="74" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:558  %tmp_2_85 = load i8* %sbox_hw_addr_49, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_85"/></StgValue>
</operation>

<operation id="699" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:559  %tmp_52_32_3 = zext i8 %tmp_0_71 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_32_3"/></StgValue>
</operation>

<operation id="700" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:560  %sbox_hw_addr_50 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_32_3

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_50"/></StgValue>
</operation>

<operation id="701" st_id="74" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:561  %tmp_3_49 = load i8* %sbox_hw_addr_50, align 1

]]></Node>
<StgValue><ssdm name="tmp_3_49"/></StgValue>
</operation>

<operation id="702" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:562  %tmp4 = xor i8 %tmp_0_48, 27

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="703" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:563  %tmp_0_54 = xor i8 %tmp4, %tmp_0_53

]]></Node>
<StgValue><ssdm name="tmp_0_54"/></StgValue>
</operation>

<operation id="704" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:564  %expanded_key_addr_159 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 144

]]></Node>
<StgValue><ssdm name="expanded_key_addr_159"/></StgValue>
</operation>

<operation id="705" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:565  store i8 %tmp_0_54, i8* %expanded_key_addr_159, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="706" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:566  %tmp_1_86 = xor i8 %tmp_1_85, %tmp_1_80

]]></Node>
<StgValue><ssdm name="tmp_1_86"/></StgValue>
</operation>

<operation id="707" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:567  %expanded_key_addr_160 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 145

]]></Node>
<StgValue><ssdm name="expanded_key_addr_160"/></StgValue>
</operation>

<operation id="708" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:568  store i8 %tmp_1_86, i8* %expanded_key_addr_160, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="709" st_id="75" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:558  %tmp_2_85 = load i8* %sbox_hw_addr_49, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_85"/></StgValue>
</operation>

<operation id="710" st_id="75" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:561  %tmp_3_49 = load i8* %sbox_hw_addr_50, align 1

]]></Node>
<StgValue><ssdm name="tmp_3_49"/></StgValue>
</operation>

<operation id="711" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:569  %tmp_2_86 = xor i8 %tmp_2_85, %tmp_2_80

]]></Node>
<StgValue><ssdm name="tmp_2_86"/></StgValue>
</operation>

<operation id="712" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:570  %expanded_key_addr_161 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 146

]]></Node>
<StgValue><ssdm name="expanded_key_addr_161"/></StgValue>
</operation>

<operation id="713" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:571  store i8 %tmp_2_86, i8* %expanded_key_addr_161, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:572  %tmp_3_50 = xor i8 %tmp_3_49, %tmp_3_44

]]></Node>
<StgValue><ssdm name="tmp_3_50"/></StgValue>
</operation>

<operation id="715" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:573  %expanded_key_addr_162 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 147

]]></Node>
<StgValue><ssdm name="expanded_key_addr_162"/></StgValue>
</operation>

<operation id="716" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:574  store i8 %tmp_3_50, i8* %expanded_key_addr_162, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="717" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:575  %tmp_0_55 = xor i8 %tmp_0_54, %tmp_0_49

]]></Node>
<StgValue><ssdm name="tmp_0_55"/></StgValue>
</operation>

<operation id="718" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:576  %expanded_key_addr_163 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 148

]]></Node>
<StgValue><ssdm name="expanded_key_addr_163"/></StgValue>
</operation>

<operation id="719" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:577  store i8 %tmp_0_55, i8* %expanded_key_addr_163, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:578  %tmp_1_87 = xor i8 %tmp_1_86, %tmp_1_81

]]></Node>
<StgValue><ssdm name="tmp_1_87"/></StgValue>
</operation>

<operation id="721" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:579  %expanded_key_addr_164 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 149

]]></Node>
<StgValue><ssdm name="expanded_key_addr_164"/></StgValue>
</operation>

<operation id="722" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:580  store i8 %tmp_1_87, i8* %expanded_key_addr_164, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="723" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:581  %tmp_2_87 = xor i8 %tmp_2_86, %tmp_2_81

]]></Node>
<StgValue><ssdm name="tmp_2_87"/></StgValue>
</operation>

<operation id="724" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:582  %expanded_key_addr_165 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 150

]]></Node>
<StgValue><ssdm name="expanded_key_addr_165"/></StgValue>
</operation>

<operation id="725" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:583  store i8 %tmp_2_87, i8* %expanded_key_addr_165, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:584  %tmp_3_51 = xor i8 %tmp_3_50, %tmp_3_45

]]></Node>
<StgValue><ssdm name="tmp_3_51"/></StgValue>
</operation>

<operation id="727" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:585  %expanded_key_addr_166 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 151

]]></Node>
<StgValue><ssdm name="expanded_key_addr_166"/></StgValue>
</operation>

<operation id="728" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:586  store i8 %tmp_3_51, i8* %expanded_key_addr_166, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="729" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:587  %tmp_0_56 = xor i8 %tmp_0_54, %tmp_0_43

]]></Node>
<StgValue><ssdm name="tmp_0_56"/></StgValue>
</operation>

<operation id="730" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:588  %expanded_key_addr_167 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 152

]]></Node>
<StgValue><ssdm name="expanded_key_addr_167"/></StgValue>
</operation>

<operation id="731" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:589  store i8 %tmp_0_56, i8* %expanded_key_addr_167, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="732" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:590  %tmp_1_88 = xor i8 %tmp_1_86, %tmp_1_76

]]></Node>
<StgValue><ssdm name="tmp_1_88"/></StgValue>
</operation>

<operation id="733" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:591  %expanded_key_addr_168 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 153

]]></Node>
<StgValue><ssdm name="expanded_key_addr_168"/></StgValue>
</operation>

<operation id="734" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:592  store i8 %tmp_1_88, i8* %expanded_key_addr_168, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="735" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:593  %tmp_2_88 = xor i8 %tmp_2_86, %tmp_2_76

]]></Node>
<StgValue><ssdm name="tmp_2_88"/></StgValue>
</operation>

<operation id="736" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:594  %expanded_key_addr_169 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 154

]]></Node>
<StgValue><ssdm name="expanded_key_addr_169"/></StgValue>
</operation>

<operation id="737" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:595  store i8 %tmp_2_88, i8* %expanded_key_addr_169, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="738" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:596  %tmp_3_52 = xor i8 %tmp_3_50, %tmp_3_40

]]></Node>
<StgValue><ssdm name="tmp_3_52"/></StgValue>
</operation>

<operation id="739" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:597  %expanded_key_addr_170 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 155

]]></Node>
<StgValue><ssdm name="expanded_key_addr_170"/></StgValue>
</operation>

<operation id="740" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:598  store i8 %tmp_3_52, i8* %expanded_key_addr_170, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="741" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:599  %tmp_0_72 = xor i8 %tmp_0_56, %tmp_0_71

]]></Node>
<StgValue><ssdm name="tmp_0_72"/></StgValue>
</operation>

<operation id="742" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:600  %expanded_key_addr_171 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 156

]]></Node>
<StgValue><ssdm name="expanded_key_addr_171"/></StgValue>
</operation>

<operation id="743" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:601  store i8 %tmp_0_72, i8* %expanded_key_addr_171, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:602  %tmp_1_103 = xor i8 %tmp_1_88, %tmp_1_102

]]></Node>
<StgValue><ssdm name="tmp_1_103"/></StgValue>
</operation>

<operation id="745" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:603  %expanded_key_addr_172 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 157

]]></Node>
<StgValue><ssdm name="expanded_key_addr_172"/></StgValue>
</operation>

<operation id="746" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:604  store i8 %tmp_1_103, i8* %expanded_key_addr_172, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="747" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:611  %tmp_52_7 = zext i8 %tmp_1_103 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_7"/></StgValue>
</operation>

<operation id="748" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:612  %sbox_hw_addr_51 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_7

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_51"/></StgValue>
</operation>

<operation id="749" st_id="80" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:613  %tmp_0_59 = load i8* %sbox_hw_addr_51, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_59"/></StgValue>
</operation>

<operation id="750" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:620  %tmp_52_36_3 = zext i8 %tmp_0_72 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_36_3"/></StgValue>
</operation>

<operation id="751" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:621  %sbox_hw_addr_54 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_36_3

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_54"/></StgValue>
</operation>

<operation id="752" st_id="80" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:622  %tmp_3_55 = load i8* %sbox_hw_addr_54, align 1

]]></Node>
<StgValue><ssdm name="tmp_3_55"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="753" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:605  %tmp_2_103 = xor i8 %tmp_2_88, %tmp_2_102

]]></Node>
<StgValue><ssdm name="tmp_2_103"/></StgValue>
</operation>

<operation id="754" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:606  %expanded_key_addr_173 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 158

]]></Node>
<StgValue><ssdm name="expanded_key_addr_173"/></StgValue>
</operation>

<operation id="755" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:607  store i8 %tmp_2_103, i8* %expanded_key_addr_173, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:608  %tmp_3_67 = xor i8 %tmp_3_52, %tmp_3_66

]]></Node>
<StgValue><ssdm name="tmp_3_67"/></StgValue>
</operation>

<operation id="757" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:609  %expanded_key_addr_174 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 159

]]></Node>
<StgValue><ssdm name="expanded_key_addr_174"/></StgValue>
</operation>

<operation id="758" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:610  store i8 %tmp_3_67, i8* %expanded_key_addr_174, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="81" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:613  %tmp_0_59 = load i8* %sbox_hw_addr_51, align 1

]]></Node>
<StgValue><ssdm name="tmp_0_59"/></StgValue>
</operation>

<operation id="760" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:614  %tmp_52_36_1 = zext i8 %tmp_2_103 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_36_1"/></StgValue>
</operation>

<operation id="761" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:615  %sbox_hw_addr_52 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_36_1

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_52"/></StgValue>
</operation>

<operation id="762" st_id="81" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:616  %tmp_1_91 = load i8* %sbox_hw_addr_52, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_91"/></StgValue>
</operation>

<operation id="763" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:617  %tmp_52_36_2 = zext i8 %tmp_3_67 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_36_2"/></StgValue>
</operation>

<operation id="764" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:618  %sbox_hw_addr_53 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_52_36_2

]]></Node>
<StgValue><ssdm name="sbox_hw_addr_53"/></StgValue>
</operation>

<operation id="765" st_id="81" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:619  %tmp_2_91 = load i8* %sbox_hw_addr_53, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_91"/></StgValue>
</operation>

<operation id="766" st_id="81" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:622  %tmp_3_55 = load i8* %sbox_hw_addr_54, align 1

]]></Node>
<StgValue><ssdm name="tmp_3_55"/></StgValue>
</operation>

<operation id="767" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:623  %tmp_0_60 = xor i8 %tmp_0_59, 54

]]></Node>
<StgValue><ssdm name="tmp_0_60"/></StgValue>
</operation>

<operation id="768" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:624  %tmp_0_61 = xor i8 %tmp_0_60, %tmp_0_54

]]></Node>
<StgValue><ssdm name="tmp_0_61"/></StgValue>
</operation>

<operation id="769" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:633  %tmp_3_56 = xor i8 %tmp_3_55, %tmp_3_50

]]></Node>
<StgValue><ssdm name="tmp_3_56"/></StgValue>
</operation>

<operation id="770" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:636  %tmp_0_62 = xor i8 %tmp_0_60, %tmp_0_49

]]></Node>
<StgValue><ssdm name="tmp_0_62"/></StgValue>
</operation>

<operation id="771" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:645  %tmp_3_57 = xor i8 %tmp_3_55, %tmp_3_45

]]></Node>
<StgValue><ssdm name="tmp_3_57"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="772" st_id="82" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:616  %tmp_1_91 = load i8* %sbox_hw_addr_52, align 1

]]></Node>
<StgValue><ssdm name="tmp_1_91"/></StgValue>
</operation>

<operation id="773" st_id="82" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:619  %tmp_2_91 = load i8* %sbox_hw_addr_53, align 1

]]></Node>
<StgValue><ssdm name="tmp_2_91"/></StgValue>
</operation>

<operation id="774" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:625  %expanded_key_addr_175 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 160

]]></Node>
<StgValue><ssdm name="expanded_key_addr_175"/></StgValue>
</operation>

<operation id="775" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:626  store i8 %tmp_0_61, i8* %expanded_key_addr_175, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:627  %tmp_1_92 = xor i8 %tmp_1_91, %tmp_1_86

]]></Node>
<StgValue><ssdm name="tmp_1_92"/></StgValue>
</operation>

<operation id="777" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:628  %expanded_key_addr_176 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 161

]]></Node>
<StgValue><ssdm name="expanded_key_addr_176"/></StgValue>
</operation>

<operation id="778" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:629  store i8 %tmp_1_92, i8* %expanded_key_addr_176, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="779" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:630  %tmp_2_92 = xor i8 %tmp_2_91, %tmp_2_86

]]></Node>
<StgValue><ssdm name="tmp_2_92"/></StgValue>
</operation>

<operation id="780" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:639  %tmp_1_93 = xor i8 %tmp_1_91, %tmp_1_81

]]></Node>
<StgValue><ssdm name="tmp_1_93"/></StgValue>
</operation>

<operation id="781" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:642  %tmp_2_93 = xor i8 %tmp_2_91, %tmp_2_81

]]></Node>
<StgValue><ssdm name="tmp_2_93"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="782" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:631  %expanded_key_addr_177 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 162

]]></Node>
<StgValue><ssdm name="expanded_key_addr_177"/></StgValue>
</operation>

<operation id="783" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:632  store i8 %tmp_2_92, i8* %expanded_key_addr_177, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="784" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:634  %expanded_key_addr_178 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 163

]]></Node>
<StgValue><ssdm name="expanded_key_addr_178"/></StgValue>
</operation>

<operation id="785" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:635  store i8 %tmp_3_56, i8* %expanded_key_addr_178, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="786" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:637  %expanded_key_addr_179 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 164

]]></Node>
<StgValue><ssdm name="expanded_key_addr_179"/></StgValue>
</operation>

<operation id="787" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:638  store i8 %tmp_0_62, i8* %expanded_key_addr_179, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="788" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:640  %expanded_key_addr_180 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 165

]]></Node>
<StgValue><ssdm name="expanded_key_addr_180"/></StgValue>
</operation>

<operation id="789" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:641  store i8 %tmp_1_93, i8* %expanded_key_addr_180, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="790" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:648  %tmp_0_63 = xor i8 %tmp_0_62, %tmp_0_56

]]></Node>
<StgValue><ssdm name="tmp_0_63"/></StgValue>
</operation>

<operation id="791" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:651  %tmp_1_94 = xor i8 %tmp_1_93, %tmp_1_88

]]></Node>
<StgValue><ssdm name="tmp_1_94"/></StgValue>
</operation>

<operation id="792" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:660  %tmp_56_s = xor i8 %tmp_0_62, %tmp_0_71

]]></Node>
<StgValue><ssdm name="tmp_56_s"/></StgValue>
</operation>

<operation id="793" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:663  %tmp_56_39_1 = xor i8 %tmp_1_93, %tmp_1_102

]]></Node>
<StgValue><ssdm name="tmp_56_39_1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="794" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:643  %expanded_key_addr_181 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 166

]]></Node>
<StgValue><ssdm name="expanded_key_addr_181"/></StgValue>
</operation>

<operation id="795" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:644  store i8 %tmp_2_93, i8* %expanded_key_addr_181, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="796" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:646  %expanded_key_addr_182 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 167

]]></Node>
<StgValue><ssdm name="expanded_key_addr_182"/></StgValue>
</operation>

<operation id="797" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:647  store i8 %tmp_3_57, i8* %expanded_key_addr_182, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="798" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:654  %tmp_2_94 = xor i8 %tmp_2_93, %tmp_2_88

]]></Node>
<StgValue><ssdm name="tmp_2_94"/></StgValue>
</operation>

<operation id="799" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:657  %tmp_3_58 = xor i8 %tmp_3_57, %tmp_3_52

]]></Node>
<StgValue><ssdm name="tmp_3_58"/></StgValue>
</operation>

<operation id="800" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:666  %tmp_56_39_2 = xor i8 %tmp_2_93, %tmp_2_102

]]></Node>
<StgValue><ssdm name="tmp_56_39_2"/></StgValue>
</operation>

<operation id="801" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:669  %tmp_56_39_3 = xor i8 %tmp_3_57, %tmp_3_66

]]></Node>
<StgValue><ssdm name="tmp_56_39_3"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="802" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:649  %expanded_key_addr_183 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 168

]]></Node>
<StgValue><ssdm name="expanded_key_addr_183"/></StgValue>
</operation>

<operation id="803" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:650  store i8 %tmp_0_63, i8* %expanded_key_addr_183, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:652  %expanded_key_addr_184 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 169

]]></Node>
<StgValue><ssdm name="expanded_key_addr_184"/></StgValue>
</operation>

<operation id="805" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:653  store i8 %tmp_1_94, i8* %expanded_key_addr_184, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="806" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:655  %expanded_key_addr_185 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 170

]]></Node>
<StgValue><ssdm name="expanded_key_addr_185"/></StgValue>
</operation>

<operation id="807" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:656  store i8 %tmp_2_94, i8* %expanded_key_addr_185, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="808" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:658  %expanded_key_addr_186 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 171

]]></Node>
<StgValue><ssdm name="expanded_key_addr_186"/></StgValue>
</operation>

<operation id="809" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:659  store i8 %tmp_3_58, i8* %expanded_key_addr_186, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="810" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:661  %expanded_key_addr_187 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 172

]]></Node>
<StgValue><ssdm name="expanded_key_addr_187"/></StgValue>
</operation>

<operation id="811" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:662  store i8 %tmp_56_s, i8* %expanded_key_addr_187, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="812" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:664  %expanded_key_addr_188 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 173

]]></Node>
<StgValue><ssdm name="expanded_key_addr_188"/></StgValue>
</operation>

<operation id="813" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:665  store i8 %tmp_56_39_1, i8* %expanded_key_addr_188, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="814" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:667  %expanded_key_addr_189 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 174

]]></Node>
<StgValue><ssdm name="expanded_key_addr_189"/></StgValue>
</operation>

<operation id="815" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:668  store i8 %tmp_56_39_2, i8* %expanded_key_addr_189, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="816" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:670  %expanded_key_addr_190 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 175

]]></Node>
<StgValue><ssdm name="expanded_key_addr_190"/></StgValue>
</operation>

<operation id="817" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:671  store i8 %tmp_56_39_3, i8* %expanded_key_addr_190, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="818" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0">
<![CDATA[
.preheader.preheader:672  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
