Analysis & Synthesis report for fpga_robot
Tue Jun 18 15:57:56 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |fpga_robot|display_values:lcd_module|mLCD_ST
  9. State Machine - |fpga_robot|display_values:lcd_module|LCD_Controller:u0|ST
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: display_values:lcd_module
 15. Parameter Settings for User Entity Instance: display_values:lcd_module|LCD_Controller:u0
 16. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div2
 17. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod1
 18. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div1
 19. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod0
 20. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod2
 22. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div8
 23. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod7
 24. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div7
 25. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod6
 26. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div6
 27. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div5
 28. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod4
 29. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div4
 30. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod3
 31. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div3
 32. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod5
 33. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div11
 34. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod10
 35. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod8
 36. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div10
 37. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod9
 38. Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod11
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 18 15:57:56 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; fpga_robot                                  ;
; Top-level Entity Name              ; fpga_robot                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,982                                       ;
;     Total combinational functions  ; 1,944                                       ;
;     Dedicated logic registers      ; 173                                         ;
; Total registers                    ; 173                                         ;
; Total pins                         ; 39                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; fpga_robot         ; fpga_robot         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; movements.v                      ; yes             ; User Verilog HDL File        ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v                ;         ;
; LCD_Controller.v                 ; yes             ; User Verilog HDL File        ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/LCD_Controller.v           ;         ;
; fpga_robot.v                     ; yes             ; User Verilog HDL File        ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v               ;         ;
; display_values.v                 ; yes             ; User Verilog HDL File        ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v           ;         ;
; adc_interface.v                  ; yes             ; User Verilog HDL File        ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/adc_interface.v            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf       ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc      ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc  ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc       ;         ;
; db/lpm_divide_uim.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_uim.tdf      ;         ;
; db/sign_div_unsign_mlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_mlh.tdf ;         ;
; db/alt_u_div_07f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_1bm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_1bm.tdf      ;         ;
; db/lpm_divide_1jm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_1jm.tdf      ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_plh.tdf ;         ;
; db/alt_u_div_67f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_67f.tdf       ;         ;
; db/lpm_divide_bkm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_bkm.tdf      ;         ;
; db/sign_div_unsign_3nh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_3nh.tdf ;         ;
; db/alt_u_div_q9f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_q9f.tdf       ;         ;
; db/lpm_divide_jhm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_jhm.tdf      ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_bkh.tdf ;         ;
; db/alt_u_div_a4f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_a4f.tdf       ;         ;
; db/lpm_divide_m9m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_m9m.tdf      ;         ;
; db/lpm_divide_mhm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_mhm.tdf      ;         ;
; db/sign_div_unsign_ekh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_ekh.tdf ;         ;
; db/alt_u_div_g4f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_g4f.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,982       ;
;                                             ;             ;
; Total combinational functions               ; 1944        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 322         ;
;     -- 3 input functions                    ; 525         ;
;     -- <=2 input functions                  ; 1097        ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1293        ;
;     -- arithmetic mode                      ; 651         ;
;                                             ;             ;
; Total registers                             ; 173         ;
;     -- Dedicated logic registers            ; 173         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 39          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 92          ;
; Total fan-out                               ; 5454        ;
; Average fan-out                             ; 2.48        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                    ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |fpga_robot                               ; 1944 (36)           ; 173 (30)                  ; 0           ; 0            ; 0       ; 0         ; 39   ; 0            ; |fpga_robot                                                                                                                            ; fpga_robot          ; work         ;
;    |adc_interface:line_sensor_module|     ; 32 (32)             ; 61 (61)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|adc_interface:line_sensor_module                                                                                           ; adc_interface       ; work         ;
;    |display_values:lcd_module|            ; 1811 (111)          ; 51 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module                                                                                                  ; display_values      ; work         ;
;       |LCD_Controller:u0|                 ; 21 (21)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|LCD_Controller:u0                                                                                ; LCD_Controller      ; work         ;
;       |lpm_divide:Div0|                   ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div0                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_bkm:auto_generated|  ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div0|lpm_divide_bkm:auto_generated                                                    ; lpm_divide_bkm      ; work         ;
;             |sign_div_unsign_3nh:divider| ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider                        ; sign_div_unsign_3nh ; work         ;
;                |alt_u_div_q9f:divider|    ; 61 (61)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider  ; alt_u_div_q9f       ; work         ;
;       |lpm_divide:Div10|                  ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div10                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_mhm:auto_generated|  ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div10|lpm_divide_mhm:auto_generated                                                   ; lpm_divide_mhm      ; work         ;
;             |sign_div_unsign_ekh:divider| ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div10|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider                       ; sign_div_unsign_ekh ; work         ;
;                |alt_u_div_g4f:divider|    ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div10|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_g4f:divider ; alt_u_div_g4f       ; work         ;
;       |lpm_divide:Div11|                  ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div11                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_jhm:auto_generated|  ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div11|lpm_divide_jhm:auto_generated                                                   ; lpm_divide_jhm      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div11|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_a4f:divider|    ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div11|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ; alt_u_div_a4f       ; work         ;
;       |lpm_divide:Div1|                   ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div1                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_1jm:auto_generated|  ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div1|lpm_divide_1jm:auto_generated                                                    ; lpm_divide_1jm      ; work         ;
;             |sign_div_unsign_plh:divider| ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                        ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_67f:divider|    ; 113 (113)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider  ; alt_u_div_67f       ; work         ;
;       |lpm_divide:Div2|                   ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div2                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_uim:auto_generated|  ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div2|lpm_divide_uim:auto_generated                                                    ; lpm_divide_uim      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div2|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                        ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_07f:divider|    ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div2|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider  ; alt_u_div_07f       ; work         ;
;       |lpm_divide:Div3|                   ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div3                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_bkm:auto_generated|  ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div3|lpm_divide_bkm:auto_generated                                                    ; lpm_divide_bkm      ; work         ;
;             |sign_div_unsign_3nh:divider| ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider                        ; sign_div_unsign_3nh ; work         ;
;                |alt_u_div_q9f:divider|    ; 61 (61)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider  ; alt_u_div_q9f       ; work         ;
;       |lpm_divide:Div4|                   ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div4                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_1jm:auto_generated|  ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div4|lpm_divide_1jm:auto_generated                                                    ; lpm_divide_1jm      ; work         ;
;             |sign_div_unsign_plh:divider| ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div4|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                        ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_67f:divider|    ; 113 (113)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div4|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider  ; alt_u_div_67f       ; work         ;
;       |lpm_divide:Div5|                   ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div5                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_uim:auto_generated|  ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div5|lpm_divide_uim:auto_generated                                                    ; lpm_divide_uim      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div5|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                        ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_07f:divider|    ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div5|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider  ; alt_u_div_07f       ; work         ;
;       |lpm_divide:Div6|                   ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div6                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_bkm:auto_generated|  ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div6|lpm_divide_bkm:auto_generated                                                    ; lpm_divide_bkm      ; work         ;
;             |sign_div_unsign_3nh:divider| ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div6|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider                        ; sign_div_unsign_3nh ; work         ;
;                |alt_u_div_q9f:divider|    ; 61 (61)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div6|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider  ; alt_u_div_q9f       ; work         ;
;       |lpm_divide:Div7|                   ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div7                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_1jm:auto_generated|  ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div7|lpm_divide_1jm:auto_generated                                                    ; lpm_divide_1jm      ; work         ;
;             |sign_div_unsign_plh:divider| ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div7|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                        ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_67f:divider|    ; 113 (113)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div7|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider  ; alt_u_div_67f       ; work         ;
;       |lpm_divide:Div8|                   ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div8                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_uim:auto_generated|  ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div8|lpm_divide_uim:auto_generated                                                    ; lpm_divide_uim      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div8|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                        ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_07f:divider|    ; 108 (108)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Div8|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider  ; alt_u_div_07f       ; work         ;
;       |lpm_divide:Mod0|                   ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod0                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_1bm:auto_generated|  ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod0|lpm_divide_1bm:auto_generated                                                    ; lpm_divide_1bm      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                        ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_07f:divider|    ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider  ; alt_u_div_07f       ; work         ;
;       |lpm_divide:Mod10|                  ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod10                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_m9m:auto_generated|  ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod10|lpm_divide_m9m:auto_generated                                                   ; lpm_divide_m9m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_a4f:divider|    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ; alt_u_div_a4f       ; work         ;
;       |lpm_divide:Mod11|                  ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod11                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_m9m:auto_generated|  ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod11|lpm_divide_m9m:auto_generated                                                   ; lpm_divide_m9m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod11|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_a4f:divider|    ; 59 (59)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod11|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ; alt_u_div_a4f       ; work         ;
;       |lpm_divide:Mod1|                   ; 78 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod1                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_1bm:auto_generated|  ; 78 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod1|lpm_divide_1bm:auto_generated                                                    ; lpm_divide_1bm      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 78 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                        ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_07f:divider|    ; 78 (78)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider  ; alt_u_div_07f       ; work         ;
;       |lpm_divide:Mod2|                   ; 111 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod2                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_1bm:auto_generated|  ; 111 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod2|lpm_divide_1bm:auto_generated                                                    ; lpm_divide_1bm      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 111 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                        ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_07f:divider|    ; 111 (111)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod2|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider  ; alt_u_div_07f       ; work         ;
;       |lpm_divide:Mod3|                   ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod3                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_1bm:auto_generated|  ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod3|lpm_divide_1bm:auto_generated                                                    ; lpm_divide_1bm      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod3|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                        ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_07f:divider|    ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod3|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider  ; alt_u_div_07f       ; work         ;
;       |lpm_divide:Mod4|                   ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod4                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_1bm:auto_generated|  ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod4|lpm_divide_1bm:auto_generated                                                    ; lpm_divide_1bm      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod4|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                        ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_07f:divider|    ; 72 (72)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod4|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider  ; alt_u_div_07f       ; work         ;
;       |lpm_divide:Mod5|                   ; 110 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod5                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_1bm:auto_generated|  ; 110 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod5|lpm_divide_1bm:auto_generated                                                    ; lpm_divide_1bm      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 110 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod5|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                        ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_07f:divider|    ; 110 (110)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod5|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider  ; alt_u_div_07f       ; work         ;
;       |lpm_divide:Mod6|                   ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod6                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_1bm:auto_generated|  ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod6|lpm_divide_1bm:auto_generated                                                    ; lpm_divide_1bm      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod6|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                        ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_07f:divider|    ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod6|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider  ; alt_u_div_07f       ; work         ;
;       |lpm_divide:Mod7|                   ; 80 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod7                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_1bm:auto_generated|  ; 80 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod7|lpm_divide_1bm:auto_generated                                                    ; lpm_divide_1bm      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 80 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod7|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                        ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_07f:divider|    ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod7|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider  ; alt_u_div_07f       ; work         ;
;       |lpm_divide:Mod8|                   ; 109 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod8                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_1bm:auto_generated|  ; 109 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod8|lpm_divide_1bm:auto_generated                                                    ; lpm_divide_1bm      ; work         ;
;             |sign_div_unsign_mlh:divider| ; 109 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod8|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                        ; sign_div_unsign_mlh ; work         ;
;                |alt_u_div_07f:divider|    ; 109 (109)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|display_values:lcd_module|lpm_divide:Mod8|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider  ; alt_u_div_07f       ; work         ;
;    |motor_pwm:left_motor|                 ; 31 (31)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|motor_pwm:left_motor                                                                                                       ; motor_pwm           ; work         ;
;    |motor_pwm:right_motor|                ; 30 (30)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|motor_pwm:right_motor                                                                                                      ; motor_pwm           ; work         ;
;    |set_direction:robot_direction|        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_robot|set_direction:robot_direction                                                                                              ; set_direction       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |fpga_robot|display_values:lcd_module|mLCD_ST       ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; mLCD_ST.011 ; mLCD_ST.010 ; mLCD_ST.001 ; mLCD_ST.000 ;
+-------------+-------------+-------------+-------------+-------------+
; mLCD_ST.000 ; 0           ; 0           ; 0           ; 0           ;
; mLCD_ST.001 ; 0           ; 0           ; 1           ; 1           ;
; mLCD_ST.010 ; 0           ; 1           ; 0           ; 1           ;
; mLCD_ST.011 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |fpga_robot|display_values:lcd_module|LCD_Controller:u0|ST ;
+-------+-------+-------+-------+--------------------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                                      ;
+-------+-------+-------+-------+--------------------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                          ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                          ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                          ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                          ;
+-------+-------+-------+-------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                 ;
+------------------------------------------------------+-------------------------------------------------------------+
; Register name                                        ; Reason for Removal                                          ;
+------------------------------------------------------+-------------------------------------------------------------+
; motor_pwm:right_motor|clock_division_counter[0]      ; Merged with motor_pwm:left_motor|clock_division_counter[0]  ;
; motor_pwm:right_motor|clock_division_counter[1]      ; Merged with motor_pwm:left_motor|clock_division_counter[1]  ;
; display_values:lcd_module|mLCD_ST~8                  ; Lost fanout                                                 ;
; display_values:lcd_module|mLCD_ST~9                  ; Lost fanout                                                 ;
; display_values:lcd_module|mLCD_ST~10                 ; Lost fanout                                                 ;
; display_values:lcd_module|LCD_Controller:u0|ST~8     ; Lost fanout                                                 ;
; display_values:lcd_module|LCD_Controller:u0|ST~9     ; Lost fanout                                                 ;
; motor_pwm:right_motor|clock_division_counter[2]      ; Merged with motor_pwm:left_motor|clock_division_counter[2]  ;
; motor_pwm:right_motor|clock_division_counter[3]      ; Merged with motor_pwm:left_motor|clock_division_counter[3]  ;
; motor_pwm:right_motor|clock_division_counter[4]      ; Merged with motor_pwm:left_motor|clock_division_counter[4]  ;
; motor_pwm:right_motor|clock_division_counter[5]      ; Merged with motor_pwm:left_motor|clock_division_counter[5]  ;
; motor_pwm:right_motor|clock_division_counter[6]      ; Merged with motor_pwm:left_motor|clock_division_counter[6]  ;
; motor_pwm:right_motor|clock_division_counter[7]      ; Merged with motor_pwm:left_motor|clock_division_counter[7]  ;
; motor_pwm:right_motor|clock_division_counter[8]      ; Merged with motor_pwm:left_motor|clock_division_counter[8]  ;
; motor_pwm:right_motor|clock_division_counter[9]      ; Merged with motor_pwm:left_motor|clock_division_counter[9]  ;
; motor_pwm:right_motor|clock_division_counter[10]     ; Merged with motor_pwm:left_motor|clock_division_counter[10] ;
; motor_pwm:right_motor|clock_division_counter[11]     ; Merged with motor_pwm:left_motor|clock_division_counter[11] ;
; motor_pwm:right_motor|clock_division_counter[12]     ; Merged with motor_pwm:left_motor|clock_division_counter[12] ;
; motor_pwm:left_motor|clock_division_counter[14..17]  ; Lost fanout                                                 ;
; motor_pwm:right_motor|clock_division_counter[14..17] ; Lost fanout                                                 ;
; adc_interface:line_sensor_module|channel_select[2,3] ; Stuck at GND due to stuck port data_in                      ;
; Total Number of Removed Registers = 28               ;                                                             ;
+------------------------------------------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 173   ;
; Number of registers using Synchronous Clear  ; 36    ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 141   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 92    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------+
; Inverted Register Statistics                               ;
+--------------------------------------------------+---------+
; Inverted Register                                ; Fan out ;
+--------------------------------------------------+---------+
; adc_interface:line_sensor_module|adc_chip_enable ; 60      ;
; duty_cycle[5]                                    ; 12      ;
; duty_cycle[4]                                    ; 14      ;
; duty_cycle[1]                                    ; 9       ;
; increasing                                       ; 9       ;
; Total number of inverted registers = 5           ;         ;
+--------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fpga_robot|display_values:lcd_module|LCD_Controller:u0|mStart ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |fpga_robot|adc_interface:line_sensor_module|data_buffer[8]    ;
; 64:1               ; 4 bits    ; 168 LEs       ; 72 LEs               ; 96 LEs                 ; Yes        ; |fpga_robot|display_values:lcd_module|mLCD_DATA[0]             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |fpga_robot|display_values:lcd_module|Selector2                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_values:lcd_module ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; LCD_INTIAL     ; 0     ; Signed Integer                                ;
; LCD_LINE1      ; 5     ; Signed Integer                                ;
; LCD_CH_LINE    ; 21    ; Signed Integer                                ;
; LCD_LINE2      ; 22    ; Signed Integer                                ;
; LUT_SIZE       ; 38    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_values:lcd_module|LCD_Controller:u0 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 7              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 10             ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_bkm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div8 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod7 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div7 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 7              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod6 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div6 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 10             ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_bkm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div5 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod4 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div4 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 7              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod3 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div3 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 10             ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_bkm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod5 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div11 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod10 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod8 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Div10 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                           ;
; LPM_WIDTHD             ; 7              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod9 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_values:lcd_module|lpm_divide:Mod11 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 39                          ;
; cycloneiii_ff         ; 173                         ;
;     CLR               ; 37                          ;
;     CLR SCLR          ; 14                          ;
;     ENA               ; 2                           ;
;     ENA CLR           ; 68                          ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA CLR SCLR SLD  ; 4                           ;
;     plain             ; 30                          ;
; cycloneiii_lcell_comb ; 1946                        ;
;     arith             ; 651                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 165                         ;
;         3 data inputs ; 479                         ;
;     normal            ; 1295                        ;
;         0 data inputs ; 123                         ;
;         1 data inputs ; 41                          ;
;         2 data inputs ; 763                         ;
;         3 data inputs ; 46                          ;
;         4 data inputs ; 322                         ;
;                       ;                             ;
; Max LUT depth         ; 26.50                       ;
; Average LUT depth     ; 17.59                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jun 18 15:57:44 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_robot -c fpga_robot
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Warning (10229): Verilog HDL Expression warning at movements.v(140): truncated literal to match 7 bits File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v Line: 140
Info (12021): Found 2 design units, including 2 entities, in source file movements.v
    Info (12023): Found entity 1: set_direction File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v Line: 12
    Info (12023): Found entity 2: motor_pwm File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v Line: 99
Info (12021): Found 1 design units, including 1 entities, in source file line_sensor_robot_movement.v
    Info (12023): Found entity 1: robot_movement_line_sensor File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/line_sensor_robot_movement.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file lcd_controller.v
    Info (12023): Found entity 1: LCD_Controller File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/LCD_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fpga_robot.v
    Info (12023): Found entity 1: fpga_robot File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file display_values.v
    Info (12023): Found entity 1: display_values File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adc_interface.v
    Info (12023): Found entity 1: adc_interface File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/adc_interface.v Line: 13
Info (12127): Elaborating entity "fpga_robot" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at fpga_robot.v(85): truncated value with size 32 to match size of target (8) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v Line: 85
Warning (10230): Verilog HDL assignment warning at fpga_robot.v(87): truncated value with size 32 to match size of target (8) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v Line: 87
Info (12128): Elaborating entity "adc_interface" for hierarchy "adc_interface:line_sensor_module" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v Line: 64
Warning (10230): Verilog HDL assignment warning at adc_interface.v(38): truncated value with size 25 to match size of target (5) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/adc_interface.v Line: 38
Info (12128): Elaborating entity "display_values" for hierarchy "display_values:lcd_module" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v Line: 69
Warning (10230): Verilog HDL assignment warning at display_values.v(36): truncated value with size 33 to match size of target (8) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 36
Warning (10230): Verilog HDL assignment warning at display_values.v(37): truncated value with size 33 to match size of target (8) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 37
Warning (10230): Verilog HDL assignment warning at display_values.v(38): truncated value with size 33 to match size of target (8) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 38
Warning (10230): Verilog HDL assignment warning at display_values.v(39): truncated value with size 33 to match size of target (8) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 39
Warning (10230): Verilog HDL assignment warning at display_values.v(41): truncated value with size 33 to match size of target (8) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 41
Warning (10230): Verilog HDL assignment warning at display_values.v(42): truncated value with size 33 to match size of target (8) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 42
Warning (10230): Verilog HDL assignment warning at display_values.v(43): truncated value with size 33 to match size of target (8) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 43
Warning (10230): Verilog HDL assignment warning at display_values.v(44): truncated value with size 33 to match size of target (8) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 44
Warning (10230): Verilog HDL assignment warning at display_values.v(46): truncated value with size 33 to match size of target (8) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 46
Warning (10230): Verilog HDL assignment warning at display_values.v(47): truncated value with size 33 to match size of target (8) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 47
Warning (10230): Verilog HDL assignment warning at display_values.v(48): truncated value with size 33 to match size of target (8) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 48
Warning (10230): Verilog HDL assignment warning at display_values.v(49): truncated value with size 33 to match size of target (8) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 49
Warning (10235): Verilog HDL Always Construct warning at display_values.v(51): variable "movement_direction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 51
Warning (10230): Verilog HDL assignment warning at display_values.v(51): truncated value with size 33 to match size of target (8) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 51
Warning (10235): Verilog HDL Always Construct warning at display_values.v(52): variable "movement_direction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 52
Warning (10230): Verilog HDL assignment warning at display_values.v(52): truncated value with size 33 to match size of target (8) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 52
Warning (10235): Verilog HDL Always Construct warning at display_values.v(53): variable "movement_direction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 53
Warning (10230): Verilog HDL assignment warning at display_values.v(53): truncated value with size 33 to match size of target (8) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 53
Warning (10235): Verilog HDL Always Construct warning at display_values.v(54): variable "movement_direction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 54
Warning (10230): Verilog HDL assignment warning at display_values.v(54): truncated value with size 33 to match size of target (8) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 54
Warning (10230): Verilog HDL assignment warning at display_values.v(88): truncated value with size 32 to match size of target (18) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 88
Warning (10230): Verilog HDL assignment warning at display_values.v(96): truncated value with size 32 to match size of target (6) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 96
Info (12128): Elaborating entity "LCD_Controller" for hierarchy "display_values:lcd_module|LCD_Controller:u0" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 165
Warning (10230): Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/LCD_Controller.v Line: 66
Info (12128): Elaborating entity "set_direction" for hierarchy "set_direction:robot_direction" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at movements.v(30): object "left_motor_duty_cycle" assigned a value but never read File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v Line: 30
Warning (10036): Verilog HDL or VHDL warning at movements.v(31): object "right_motor_duty_cycle" assigned a value but never read File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v Line: 31
Info (12128): Elaborating entity "motor_pwm" for hierarchy "motor_pwm:right_motor" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v Line: 94
Warning (10230): Verilog HDL assignment warning at movements.v(138): truncated value with size 32 to match size of target (7) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v Line: 138
Warning (10230): Verilog HDL assignment warning at movements.v(139): truncated value with size 32 to match size of target (1) File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v Line: 139
Info (278001): Inferred 23 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Div2" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 38
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Mod1" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 38
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Div1" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 37
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Mod0" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 37
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Div0" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 36
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Mod2" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 39
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Div8" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 48
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Mod7" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 48
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Div7" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 47
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Mod6" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 47
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Div6" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Div5" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 43
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Mod4" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 43
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Div4" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 42
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Mod3" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 42
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Div3" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 41
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Mod5" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 44
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Div11" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Mod10" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Mod8" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 49
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Div10" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 52
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Mod9" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 52
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_values:lcd_module|Mod11" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 54
Info (12130): Elaborated megafunction instantiation "display_values:lcd_module|lpm_divide:Div2" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 38
Info (12133): Instantiated megafunction "display_values:lcd_module|lpm_divide:Div2" with the following parameter: File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 38
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf
    Info (12023): Found entity 1: lpm_divide_uim File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_uim.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_mlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "display_values:lcd_module|lpm_divide:Mod1" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 38
Info (12133): Instantiated megafunction "display_values:lcd_module|lpm_divide:Mod1" with the following parameter: File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 38
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf
    Info (12023): Found entity 1: lpm_divide_1bm File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_1bm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "display_values:lcd_module|lpm_divide:Div1" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 37
Info (12133): Instantiated megafunction "display_values:lcd_module|lpm_divide:Div1" with the following parameter: File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 37
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf
    Info (12023): Found entity 1: lpm_divide_1jm File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_1jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_plh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_67f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "display_values:lcd_module|lpm_divide:Div0" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 36
Info (12133): Instantiated megafunction "display_values:lcd_module|lpm_divide:Div0" with the following parameter: File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 36
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bkm.tdf
    Info (12023): Found entity 1: lpm_divide_bkm File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_bkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_3nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf
    Info (12023): Found entity 1: alt_u_div_q9f File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_q9f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "display_values:lcd_module|lpm_divide:Div11" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 53
Info (12133): Instantiated megafunction "display_values:lcd_module|lpm_divide:Div11" with the following parameter: File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 53
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_jhm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_bkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_a4f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "display_values:lcd_module|lpm_divide:Mod10" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 53
Info (12133): Instantiated megafunction "display_values:lcd_module|lpm_divide:Mod10" with the following parameter: File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 53
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf
    Info (12023): Found entity 1: lpm_divide_m9m File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_m9m.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "display_values:lcd_module|lpm_divide:Div10" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 52
Info (12133): Instantiated megafunction "display_values:lcd_module|lpm_divide:Div10" with the following parameter: File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v Line: 52
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf
    Info (12023): Found entity 1: lpm_divide_mhm File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_mhm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_ekh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf
    Info (12023): Found entity 1: alt_u_div_g4f File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_g4f.tdf Line: 26
Info (13000): Registers with preset signals will power-up high File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/adc_interface.v Line: 20
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "lcd_rw" is stuck at GND File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v Line: 31
Info (286030): Timing-Driven Synthesis is running
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "display_values:lcd_module|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[0]~0" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf Line: 41
    Info (17048): Logic cell "display_values:lcd_module|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[0]~10" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf Line: 81
    Info (17048): Logic cell "display_values:lcd_module|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[0]~10" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf Line: 36
    Info (17048): Logic cell "display_values:lcd_module|lpm_divide:Mod7|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[0]~0" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf Line: 41
    Info (17048): Logic cell "display_values:lcd_module|lpm_divide:Mod7|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[0]~10" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf Line: 66
    Info (17048): Logic cell "display_values:lcd_module|lpm_divide:Mod7|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[0]~10" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf Line: 71
    Info (17048): Logic cell "display_values:lcd_module|lpm_divide:Mod7|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[0]~10" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf Line: 76
    Info (17048): Logic cell "display_values:lcd_module|lpm_divide:Mod7|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[0]~10" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf Line: 81
    Info (17048): Logic cell "display_values:lcd_module|lpm_divide:Mod7|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[0]~10" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf Line: 36
    Info (17048): Logic cell "display_values:lcd_module|lpm_divide:Mod6|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[0]~0" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf Line: 41
    Info (17048): Logic cell "display_values:lcd_module|lpm_divide:Mod6|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[0]~10" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf Line: 81
    Info (17048): Logic cell "display_values:lcd_module|lpm_divide:Mod6|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[0]~10" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf Line: 36
    Info (17048): Logic cell "display_values:lcd_module|lpm_divide:Mod3|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_11_result_int[0]~0" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf Line: 41
    Info (17048): Logic cell "display_values:lcd_module|lpm_divide:Mod3|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[0]~10" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf Line: 81
    Info (17048): Logic cell "display_values:lcd_module|lpm_divide:Mod3|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[0]~10" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf Line: 36
    Info (17048): Logic cell "display_values:lcd_module|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_6_result_int[0]~10" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf Line: 66
    Info (17048): Logic cell "display_values:lcd_module|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_7_result_int[0]~10" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf Line: 71
    Info (17048): Logic cell "display_values:lcd_module|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8_result_int[0]~10" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf Line: 76
    Info (17048): Logic cell "display_values:lcd_module|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_9_result_int[0]~10" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf Line: 81
    Info (17048): Logic cell "display_values:lcd_module|lpm_divide:Mod1|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_10_result_int[0]~10" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf Line: 36
Info (144001): Generated suppressed messages file D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/output_files/fpga_robot.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "motor_left_a" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v Line: 36
    Warning (15610): No output dependent on input pin "motor_left_b" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v Line: 36
    Warning (15610): No output dependent on input pin "motor_right_a" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v Line: 37
    Warning (15610): No output dependent on input pin "motor_right_b" File: D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v Line: 37
Info (21057): Implemented 2021 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 1982 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 4837 megabytes
    Info: Processing ended: Tue Jun 18 15:57:56 2019
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/output_files/fpga_robot.map.smsg.


