$date
	Sat May 15 12:00:54 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bothside_tb_in $end
$var wire 1 ! in $end
$var wire 1 " out $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % control $end
$var integer 32 & i [31:0] $end
$scope module dut $end
$var wire 1 % control $end
$var wire 1 ! in $end
$var wire 1 " out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
x%
x$
x#
x"
x!
$end
#10
0!
0"
0%
0#
0$
#15
1!
1"
1$
b1 &
#20
0!
0"
1#
0$
b10 &
#25
1!
1"
1$
b11 &
#30
0"
0!
1%
0#
0$
b100 &
#35
1$
b101 &
#40
1"
1!
1#
0$
b110 &
#45
b111 &
