# ğŸš€ Parameterized Pipelined ALU based Mini CPU (Verilog)

## ğŸ“Œ Overview

This project implements a **fully synthesizable Parameterized Pipelined ALU based Mini CPU** designed in Verilog and verified using Xilinx Vivado.
The design includes full RTL simulation, pipeline architecture, synthesis verification, and timing-constraint validated hardware implementation.

---

## ğŸ§  Architecture

The CPU consists of:

* Parameterized ALU (supports scalable bit-width)
* 3-Stage Pipeline (Fetch â†’ Decode â†’ Execute)
* Register File
* Barrel Shifter
* Program Counter
* Instruction Decoder
* Flag Logic (Zero, Carry, Negative, Overflow)

---

## âš™ï¸ Features

* Fully Parameterized ALU (bit-width scalable)
* Pipelined Architecture for improved throughput
* Synthesizable RTL Design
* Barrel Shifter Integration
* Verified using Behavioral Simulation
* RTL & Synthesized Schematic Verified
* Timing Constraints Applied & Met
* FPGA Ready Design

---

## ğŸ§ª Simulation Result

| Component     | Status     |
| ------------- | ---------- |
| ALU           | âœ… Verified |
| Pipeline      | âœ… Verified |
| Register File | âœ… Verified |
| CPU Execution | âœ… Verified |

Waveforms confirm correct instruction execution, register updates, and ALU operation.

---

## â± Timing Result

* Worst Negative Slack (WNS): **+3.001 ns**
* No timing violations
* Fully timing-clean design
* Max Frequency â‰ˆ **143 MHz**

---

## ğŸ–¼ Design Views

* RTL Schematic
* Synthesized Schematic
* CPU Architecture Diagram
* Simulation Waveforms
* Timing Summary

(All included in repository)

---

## ğŸ›  Tools Used

* Verilog HDL
* Xilinx Vivado 2025.2
* Behavioral Simulation
* RTL Analysis
* Synthesis & Timing Verification

---

## ğŸ“‚ Repository Structure

* `rtl/` â†’ RTL source files
* `tb/` â†’ Testbenches
* `simulation/` â†’ Waveforms
* `synthesis/` â†’ Schematics & timing
* `architecture/` â†’ CPU block diagram
* `constraints/` â†’ XDC file

---

## ğŸ¯ Learning Outcome

* Digital CPU Design
* Pipeline Architecture
* Parameterized Hardware Design
* FPGA Timing Closure
* RTL to Synthesized Flow
* Hardware Verification

---

## ğŸ‘¨â€ğŸ’» Author

**Samir Makwana**
Electronics & Communication Engineer
FPGA / VLSI / Digital Design Enthusiast

---

## â­ If you like this project, give it a star!
