"""
==========================================================================
TwoPrlComboRTL_test.py
==========================================================================
Test cases for two parallelly integrated functional unit.

Author : Cheng Tan
  Date : November 29, 2019

"""

from pymtl3                       import *
from pymtl3.stdlib.test           import TestSinkCL
from pymtl3.stdlib.test.test_srcs import TestSrcRTL

from ..PrlMulAdderRTL             import PrlMulAdderRTL
from ....lib.opt_type             import *
from ....lib.messages             import *

#-------------------------------------------------------------------------
# Test harness
#-------------------------------------------------------------------------

class TestHarness( Component ):

  def construct( s, FunctionUnit, DataType, CtrlType, num_inports, num_outports,
                 data_mem_size, src0_msgs, src1_msgs, src2_msgs, src3_msgs,
                 ctrl_msgs, sink_msgs0, sink_msgs1 ):

    s.src_in0   = TestSrcRTL( DataType, src0_msgs  )
    s.src_in1   = TestSrcRTL( DataType, src1_msgs  )
    s.src_in2   = TestSrcRTL( DataType, src2_msgs  )
    s.src_in3   = TestSrcRTL( DataType, src3_msgs  )
    s.src_opt   = TestSrcRTL( CtrlType, ctrl_msgs  )
    s.sink_out0 = TestSinkCL( DataType, sink_msgs0 )
    s.sink_out1 = TestSinkCL( DataType, sink_msgs1 )

    s.dut = FunctionUnit( DataType, CtrlType, num_inports, num_outports,
                          data_mem_size )

    connect( s.src_in0.send,  s.dut.recv_in[0]   )
    connect( s.src_in1.send,  s.dut.recv_in[1]   )
    connect( s.src_in2.send,  s.dut.recv_in[2]   )
    connect( s.src_in3.send,  s.dut.recv_in[3]   )
    connect( s.src_opt.send,  s.dut.recv_opt     )
    connect( s.dut.send_out[0], s.sink_out0.recv )
    connect( s.dut.send_out[1], s.sink_out1.recv )

  def done( s ):
    return s.src_in0.done() and s.src_in1.done()   and\
           s.src_in2.done() and s.src_in3.done()   and\
           s.src_opt.done() and s.sink_out0.done() and s.sink_out1.done()

  def line_trace( s ):
    return s.dut.line_trace()

def run_sim( test_harness, max_cycles=1000 ):
  test_harness.elaborate()
  test_harness.apply( SimulationPass() )
  test_harness.sim_reset()

  # Run simulation
  ncycles = 0
  print()
  print( "{}:{}".format( ncycles, test_harness.line_trace() ))
  while not test_harness.done() and ncycles < max_cycles:
    test_harness.tick()
    ncycles += 1
    print( "{}:{}".format( ncycles, test_harness.line_trace() ))

  # Check timeout
  assert ncycles < max_cycles

  test_harness.tick()
  test_harness.tick()
  test_harness.tick()

def test_mul_alu():
  FU = PrlMulAdderRTL
  DataType  = mk_data( 16, 1 )
  CtrlType  = mk_ctrl()
  num_inports   = 4
  num_outports  = 2
  data_mem_size = 8

  FuInType = mk_bits( clog2( num_inports + 1 ) )
  pickRegister = [ FuInType( x+1 ) for x in range( num_inports ) ]

  src_in0   = [ DataType(1, 1), DataType(2, 1), DataType(4, 1)  ]
  src_in1   = [ DataType(2, 1), DataType(3, 1), DataType(3, 1)  ]
  src_in2   = [ DataType(1, 1), DataType(3, 1), DataType(3, 1)  ]
  src_in3   = [ DataType(1, 1), DataType(3, 1), DataType(3, 1)  ]
  sink_out0 = [ DataType(2, 1), DataType(6, 1), DataType(12, 1) ]
  sink_out1 = [ DataType(2, 1), DataType(6, 1), DataType(0, 1)  ]
  src_opt   = [ CtrlType( OPT_MUL_ADD, pickRegister ),
                CtrlType( OPT_MUL_ADD, pickRegister ),
                CtrlType( OPT_MUL_SUB, pickRegister ) ]

  th = TestHarness( FU, DataType, CtrlType, num_inports, num_outports,
                    data_mem_size, src_in0, src_in1, src_in2, src_in3,
                    src_opt, sink_out0, sink_out1 )
  run_sim( th )

