module dff_d20(
    input d,
    input clk,
    input rst,
    output reg q
    );
    
    always @(posedge clk)
        begin
            if(rst)
                q <= 1'b0;
            else
                q <= d;
    end
endmodule
