// Seed: 1671112810
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  wire id_5, id_6, id_7, id_8 = id_4;
endmodule
module module_1 (
    output wor id_0
);
  notif1 primCall (id_0, id_3, id_4);
  assign id_0 = 1;
  wire id_3, id_4, id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5
  );
endmodule
module module_2 (
    input  wand  id_0,
    input  logic id_1,
    input  uwire id_2,
    output wire  id_3
    , id_6,
    input  logic id_4
);
  wire id_7;
  id_8 :
  assert property (@(id_1) 1) id_8 <= id_4;
  assign id_6 = 1;
  wire id_9;
  assign id_9 = id_1 < id_8;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_6,
      id_9
  );
  logic id_10 = id_1;
endmodule
