/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module b03(clock, reset, request1, request2, request3, request4, grant_o);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  input clock;
  wire clock;
  wire [2:0] coda0;
  wire [2:0] coda1;
  wire [2:0] coda2;
  wire [3:0] grant;
  output [3:0] grant_o;
  wire [3:0] grant_o;
  input request1;
  wire request1;
  input request2;
  wire request2;
  input request3;
  wire request3;
  input request4;
  wire request4;
  input reset;
  wire reset;
  wire ru1;
  wire ru2;
  wire ru3;
  wire ru4;
  wire [1:0] stato;
  dffsre _29_ (
    .C(clock),
    .D(request4),
    .E(_00_),
    .Q(ru4),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _30_ (
    .C(clock),
    .D(request3),
    .E(_00_),
    .Q(ru3),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _31_ (
    .C(clock),
    .D(request2),
    .E(_00_),
    .Q(ru2),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _32_ (
    .C(clock),
    .D(request1),
    .E(_00_),
    .Q(ru1),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _33_ (
    .C(clock),
    .D(_02_),
    .E(_01_),
    .Q(grant[3]),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _34_ (
    .C(clock),
    .D(_03_),
    .E(_01_),
    .Q(grant[2]),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _35_ (
    .C(clock),
    .D(_04_),
    .E(_01_),
    .Q(grant[1]),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _36_ (
    .C(clock),
    .D(_05_),
    .E(_01_),
    .Q(grant[0]),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _37_ (
    .C(clock),
    .D(grant[3]),
    .E(stato[0]),
    .Q(grant_o[3]),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _38_ (
    .C(clock),
    .D(grant[2]),
    .E(stato[0]),
    .Q(grant_o[2]),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _39_ (
    .C(clock),
    .D(grant[1]),
    .E(stato[0]),
    .Q(grant_o[1]),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _40_ (
    .C(clock),
    .D(grant[0]),
    .E(stato[0]),
    .Q(grant_o[0]),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _41_ (
    .C(clock),
    .D(_00_),
    .E(1'b1),
    .Q(stato[0]),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _42_ (
    .C(clock),
    .D(_12_),
    .E(1'b1),
    .Q(stato[1]),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _43_ (
    .C(clock),
    .D(ru4),
    .E(stato[0]),
    .Q(_13_),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _44_ (
    .C(clock),
    .D(ru1),
    .E(stato[0]),
    .Q(_14_),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _45_ (
    .C(clock),
    .D(ru2),
    .E(stato[0]),
    .Q(_15_),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _46_ (
    .C(clock),
    .D(ru3),
    .E(stato[0]),
    .Q(_16_),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _47_ (
    .C(clock),
    .D(_18_),
    .E(_17_),
    .Q(coda2[2]),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _48_ (
    .C(clock),
    .D(_19_),
    .E(_17_),
    .Q(coda2[1]),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _49_ (
    .C(clock),
    .D(_20_),
    .E(_17_),
    .Q(coda2[0]),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _50_ (
    .C(clock),
    .D(_08_),
    .E(_17_),
    .Q(coda1[2]),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _51_ (
    .C(clock),
    .D(_07_),
    .E(_17_),
    .Q(coda1[1]),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _52_ (
    .C(clock),
    .D(_06_),
    .E(_17_),
    .Q(coda1[0]),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _53_ (
    .C(clock),
    .D(_11_),
    .E(_17_),
    .Q(coda0[2]),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _54_ (
    .C(clock),
    .D(_10_),
    .E(_17_),
    .Q(coda0[1]),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _55_ (
    .C(clock),
    .D(_09_),
    .E(_17_),
    .Q(coda0[0]),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _56_ (
    .C(clock),
    .D(_21_),
    .E(_17_),
    .Q(_24_),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _57_ (
    .C(clock),
    .D(_22_),
    .E(_17_),
    .Q(_25_),
    .R(_28_),
    .S(1'b1)
  );
  dffsre _58_ (
    .C(clock),
    .D(_23_),
    .E(_17_),
    .Q(_26_),
    .R(_28_),
    .S(1'b1)
  );
  assign _11_ = 32'd4278252017 >> { stato[1], coda1[2], ru1, ru2, ru3 };
  assign _06_ = 8'b11001010 >> { stato[1], coda2[0], coda0[0] };
  assign _02_ = 8'b00010000 >> coda0;
  assign _12_ = 4'b0100 >> { stato[0], stato[1] };
  assign _09_ = 16'b1111000000010001 >> { stato[1], coda1[0], ru2, ru1 };
  assign _23_ = 4'b0100 >> { coda2[0], stato[1] };
  assign _07_ = 8'b11001010 >> { stato[1], coda2[1], coda0[1] };
  assign _08_ = 8'b11001010 >> { stato[1], coda2[2], coda0[2] };
  assign _03_ = 8'b00010000 >> { coda0[1], coda0[2], coda0[0] };
  assign _01_ = 64'b1111111111111111111111111111111000000000000000000000000000000000 >> { stato, _13_, _14_, _16_, _15_ };
  assign _19_ = 8'b11001010 >> { stato[1], _25_, coda1[1] };
  assign _20_ = 8'b11001010 >> { stato[1], _26_, coda1[0] };
  assign _18_ = 8'b10101100 >> { stato[1], coda1[2], _24_ };
  assign _21_ = 4'b0100 >> { coda2[2], stato[1] };
  assign _27_ = 64'b0000000011111111000000001111111100001111000011110100010001000100 >> { ru2, ru3, _15_, _16_, ru4, _13_ };
  assign _17_ = 64'b1111000011110011111100001111101011110000111100001111000011110000 >> { stato[0], ru1, stato[1], _01_, _14_, _27_ };
  assign _22_ = 4'b0100 >> { coda2[1], stato[1] };
  assign _10_ = 32'd4042260667 >> { stato[1], ru1, coda1[1], ru3, ru2 };
  assign _05_ = 8'b10000000 >> { coda0[1], coda0[2], coda0[0] };
  assign _04_ = 8'b00010000 >> { coda0[0], coda0[1], coda0[2] };
  assign _28_ = 2'b01 >> reset;
  assign _00_ = 2'b01 >> _12_;
endmodule
